
5.FreeRTOS_STM32F407VG_SPI_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000195e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004d9c  08019778  08019778  00029778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e514  0801e514  00030394  2**0
                  CONTENTS
  4 .ARM          00000008  0801e514  0801e514  0002e514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e51c  0801e51c  00030394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e51c  0801e51c  0002e51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e520  0801e520  0002e520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000394  20000000  0801e524  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030394  2**0
                  CONTENTS
 10 .bss          0001ccc0  20000398  20000398  00030398  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  2001d058  2001d058  00030398  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030394  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003d78a  00000000  00000000  000303c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007b79  00000000  00000000  0006db4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002808  00000000  00000000  000756c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000024e8  00000000  00000000  00077ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c763  00000000  00000000  0007a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00038fd0  00000000  00000000  000a6b1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e766f  00000000  00000000  000dfaeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001c715a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b8b8  00000000  00000000  001c71b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000398 	.word	0x20000398
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801975c 	.word	0x0801975c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000039c 	.word	0x2000039c
 80001cc:	0801975c 	.word	0x0801975c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f48:	2305      	movs	r3, #5
 8000f4a:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f001 f9ef 	bl	8002334 <null_ptr_check>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d133      	bne.n	8000fca <bme280_init+0x8a>
		while (try_count) {
 8000f62:	e028      	b.n	8000fb6 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f64:	f107 010d 	add.w	r1, r7, #13
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	20d0      	movs	r0, #208	; 0xd0
 8000f6e:	f000 f832 	bl	8000fd6 <bme280_get_regs>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d114      	bne.n	8000fa8 <bme280_init+0x68>
 8000f7e:	7b7b      	ldrb	r3, [r7, #13]
 8000f80:	2b60      	cmp	r3, #96	; 0x60
 8000f82:	d111      	bne.n	8000fa8 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000f84:	7b7a      	ldrb	r2, [r7, #13]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f976 	bl	800127c <bme280_soft_reset>
 8000f90:	4603      	mov	r3, r0
 8000f92:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d110      	bne.n	8000fbe <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f001 f83f 	bl	8002020 <get_calib_data>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fa6:	e00a      	b.n	8000fbe <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	2001      	movs	r0, #1
 8000fae:	4798      	blx	r3
			--try_count;
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fb6:	7bbb      	ldrb	r3, [r7, #14]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1d3      	bne.n	8000f64 <bme280_init+0x24>
 8000fbc:	e000      	b.n	8000fc0 <bme280_init+0x80>
				break;
 8000fbe:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000fc0:	7bbb      	ldrb	r3, [r7, #14]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000fc6:	23fe      	movs	r3, #254	; 0xfe
 8000fc8:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000fd6:	b590      	push	{r4, r7, lr}
 8000fd8:	b087      	sub	sp, #28
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f001 f9a3 	bl	8002334 <null_ptr_check>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8000ff2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d117      	bne.n	800102a <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	789b      	ldrb	r3, [r3, #2]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d003      	beq.n	800100a <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001008:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685c      	ldr	r4, [r3, #4]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	7858      	ldrb	r0, [r3, #1]
 8001012:	89bb      	ldrh	r3, [r7, #12]
 8001014:	7bf9      	ldrb	r1, [r7, #15]
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	47a0      	blx	r4
 800101a:	4603      	mov	r3, r0
 800101c:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 800101e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8001026:	23fc      	movs	r3, #252	; 0xfc
 8001028:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800102a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800102e:	4618      	mov	r0, r3
 8001030:	371c      	adds	r7, #28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd90      	pop	{r4, r7, pc}

08001036 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8001036:	b590      	push	{r4, r7, lr}
 8001038:	b08d      	sub	sp, #52	; 0x34
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	4613      	mov	r3, r2
 8001044:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	2b0a      	cmp	r3, #10
 800104a:	d901      	bls.n	8001050 <bme280_set_regs+0x1a>
		len = 10;
 800104c:	230a      	movs	r3, #10
 800104e:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001050:	6838      	ldr	r0, [r7, #0]
 8001052:	f001 f96f 	bl	8002334 <null_ptr_check>
 8001056:	4603      	mov	r3, r0
 8001058:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 800105c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001060:	2b00      	cmp	r3, #0
 8001062:	d154      	bne.n	800110e <bme280_set_regs+0xd8>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d051      	beq.n	800110e <bme280_set_regs+0xd8>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d04e      	beq.n	800110e <bme280_set_regs+0xd8>
		if (len != 0) {
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d047      	beq.n	8001106 <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	789b      	ldrb	r3, [r3, #2]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d01a      	beq.n	80010ba <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001084:	2300      	movs	r3, #0
 8001086:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800108a:	e011      	b.n	80010b0 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800108c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	781a      	ldrb	r2, [r3, #0]
 8001096:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	440b      	add	r3, r1
 800109e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010aa:	3301      	adds	r3, #1
 80010ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80010b0:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3e8      	bcc.n	800108c <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d90b      	bls.n	80010d8 <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	f107 0114 	add.w	r1, r7, #20
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 ffee 	bl	80020aa <interleave_reg_addr>
				temp_len = len * 2;
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010d6:	e001      	b.n	80010dc <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	689c      	ldr	r4, [r3, #8]
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	7858      	ldrb	r0, [r3, #1]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	7819      	ldrb	r1, [r3, #0]
 80010e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80010ea:	f107 0214 	add.w	r2, r7, #20
 80010ee:	47a0      	blx	r4
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 80010f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00b      	beq.n	8001116 <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 80010fe:	23fc      	movs	r3, #252	; 0xfc
 8001100:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001104:	e007      	b.n	8001116 <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8001106:	23fd      	movs	r3, #253	; 0xfd
 8001108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 800110c:	e003      	b.n	8001116 <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800110e:	23ff      	movs	r3, #255	; 0xff
 8001110:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001114:	e000      	b.n	8001118 <bme280_set_regs+0xe2>
		if (len != 0) {
 8001116:	bf00      	nop
	}


	return rslt;
 8001118:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800111c:	4618      	mov	r0, r3
 800111e:	3734      	adds	r7, #52	; 0x34
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}

08001124 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001130:	6838      	ldr	r0, [r7, #0]
 8001132:	f001 f8ff 	bl	8002334 <null_ptr_check>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d13f      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001142:	f107 030e 	add.w	r3, r7, #14
 8001146:	6839      	ldr	r1, [r7, #0]
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f874 	bl	8001236 <bme280_get_sensor_mode>
 800114e:	4603      	mov	r3, r0
 8001150:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d107      	bne.n	800116a <bme280_set_sensor_settings+0x46>
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001160:	6838      	ldr	r0, [r7, #0]
 8001162:	f000 fb4e 	bl	8001802 <put_device_to_sleep>
 8001166:	4603      	mov	r3, r0
 8001168:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d127      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4619      	mov	r1, r3
 8001176:	2007      	movs	r0, #7
 8001178:	f001 f8c0 	bl	80022fc <are_settings_changed>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 f98a 	bl	80014a6 <set_osr_settings>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8001196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d111      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	4619      	mov	r1, r3
 80011a2:	2018      	movs	r0, #24
 80011a4:	f001 f8aa 	bl	80022fc <are_settings_changed>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d009      	beq.n	80011c2 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fa11 	bl	80015e0 <set_filter_standby_settings>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	6039      	str	r1, [r7, #0]
 80011d8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011da:	6838      	ldr	r0, [r7, #0]
 80011dc:	f001 f8aa 	bl	8002334 <null_ptr_check>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d11e      	bne.n	800122a <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 80011ec:	f107 030e 	add.w	r3, r7, #14
 80011f0:	6839      	ldr	r1, [r7, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f81f 	bl	8001236 <bme280_get_sensor_mode>
 80011f8:	4603      	mov	r3, r0
 80011fa:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 80011fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d107      	bne.n	8001214 <bme280_set_sensor_mode+0x46>
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 800120a:	6838      	ldr	r0, [r7, #0]
 800120c:	f000 faf9 	bl	8001802 <put_device_to_sleep>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8001214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d106      	bne.n	800122a <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	6839      	ldr	r1, [r7, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f000 fabb 	bl	800179c <write_power_mode>
 8001226:	4603      	mov	r3, r0
 8001228:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800122a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001240:	6838      	ldr	r0, [r7, #0]
 8001242:	f001 f877 	bl	8002334 <null_ptr_check>
 8001246:	4603      	mov	r3, r0
 8001248:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800124a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10e      	bne.n	8001270 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2201      	movs	r2, #1
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	20f4      	movs	r0, #244	; 0xf4
 800125a:	f7ff febc 	bl	8000fd6 <bme280_get_regs>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	f003 0303 	and.w	r3, r3, #3
 800126a:	b2da      	uxtb	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8001270:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001284:	23e0      	movs	r3, #224	; 0xe0
 8001286:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8001288:	23b6      	movs	r3, #182	; 0xb6
 800128a:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f001 f851 	bl	8002334 <null_ptr_check>
 8001292:	4603      	mov	r3, r0
 8001294:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10d      	bne.n	80012ba <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800129e:	f107 010d 	add.w	r1, r7, #13
 80012a2:	f107 000e 	add.w	r0, r7, #14
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f7ff fec4 	bl	8001036 <bme280_set_regs>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2002      	movs	r0, #2
 80012b8:	4798      	blx	r3
	}

	return rslt;
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b08a      	sub	sp, #40	; 0x28
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	60b9      	str	r1, [r7, #8]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
 80012d8:	2300      	movs	r3, #0
 80012da:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f001 f823 	bl	8002334 <null_ptr_check>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 80012f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d124      	bne.n	8001346 <bme280_get_sensor_data+0x80>
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d021      	beq.n	8001346 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001302:	f107 011c 	add.w	r1, r7, #28
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2208      	movs	r2, #8
 800130a:	20f7      	movs	r0, #247	; 0xf7
 800130c:	f7ff fe63 	bl	8000fd6 <bme280_get_regs>
 8001310:	4603      	mov	r3, r0
 8001312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 8001316:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800131a:	2b00      	cmp	r3, #0
 800131c:	d116      	bne.n	800134c <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 800131e:	f107 0210 	add.w	r2, r7, #16
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f000 f815 	bl	8001358 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3310      	adds	r3, #16
 8001332:	f107 0110 	add.w	r1, r7, #16
 8001336:	7bf8      	ldrb	r0, [r7, #15]
 8001338:	68ba      	ldr	r2, [r7, #8]
 800133a:	f000 f853 	bl	80013e4 <bme280_compensate_data>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8001344:	e002      	b.n	800134c <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001346:	23ff      	movs	r3, #255	; 0xff
 8001348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 800134c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001350:	4618      	mov	r0, r3
 8001352:	3728      	adds	r7, #40	; 0x28
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	031b      	lsls	r3, r3, #12
 8001368:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3301      	adds	r3, #1
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	011b      	lsls	r3, r3, #4
 8001372:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3302      	adds	r3, #2
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	b2db      	uxtb	r3, r3
 800137e:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	431a      	orrs	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	431a      	orrs	r2, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3303      	adds	r3, #3
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	031b      	lsls	r3, r3, #12
 8001396:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3304      	adds	r3, #4
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	011b      	lsls	r3, r3, #4
 80013a0:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3305      	adds	r3, #5
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	431a      	orrs	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	431a      	orrs	r2, r3
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3306      	adds	r3, #6
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3307      	adds	r3, #7
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	431a      	orrs	r2, r3
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	609a      	str	r2, [r3, #8]
}
 80013d8:	bf00      	nop
 80013da:	371c      	adds	r7, #28
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	4603      	mov	r3, r0
 80013f2:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 80013f4:	2300      	movs	r3, #0
 80013f6:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d04b      	beq.n	8001496 <bme280_compensate_data+0xb2>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d048      	beq.n	8001496 <bme280_compensate_data+0xb2>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d045      	beq.n	8001496 <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	f04f 0300 	mov.w	r3, #0
 8001414:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	2b00      	cmp	r3, #0
 800143c:	d00a      	beq.n	8001454 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800143e:	6839      	ldr	r1, [r7, #0]
 8001440:	68b8      	ldr	r0, [r7, #8]
 8001442:	f000 fa2b 	bl	800189c <compensate_temperature>
 8001446:	eeb0 7a40 	vmov.f32	s14, s0
 800144a:	eef0 7a60 	vmov.f32	s15, s1
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00a      	beq.n	8001474 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800145e:	6839      	ldr	r1, [r7, #0]
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f000 faed 	bl	8001a40 <compensate_pressure>
 8001466:	eeb0 7a40 	vmov.f32	s14, s0
 800146a:	eef0 7a60 	vmov.f32	s15, s1
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00d      	beq.n	800149a <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800147e:	6839      	ldr	r1, [r7, #0]
 8001480:	68b8      	ldr	r0, [r7, #8]
 8001482:	f000 fcad 	bl	8001de0 <compensate_humidity>
 8001486:	eeb0 7a40 	vmov.f32	s14, s0
 800148a:	eef0 7a60 	vmov.f32	s15, s1
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 8001494:	e001      	b.n	800149a <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001496:	23ff      	movs	r3, #255	; 0xff
 8001498:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800149a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014b4:	2301      	movs	r3, #1
 80014b6:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d005      	beq.n	80014ce <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f000 f815 	bl	80014f4 <set_osr_humidity_settings>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d007      	beq.n	80014e8 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f842 	bl	8001568 <set_osr_press_temp_settings>
 80014e4:	4603      	mov	r3, r0
 80014e6:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 80014fe:	23f2      	movs	r3, #242	; 0xf2
 8001500:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	789b      	ldrb	r3, [r3, #2]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	b2db      	uxtb	r3, r3
 800150c:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800150e:	f107 010e 	add.w	r1, r7, #14
 8001512:	f107 000c 	add.w	r0, r7, #12
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	2201      	movs	r2, #1
 800151a:	f7ff fd8c 	bl	8001036 <bme280_set_regs>
 800151e:	4603      	mov	r3, r0
 8001520:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8001522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d118      	bne.n	800155c <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 800152a:	23f4      	movs	r3, #244	; 0xf4
 800152c:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800152e:	7b38      	ldrb	r0, [r7, #12]
 8001530:	f107 010d 	add.w	r1, r7, #13
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	2201      	movs	r2, #1
 8001538:	f7ff fd4d 	bl	8000fd6 <bme280_get_regs>
 800153c:	4603      	mov	r3, r0
 800153e:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d109      	bne.n	800155c <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001548:	f107 010d 	add.w	r1, r7, #13
 800154c:	f107 000c 	add.w	r0, r7, #12
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	f7ff fd6f 	bl	8001036 <bme280_set_regs>
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800155c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
 8001574:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8001576:	23f4      	movs	r3, #244	; 0xf4
 8001578:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800157a:	7db8      	ldrb	r0, [r7, #22]
 800157c:	f107 0115 	add.w	r1, r7, #21
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f7ff fd27 	bl	8000fd6 <bme280_get_regs>
 8001588:	4603      	mov	r3, r0
 800158a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800158c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d11f      	bne.n	80015d4 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d005      	beq.n	80015aa <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 800159e:	f107 0315 	add.w	r3, r7, #21
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 f88e 	bl	80016c6 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d005      	beq.n	80015c0 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015b4:	f107 0315 	add.w	r3, r7, #21
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f8a0 	bl	8001700 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015c0:	f107 0115 	add.w	r1, r7, #21
 80015c4:	f107 0016 	add.w	r0, r7, #22
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f7ff fd33 	bl	8001036 <bme280_set_regs>
 80015d0:	4603      	mov	r3, r0
 80015d2:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3718      	adds	r7, #24
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
 80015ec:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80015ee:	23f5      	movs	r3, #245	; 0xf5
 80015f0:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015f2:	7db8      	ldrb	r0, [r7, #22]
 80015f4:	f107 0115 	add.w	r1, r7, #21
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f7ff fceb 	bl	8000fd6 <bme280_get_regs>
 8001600:	4603      	mov	r3, r0
 8001602:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11f      	bne.n	800164c <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 800160c:	7bfb      	ldrb	r3, [r7, #15]
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	2b00      	cmp	r3, #0
 8001614:	d005      	beq.n	8001622 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001616:	f107 0315 	add.w	r3, r7, #21
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	4618      	mov	r0, r3
 800161e:	f000 f81b 	bl	8001658 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 800162c:	f107 0315 	add.w	r3, r7, #21
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f82d 	bl	8001692 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001638:	f107 0115 	add.w	r1, r7, #21
 800163c:	f107 0016 	add.w	r0, r7, #22
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f7ff fcf7 	bl	8001036 <bme280_set_regs>
 8001648:	4603      	mov	r3, r0
 800164a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800164c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	b25b      	sxtb	r3, r3
 8001668:	f023 031c 	bic.w	r3, r3, #28
 800166c:	b25a      	sxtb	r2, r3
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	78db      	ldrb	r3, [r3, #3]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	b25b      	sxtb	r3, r3
 8001676:	f003 031c 	and.w	r3, r3, #28
 800167a:	b25b      	sxtb	r3, r3
 800167c:	4313      	orrs	r3, r2
 800167e:	b25b      	sxtb	r3, r3
 8001680:	b2da      	uxtb	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	701a      	strb	r2, [r3, #0]
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	f003 031f 	and.w	r3, r3, #31
 80016a6:	b25a      	sxtb	r2, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	791b      	ldrb	r3, [r3, #4]
 80016ac:	015b      	lsls	r3, r3, #5
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	701a      	strb	r2, [r3, #0]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
 80016ce:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	f023 031c 	bic.w	r3, r3, #28
 80016da:	b25a      	sxtb	r2, r3
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	f003 031c 	and.w	r3, r3, #28
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	701a      	strb	r2, [r3, #0]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b25b      	sxtb	r3, r3
 8001710:	f003 031f 	and.w	r3, r3, #31
 8001714:	b25a      	sxtb	r2, r3
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	785b      	ldrb	r3, [r3, #1]
 800171a:	015b      	lsls	r3, r3, #5
 800171c:	b25b      	sxtb	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	b2da      	uxtb	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	701a      	strb	r2, [r3, #0]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	b2da      	uxtb	r2, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3302      	adds	r3, #2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	109b      	asrs	r3, r3, #2
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	b2da      	uxtb	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3302      	adds	r3, #2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	095b      	lsrs	r3, r3, #5
 8001768:	b2da      	uxtb	r2, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3303      	adds	r3, #3
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	109b      	asrs	r3, r3, #2
 8001776:	b2db      	uxtb	r3, r3
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	b2da      	uxtb	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3303      	adds	r3, #3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	095b      	lsrs	r3, r3, #5
 800178a:	b2da      	uxtb	r2, r3
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	711a      	strb	r2, [r3, #4]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017a8:	23f4      	movs	r3, #244	; 0xf4
 80017aa:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017ac:	7bb8      	ldrb	r0, [r7, #14]
 80017ae:	f107 010d 	add.w	r1, r7, #13
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f7ff fc0e 	bl	8000fd6 <bme280_get_regs>
 80017ba:	4603      	mov	r3, r0
 80017bc:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d117      	bne.n	80017f6 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017c6:	7b7b      	ldrb	r3, [r7, #13]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	f023 0303 	bic.w	r3, r3, #3
 80017ce:	b25a      	sxtb	r2, r3
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	4313      	orrs	r3, r2
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017e2:	f107 010d 	add.w	r1, r7, #13
 80017e6:	f107 000e 	add.w	r0, r7, #14
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f7ff fc22 	bl	8001036 <bme280_set_regs>
 80017f2:	4603      	mov	r3, r0
 80017f4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80017f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800180a:	f107 0110 	add.w	r1, r7, #16
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2204      	movs	r2, #4
 8001812:	20f2      	movs	r0, #242	; 0xf2
 8001814:	f7ff fbdf 	bl	8000fd6 <bme280_get_regs>
 8001818:	4603      	mov	r3, r0
 800181a:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800181c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d118      	bne.n	8001856 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001824:	f107 0208 	add.w	r2, r7, #8
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	4611      	mov	r1, r2
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff80 	bl	8001734 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff fd21 	bl	800127c <bme280_soft_reset>
 800183a:	4603      	mov	r3, r0
 800183c:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 800183e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d107      	bne.n	8001856 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f808 	bl	8001862 <reload_device_settings>
 8001852:	4603      	mov	r3, r0
 8001854:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001856:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	201f      	movs	r0, #31
 8001872:	f7ff fe18 	bl	80014a6 <set_osr_settings>
 8001876:	4603      	mov	r3, r0
 8001878:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800187a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d106      	bne.n	8001890 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	201f      	movs	r0, #31
 8001888:	f7ff feaa 	bl	80015e0 <set_filter_standby_settings>
 800188c:	4603      	mov	r3, r0
 800188e:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8001890:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 800189c:	b5b0      	push	{r4, r5, r7, lr}
 800189e:	b08c      	sub	sp, #48	; 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	4b5f      	ldr	r3, [pc, #380]	; (8001a28 <compensate_temperature+0x18c>)
 80018ac:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	4b5d      	ldr	r3, [pc, #372]	; (8001a2c <compensate_temperature+0x190>)
 80018b6:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe20 	bl	8000504 <__aeabi_ui2d>
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b59      	ldr	r3, [pc, #356]	; (8001a30 <compensate_temperature+0x194>)
 80018ca:	f7fe ffbf 	bl	800084c <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4614      	mov	r4, r2
 80018d4:	461d      	mov	r5, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe12 	bl	8000504 <__aeabi_ui2d>
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	4b53      	ldr	r3, [pc, #332]	; (8001a34 <compensate_temperature+0x198>)
 80018e6:	f7fe ffb1 	bl	800084c <__aeabi_ddiv>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4620      	mov	r0, r4
 80018f0:	4629      	mov	r1, r5
 80018f2:	f7fe fcc9 	bl	8000288 <__aeabi_dsub>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fe0d 	bl	8000524 <__aeabi_i2d>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001912:	f7fe fe71 	bl	80005f8 <__aeabi_dmul>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdee 	bl	8000504 <__aeabi_ui2d>
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001930:	f7fe ff8c 	bl	800084c <__aeabi_ddiv>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4614      	mov	r4, r2
 800193a:	461d      	mov	r5, r3
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fddf 	bl	8000504 <__aeabi_ui2d>
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	4b3b      	ldr	r3, [pc, #236]	; (8001a38 <compensate_temperature+0x19c>)
 800194c:	f7fe ff7e 	bl	800084c <__aeabi_ddiv>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4620      	mov	r0, r4
 8001956:	4629      	mov	r1, r5
 8001958:	f7fe fc96 	bl	8000288 <__aeabi_dsub>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8001964:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001968:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800196c:	f7fe fe44 	bl	80005f8 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4614      	mov	r4, r2
 8001976:	461d      	mov	r5, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fdd0 	bl	8000524 <__aeabi_i2d>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f7fe fe34 	bl	80005f8 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 8001998:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800199c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019a0:	f7fe fc74 	bl	800028c <__adddf3>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	f7ff f8d4 	bl	8000b58 <__aeabi_d2iz>
 80019b0:	4602      	mov	r2, r0
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 80019b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019be:	f7fe fc65 	bl	800028c <__adddf3>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <compensate_temperature+0x1a0>)
 80019d0:	f7fe ff3c 	bl	800084c <__aeabi_ddiv>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80019dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019e4:	f7ff f87a 	bl	8000adc <__aeabi_dcmplt>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d004      	beq.n	80019f8 <compensate_temperature+0x15c>
		temperature = temperature_min;
 80019ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019f6:	e00c      	b.n	8001a12 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 80019f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019fc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a00:	f7ff f88a 	bl	8000b18 <__aeabi_dcmpgt>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <compensate_temperature+0x176>
		temperature = temperature_max;
 8001a0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a0e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8001a12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a16:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a1a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a1e:	eef0 0a67 	vmov.f32	s1, s15
 8001a22:	3730      	adds	r7, #48	; 0x30
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bdb0      	pop	{r4, r5, r7, pc}
 8001a28:	c0440000 	.word	0xc0440000
 8001a2c:	40554000 	.word	0x40554000
 8001a30:	40d00000 	.word	0x40d00000
 8001a34:	40900000 	.word	0x40900000
 8001a38:	40c00000 	.word	0x40c00000
 8001a3c:	40b40000 	.word	0x40b40000

08001a40 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b08e      	sub	sp, #56	; 0x38
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 8001a4a:	a3d9      	add	r3, pc, #868	; (adr r3, 8001db0 <compensate_pressure+0x370>)
 8001a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a50:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 8001a54:	a3d8      	add	r3, pc, #864	; (adr r3, 8001db8 <compensate_pressure+0x378>)
 8001a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5a:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fd5e 	bl	8000524 <__aeabi_i2d>
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a70:	f7fe feec 	bl	800084c <__aeabi_ddiv>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	4bc1      	ldr	r3, [pc, #772]	; (8001d88 <compensate_pressure+0x348>)
 8001a82:	f7fe fc01 	bl	8000288 <__aeabi_dsub>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8001a8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a96:	f7fe fdaf 	bl	80005f8 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4614      	mov	r4, r2
 8001aa0:	461d      	mov	r5, r3
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fd3b 	bl	8000524 <__aeabi_i2d>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	f7fe fd9f 	bl	80005f8 <__aeabi_dmul>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	4bb1      	ldr	r3, [pc, #708]	; (8001d8c <compensate_pressure+0x34c>)
 8001ac8:	f7fe fec0 	bl	800084c <__aeabi_ddiv>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd22 	bl	8000524 <__aeabi_i2d>
 8001ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ae4:	f7fe fd88 	bl	80005f8 <__aeabi_dmul>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	f7fe fbca 	bl	800028c <__adddf3>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b00:	f7fe fbc4 	bl	800028c <__adddf3>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	4b9f      	ldr	r3, [pc, #636]	; (8001d90 <compensate_pressure+0x350>)
 8001b12:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b16:	f7fe fe99 	bl	800084c <__aeabi_ddiv>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4614      	mov	r4, r2
 8001b20:	461d      	mov	r5, r3
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fcfb 	bl	8000524 <__aeabi_i2d>
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b98      	ldr	r3, [pc, #608]	; (8001d94 <compensate_pressure+0x354>)
 8001b34:	f7fe fd60 	bl	80005f8 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fba4 	bl	800028c <__adddf3>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fce6 	bl	8000524 <__aeabi_i2d>
 8001b58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5c:	f7fe fd4c 	bl	80005f8 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b6c:	f7fe fd44 	bl	80005f8 <__aeabi_dmul>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b86      	ldr	r3, [pc, #536]	; (8001d98 <compensate_pressure+0x358>)
 8001b7e:	f7fe fe65 	bl	800084c <__aeabi_ddiv>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fcc7 	bl	8000524 <__aeabi_i2d>
 8001b96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b9a:	f7fe fd2d 	bl	80005f8 <__aeabi_dmul>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001baa:	f7fe fb6f 	bl	800028c <__adddf3>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	4b77      	ldr	r3, [pc, #476]	; (8001d98 <compensate_pressure+0x358>)
 8001bbc:	f7fe fe46 	bl	800084c <__aeabi_ddiv>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b6f      	ldr	r3, [pc, #444]	; (8001d8c <compensate_pressure+0x34c>)
 8001bce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bd2:	f7fe fe3b 	bl	800084c <__aeabi_ddiv>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4610      	mov	r0, r2
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f04f 0200 	mov.w	r2, #0
 8001be2:	4b6e      	ldr	r3, [pc, #440]	; (8001d9c <compensate_pressure+0x35c>)
 8001be4:	f7fe fb52 	bl	800028c <__adddf3>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4614      	mov	r4, r2
 8001bee:	461d      	mov	r5, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	88db      	ldrh	r3, [r3, #6]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fc85 	bl	8000504 <__aeabi_ui2d>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	4620      	mov	r0, r4
 8001c00:	4629      	mov	r1, r5
 8001c02:	f7fe fcf9 	bl	80005f8 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c1a:	f7fe ff55 	bl	8000ac8 <__aeabi_dcmpeq>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f040 80cd 	bne.w	8001dc0 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fc6a 	bl	8000504 <__aeabi_ui2d>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	f04f 0000 	mov.w	r0, #0
 8001c38:	4959      	ldr	r1, [pc, #356]	; (8001da0 <compensate_pressure+0x360>)
 8001c3a:	f7fe fb25 	bl	8000288 <__aeabi_dsub>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b56      	ldr	r3, [pc, #344]	; (8001da4 <compensate_pressure+0x364>)
 8001c4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c50:	f7fe fdfc 	bl	800084c <__aeabi_ddiv>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c5c:	f7fe fb14 	bl	8000288 <__aeabi_dsub>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	a345      	add	r3, pc, #276	; (adr r3, 8001d80 <compensate_pressure+0x340>)
 8001c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6e:	f7fe fcc3 	bl	80005f8 <__aeabi_dmul>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7e:	f7fe fde5 	bl	800084c <__aeabi_ddiv>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fc47 	bl	8000524 <__aeabi_i2d>
 8001c96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c9a:	f7fe fcad 	bl	80005f8 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001caa:	f7fe fca5 	bl	80005f8 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	4b3b      	ldr	r3, [pc, #236]	; (8001da8 <compensate_pressure+0x368>)
 8001cbc:	f7fe fdc6 	bl	800084c <__aeabi_ddiv>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fc28 	bl	8000524 <__aeabi_i2d>
 8001cd4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cd8:	f7fe fc8e 	bl	80005f8 <__aeabi_dmul>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b28      	ldr	r3, [pc, #160]	; (8001d8c <compensate_pressure+0x34c>)
 8001cea:	f7fe fdaf 	bl	800084c <__aeabi_ddiv>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8001cf6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cfa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cfe:	f7fe fac5 	bl	800028c <__adddf3>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4614      	mov	r4, r2
 8001d08:	461d      	mov	r5, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc07 	bl	8000524 <__aeabi_i2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	4629      	mov	r1, r5
 8001d1e:	f7fe fab5 	bl	800028c <__adddf3>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	4b1f      	ldr	r3, [pc, #124]	; (8001dac <compensate_pressure+0x36c>)
 8001d30:	f7fe fd8c 	bl	800084c <__aeabi_ddiv>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d3c:	f7fe faa6 	bl	800028c <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8001d48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d4c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d50:	f7fe fec4 	bl	8000adc <__aeabi_dcmplt>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <compensate_pressure+0x324>
			pressure = pressure_min;
 8001d5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d5e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d62:	e031      	b.n	8001dc8 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 8001d64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d68:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d6c:	f7fe fed4 	bl	8000b18 <__aeabi_dcmpgt>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d028      	beq.n	8001dc8 <compensate_pressure+0x388>
			pressure = pressure_max;
 8001d76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d7a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d7e:	e023      	b.n	8001dc8 <compensate_pressure+0x388>
 8001d80:	00000000 	.word	0x00000000
 8001d84:	40b86a00 	.word	0x40b86a00
 8001d88:	40ef4000 	.word	0x40ef4000
 8001d8c:	40e00000 	.word	0x40e00000
 8001d90:	40100000 	.word	0x40100000
 8001d94:	40f00000 	.word	0x40f00000
 8001d98:	41200000 	.word	0x41200000
 8001d9c:	3ff00000 	.word	0x3ff00000
 8001da0:	41300000 	.word	0x41300000
 8001da4:	40b00000 	.word	0x40b00000
 8001da8:	41e00000 	.word	0x41e00000
 8001dac:	40300000 	.word	0x40300000
 8001db0:	00000000 	.word	0x00000000
 8001db4:	40dd4c00 	.word	0x40dd4c00
 8001db8:	00000000 	.word	0x00000000
 8001dbc:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8001dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dc4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8001dc8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001dcc:	ec43 2b17 	vmov	d7, r2, r3
}
 8001dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8001dd4:	eef0 0a67 	vmov.f32	s1, s15
 8001dd8:	3738      	adds	r7, #56	; 0x38
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8001dde:	bf00      	nop

08001de0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001de0:	b5b0      	push	{r4, r5, r7, lr}
 8001de2:	b094      	sub	sp, #80	; 0x50
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b81      	ldr	r3, [pc, #516]	; (8002000 <compensate_humidity+0x220>)
 8001dfc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb8d 	bl	8000524 <__aeabi_i2d>
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	4b7d      	ldr	r3, [pc, #500]	; (8002004 <compensate_humidity+0x224>)
 8001e10:	f7fe fa3a 	bl	8000288 <__aeabi_dsub>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb7e 	bl	8000524 <__aeabi_i2d>
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	4b76      	ldr	r3, [pc, #472]	; (8002008 <compensate_humidity+0x228>)
 8001e2e:	f7fe fbe3 	bl	80005f8 <__aeabi_dmul>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4614      	mov	r4, r2
 8001e38:	461d      	mov	r5, r3
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb6f 	bl	8000524 <__aeabi_i2d>
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b70      	ldr	r3, [pc, #448]	; (800200c <compensate_humidity+0x22c>)
 8001e4c:	f7fe fcfe 	bl	800084c <__aeabi_ddiv>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e5c:	f7fe fbcc 	bl	80005f8 <__aeabi_dmul>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4620      	mov	r0, r4
 8001e66:	4629      	mov	r1, r5
 8001e68:	f7fe fa10 	bl	800028c <__adddf3>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb43 	bl	8000504 <__aeabi_ui2d>
 8001e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e82:	f7fe fa01 	bl	8000288 <__aeabi_dsub>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb45 	bl	8000524 <__aeabi_i2d>
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	4b5c      	ldr	r3, [pc, #368]	; (8002010 <compensate_humidity+0x230>)
 8001ea0:	f7fe fcd4 	bl	800084c <__aeabi_ddiv>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	7f1b      	ldrb	r3, [r3, #28]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fb27 	bl	8000504 <__aeabi_ui2d>
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b56      	ldr	r3, [pc, #344]	; (8002014 <compensate_humidity+0x234>)
 8001ebc:	f7fe fcc6 	bl	800084c <__aeabi_ddiv>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ecc:	f7fe fb94 	bl	80005f8 <__aeabi_dmul>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4b4e      	ldr	r3, [pc, #312]	; (8002018 <compensate_humidity+0x238>)
 8001ede:	f7fe f9d5 	bl	800028c <__adddf3>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fb17 	bl	8000524 <__aeabi_i2d>
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	4b46      	ldr	r3, [pc, #280]	; (8002014 <compensate_humidity+0x234>)
 8001efc:	f7fe fca6 	bl	800084c <__aeabi_ddiv>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f0c:	f7fe fb74 	bl	80005f8 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f1c:	f7fe fb6c 	bl	80005f8 <__aeabi_dmul>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	4610      	mov	r0, r2
 8001f26:	4619      	mov	r1, r3
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	4b3a      	ldr	r3, [pc, #232]	; (8002018 <compensate_humidity+0x238>)
 8001f2e:	f7fe f9ad 	bl	800028c <__adddf3>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8001f3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f3e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f42:	f7fe fb59 	bl	80005f8 <__aeabi_dmul>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4614      	mov	r4, r2
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f56:	f7fe fb4f 	bl	80005f8 <__aeabi_dmul>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4620      	mov	r0, r4
 8001f60:	4629      	mov	r1, r5
 8001f62:	f7fe fb49 	bl	80005f8 <__aeabi_dmul>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	7e1b      	ldrb	r3, [r3, #24]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fac6 	bl	8000504 <__aeabi_ui2d>
 8001f78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f7c:	f7fe fb3c 	bl	80005f8 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4610      	mov	r0, r2
 8001f86:	4619      	mov	r1, r3
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	4b23      	ldr	r3, [pc, #140]	; (800201c <compensate_humidity+0x23c>)
 8001f8e:	f7fe fc5d 	bl	800084c <__aeabi_ddiv>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	f04f 0000 	mov.w	r0, #0
 8001f9a:	491f      	ldr	r1, [pc, #124]	; (8002018 <compensate_humidity+0x238>)
 8001f9c:	f7fe f974 	bl	8000288 <__aeabi_dsub>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fa8:	f7fe fb26 	bl	80005f8 <__aeabi_dmul>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8001fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fb8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fbc:	f7fe fdac 	bl	8000b18 <__aeabi_dcmpgt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8001fc6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fca:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fce:	e00c      	b.n	8001fea <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8001fd0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fd4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fd8:	f7fe fd80 	bl	8000adc <__aeabi_dcmplt>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <compensate_humidity+0x20a>
		humidity = humidity_min;
 8001fe2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fe6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8001fea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001fee:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff6:	eef0 0a67 	vmov.f32	s1, s15
 8001ffa:	3750      	adds	r7, #80	; 0x50
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bdb0      	pop	{r4, r5, r7, pc}
 8002000:	40590000 	.word	0x40590000
 8002004:	40f2c000 	.word	0x40f2c000
 8002008:	40500000 	.word	0x40500000
 800200c:	40d00000 	.word	0x40d00000
 8002010:	40f00000 	.word	0x40f00000
 8002014:	41900000 	.word	0x41900000
 8002018:	3ff00000 	.word	0x3ff00000
 800201c:	41200000 	.word	0x41200000

08002020 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002028:	2388      	movs	r3, #136	; 0x88
 800202a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	f107 0310 	add.w	r3, r7, #16
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8002044:	f107 010c 	add.w	r1, r7, #12
 8002048:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	221a      	movs	r2, #26
 8002050:	f7fe ffc1 	bl	8000fd6 <bme280_get_regs>
 8002054:	4603      	mov	r3, r0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 800205a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800205e:	2b00      	cmp	r3, #0
 8002060:	d11d      	bne.n	800209e <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8002062:	f107 030c 	add.w	r3, r7, #12
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f84a 	bl	8002102 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 800206e:	23e1      	movs	r3, #225	; 0xe1
 8002070:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8002074:	f107 010c 	add.w	r1, r7, #12
 8002078:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2207      	movs	r2, #7
 8002080:	f7fe ffa9 	bl	8000fd6 <bme280_get_regs>
 8002084:	4603      	mov	r3, r0
 8002086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 800208a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800208e:	2b00      	cmp	r3, #0
 8002090:	d105      	bne.n	800209e <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4618      	mov	r0, r3
 800209a:	f000 f8e1 	bl	8002260 <parse_humidity_calib_data>
		}
	}

	return rslt;
 800209e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b087      	sub	sp, #28
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80020b8:	2301      	movs	r3, #1
 80020ba:	75fb      	strb	r3, [r7, #23]
 80020bc:	e016      	b.n	80020ec <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80020be:	7dfb      	ldrb	r3, [r7, #23]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	441a      	add	r2, r3
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	3b01      	subs	r3, #1
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	440b      	add	r3, r1
 80020ce:	7812      	ldrb	r2, [r2, #0]
 80020d0:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80020d2:	7dfb      	ldrb	r3, [r7, #23]
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	441a      	add	r2, r3
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4619      	mov	r1, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	440b      	add	r3, r1
 80020e2:	7812      	ldrb	r2, [r2, #0]
 80020e4:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
 80020e8:	3301      	adds	r3, #1
 80020ea:	75fb      	strb	r3, [r7, #23]
 80020ec:	7dfa      	ldrb	r2, [r7, #23]
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d3e4      	bcc.n	80020be <interleave_reg_addr+0x14>
	}
}
 80020f4:	bf00      	nop
 80020f6:	bf00      	nop
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002102:	b480      	push	{r7}
 8002104:	b085      	sub	sp, #20
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	3310      	adds	r3, #16
 8002110:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3301      	adds	r3, #1
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b21a      	sxth	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3303      	adds	r3, #3
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	021b      	lsls	r3, r3, #8
 8002134:	b21a      	sxth	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3302      	adds	r3, #2
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	b21b      	sxth	r3, r3
 800213e:	4313      	orrs	r3, r2
 8002140:	b21a      	sxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3305      	adds	r3, #5
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	b21a      	sxth	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3304      	adds	r3, #4
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	b21b      	sxth	r3, r3
 8002158:	4313      	orrs	r3, r2
 800215a:	b21a      	sxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3307      	adds	r3, #7
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	b21a      	sxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3306      	adds	r3, #6
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	b21b      	sxth	r3, r3
 8002172:	4313      	orrs	r3, r2
 8002174:	b21b      	sxth	r3, r3
 8002176:	b29a      	uxth	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3309      	adds	r3, #9
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	021b      	lsls	r3, r3, #8
 8002184:	b21a      	sxth	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3308      	adds	r3, #8
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b21b      	sxth	r3, r3
 800218e:	4313      	orrs	r3, r2
 8002190:	b21a      	sxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	330b      	adds	r3, #11
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b21a      	sxth	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	330a      	adds	r3, #10
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	b21b      	sxth	r3, r3
 80021a8:	4313      	orrs	r3, r2
 80021aa:	b21a      	sxth	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	330d      	adds	r3, #13
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	021b      	lsls	r3, r3, #8
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	330c      	adds	r3, #12
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	4313      	orrs	r3, r2
 80021c4:	b21a      	sxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	330f      	adds	r3, #15
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	b21a      	sxth	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	330e      	adds	r3, #14
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	b21b      	sxth	r3, r3
 80021dc:	4313      	orrs	r3, r2
 80021de:	b21a      	sxth	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3311      	adds	r3, #17
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	021b      	lsls	r3, r3, #8
 80021ec:	b21a      	sxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3310      	adds	r3, #16
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b21b      	sxth	r3, r3
 80021f6:	4313      	orrs	r3, r2
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3313      	adds	r3, #19
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	021b      	lsls	r3, r3, #8
 8002206:	b21a      	sxth	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3312      	adds	r3, #18
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	b21b      	sxth	r3, r3
 8002210:	4313      	orrs	r3, r2
 8002212:	b21a      	sxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3315      	adds	r3, #21
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	b21a      	sxth	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3314      	adds	r3, #20
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b21b      	sxth	r3, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	b21a      	sxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3317      	adds	r3, #23
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	021b      	lsls	r3, r3, #8
 800223a:	b21a      	sxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3316      	adds	r3, #22
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b21b      	sxth	r3, r3
 8002244:	4313      	orrs	r3, r2
 8002246:	b21a      	sxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e5a      	ldrb	r2, [r3, #25]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	761a      	strb	r2, [r3, #24]

}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002260:	b480      	push	{r7}
 8002262:	b087      	sub	sp, #28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	3310      	adds	r3, #16
 800226e:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3301      	adds	r3, #1
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	b21a      	sxth	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	b21b      	sxth	r3, r3
 8002280:	4313      	orrs	r3, r2
 8002282:	b21a      	sxth	r2, r3
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	789a      	ldrb	r2, [r3, #2]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3303      	adds	r3, #3
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	b25b      	sxtb	r3, r3
 8002298:	b29b      	uxth	r3, r3
 800229a:	011b      	lsls	r3, r3, #4
 800229c:	b29b      	uxth	r3, r3
 800229e:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3304      	adds	r3, #4
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	b21b      	sxth	r3, r3
 80022a8:	f003 030f 	and.w	r3, r3, #15
 80022ac:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80022ae:	8a7a      	ldrh	r2, [r7, #18]
 80022b0:	8a3b      	ldrh	r3, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b21a      	sxth	r2, r3
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3305      	adds	r3, #5
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b25b      	sxtb	r3, r3
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3304      	adds	r3, #4
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80022d6:	89fa      	ldrh	r2, [r7, #14]
 80022d8:	89bb      	ldrh	r3, [r7, #12]
 80022da:	4313      	orrs	r3, r2
 80022dc:	b21a      	sxth	r2, r3
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3306      	adds	r3, #6
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	460a      	mov	r2, r1
 8002306:	71fb      	strb	r3, [r7, #7]
 8002308:	4613      	mov	r3, r2
 800230a:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002310:	79fa      	ldrb	r2, [r7, #7]
 8002312:	79bb      	ldrb	r3, [r7, #6]
 8002314:	4013      	ands	r3, r2
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
 8002320:	e001      	b.n	8002326 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8002322:	2300      	movs	r3, #0
 8002324:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002326:	7bfb      	ldrb	r3, [r7, #15]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00b      	beq.n	800235a <null_ptr_check+0x26>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <null_ptr_check+0x26>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <null_ptr_check+0x26>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d102      	bne.n	8002360 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 800235a:	23ff      	movs	r3, #255	; 0xff
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	e001      	b.n	8002364 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002364:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <Send_Uart>:
DWORD fre_clust;
uint32_t total, free_space;


void Send_Uart (char *string)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

	//    !!!!!!!!!!  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	//HAL_UART_Transmit(UART, (uint8_t *)string, strlen (string), HAL_MAX_DELAY);
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <Mount_SD>:



void Mount_SD (const TCHAR* path)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 0);   // was 1
 8002390:	2200      	movs	r2, #0
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	480a      	ldr	r0, [pc, #40]	; (80023c0 <Mount_SD+0x38>)
 8002396:	f00e fd25 	bl	8010de4 <f_mount>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <Mount_SD+0x3c>)
 80023a0:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80023a2:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <Mount_SD+0x3c>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <Mount_SD+0x2a>
	{
		Send_Uart ("ERROR!!! in mounting SD CARD...\n\n");
 80023aa:	4807      	ldr	r0, [pc, #28]	; (80023c8 <Mount_SD+0x40>)
 80023ac:	f7ff ffe2 	bl	8002374 <Send_Uart>
	}
	else
	{
		Send_Uart("SD CARD mounted successfully...\n");
	}
}
 80023b0:	e002      	b.n	80023b8 <Mount_SD+0x30>
		Send_Uart("SD CARD mounted successfully...\n");
 80023b2:	4806      	ldr	r0, [pc, #24]	; (80023cc <Mount_SD+0x44>)
 80023b4:	f7ff ffde 	bl	8002374 <Send_Uart>
}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20005f5c 	.word	0x20005f5c
 80023c4:	20006fa8 	.word	0x20006fa8
 80023c8:	08019778 	.word	0x08019778
 80023cc:	0801979c 	.word	0x0801979c

080023d0 <Unmount_SD>:

void Unmount_SD (const TCHAR* path)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 80023d8:	2201      	movs	r2, #1
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	2000      	movs	r0, #0
 80023de:	f00e fd01 	bl	8010de4 <f_mount>
 80023e2:	4603      	mov	r3, r0
 80023e4:	461a      	mov	r2, r3
 80023e6:	4b08      	ldr	r3, [pc, #32]	; (8002408 <Unmount_SD+0x38>)
 80023e8:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK) Send_Uart ("SD CARD UNMOUNTED successfully...\n\n\n");
 80023ea:	4b07      	ldr	r3, [pc, #28]	; (8002408 <Unmount_SD+0x38>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d103      	bne.n	80023fa <Unmount_SD+0x2a>
 80023f2:	4806      	ldr	r0, [pc, #24]	; (800240c <Unmount_SD+0x3c>)
 80023f4:	f7ff ffbe 	bl	8002374 <Send_Uart>
	else Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
}
 80023f8:	e002      	b.n	8002400 <Unmount_SD+0x30>
	else Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <Unmount_SD+0x40>)
 80023fc:	f7ff ffba 	bl	8002374 <Send_Uart>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20006fa8 	.word	0x20006fa8
 800240c:	080197c0 	.word	0x080197c0
 8002410:	080197e8 	.word	0x080197e8

08002414 <Create_File>:
	    return fresult;
	}
}

FRESULT Create_File (char *name)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	fresult = f_stat (name, &fno);
 800241c:	4940      	ldr	r1, [pc, #256]	; (8002520 <Create_File+0x10c>)
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f00f fa22 	bl	8011868 <f_stat>
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
 8002428:	4b3e      	ldr	r3, [pc, #248]	; (8002524 <Create_File+0x110>)
 800242a:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 800242c:	4b3d      	ldr	r3, [pc, #244]	; (8002524 <Create_File+0x110>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d111      	bne.n	8002458 <Create_File+0x44>
	{
		char *buf = pvPortMalloc(100*sizeof(char));
 8002434:	2064      	movs	r0, #100	; 0x64
 8002436:	f013 fac7 	bl	80159c8 <pvPortMalloc>
 800243a:	60f8      	str	r0, [r7, #12]
		sprintf (buf, "ERROR!!! *%s* already exists!!!!\n use Update_File \n\n",name);
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	493a      	ldr	r1, [pc, #232]	; (8002528 <Create_File+0x114>)
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f015 f8d1 	bl	80175e8 <siprintf>
		Send_Uart(buf);
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7ff ff94 	bl	8002374 <Send_Uart>
		vPortFree(buf);
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f013 fb87 	bl	8015b60 <vPortFree>
	    return fresult;
 8002452:	4b34      	ldr	r3, [pc, #208]	; (8002524 <Create_File+0x110>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	e05f      	b.n	8002518 <Create_File+0x104>
	}
	else
	{
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 8002458:	220b      	movs	r2, #11
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	4833      	ldr	r0, [pc, #204]	; (800252c <Create_File+0x118>)
 800245e:	f00e fd25 	bl	8010eac <f_open>
 8002462:	4603      	mov	r3, r0
 8002464:	461a      	mov	r2, r3
 8002466:	4b2f      	ldr	r3, [pc, #188]	; (8002524 <Create_File+0x110>)
 8002468:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800246a:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <Create_File+0x110>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d014      	beq.n	800249c <Create_File+0x88>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 8002472:	2064      	movs	r0, #100	; 0x64
 8002474:	f013 faa8 	bl	80159c8 <pvPortMalloc>
 8002478:	6138      	str	r0, [r7, #16]
			sprintf (buf, "ERROR!!! No. %d in creating file *%s*\n\n", fresult, name);
 800247a:	4b2a      	ldr	r3, [pc, #168]	; (8002524 <Create_File+0x110>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	492b      	ldr	r1, [pc, #172]	; (8002530 <Create_File+0x11c>)
 8002484:	6938      	ldr	r0, [r7, #16]
 8002486:	f015 f8af 	bl	80175e8 <siprintf>
			Send_Uart(buf);
 800248a:	6938      	ldr	r0, [r7, #16]
 800248c:	f7ff ff72 	bl	8002374 <Send_Uart>
			vPortFree(buf);
 8002490:	6938      	ldr	r0, [r7, #16]
 8002492:	f013 fb65 	bl	8015b60 <vPortFree>
		    return fresult;
 8002496:	4b23      	ldr	r3, [pc, #140]	; (8002524 <Create_File+0x110>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	e03d      	b.n	8002518 <Create_File+0x104>
		}
		else
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 800249c:	2064      	movs	r0, #100	; 0x64
 800249e:	f013 fa93 	bl	80159c8 <pvPortMalloc>
 80024a2:	61f8      	str	r0, [r7, #28]
			sprintf (buf, "*%s* created successfully\n Now use Write_File to write data\n",name);
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	4923      	ldr	r1, [pc, #140]	; (8002534 <Create_File+0x120>)
 80024a8:	69f8      	ldr	r0, [r7, #28]
 80024aa:	f015 f89d 	bl	80175e8 <siprintf>
			Send_Uart(buf);
 80024ae:	69f8      	ldr	r0, [r7, #28]
 80024b0:	f7ff ff60 	bl	8002374 <Send_Uart>
			vPortFree(buf);
 80024b4:	69f8      	ldr	r0, [r7, #28]
 80024b6:	f013 fb53 	bl	8015b60 <vPortFree>
		}

		fresult = f_close(&fil);
 80024ba:	481c      	ldr	r0, [pc, #112]	; (800252c <Create_File+0x118>)
 80024bc:	f00f f9a5 	bl	801180a <f_close>
 80024c0:	4603      	mov	r3, r0
 80024c2:	461a      	mov	r2, r3
 80024c4:	4b17      	ldr	r3, [pc, #92]	; (8002524 <Create_File+0x110>)
 80024c6:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 80024c8:	4b16      	ldr	r3, [pc, #88]	; (8002524 <Create_File+0x110>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d012      	beq.n	80024f6 <Create_File+0xe2>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 80024d0:	2064      	movs	r0, #100	; 0x64
 80024d2:	f013 fa79 	bl	80159c8 <pvPortMalloc>
 80024d6:	6178      	str	r0, [r7, #20]
			sprintf (buf, "ERROR No. %d in closing file *%s*\n\n", fresult, name);
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <Create_File+0x110>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4915      	ldr	r1, [pc, #84]	; (8002538 <Create_File+0x124>)
 80024e2:	6978      	ldr	r0, [r7, #20]
 80024e4:	f015 f880 	bl	80175e8 <siprintf>
			Send_Uart(buf);
 80024e8:	6978      	ldr	r0, [r7, #20]
 80024ea:	f7ff ff43 	bl	8002374 <Send_Uart>
			vPortFree(buf);
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f013 fb36 	bl	8015b60 <vPortFree>
 80024f4:	e00e      	b.n	8002514 <Create_File+0x100>
		}
		else
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 80024f6:	2064      	movs	r0, #100	; 0x64
 80024f8:	f013 fa66 	bl	80159c8 <pvPortMalloc>
 80024fc:	61b8      	str	r0, [r7, #24]
			sprintf (buf, "File *%s* CLOSED successfully\n", name);
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	490e      	ldr	r1, [pc, #56]	; (800253c <Create_File+0x128>)
 8002502:	69b8      	ldr	r0, [r7, #24]
 8002504:	f015 f870 	bl	80175e8 <siprintf>
			Send_Uart(buf);
 8002508:	69b8      	ldr	r0, [r7, #24]
 800250a:	f7ff ff33 	bl	8002374 <Send_Uart>
			vPortFree(buf);
 800250e:	69b8      	ldr	r0, [r7, #24]
 8002510:	f013 fb26 	bl	8015b60 <vPortFree>
		}
	}
    return fresult;
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <Create_File+0x110>)
 8002516:	781b      	ldrb	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3720      	adds	r7, #32
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20005e44 	.word	0x20005e44
 8002524:	20006fa8 	.word	0x20006fa8
 8002528:	080199b8 	.word	0x080199b8
 800252c:	20006fb0 	.word	0x20006fb0
 8002530:	080199f0 	.word	0x080199f0
 8002534:	08019a18 	.word	0x08019a18
 8002538:	08019a58 	.word	0x08019a58
 800253c:	08019998 	.word	0x08019998

08002540 <Update_File>:

FRESULT Update_File (char *name, char *data)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 800254a:	4953      	ldr	r1, [pc, #332]	; (8002698 <Update_File+0x158>)
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f00f f98b 	bl	8011868 <f_stat>
 8002552:	4603      	mov	r3, r0
 8002554:	461a      	mov	r2, r3
 8002556:	4b51      	ldr	r3, [pc, #324]	; (800269c <Update_File+0x15c>)
 8002558:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800255a:	4b50      	ldr	r3, [pc, #320]	; (800269c <Update_File+0x15c>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d011      	beq.n	8002586 <Update_File+0x46>
	{
		char *buf = pvPortMalloc(100*sizeof(char));
 8002562:	2064      	movs	r0, #100	; 0x64
 8002564:	f013 fa30 	bl	80159c8 <pvPortMalloc>
 8002568:	60b8      	str	r0, [r7, #8]
		sprintf (buf, "ERROR!!! *%s* does not exists\n\n", name);
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	494c      	ldr	r1, [pc, #304]	; (80026a0 <Update_File+0x160>)
 800256e:	68b8      	ldr	r0, [r7, #8]
 8002570:	f015 f83a 	bl	80175e8 <siprintf>
		Send_Uart (buf);
 8002574:	68b8      	ldr	r0, [r7, #8]
 8002576:	f7ff fefd 	bl	8002374 <Send_Uart>
		vPortFree(buf);
 800257a:	68b8      	ldr	r0, [r7, #8]
 800257c:	f013 faf0 	bl	8015b60 <vPortFree>
	    return fresult;
 8002580:	4b46      	ldr	r3, [pc, #280]	; (800269c <Update_File+0x15c>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	e083      	b.n	800268e <Update_File+0x14e>
	}

	else
	{
		 /* Create a file with read write access and open it */
	    fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 8002586:	2232      	movs	r2, #50	; 0x32
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	4846      	ldr	r0, [pc, #280]	; (80026a4 <Update_File+0x164>)
 800258c:	f00e fc8e 	bl	8010eac <f_open>
 8002590:	4603      	mov	r3, r0
 8002592:	461a      	mov	r2, r3
 8002594:	4b41      	ldr	r3, [pc, #260]	; (800269c <Update_File+0x15c>)
 8002596:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8002598:	4b40      	ldr	r3, [pc, #256]	; (800269c <Update_File+0x15c>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d014      	beq.n	80025ca <Update_File+0x8a>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 80025a0:	2064      	movs	r0, #100	; 0x64
 80025a2:	f013 fa11 	bl	80159c8 <pvPortMalloc>
 80025a6:	60f8      	str	r0, [r7, #12]
	    	sprintf (buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult, name);
 80025a8:	4b3c      	ldr	r3, [pc, #240]	; (800269c <Update_File+0x15c>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	493d      	ldr	r1, [pc, #244]	; (80026a8 <Update_File+0x168>)
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f015 f818 	bl	80175e8 <siprintf>
	    	Send_Uart(buf);
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f7ff fedb 	bl	8002374 <Send_Uart>
	        vPortFree(buf);
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f013 face 	bl	8015b60 <vPortFree>
	        return fresult;
 80025c4:	4b35      	ldr	r3, [pc, #212]	; (800269c <Update_File+0x15c>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	e061      	b.n	800268e <Update_File+0x14e>
	    }

	    /* Writing text */
	    fresult = f_write(&fil, data, strlen (data), &bw);
 80025ca:	6838      	ldr	r0, [r7, #0]
 80025cc:	f7fd fe00 	bl	80001d0 <strlen>
 80025d0:	4602      	mov	r2, r0
 80025d2:	4b36      	ldr	r3, [pc, #216]	; (80026ac <Update_File+0x16c>)
 80025d4:	6839      	ldr	r1, [r7, #0]
 80025d6:	4833      	ldr	r0, [pc, #204]	; (80026a4 <Update_File+0x164>)
 80025d8:	f00e fecb 	bl	8011372 <f_write>
 80025dc:	4603      	mov	r3, r0
 80025de:	461a      	mov	r2, r3
 80025e0:	4b2e      	ldr	r3, [pc, #184]	; (800269c <Update_File+0x15c>)
 80025e2:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 80025e4:	4b2d      	ldr	r3, [pc, #180]	; (800269c <Update_File+0x15c>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d012      	beq.n	8002612 <Update_File+0xd2>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 80025ec:	2064      	movs	r0, #100	; 0x64
 80025ee:	f013 f9eb 	bl	80159c8 <pvPortMalloc>
 80025f2:	61b8      	str	r0, [r7, #24]
	    	sprintf (buf, "ERROR!!! No. %d in writing file *%s*\n\n", fresult, name);
 80025f4:	4b29      	ldr	r3, [pc, #164]	; (800269c <Update_File+0x15c>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	492c      	ldr	r1, [pc, #176]	; (80026b0 <Update_File+0x170>)
 80025fe:	69b8      	ldr	r0, [r7, #24]
 8002600:	f014 fff2 	bl	80175e8 <siprintf>
	    	Send_Uart(buf);
 8002604:	69b8      	ldr	r0, [r7, #24]
 8002606:	f7ff feb5 	bl	8002374 <Send_Uart>
	    	vPortFree(buf);
 800260a:	69b8      	ldr	r0, [r7, #24]
 800260c:	f013 faa8 	bl	8015b60 <vPortFree>
 8002610:	e00e      	b.n	8002630 <Update_File+0xf0>
	    }

	    else
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8002612:	2064      	movs	r0, #100	; 0x64
 8002614:	f013 f9d8 	bl	80159c8 <pvPortMalloc>
 8002618:	61f8      	str	r0, [r7, #28]
	    	sprintf (buf, "*%s* UPDATED successfully\n", name);
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	4925      	ldr	r1, [pc, #148]	; (80026b4 <Update_File+0x174>)
 800261e:	69f8      	ldr	r0, [r7, #28]
 8002620:	f014 ffe2 	bl	80175e8 <siprintf>
	    	Send_Uart(buf);
 8002624:	69f8      	ldr	r0, [r7, #28]
 8002626:	f7ff fea5 	bl	8002374 <Send_Uart>
	    	vPortFree(buf);
 800262a:	69f8      	ldr	r0, [r7, #28]
 800262c:	f013 fa98 	bl	8015b60 <vPortFree>
	    }

	    /* Close file */
	    fresult = f_close(&fil);
 8002630:	481c      	ldr	r0, [pc, #112]	; (80026a4 <Update_File+0x164>)
 8002632:	f00f f8ea 	bl	801180a <f_close>
 8002636:	4603      	mov	r3, r0
 8002638:	461a      	mov	r2, r3
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <Update_File+0x15c>)
 800263c:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 800263e:	4b17      	ldr	r3, [pc, #92]	; (800269c <Update_File+0x15c>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d012      	beq.n	800266c <Update_File+0x12c>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8002646:	2064      	movs	r0, #100	; 0x64
 8002648:	f013 f9be 	bl	80159c8 <pvPortMalloc>
 800264c:	6138      	str	r0, [r7, #16]
	    	sprintf (buf, "ERROR!!! No. %d in closing file *%s*\n\n", fresult, name);
 800264e:	4b13      	ldr	r3, [pc, #76]	; (800269c <Update_File+0x15c>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	461a      	mov	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4918      	ldr	r1, [pc, #96]	; (80026b8 <Update_File+0x178>)
 8002658:	6938      	ldr	r0, [r7, #16]
 800265a:	f014 ffc5 	bl	80175e8 <siprintf>
	    	Send_Uart(buf);
 800265e:	6938      	ldr	r0, [r7, #16]
 8002660:	f7ff fe88 	bl	8002374 <Send_Uart>
	    	vPortFree(buf);
 8002664:	6938      	ldr	r0, [r7, #16]
 8002666:	f013 fa7b 	bl	8015b60 <vPortFree>
 800266a:	e00e      	b.n	800268a <Update_File+0x14a>
	    }
	    else
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 800266c:	2064      	movs	r0, #100	; 0x64
 800266e:	f013 f9ab 	bl	80159c8 <pvPortMalloc>
 8002672:	6178      	str	r0, [r7, #20]
	    	sprintf (buf, "File *%s* CLOSED successfully\n", name);
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	4911      	ldr	r1, [pc, #68]	; (80026bc <Update_File+0x17c>)
 8002678:	6978      	ldr	r0, [r7, #20]
 800267a:	f014 ffb5 	bl	80175e8 <siprintf>
	    	Send_Uart(buf);
 800267e:	6978      	ldr	r0, [r7, #20]
 8002680:	f7ff fe78 	bl	8002374 <Send_Uart>
	    	vPortFree(buf);
 8002684:	6978      	ldr	r0, [r7, #20]
 8002686:	f013 fa6b 	bl	8015b60 <vPortFree>
	     }
	}
    return fresult;
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <Update_File+0x15c>)
 800268c:	781b      	ldrb	r3, [r3, #0]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20005e44 	.word	0x20005e44
 800269c:	20006fa8 	.word	0x20006fa8
 80026a0:	08019840 	.word	0x08019840
 80026a4:	20006fb0 	.word	0x20006fb0
 80026a8:	08019860 	.word	0x08019860
 80026ac:	20006fa0 	.word	0x20006fa0
 80026b0:	08019a7c 	.word	0x08019a7c
 80026b4:	08019aa4 	.word	0x08019aa4
 80026b8:	08019970 	.word	0x08019970
 80026bc:	08019998 	.word	0x08019998

080026c0 <Create_Dir>:
	}
	return fresult;
}

FRESULT Create_Dir (char *name)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
    fresult = f_mkdir(name);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f00f f91a 	bl	8011902 <f_mkdir>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b17      	ldr	r3, [pc, #92]	; (8002730 <Create_Dir+0x70>)
 80026d4:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 80026d6:	4b16      	ldr	r3, [pc, #88]	; (8002730 <Create_Dir+0x70>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10f      	bne.n	80026fe <Create_Dir+0x3e>
    {
    	char *buf = pvPortMalloc(100*sizeof(char));
 80026de:	2064      	movs	r0, #100	; 0x64
 80026e0:	f013 f972 	bl	80159c8 <pvPortMalloc>
 80026e4:	60b8      	str	r0, [r7, #8]
    	sprintf (buf, "*%s* has been created successfully\n", name);
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	4912      	ldr	r1, [pc, #72]	; (8002734 <Create_Dir+0x74>)
 80026ea:	68b8      	ldr	r0, [r7, #8]
 80026ec:	f014 ff7c 	bl	80175e8 <siprintf>
    	Send_Uart (buf);
 80026f0:	68b8      	ldr	r0, [r7, #8]
 80026f2:	f7ff fe3f 	bl	8002374 <Send_Uart>
    	vPortFree(buf);
 80026f6:	68b8      	ldr	r0, [r7, #8]
 80026f8:	f013 fa32 	bl	8015b60 <vPortFree>
 80026fc:	e011      	b.n	8002722 <Create_Dir+0x62>
    }
    else
    {
    	char *buf = pvPortMalloc(100*sizeof(char));
 80026fe:	2064      	movs	r0, #100	; 0x64
 8002700:	f013 f962 	bl	80159c8 <pvPortMalloc>
 8002704:	60f8      	str	r0, [r7, #12]
    	sprintf (buf, "ERROR No. %d in creating directory *%s*\n\n", fresult,name);
 8002706:	4b0a      	ldr	r3, [pc, #40]	; (8002730 <Create_Dir+0x70>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	490a      	ldr	r1, [pc, #40]	; (8002738 <Create_Dir+0x78>)
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f014 ff69 	bl	80175e8 <siprintf>
    	Send_Uart(buf);
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f7ff fe2c 	bl	8002374 <Send_Uart>
    	vPortFree(buf);
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f013 fa1f 	bl	8015b60 <vPortFree>
    }
    return fresult;
 8002722:	4b03      	ldr	r3, [pc, #12]	; (8002730 <Create_Dir+0x70>)
 8002724:	781b      	ldrb	r3, [r3, #0]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20006fa8 	.word	0x20006fa8
 8002734:	08019b04 	.word	0x08019b04
 8002738:	08019b28 	.word	0x08019b28

0800273c <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8002740:	2200      	movs	r2, #0
 8002742:	2140      	movs	r1, #64	; 0x40
 8002744:	4802      	ldr	r0, [pc, #8]	; (8002750 <SELECT+0x14>)
 8002746:	f003 ff2d 	bl	80065a4 <HAL_GPIO_WritePin>
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40020800 	.word	0x40020800

08002754 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002758:	2201      	movs	r2, #1
 800275a:	2140      	movs	r1, #64	; 0x40
 800275c:	4802      	ldr	r0, [pc, #8]	; (8002768 <DESELECT+0x14>)
 800275e:	f003 ff21 	bl	80065a4 <HAL_GPIO_WritePin>
}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40020800 	.word	0x40020800

0800276c <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8002776:	bf00      	nop
 8002778:	4808      	ldr	r0, [pc, #32]	; (800279c <SPI_TxByte+0x30>)
 800277a:	f008 fa17 	bl	800abac <HAL_SPI_GetState>
 800277e:	4603      	mov	r3, r0
 8002780:	2b01      	cmp	r3, #1
 8002782:	d1f9      	bne.n	8002778 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8002784:	1df9      	adds	r1, r7, #7
 8002786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800278a:	2201      	movs	r2, #1
 800278c:	4803      	ldr	r0, [pc, #12]	; (800279c <SPI_TxByte+0x30>)
 800278e:	f007 fe25 	bl	800a3dc <HAL_SPI_Transmit>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20018378 	.word	0x20018378

080027a0 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80027a6:	23ff      	movs	r3, #255	; 0xff
 80027a8:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80027ae:	bf00      	nop
 80027b0:	4809      	ldr	r0, [pc, #36]	; (80027d8 <SPI_RxByte+0x38>)
 80027b2:	f008 f9fb 	bl	800abac <HAL_SPI_GetState>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d1f9      	bne.n	80027b0 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 80027bc:	1dba      	adds	r2, r7, #6
 80027be:	1df9      	adds	r1, r7, #7
 80027c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	2301      	movs	r3, #1
 80027c8:	4803      	ldr	r0, [pc, #12]	; (80027d8 <SPI_RxByte+0x38>)
 80027ca:	f007 ff43 	bl	800a654 <HAL_SPI_TransmitReceive>
  
  return data;
 80027ce:	79bb      	ldrb	r3, [r7, #6]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20018378 	.word	0x20018378

080027dc <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80027e4:	f7ff ffdc 	bl	80027a0 <SPI_RxByte>
 80027e8:	4603      	mov	r3, r0
 80027ea:	461a      	mov	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	701a      	strb	r2, [r3, #0]
}
 80027f0:	bf00      	nop
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 80027fe:	4b0b      	ldr	r3, [pc, #44]	; (800282c <SD_ReadyWait+0x34>)
 8002800:	2232      	movs	r2, #50	; 0x32
 8002802:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8002804:	f7ff ffcc 	bl	80027a0 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8002808:	f7ff ffca 	bl	80027a0 <SPI_RxByte>
 800280c:	4603      	mov	r3, r0
 800280e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	2bff      	cmp	r3, #255	; 0xff
 8002814:	d004      	beq.n	8002820 <SD_ReadyWait+0x28>
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <SD_ReadyWait+0x34>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1f3      	bne.n	8002808 <SD_ReadyWait+0x10>
  
  return res;
 8002820:	79fb      	ldrb	r3, [r7, #7]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20018370 	.word	0x20018370

08002830 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8002836:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800283a:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 800283c:	f7ff ff8a 	bl	8002754 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	e005      	b.n	8002852 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8002846:	20ff      	movs	r0, #255	; 0xff
 8002848:	f7ff ff90 	bl	800276c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	3301      	adds	r3, #1
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	2b09      	cmp	r3, #9
 8002856:	ddf6      	ble.n	8002846 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8002858:	f7ff ff70 	bl	800273c <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 800285c:	2340      	movs	r3, #64	; 0x40
 800285e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8002870:	2395      	movs	r3, #149	; 0x95
 8002872:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	e009      	b.n	800288e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 800287a:	1d3a      	adds	r2, r7, #4
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4413      	add	r3, r2
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff ff72 	bl	800276c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	3301      	adds	r3, #1
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b05      	cmp	r3, #5
 8002892:	ddf2      	ble.n	800287a <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8002894:	e002      	b.n	800289c <SD_PowerOn+0x6c>
  {
    Count--;
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	3b01      	subs	r3, #1
 800289a:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 800289c:	f7ff ff80 	bl	80027a0 <SPI_RxByte>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d002      	beq.n	80028ac <SD_PowerOn+0x7c>
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1f4      	bne.n	8002896 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 80028ac:	f7ff ff52 	bl	8002754 <DESELECT>
  SPI_TxByte(0XFF);
 80028b0:	20ff      	movs	r0, #255	; 0xff
 80028b2:	f7ff ff5b 	bl	800276c <SPI_TxByte>
  
  PowerFlag = 1;
 80028b6:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <SD_PowerOn+0x94>)
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]
}
 80028bc:	bf00      	nop
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	200003b5 	.word	0x200003b5

080028c8 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 80028cc:	4b03      	ldr	r3, [pc, #12]	; (80028dc <SD_PowerOff+0x14>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
}
 80028d2:	bf00      	nop
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	200003b5 	.word	0x200003b5

080028e0 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80028e4:	4b03      	ldr	r3, [pc, #12]	; (80028f4 <SD_CheckPower+0x14>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	200003b5 	.word	0x200003b5

080028f8 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8002902:	4b17      	ldr	r3, [pc, #92]	; (8002960 <SD_RxDataBlock+0x68>)
 8002904:	220a      	movs	r2, #10
 8002906:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8002908:	f7ff ff4a 	bl	80027a0 <SPI_RxByte>
 800290c:	4603      	mov	r3, r0
 800290e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2bff      	cmp	r3, #255	; 0xff
 8002914:	d104      	bne.n	8002920 <SD_RxDataBlock+0x28>
 8002916:	4b12      	ldr	r3, [pc, #72]	; (8002960 <SD_RxDataBlock+0x68>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1f3      	bne.n	8002908 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8002920:	7bfb      	ldrb	r3, [r7, #15]
 8002922:	2bfe      	cmp	r3, #254	; 0xfe
 8002924:	d001      	beq.n	800292a <SD_RxDataBlock+0x32>
    return FALSE;
 8002926:	2300      	movs	r3, #0
 8002928:	e016      	b.n	8002958 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	1c5a      	adds	r2, r3, #1
 800292e:	607a      	str	r2, [r7, #4]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff53 	bl	80027dc <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	607a      	str	r2, [r7, #4]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff4d 	bl	80027dc <SPI_RxBytePtr>
  } while(btr -= 2);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	3b02      	subs	r3, #2
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1ed      	bne.n	800292a <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 800294e:	f7ff ff27 	bl	80027a0 <SPI_RxByte>
  SPI_RxByte();
 8002952:	f7ff ff25 	bl	80027a0 <SPI_RxByte>
  
  return TRUE;
 8002956:	2301      	movs	r3, #1
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20018d08 	.word	0x20018d08

08002964 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8002974:	f7ff ff40 	bl	80027f8 <SD_ReadyWait>
 8002978:	4603      	mov	r3, r0
 800297a:	2bff      	cmp	r3, #255	; 0xff
 800297c:	d001      	beq.n	8002982 <SD_TxDataBlock+0x1e>
    return FALSE;
 800297e:	2300      	movs	r3, #0
 8002980:	e040      	b.n	8002a04 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff fef1 	bl	800276c <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 800298a:	78fb      	ldrb	r3, [r7, #3]
 800298c:	2bfd      	cmp	r3, #253	; 0xfd
 800298e:	d031      	beq.n	80029f4 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fee5 	bl	800276c <SPI_TxByte>
      SPI_TxByte(*buff++);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	1c5a      	adds	r2, r3, #1
 80029a6:	607a      	str	r2, [r7, #4]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff fede 	bl	800276c <SPI_TxByte>
    } while (--wc);
 80029b0:	7bbb      	ldrb	r3, [r7, #14]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	73bb      	strb	r3, [r7, #14]
 80029b6:	7bbb      	ldrb	r3, [r7, #14]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1eb      	bne.n	8002994 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 80029bc:	f7ff fef0 	bl	80027a0 <SPI_RxByte>
    SPI_RxByte();
 80029c0:	f7ff feee 	bl	80027a0 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 80029c4:	e00b      	b.n	80029de <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 80029c6:	f7ff feeb 	bl	80027a0 <SPI_RxByte>
 80029ca:	4603      	mov	r3, r0
 80029cc:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	2b05      	cmp	r3, #5
 80029d6:	d006      	beq.n	80029e6 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 80029d8:	7b7b      	ldrb	r3, [r7, #13]
 80029da:	3301      	adds	r3, #1
 80029dc:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 80029de:	7b7b      	ldrb	r3, [r7, #13]
 80029e0:	2b40      	cmp	r3, #64	; 0x40
 80029e2:	d9f0      	bls.n	80029c6 <SD_TxDataBlock+0x62>
 80029e4:	e000      	b.n	80029e8 <SD_TxDataBlock+0x84>
        break;
 80029e6:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 80029e8:	bf00      	nop
 80029ea:	f7ff fed9 	bl	80027a0 <SPI_RxByte>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0fa      	beq.n	80029ea <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	f003 031f 	and.w	r3, r3, #31
 80029fa:	2b05      	cmp	r3, #5
 80029fc:	d101      	bne.n	8002a02 <SD_TxDataBlock+0x9e>
    return TRUE;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e000      	b.n	8002a04 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8002a18:	f7ff feee 	bl	80027f8 <SD_ReadyWait>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2bff      	cmp	r3, #255	; 0xff
 8002a20:	d001      	beq.n	8002a26 <SD_SendCmd+0x1a>
    return 0xFF;
 8002a22:	23ff      	movs	r3, #255	; 0xff
 8002a24:	e040      	b.n	8002aa8 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff fe9f 	bl	800276c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	0e1b      	lsrs	r3, r3, #24
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fe99 	bl	800276c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	0c1b      	lsrs	r3, r3, #16
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fe93 	bl	800276c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff fe8d 	bl	800276c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fe88 	bl	800276c <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	2b40      	cmp	r3, #64	; 0x40
 8002a64:	d101      	bne.n	8002a6a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8002a66:	2395      	movs	r3, #149	; 0x95
 8002a68:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	2b48      	cmp	r3, #72	; 0x48
 8002a6e:	d101      	bne.n	8002a74 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8002a70:	2387      	movs	r3, #135	; 0x87
 8002a72:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff fe78 	bl	800276c <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	2b4c      	cmp	r3, #76	; 0x4c
 8002a80:	d101      	bne.n	8002a86 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8002a82:	f7ff fe8d 	bl	80027a0 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 8002a86:	230a      	movs	r3, #10
 8002a88:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8002a8a:	f7ff fe89 	bl	80027a0 <SPI_RxByte>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8002a92:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	da05      	bge.n	8002aa6 <SD_SendCmd+0x9a>
 8002a9a:	7bbb      	ldrb	r3, [r7, #14]
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	73bb      	strb	r3, [r7, #14]
 8002aa0:	7bbb      	ldrb	r3, [r7, #14]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f1      	bne.n	8002a8a <SD_SendCmd+0x7e>
  
  return res;
 8002aa6:	7b7b      	ldrb	r3, [r7, #13]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e0d5      	b.n	8002c70 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8002ac4:	4b6c      	ldr	r3, [pc, #432]	; (8002c78 <SD_disk_initialize+0x1c8>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <SD_disk_initialize+0x2a>
    return Stat;        
 8002ad2:	4b69      	ldr	r3, [pc, #420]	; (8002c78 <SD_disk_initialize+0x1c8>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	e0ca      	b.n	8002c70 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 8002ada:	f7ff fea9 	bl	8002830 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 8002ade:	f7ff fe2d 	bl	800273c <SELECT>
  
  /* SD   */
  type = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	2040      	movs	r0, #64	; 0x40
 8002aea:	f7ff ff8f 	bl	8002a0c <SD_SendCmd>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	f040 80a5 	bne.w	8002c40 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 8002af6:	4b61      	ldr	r3, [pc, #388]	; (8002c7c <SD_disk_initialize+0x1cc>)
 8002af8:	2264      	movs	r2, #100	; 0x64
 8002afa:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 8002afc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002b00:	2048      	movs	r0, #72	; 0x48
 8002b02:	f7ff ff83 	bl	8002a0c <SD_SendCmd>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d158      	bne.n	8002bbe <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e00c      	b.n	8002b2c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8002b12:	7bfc      	ldrb	r4, [r7, #15]
 8002b14:	f7ff fe44 	bl	80027a0 <SPI_RxByte>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f107 0310 	add.w	r3, r7, #16
 8002b20:	4423      	add	r3, r4
 8002b22:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	73fb      	strb	r3, [r7, #15]
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d9ef      	bls.n	8002b12 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8002b32:	7abb      	ldrb	r3, [r7, #10]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	f040 8083 	bne.w	8002c40 <SD_disk_initialize+0x190>
 8002b3a:	7afb      	ldrb	r3, [r7, #11]
 8002b3c:	2baa      	cmp	r3, #170	; 0xaa
 8002b3e:	d17f      	bne.n	8002c40 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8002b40:	2100      	movs	r1, #0
 8002b42:	2077      	movs	r0, #119	; 0x77
 8002b44:	f7ff ff62 	bl	8002a0c <SD_SendCmd>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d807      	bhi.n	8002b5e <SD_disk_initialize+0xae>
 8002b4e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002b52:	2069      	movs	r0, #105	; 0x69
 8002b54:	f7ff ff5a 	bl	8002a0c <SD_SendCmd>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8002b5e:	4b47      	ldr	r3, [pc, #284]	; (8002c7c <SD_disk_initialize+0x1cc>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1eb      	bne.n	8002b40 <SD_disk_initialize+0x90>
 8002b68:	e000      	b.n	8002b6c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8002b6a:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 8002b6c:	4b43      	ldr	r3, [pc, #268]	; (8002c7c <SD_disk_initialize+0x1cc>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d064      	beq.n	8002c40 <SD_disk_initialize+0x190>
 8002b76:	2100      	movs	r1, #0
 8002b78:	207a      	movs	r0, #122	; 0x7a
 8002b7a:	f7ff ff47 	bl	8002a0c <SD_SendCmd>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d15d      	bne.n	8002c40 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8002b84:	2300      	movs	r3, #0
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	e00c      	b.n	8002ba4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8002b8a:	7bfc      	ldrb	r4, [r7, #15]
 8002b8c:	f7ff fe08 	bl	80027a0 <SPI_RxByte>
 8002b90:	4603      	mov	r3, r0
 8002b92:	461a      	mov	r2, r3
 8002b94:	f107 0310 	add.w	r3, r7, #16
 8002b98:	4423      	add	r3, r4
 8002b9a:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d9ef      	bls.n	8002b8a <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 8002baa:	7a3b      	ldrb	r3, [r7, #8]
 8002bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <SD_disk_initialize+0x108>
 8002bb4:	2306      	movs	r3, #6
 8002bb6:	e000      	b.n	8002bba <SD_disk_initialize+0x10a>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	73bb      	strb	r3, [r7, #14]
 8002bbc:	e040      	b.n	8002c40 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	2077      	movs	r0, #119	; 0x77
 8002bc2:	f7ff ff23 	bl	8002a0c <SD_SendCmd>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d808      	bhi.n	8002bde <SD_disk_initialize+0x12e>
 8002bcc:	2100      	movs	r1, #0
 8002bce:	2069      	movs	r0, #105	; 0x69
 8002bd0:	f7ff ff1c 	bl	8002a0c <SD_SendCmd>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d801      	bhi.n	8002bde <SD_disk_initialize+0x12e>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e000      	b.n	8002be0 <SD_disk_initialize+0x130>
 8002bde:	2301      	movs	r3, #1
 8002be0:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8002be2:	7bbb      	ldrb	r3, [r7, #14]
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d10e      	bne.n	8002c06 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8002be8:	2100      	movs	r1, #0
 8002bea:	2077      	movs	r0, #119	; 0x77
 8002bec:	f7ff ff0e 	bl	8002a0c <SD_SendCmd>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d80e      	bhi.n	8002c14 <SD_disk_initialize+0x164>
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2069      	movs	r0, #105	; 0x69
 8002bfa:	f7ff ff07 	bl	8002a0c <SD_SendCmd>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d107      	bne.n	8002c14 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8002c04:	e00d      	b.n	8002c22 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8002c06:	2100      	movs	r1, #0
 8002c08:	2041      	movs	r0, #65	; 0x41
 8002c0a:	f7ff feff 	bl	8002a0c <SD_SendCmd>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8002c14:	4b19      	ldr	r3, [pc, #100]	; (8002c7c <SD_disk_initialize+0x1cc>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1e1      	bne.n	8002be2 <SD_disk_initialize+0x132>
 8002c1e:	e000      	b.n	8002c22 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8002c20:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 8002c22:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <SD_disk_initialize+0x1cc>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d007      	beq.n	8002c3c <SD_disk_initialize+0x18c>
 8002c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c30:	2050      	movs	r0, #80	; 0x50
 8002c32:	f7ff feeb 	bl	8002a0c <SD_SendCmd>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8002c40:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <SD_disk_initialize+0x1d0>)
 8002c42:	7bbb      	ldrb	r3, [r7, #14]
 8002c44:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 8002c46:	f7ff fd85 	bl	8002754 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 8002c4a:	f7ff fda9 	bl	80027a0 <SPI_RxByte>
  
  if (type) 
 8002c4e:	7bbb      	ldrb	r3, [r7, #14]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d008      	beq.n	8002c66 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 8002c54:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <SD_disk_initialize+0x1c8>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <SD_disk_initialize+0x1c8>)
 8002c62:	701a      	strb	r2, [r3, #0]
 8002c64:	e001      	b.n	8002c6a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8002c66:	f7ff fe2f 	bl	80028c8 <SD_PowerOff>
  }
  
  return Stat;
 8002c6a:	4b03      	ldr	r3, [pc, #12]	; (8002c78 <SD_disk_initialize+0x1c8>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	b2db      	uxtb	r3, r3
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd90      	pop	{r4, r7, pc}
 8002c78:	20000000 	.word	0x20000000
 8002c7c:	20018d08 	.word	0x20018d08
 8002c80:	200003b4 	.word	0x200003b4

08002c84 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <SD_disk_status+0x14>
    return STA_NOINIT; 
 8002c94:	2301      	movs	r3, #1
 8002c96:	e002      	b.n	8002c9e <SD_disk_status+0x1a>
  
  return Stat;
 8002c98:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SD_disk_status+0x28>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	b2db      	uxtb	r3, r3
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	20000000 	.word	0x20000000

08002cb0 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	603b      	str	r3, [r7, #0]
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d102      	bne.n	8002ccc <SD_disk_read+0x1c>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <SD_disk_read+0x20>
    return RES_PARERR;
 8002ccc:	2304      	movs	r3, #4
 8002cce:	e051      	b.n	8002d74 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8002cd0:	4b2a      	ldr	r3, [pc, #168]	; (8002d7c <SD_disk_read+0xcc>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <SD_disk_read+0x32>
    return RES_NOTRDY;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e048      	b.n	8002d74 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8002ce2:	4b27      	ldr	r3, [pc, #156]	; (8002d80 <SD_disk_read+0xd0>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d102      	bne.n	8002cf4 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	025b      	lsls	r3, r3, #9
 8002cf2:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8002cf4:	f7ff fd22 	bl	800273c <SELECT>
  
  if (count == 1) 
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d111      	bne.n	8002d22 <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	2051      	movs	r0, #81	; 0x51
 8002d02:	f7ff fe83 	bl	8002a0c <SD_SendCmd>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d129      	bne.n	8002d60 <SD_disk_read+0xb0>
 8002d0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d10:	68b8      	ldr	r0, [r7, #8]
 8002d12:	f7ff fdf1 	bl	80028f8 <SD_RxDataBlock>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d021      	beq.n	8002d60 <SD_disk_read+0xb0>
      count = 0;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	e01e      	b.n	8002d60 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	2052      	movs	r0, #82	; 0x52
 8002d26:	f7ff fe71 	bl	8002a0c <SD_SendCmd>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d117      	bne.n	8002d60 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8002d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d34:	68b8      	ldr	r0, [r7, #8]
 8002d36:	f7ff fddf 	bl	80028f8 <SD_RxDataBlock>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002d46:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1ed      	bne.n	8002d30 <SD_disk_read+0x80>
 8002d54:	e000      	b.n	8002d58 <SD_disk_read+0xa8>
          break;
 8002d56:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 8002d58:	2100      	movs	r1, #0
 8002d5a:	204c      	movs	r0, #76	; 0x4c
 8002d5c:	f7ff fe56 	bl	8002a0c <SD_SendCmd>
    }
  }
  
  DESELECT();
 8002d60:	f7ff fcf8 	bl	8002754 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8002d64:	f7ff fd1c 	bl	80027a0 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	bf14      	ite	ne
 8002d6e:	2301      	movne	r3, #1
 8002d70:	2300      	moveq	r3, #0
 8002d72:	b2db      	uxtb	r3, r3
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000000 	.word	0x20000000
 8002d80:	200003b4 	.word	0x200003b4

08002d84 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	607a      	str	r2, [r7, #4]
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	4603      	mov	r3, r0
 8002d92:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d102      	bne.n	8002da0 <SD_disk_write+0x1c>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <SD_disk_write+0x20>
    return RES_PARERR;
 8002da0:	2304      	movs	r3, #4
 8002da2:	e06b      	b.n	8002e7c <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8002da4:	4b37      	ldr	r3, [pc, #220]	; (8002e84 <SD_disk_write+0x100>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e062      	b.n	8002e7c <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8002db6:	4b33      	ldr	r3, [pc, #204]	; (8002e84 <SD_disk_write+0x100>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <SD_disk_write+0x44>
    return RES_WRPRT;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	e059      	b.n	8002e7c <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8002dc8:	4b2f      	ldr	r3, [pc, #188]	; (8002e88 <SD_disk_write+0x104>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	025b      	lsls	r3, r3, #9
 8002dd8:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8002dda:	f7ff fcaf 	bl	800273c <SELECT>
  
  if (count == 1) 
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d110      	bne.n	8002e06 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	2058      	movs	r0, #88	; 0x58
 8002de8:	f7ff fe10 	bl	8002a0c <SD_SendCmd>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d13a      	bne.n	8002e68 <SD_disk_write+0xe4>
 8002df2:	21fe      	movs	r1, #254	; 0xfe
 8002df4:	68b8      	ldr	r0, [r7, #8]
 8002df6:	f7ff fdb5 	bl	8002964 <SD_TxDataBlock>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d033      	beq.n	8002e68 <SD_disk_write+0xe4>
      count = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	e030      	b.n	8002e68 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 8002e06:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <SD_disk_write+0x104>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8002e12:	2100      	movs	r1, #0
 8002e14:	2077      	movs	r0, #119	; 0x77
 8002e16:	f7ff fdf9 	bl	8002a0c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8002e1a:	6839      	ldr	r1, [r7, #0]
 8002e1c:	2057      	movs	r0, #87	; 0x57
 8002e1e:	f7ff fdf5 	bl	8002a0c <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	2059      	movs	r0, #89	; 0x59
 8002e26:	f7ff fdf1 	bl	8002a0c <SD_SendCmd>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d11b      	bne.n	8002e68 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8002e30:	21fc      	movs	r1, #252	; 0xfc
 8002e32:	68b8      	ldr	r0, [r7, #8]
 8002e34:	f7ff fd96 	bl	8002964 <SD_TxDataBlock>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002e44:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	603b      	str	r3, [r7, #0]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1ee      	bne.n	8002e30 <SD_disk_write+0xac>
 8002e52:	e000      	b.n	8002e56 <SD_disk_write+0xd2>
          break;
 8002e54:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 8002e56:	21fd      	movs	r1, #253	; 0xfd
 8002e58:	2000      	movs	r0, #0
 8002e5a:	f7ff fd83 	bl	8002964 <SD_TxDataBlock>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <SD_disk_write+0xe4>
      {        
        count = 1;
 8002e64:	2301      	movs	r3, #1
 8002e66:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8002e68:	f7ff fc74 	bl	8002754 <DESELECT>
  SPI_RxByte();
 8002e6c:	f7ff fc98 	bl	80027a0 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	bf14      	ite	ne
 8002e76:	2301      	movne	r3, #1
 8002e78:	2300      	moveq	r3, #0
 8002e7a:	b2db      	uxtb	r3, r3
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000000 	.word	0x20000000
 8002e88:	200003b4 	.word	0x200003b4

08002e8c <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8002e8c:	b590      	push	{r4, r7, lr}
 8002e8e:	b08b      	sub	sp, #44	; 0x2c
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	603a      	str	r2, [r7, #0]
 8002e96:	71fb      	strb	r3, [r7, #7]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	e11b      	b.n	80030e2 <SD_disk_ioctl+0x256>
  
  res = RES_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8002eb0:	79bb      	ldrb	r3, [r7, #6]
 8002eb2:	2b05      	cmp	r3, #5
 8002eb4:	d129      	bne.n	8002f0a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d017      	beq.n	8002eee <SD_disk_ioctl+0x62>
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	dc1f      	bgt.n	8002f02 <SD_disk_ioctl+0x76>
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <SD_disk_ioctl+0x40>
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d00b      	beq.n	8002ee2 <SD_disk_ioctl+0x56>
 8002eca:	e01a      	b.n	8002f02 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8002ecc:	f7ff fd08 	bl	80028e0 <SD_CheckPower>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8002ed6:	f7ff fcf7 	bl	80028c8 <SD_PowerOff>
      res = RES_OK;
 8002eda:	2300      	movs	r3, #0
 8002edc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8002ee0:	e0fd      	b.n	80030de <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 8002ee2:	f7ff fca5 	bl	8002830 <SD_PowerOn>
      res = RES_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8002eec:	e0f7      	b.n	80030de <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8002eee:	6a3b      	ldr	r3, [r7, #32]
 8002ef0:	1c5c      	adds	r4, r3, #1
 8002ef2:	f7ff fcf5 	bl	80028e0 <SD_CheckPower>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8002efa:	2300      	movs	r3, #0
 8002efc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8002f00:	e0ed      	b.n	80030de <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 8002f02:	2304      	movs	r3, #4
 8002f04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002f08:	e0e9      	b.n	80030de <SD_disk_ioctl+0x252>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8002f0a:	4b78      	ldr	r3, [pc, #480]	; (80030ec <SD_disk_ioctl+0x260>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e0e2      	b.n	80030e2 <SD_disk_ioctl+0x256>
    
    SELECT();
 8002f1c:	f7ff fc0e 	bl	800273c <SELECT>
    
    switch (ctrl) 
 8002f20:	79bb      	ldrb	r3, [r7, #6]
 8002f22:	2b0d      	cmp	r3, #13
 8002f24:	f200 80cc 	bhi.w	80030c0 <SD_disk_ioctl+0x234>
 8002f28:	a201      	add	r2, pc, #4	; (adr r2, 8002f30 <SD_disk_ioctl+0xa4>)
 8002f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f2e:	bf00      	nop
 8002f30:	0800302b 	.word	0x0800302b
 8002f34:	08002f69 	.word	0x08002f69
 8002f38:	0800301b 	.word	0x0800301b
 8002f3c:	080030c1 	.word	0x080030c1
 8002f40:	080030c1 	.word	0x080030c1
 8002f44:	080030c1 	.word	0x080030c1
 8002f48:	080030c1 	.word	0x080030c1
 8002f4c:	080030c1 	.word	0x080030c1
 8002f50:	080030c1 	.word	0x080030c1
 8002f54:	080030c1 	.word	0x080030c1
 8002f58:	080030c1 	.word	0x080030c1
 8002f5c:	0800303d 	.word	0x0800303d
 8002f60:	08003061 	.word	0x08003061
 8002f64:	08003085 	.word	0x08003085
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 8002f68:	2100      	movs	r1, #0
 8002f6a:	2049      	movs	r0, #73	; 0x49
 8002f6c:	f7ff fd4e 	bl	8002a0c <SD_SendCmd>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 80a8 	bne.w	80030c8 <SD_disk_ioctl+0x23c>
 8002f78:	f107 030c 	add.w	r3, r7, #12
 8002f7c:	2110      	movs	r1, #16
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff fcba 	bl	80028f8 <SD_RxDataBlock>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 809e 	beq.w	80030c8 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1) 
 8002f8c:	7b3b      	ldrb	r3, [r7, #12]
 8002f8e:	099b      	lsrs	r3, r3, #6
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d10e      	bne.n	8002fb4 <SD_disk_ioctl+0x128>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002f96:	7d7b      	ldrb	r3, [r7, #21]
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	7d3b      	ldrb	r3, [r7, #20]
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8002faa:	8bfb      	ldrh	r3, [r7, #30]
 8002fac:	029a      	lsls	r2, r3, #10
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e02e      	b.n	8003012 <SD_disk_ioctl+0x186>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002fb4:	7c7b      	ldrb	r3, [r7, #17]
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	7dbb      	ldrb	r3, [r7, #22]
 8002fbe:	09db      	lsrs	r3, r3, #7
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	4413      	add	r3, r2
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	7d7b      	ldrb	r3, [r7, #21]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	f003 0306 	and.w	r3, r3, #6
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002fdc:	7d3b      	ldrb	r3, [r7, #20]
 8002fde:	099b      	lsrs	r3, r3, #6
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	7cfb      	ldrb	r3, [r7, #19]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	7cbb      	ldrb	r3, [r7, #18]
 8002ff2:	029b      	lsls	r3, r3, #10
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3301      	adds	r3, #1
 8003002:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8003004:	8bfa      	ldrh	r2, [r7, #30]
 8003006:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800300a:	3b09      	subs	r3, #9
 800300c:	409a      	lsls	r2, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8003018:	e056      	b.n	80030c8 <SD_disk_ioctl+0x23c>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003020:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8003028:	e055      	b.n	80030d6 <SD_disk_ioctl+0x24a>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 800302a:	f7ff fbe5 	bl	80027f8 <SD_ReadyWait>
 800302e:	4603      	mov	r3, r0
 8003030:	2bff      	cmp	r3, #255	; 0xff
 8003032:	d14b      	bne.n	80030cc <SD_disk_ioctl+0x240>
        res = RES_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800303a:	e047      	b.n	80030cc <SD_disk_ioctl+0x240>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800303c:	2100      	movs	r1, #0
 800303e:	2049      	movs	r0, #73	; 0x49
 8003040:	f7ff fce4 	bl	8002a0c <SD_SendCmd>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d142      	bne.n	80030d0 <SD_disk_ioctl+0x244>
 800304a:	2110      	movs	r1, #16
 800304c:	6a38      	ldr	r0, [r7, #32]
 800304e:	f7ff fc53 	bl	80028f8 <SD_RxDataBlock>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d03b      	beq.n	80030d0 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800305e:	e037      	b.n	80030d0 <SD_disk_ioctl+0x244>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8003060:	2100      	movs	r1, #0
 8003062:	204a      	movs	r0, #74	; 0x4a
 8003064:	f7ff fcd2 	bl	8002a0c <SD_SendCmd>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d132      	bne.n	80030d4 <SD_disk_ioctl+0x248>
 800306e:	2110      	movs	r1, #16
 8003070:	6a38      	ldr	r0, [r7, #32]
 8003072:	f7ff fc41 	bl	80028f8 <SD_RxDataBlock>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d02b      	beq.n	80030d4 <SD_disk_ioctl+0x248>
        res = RES_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8003082:	e027      	b.n	80030d4 <SD_disk_ioctl+0x248>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 8003084:	2100      	movs	r1, #0
 8003086:	207a      	movs	r0, #122	; 0x7a
 8003088:	f7ff fcc0 	bl	8002a0c <SD_SendCmd>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d116      	bne.n	80030c0 <SD_disk_ioctl+0x234>
      {         
        for (n = 0; n < 4; n++)
 8003092:	2300      	movs	r3, #0
 8003094:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003098:	e00b      	b.n	80030b2 <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 800309a:	6a3c      	ldr	r4, [r7, #32]
 800309c:	1c63      	adds	r3, r4, #1
 800309e:	623b      	str	r3, [r7, #32]
 80030a0:	f7ff fb7e 	bl	80027a0 <SPI_RxByte>
 80030a4:	4603      	mov	r3, r0
 80030a6:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80030a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80030ac:	3301      	adds	r3, #1
 80030ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80030b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80030b6:	2b03      	cmp	r3, #3
 80030b8:	d9ef      	bls.n	800309a <SD_disk_ioctl+0x20e>
        }
        
        res = RES_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 80030c0:	2304      	movs	r3, #4
 80030c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80030c6:	e006      	b.n	80030d6 <SD_disk_ioctl+0x24a>
      break;
 80030c8:	bf00      	nop
 80030ca:	e004      	b.n	80030d6 <SD_disk_ioctl+0x24a>
      break;
 80030cc:	bf00      	nop
 80030ce:	e002      	b.n	80030d6 <SD_disk_ioctl+0x24a>
      break;
 80030d0:	bf00      	nop
 80030d2:	e000      	b.n	80030d6 <SD_disk_ioctl+0x24a>
      break;
 80030d4:	bf00      	nop
    }
    
    DESELECT();
 80030d6:	f7ff fb3d 	bl	8002754 <DESELECT>
    SPI_RxByte();
 80030da:	f7ff fb61 	bl	80027a0 <SPI_RxByte>
  }
  
  return res;
 80030de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	372c      	adds	r7, #44	; 0x2c
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd90      	pop	{r4, r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000000 	.word	0x20000000

080030f0 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	603a      	str	r2, [r7, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
 80030fe:	460b      	mov	r3, r1
 8003100:	71bb      	strb	r3, [r7, #6]
 8003102:	4613      	mov	r3, r2
 8003104:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	b29b      	uxth	r3, r3
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	b299      	uxth	r1, r3
 800310e:	1dba      	adds	r2, r7, #6
 8003110:	230a      	movs	r3, #10
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2301      	movs	r3, #1
 8003116:	4811      	ldr	r0, [pc, #68]	; (800315c <user_i2c_read+0x6c>)
 8003118:	f003 fba2 	bl	8006860 <HAL_I2C_Master_Transmit>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <user_i2c_read+0x38>
 8003122:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003126:	e014      	b.n	8003152 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	b21b      	sxth	r3, r3
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	b21b      	sxth	r3, r3
 8003134:	b299      	uxth	r1, r3
 8003136:	88bb      	ldrh	r3, [r7, #4]
 8003138:	220a      	movs	r2, #10
 800313a:	9200      	str	r2, [sp, #0]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	4807      	ldr	r0, [pc, #28]	; (800315c <user_i2c_read+0x6c>)
 8003140:	f003 fc8c 	bl	8006a5c <HAL_I2C_Master_Receive>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d002      	beq.n	8003150 <user_i2c_read+0x60>
 800314a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800314e:	e000      	b.n	8003152 <user_i2c_read+0x62>

  return 0;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	200080e4 	.word	0x200080e4

08003160 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f002 fc6d 	bl	8005a48 <HAL_Delay>
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af02      	add	r7, sp, #8
 800317e:	603a      	str	r2, [r7, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	4603      	mov	r3, r0
 8003184:	71fb      	strb	r3, [r7, #7]
 8003186:	460b      	mov	r3, r1
 8003188:	71bb      	strb	r3, [r7, #6]
 800318a:	4613      	mov	r3, r2
 800318c:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 800318e:	88bb      	ldrh	r3, [r7, #4]
 8003190:	3301      	adds	r3, #1
 8003192:	4618      	mov	r0, r3
 8003194:	f013 fc74 	bl	8016a80 <malloc>
 8003198:	4603      	mov	r3, r0
 800319a:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 800319c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3301      	adds	r3, #1
 80031a8:	88ba      	ldrh	r2, [r7, #4]
 80031aa:	6839      	ldr	r1, [r7, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f013 fc77 	bl	8016aa0 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	b299      	uxth	r1, r3
 80031ba:	88bb      	ldrh	r3, [r7, #4]
 80031bc:	3301      	adds	r3, #1
 80031be:	b29b      	uxth	r3, r3
 80031c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031c4:	9200      	str	r2, [sp, #0]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4808      	ldr	r0, [pc, #32]	; (80031ec <user_i2c_write+0x74>)
 80031ca:	f003 fb49 	bl	8006860 <HAL_I2C_Master_Transmit>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d002      	beq.n	80031da <user_i2c_write+0x62>
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031d8:	e003      	b.n	80031e2 <user_i2c_write+0x6a>

  free(buf);
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f013 fc58 	bl	8016a90 <free>
  return 0;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	200080e4 	.word	0x200080e4

080031f0 <delay_us>:
//
//}


bool delay_us(uint16_t us)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 80031fa:	4b11      	ldr	r3, [pc, #68]	; (8003240 <delay_us+0x50>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2200      	movs	r2, #0
 8003200:	625a      	str	r2, [r3, #36]	; 0x24
	tim_val = us/10;
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	4a0f      	ldr	r2, [pc, #60]	; (8003244 <delay_us+0x54>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	08db      	lsrs	r3, r3, #3
 800320c:	b29b      	uxth	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <delay_us+0x58>)
 8003212:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim10);
 8003214:	480a      	ldr	r0, [pc, #40]	; (8003240 <delay_us+0x50>)
 8003216:	f007 fe05 	bl	800ae24 <HAL_TIM_Base_Start_IT>
	while(tim_val != 0)
 800321a:	bf00      	nop
 800321c:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <delay_us+0x58>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1fb      	bne.n	800321c <delay_us+0x2c>
	{

	}
	HAL_TIM_Base_Stop_IT(&htim10);
 8003224:	4806      	ldr	r0, [pc, #24]	; (8003240 <delay_us+0x50>)
 8003226:	f007 fe6d 	bl	800af04 <HAL_TIM_Base_Stop_IT>
	tim_val = 0;
 800322a:	4b07      	ldr	r3, [pc, #28]	; (8003248 <delay_us+0x58>)
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]
	int s = 99;
 8003230:	2363      	movs	r3, #99	; 0x63
 8003232:	60fb      	str	r3, [r7, #12]
	return true;
 8003234:	2301      	movs	r3, #1
//	{
//
//	}
//	//HAL_TIM_Base_Stop_IT(&htim10);
//	return true;
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200089d0 	.word	0x200089d0
 8003244:	cccccccd 	.word	0xcccccccd
 8003248:	200007a4 	.word	0x200007a4

0800324c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003250:	f002 fbb8 	bl	80059c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003254:	f000 f8a4 	bl	80033a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003258:	f000 fb78 	bl	800394c <MX_GPIO_Init>
  MX_TIM3_Init();
 800325c:	f000 fae6 	bl	800382c <MX_TIM3_Init>
  MX_I2C3_Init();
 8003260:	f000 f90a 	bl	8003478 <MX_I2C3_Init>
  MX_TIM2_Init();
 8003264:	f000 fa96 	bl	8003794 <MX_TIM2_Init>
  MX_TIM10_Init();
 8003268:	f000 fb2e 	bl	80038c8 <MX_TIM10_Init>
  MX_SPI1_Init();
 800326c:	f000 f9d4 	bl	8003618 <MX_SPI1_Init>
  MX_FATFS_Init();
 8003270:	f009 fdb2 	bl	800cdd8 <MX_FATFS_Init>
  MX_TIM1_Init();
 8003274:	f000 fa3c 	bl	80036f0 <MX_TIM1_Init>
  MX_RTC_Init();
 8003278:	f000 f940 	bl	80034fc <MX_RTC_Init>
  MX_SPI2_Init();
 800327c:	f000 fa02 	bl	8003684 <MX_SPI2_Init>
  MX_DMA_Init();
 8003280:	f000 fb44 	bl	800390c <MX_DMA_Init>
  MX_RNG_Init();
 8003284:	f000 f926 	bl	80034d4 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);		//  This TIM3 using for calculate how many time all tasks was running.
 8003288:	4829      	ldr	r0, [pc, #164]	; (8003330 <main+0xe4>)
 800328a:	f007 fdcb 	bl	800ae24 <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim2);
  //HAL_TIM_Base_Start_IT(&htim10);			// Using for generate us delays
  HAL_TIM_Base_Start_IT(&htim1);			// Blink Green LED
 800328e:	4829      	ldr	r0, [pc, #164]	; (8003334 <main+0xe8>)
 8003290:	f007 fdc8 	bl	800ae24 <HAL_TIM_Base_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003294:	f00e fe40 	bl	8011f18 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UARTQueue */
  UARTQueueHandle = osMessageQueueNew (10, sizeof(QUEUE_t), &UARTQueue_attributes);
 8003298:	4a27      	ldr	r2, [pc, #156]	; (8003338 <main+0xec>)
 800329a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800329e:	200a      	movs	r0, #10
 80032a0:	f00f f874 	bl	801238c <osMessageQueueNew>
 80032a4:	4603      	mov	r3, r0
 80032a6:	4a25      	ldr	r2, [pc, #148]	; (800333c <main+0xf0>)
 80032a8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80032aa:	4a25      	ldr	r2, [pc, #148]	; (8003340 <main+0xf4>)
 80032ac:	2100      	movs	r1, #0
 80032ae:	4825      	ldr	r0, [pc, #148]	; (8003344 <main+0xf8>)
 80032b0:	f00e fe7c 	bl	8011fac <osThreadNew>
 80032b4:	4603      	mov	r3, r0
 80032b6:	4a24      	ldr	r2, [pc, #144]	; (8003348 <main+0xfc>)
 80032b8:	6013      	str	r3, [r2, #0]

  /* creation of Blue_LED_Blink */
  Blue_LED_BlinkHandle = osThreadNew(Start_Blue_LED_Blink, NULL, &Blue_LED_Blink_attributes);
 80032ba:	4a24      	ldr	r2, [pc, #144]	; (800334c <main+0x100>)
 80032bc:	2100      	movs	r1, #0
 80032be:	4824      	ldr	r0, [pc, #144]	; (8003350 <main+0x104>)
 80032c0:	f00e fe74 	bl	8011fac <osThreadNew>
 80032c4:	4603      	mov	r3, r0
 80032c6:	4a23      	ldr	r2, [pc, #140]	; (8003354 <main+0x108>)
 80032c8:	6013      	str	r3, [r2, #0]

  /* creation of Show_Resources */
  Show_ResourcesHandle = osThreadNew(Start_Show_Resources, NULL, &Show_Resources_attributes);
 80032ca:	4a23      	ldr	r2, [pc, #140]	; (8003358 <main+0x10c>)
 80032cc:	2100      	movs	r1, #0
 80032ce:	4823      	ldr	r0, [pc, #140]	; (800335c <main+0x110>)
 80032d0:	f00e fe6c 	bl	8011fac <osThreadNew>
 80032d4:	4603      	mov	r3, r0
 80032d6:	4a22      	ldr	r2, [pc, #136]	; (8003360 <main+0x114>)
 80032d8:	6013      	str	r3, [r2, #0]

  /* creation of UART_Task */
  UART_TaskHandle = osThreadNew(Start_UART_Task, NULL, &UART_Task_attributes);
 80032da:	4a22      	ldr	r2, [pc, #136]	; (8003364 <main+0x118>)
 80032dc:	2100      	movs	r1, #0
 80032de:	4822      	ldr	r0, [pc, #136]	; (8003368 <main+0x11c>)
 80032e0:	f00e fe64 	bl	8011fac <osThreadNew>
 80032e4:	4603      	mov	r3, r0
 80032e6:	4a21      	ldr	r2, [pc, #132]	; (800336c <main+0x120>)
 80032e8:	6013      	str	r3, [r2, #0]

  /* creation of bme280 */
  bme280Handle = osThreadNew(Start_bme280, NULL, &bme280_attributes);
 80032ea:	4a21      	ldr	r2, [pc, #132]	; (8003370 <main+0x124>)
 80032ec:	2100      	movs	r1, #0
 80032ee:	4821      	ldr	r0, [pc, #132]	; (8003374 <main+0x128>)
 80032f0:	f00e fe5c 	bl	8011fac <osThreadNew>
 80032f4:	4603      	mov	r3, r0
 80032f6:	4a20      	ldr	r2, [pc, #128]	; (8003378 <main+0x12c>)
 80032f8:	6013      	str	r3, [r2, #0]

  /* creation of AM2302 */
  AM2302Handle = osThreadNew(Start_AM2302, NULL, &AM2302_attributes);
 80032fa:	4a20      	ldr	r2, [pc, #128]	; (800337c <main+0x130>)
 80032fc:	2100      	movs	r1, #0
 80032fe:	4820      	ldr	r0, [pc, #128]	; (8003380 <main+0x134>)
 8003300:	f00e fe54 	bl	8011fac <osThreadNew>
 8003304:	4603      	mov	r3, r0
 8003306:	4a1f      	ldr	r2, [pc, #124]	; (8003384 <main+0x138>)
 8003308:	6013      	str	r3, [r2, #0]

  /* creation of SD_CARD */
  SD_CARDHandle = osThreadNew(Start_SD_CARD, NULL, &SD_CARD_attributes);
 800330a:	4a1f      	ldr	r2, [pc, #124]	; (8003388 <main+0x13c>)
 800330c:	2100      	movs	r1, #0
 800330e:	481f      	ldr	r0, [pc, #124]	; (800338c <main+0x140>)
 8003310:	f00e fe4c 	bl	8011fac <osThreadNew>
 8003314:	4603      	mov	r3, r0
 8003316:	4a1e      	ldr	r2, [pc, #120]	; (8003390 <main+0x144>)
 8003318:	6013      	str	r3, [r2, #0]

  /* creation of LCD */
  LCDHandle = osThreadNew(Start_LCD, NULL, &LCD_attributes);
 800331a:	4a1e      	ldr	r2, [pc, #120]	; (8003394 <main+0x148>)
 800331c:	2100      	movs	r1, #0
 800331e:	481e      	ldr	r0, [pc, #120]	; (8003398 <main+0x14c>)
 8003320:	f00e fe44 	bl	8011fac <osThreadNew>
 8003324:	4603      	mov	r3, r0
 8003326:	4a1d      	ldr	r2, [pc, #116]	; (800339c <main+0x150>)
 8003328:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800332a:	f00e fe19 	bl	8011f60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800332e:	e7fe      	b.n	800332e <main+0xe2>
 8003330:	2000cb70 	.word	0x2000cb70
 8003334:	20018110 	.word	0x20018110
 8003338:	08019fb4 	.word	0x08019fb4
 800333c:	2000936c 	.word	0x2000936c
 8003340:	08019e94 	.word	0x08019e94
 8003344:	08003c49 	.word	0x08003c49
 8003348:	200080a0 	.word	0x200080a0
 800334c:	08019eb8 	.word	0x08019eb8
 8003350:	08003c5d 	.word	0x08003c5d
 8003354:	200089b0 	.word	0x200089b0
 8003358:	08019edc 	.word	0x08019edc
 800335c:	08003ed9 	.word	0x08003ed9
 8003360:	20018374 	.word	0x20018374
 8003364:	08019f00 	.word	0x08019f00
 8003368:	08004149 	.word	0x08004149
 800336c:	2000cbb8 	.word	0x2000cbb8
 8003370:	08019f24 	.word	0x08019f24
 8003374:	080041a5 	.word	0x080041a5
 8003378:	2001965c 	.word	0x2001965c
 800337c:	08019f48 	.word	0x08019f48
 8003380:	0800451d 	.word	0x0800451d
 8003384:	2001836c 	.word	0x2001836c
 8003388:	08019f6c 	.word	0x08019f6c
 800338c:	080048d9 	.word	0x080048d9
 8003390:	200091e8 	.word	0x200091e8
 8003394:	08019f90 	.word	0x08019f90
 8003398:	08004995 	.word	0x08004995
 800339c:	2001779c 	.word	0x2001779c

080033a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b094      	sub	sp, #80	; 0x50
 80033a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033a6:	f107 0320 	add.w	r3, r7, #32
 80033aa:	2230      	movs	r2, #48	; 0x30
 80033ac:	2100      	movs	r1, #0
 80033ae:	4618      	mov	r0, r3
 80033b0:	f013 fb84 	bl	8016abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033b4:	f107 030c 	add.w	r3, r7, #12
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	60da      	str	r2, [r3, #12]
 80033c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	4b29      	ldr	r3, [pc, #164]	; (8003470 <SystemClock_Config+0xd0>)
 80033ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033cc:	4a28      	ldr	r2, [pc, #160]	; (8003470 <SystemClock_Config+0xd0>)
 80033ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d2:	6413      	str	r3, [r2, #64]	; 0x40
 80033d4:	4b26      	ldr	r3, [pc, #152]	; (8003470 <SystemClock_Config+0xd0>)
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033dc:	60bb      	str	r3, [r7, #8]
 80033de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033e0:	2300      	movs	r3, #0
 80033e2:	607b      	str	r3, [r7, #4]
 80033e4:	4b23      	ldr	r3, [pc, #140]	; (8003474 <SystemClock_Config+0xd4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a22      	ldr	r2, [pc, #136]	; (8003474 <SystemClock_Config+0xd4>)
 80033ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4b20      	ldr	r3, [pc, #128]	; (8003474 <SystemClock_Config+0xd4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80033fc:	2305      	movs	r3, #5
 80033fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003400:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003406:	2301      	movs	r3, #1
 8003408:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800340a:	2302      	movs	r3, #2
 800340c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800340e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003412:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003414:	2308      	movs	r3, #8
 8003416:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003418:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800341c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800341e:	2302      	movs	r3, #2
 8003420:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003422:	2307      	movs	r3, #7
 8003424:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003426:	f107 0320 	add.w	r3, r7, #32
 800342a:	4618      	mov	r0, r3
 800342c:	f005 fcfa 	bl	8008e24 <HAL_RCC_OscConfig>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003436:	f001 fb15 	bl	8004a64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800343a:	230f      	movs	r3, #15
 800343c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800343e:	2302      	movs	r3, #2
 8003440:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003446:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800344a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800344c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003450:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003452:	f107 030c 	add.w	r3, r7, #12
 8003456:	2105      	movs	r1, #5
 8003458:	4618      	mov	r0, r3
 800345a:	f005 ff5b 	bl	8009314 <HAL_RCC_ClockConfig>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003464:	f001 fafe 	bl	8004a64 <Error_Handler>
  }
}
 8003468:	bf00      	nop
 800346a:	3750      	adds	r7, #80	; 0x50
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40023800 	.word	0x40023800
 8003474:	40007000 	.word	0x40007000

08003478 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800347c:	4b12      	ldr	r3, [pc, #72]	; (80034c8 <MX_I2C3_Init+0x50>)
 800347e:	4a13      	ldr	r2, [pc, #76]	; (80034cc <MX_I2C3_Init+0x54>)
 8003480:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003482:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <MX_I2C3_Init+0x50>)
 8003484:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <MX_I2C3_Init+0x58>)
 8003486:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003488:	4b0f      	ldr	r3, [pc, #60]	; (80034c8 <MX_I2C3_Init+0x50>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800348e:	4b0e      	ldr	r3, [pc, #56]	; (80034c8 <MX_I2C3_Init+0x50>)
 8003490:	2200      	movs	r2, #0
 8003492:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003494:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <MX_I2C3_Init+0x50>)
 8003496:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800349a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800349c:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <MX_I2C3_Init+0x50>)
 800349e:	2200      	movs	r2, #0
 80034a0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80034a2:	4b09      	ldr	r3, [pc, #36]	; (80034c8 <MX_I2C3_Init+0x50>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034a8:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <MX_I2C3_Init+0x50>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034ae:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <MX_I2C3_Init+0x50>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80034b4:	4804      	ldr	r0, [pc, #16]	; (80034c8 <MX_I2C3_Init+0x50>)
 80034b6:	f003 f88f 	bl	80065d8 <HAL_I2C_Init>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80034c0:	f001 fad0 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80034c4:	bf00      	nop
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	200080e4 	.word	0x200080e4
 80034cc:	40005c00 	.word	0x40005c00
 80034d0:	000186a0 	.word	0x000186a0

080034d4 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80034d8:	4b06      	ldr	r3, [pc, #24]	; (80034f4 <MX_RNG_Init+0x20>)
 80034da:	4a07      	ldr	r2, [pc, #28]	; (80034f8 <MX_RNG_Init+0x24>)
 80034dc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80034de:	4805      	ldr	r0, [pc, #20]	; (80034f4 <MX_RNG_Init+0x20>)
 80034e0:	f006 fa14 	bl	800990c <HAL_RNG_Init>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80034ea:	f001 fabb 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	2001835c 	.word	0x2001835c
 80034f8:	50060800 	.word	0x50060800

080034fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b090      	sub	sp, #64	; 0x40
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003502:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	605a      	str	r2, [r3, #4]
 800350c:	609a      	str	r2, [r3, #8]
 800350e:	60da      	str	r2, [r3, #12]
 8003510:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003512:	2300      	movs	r3, #0
 8003514:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003516:	463b      	mov	r3, r7
 8003518:	2228      	movs	r2, #40	; 0x28
 800351a:	2100      	movs	r1, #0
 800351c:	4618      	mov	r0, r3
 800351e:	f013 facd 	bl	8016abc <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003522:	4b3b      	ldr	r3, [pc, #236]	; (8003610 <MX_RTC_Init+0x114>)
 8003524:	4a3b      	ldr	r2, [pc, #236]	; (8003614 <MX_RTC_Init+0x118>)
 8003526:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003528:	4b39      	ldr	r3, [pc, #228]	; (8003610 <MX_RTC_Init+0x114>)
 800352a:	2200      	movs	r2, #0
 800352c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800352e:	4b38      	ldr	r3, [pc, #224]	; (8003610 <MX_RTC_Init+0x114>)
 8003530:	227f      	movs	r2, #127	; 0x7f
 8003532:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003534:	4b36      	ldr	r3, [pc, #216]	; (8003610 <MX_RTC_Init+0x114>)
 8003536:	22ff      	movs	r2, #255	; 0xff
 8003538:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800353a:	4b35      	ldr	r3, [pc, #212]	; (8003610 <MX_RTC_Init+0x114>)
 800353c:	2200      	movs	r2, #0
 800353e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003540:	4b33      	ldr	r3, [pc, #204]	; (8003610 <MX_RTC_Init+0x114>)
 8003542:	2200      	movs	r2, #0
 8003544:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003546:	4b32      	ldr	r3, [pc, #200]	; (8003610 <MX_RTC_Init+0x114>)
 8003548:	2200      	movs	r2, #0
 800354a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800354c:	4830      	ldr	r0, [pc, #192]	; (8003610 <MX_RTC_Init+0x114>)
 800354e:	f006 fa72 	bl	8009a36 <HAL_RTC_Init>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003558:	f001 fa84 	bl	8004a64 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 800355c:	2323      	movs	r3, #35	; 0x23
 800355e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x59;
 8003562:	2359      	movs	r3, #89	; 0x59
 8003564:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x45;
 8003568:	2345      	movs	r3, #69	; 0x45
 800356a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800356e:	2300      	movs	r3, #0
 8003570:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003572:	2300      	movs	r3, #0
 8003574:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003576:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800357a:	2201      	movs	r2, #1
 800357c:	4619      	mov	r1, r3
 800357e:	4824      	ldr	r0, [pc, #144]	; (8003610 <MX_RTC_Init+0x114>)
 8003580:	f006 faea 	bl	8009b58 <HAL_RTC_SetTime>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800358a:	f001 fa6b 	bl	8004a64 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800358e:	2302      	movs	r3, #2
 8003590:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_DECEMBER;
 8003594:	2312      	movs	r3, #18
 8003596:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x28;
 800359a:	2328      	movs	r3, #40	; 0x28
 800359c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80035a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035aa:	2201      	movs	r2, #1
 80035ac:	4619      	mov	r1, r3
 80035ae:	4818      	ldr	r0, [pc, #96]	; (8003610 <MX_RTC_Init+0x114>)
 80035b0:	f006 fbed 	bl	8009d8e <HAL_RTC_SetDate>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80035ba:	f001 fa53 	bl	8004a64 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80035be:	2300      	movs	r3, #0
 80035c0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x10;
 80035c6:	2310      	movs	r3, #16
 80035c8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80035da:	2300      	movs	r3, #0
 80035dc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 80035de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035e2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = RTC_WEEKDAY_MONDAY;
 80035e4:	2301      	movs	r3, #1
 80035e6:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80035ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80035f0:	463b      	mov	r3, r7
 80035f2:	2201      	movs	r2, #1
 80035f4:	4619      	mov	r1, r3
 80035f6:	4806      	ldr	r0, [pc, #24]	; (8003610 <MX_RTC_Init+0x114>)
 80035f8:	f006 fcbf 	bl	8009f7a <HAL_RTC_SetAlarm>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8003602:	f001 fa2f 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003606:	bf00      	nop
 8003608:	3740      	adds	r7, #64	; 0x40
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	200177a0 	.word	0x200177a0
 8003614:	40002800 	.word	0x40002800

08003618 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800361c:	4b17      	ldr	r3, [pc, #92]	; (800367c <MX_SPI1_Init+0x64>)
 800361e:	4a18      	ldr	r2, [pc, #96]	; (8003680 <MX_SPI1_Init+0x68>)
 8003620:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003622:	4b16      	ldr	r3, [pc, #88]	; (800367c <MX_SPI1_Init+0x64>)
 8003624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003628:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800362a:	4b14      	ldr	r3, [pc, #80]	; (800367c <MX_SPI1_Init+0x64>)
 800362c:	2200      	movs	r2, #0
 800362e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003630:	4b12      	ldr	r3, [pc, #72]	; (800367c <MX_SPI1_Init+0x64>)
 8003632:	2200      	movs	r2, #0
 8003634:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003636:	4b11      	ldr	r3, [pc, #68]	; (800367c <MX_SPI1_Init+0x64>)
 8003638:	2200      	movs	r2, #0
 800363a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800363c:	4b0f      	ldr	r3, [pc, #60]	; (800367c <MX_SPI1_Init+0x64>)
 800363e:	2200      	movs	r2, #0
 8003640:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003642:	4b0e      	ldr	r3, [pc, #56]	; (800367c <MX_SPI1_Init+0x64>)
 8003644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003648:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800364a:	4b0c      	ldr	r3, [pc, #48]	; (800367c <MX_SPI1_Init+0x64>)
 800364c:	2220      	movs	r2, #32
 800364e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003650:	4b0a      	ldr	r3, [pc, #40]	; (800367c <MX_SPI1_Init+0x64>)
 8003652:	2200      	movs	r2, #0
 8003654:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <MX_SPI1_Init+0x64>)
 8003658:	2200      	movs	r2, #0
 800365a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800365c:	4b07      	ldr	r3, [pc, #28]	; (800367c <MX_SPI1_Init+0x64>)
 800365e:	2200      	movs	r2, #0
 8003660:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003662:	4b06      	ldr	r3, [pc, #24]	; (800367c <MX_SPI1_Init+0x64>)
 8003664:	220a      	movs	r2, #10
 8003666:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003668:	4804      	ldr	r0, [pc, #16]	; (800367c <MX_SPI1_Init+0x64>)
 800366a:	f006 fe2e 	bl	800a2ca <HAL_SPI_Init>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003674:	f001 f9f6 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003678:	bf00      	nop
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20018378 	.word	0x20018378
 8003680:	40013000 	.word	0x40013000

08003684 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003688:	4b17      	ldr	r3, [pc, #92]	; (80036e8 <MX_SPI2_Init+0x64>)
 800368a:	4a18      	ldr	r2, [pc, #96]	; (80036ec <MX_SPI2_Init+0x68>)
 800368c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800368e:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <MX_SPI2_Init+0x64>)
 8003690:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003694:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <MX_SPI2_Init+0x64>)
 8003698:	2200      	movs	r2, #0
 800369a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800369c:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <MX_SPI2_Init+0x64>)
 800369e:	2200      	movs	r2, #0
 80036a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036a2:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036a8:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80036ae:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036b6:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036be:	2200      	movs	r2, #0
 80036c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036c8:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80036ce:	4b06      	ldr	r3, [pc, #24]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036d0:	220a      	movs	r2, #10
 80036d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80036d4:	4804      	ldr	r0, [pc, #16]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036d6:	f006 fdf8 	bl	800a2ca <HAL_SPI_Init>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80036e0:	f001 f9c0 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20008958 	.word	0x20008958
 80036ec:	40003800 	.word	0x40003800

080036f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036f6:	f107 0308 	add.w	r3, r7, #8
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	605a      	str	r2, [r3, #4]
 8003700:	609a      	str	r2, [r3, #8]
 8003702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003704:	463b      	mov	r3, r7
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800370c:	4b1f      	ldr	r3, [pc, #124]	; (800378c <MX_TIM1_Init+0x9c>)
 800370e:	4a20      	ldr	r2, [pc, #128]	; (8003790 <MX_TIM1_Init+0xa0>)
 8003710:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8003712:	4b1e      	ldr	r3, [pc, #120]	; (800378c <MX_TIM1_Init+0x9c>)
 8003714:	f244 129f 	movw	r2, #16799	; 0x419f
 8003718:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800371a:	4b1c      	ldr	r3, [pc, #112]	; (800378c <MX_TIM1_Init+0x9c>)
 800371c:	2200      	movs	r2, #0
 800371e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8003720:	4b1a      	ldr	r3, [pc, #104]	; (800378c <MX_TIM1_Init+0x9c>)
 8003722:	f242 7210 	movw	r2, #10000	; 0x2710
 8003726:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003728:	4b18      	ldr	r3, [pc, #96]	; (800378c <MX_TIM1_Init+0x9c>)
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800372e:	4b17      	ldr	r3, [pc, #92]	; (800378c <MX_TIM1_Init+0x9c>)
 8003730:	2200      	movs	r2, #0
 8003732:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003734:	4b15      	ldr	r3, [pc, #84]	; (800378c <MX_TIM1_Init+0x9c>)
 8003736:	2200      	movs	r2, #0
 8003738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800373a:	4814      	ldr	r0, [pc, #80]	; (800378c <MX_TIM1_Init+0x9c>)
 800373c:	f007 fb22 	bl	800ad84 <HAL_TIM_Base_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003746:	f001 f98d 	bl	8004a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800374a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800374e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003750:	f107 0308 	add.w	r3, r7, #8
 8003754:	4619      	mov	r1, r3
 8003756:	480d      	ldr	r0, [pc, #52]	; (800378c <MX_TIM1_Init+0x9c>)
 8003758:	f007 fd0b 	bl	800b172 <HAL_TIM_ConfigClockSource>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003762:	f001 f97f 	bl	8004a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003766:	2320      	movs	r3, #32
 8003768:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800376e:	463b      	mov	r3, r7
 8003770:	4619      	mov	r1, r3
 8003772:	4806      	ldr	r0, [pc, #24]	; (800378c <MX_TIM1_Init+0x9c>)
 8003774:	f007 ff26 	bl	800b5c4 <HAL_TIMEx_MasterConfigSynchronization>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800377e:	f001 f971 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003782:	bf00      	nop
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20018110 	.word	0x20018110
 8003790:	40010000 	.word	0x40010000

08003794 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800379a:	f107 0308 	add.w	r3, r7, #8
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a8:	463b      	mov	r3, r7
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037b0:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <MX_TIM2_Init+0x94>)
 80037b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 80037b8:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <MX_TIM2_Init+0x94>)
 80037ba:	220a      	movs	r2, #10
 80037bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037be:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <MX_TIM2_Init+0x94>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80037c4:	4b18      	ldr	r3, [pc, #96]	; (8003828 <MX_TIM2_Init+0x94>)
 80037c6:	220a      	movs	r2, #10
 80037c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ca:	4b17      	ldr	r3, [pc, #92]	; (8003828 <MX_TIM2_Init+0x94>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037d0:	4b15      	ldr	r3, [pc, #84]	; (8003828 <MX_TIM2_Init+0x94>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037d6:	4814      	ldr	r0, [pc, #80]	; (8003828 <MX_TIM2_Init+0x94>)
 80037d8:	f007 fad4 	bl	800ad84 <HAL_TIM_Base_Init>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80037e2:	f001 f93f 	bl	8004a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037ec:	f107 0308 	add.w	r3, r7, #8
 80037f0:	4619      	mov	r1, r3
 80037f2:	480d      	ldr	r0, [pc, #52]	; (8003828 <MX_TIM2_Init+0x94>)
 80037f4:	f007 fcbd 	bl	800b172 <HAL_TIM_ConfigClockSource>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80037fe:	f001 f931 	bl	8004a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003802:	2300      	movs	r3, #0
 8003804:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800380a:	463b      	mov	r3, r7
 800380c:	4619      	mov	r1, r3
 800380e:	4806      	ldr	r0, [pc, #24]	; (8003828 <MX_TIM2_Init+0x94>)
 8003810:	f007 fed8 	bl	800b5c4 <HAL_TIMEx_MasterConfigSynchronization>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800381a:	f001 f923 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800381e:	bf00      	nop
 8003820:	3718      	adds	r7, #24
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20018490 	.word	0x20018490

0800382c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003832:	f107 0308 	add.w	r3, r7, #8
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	605a      	str	r2, [r3, #4]
 800383c:	609a      	str	r2, [r3, #8]
 800383e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003840:	463b      	mov	r3, r7
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003848:	4b1d      	ldr	r3, [pc, #116]	; (80038c0 <MX_TIM3_Init+0x94>)
 800384a:	4a1e      	ldr	r2, [pc, #120]	; (80038c4 <MX_TIM3_Init+0x98>)
 800384c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 800384e:	4b1c      	ldr	r3, [pc, #112]	; (80038c0 <MX_TIM3_Init+0x94>)
 8003850:	f240 3247 	movw	r2, #839	; 0x347
 8003854:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003856:	4b1a      	ldr	r3, [pc, #104]	; (80038c0 <MX_TIM3_Init+0x94>)
 8003858:	2200      	movs	r2, #0
 800385a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 800385c:	4b18      	ldr	r3, [pc, #96]	; (80038c0 <MX_TIM3_Init+0x94>)
 800385e:	220a      	movs	r2, #10
 8003860:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003862:	4b17      	ldr	r3, [pc, #92]	; (80038c0 <MX_TIM3_Init+0x94>)
 8003864:	2200      	movs	r2, #0
 8003866:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003868:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <MX_TIM3_Init+0x94>)
 800386a:	2280      	movs	r2, #128	; 0x80
 800386c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800386e:	4814      	ldr	r0, [pc, #80]	; (80038c0 <MX_TIM3_Init+0x94>)
 8003870:	f007 fa88 	bl	800ad84 <HAL_TIM_Base_Init>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800387a:	f001 f8f3 	bl	8004a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800387e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003882:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003884:	f107 0308 	add.w	r3, r7, #8
 8003888:	4619      	mov	r1, r3
 800388a:	480d      	ldr	r0, [pc, #52]	; (80038c0 <MX_TIM3_Init+0x94>)
 800388c:	f007 fc71 	bl	800b172 <HAL_TIM_ConfigClockSource>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003896:	f001 f8e5 	bl	8004a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800389a:	2300      	movs	r3, #0
 800389c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038a2:	463b      	mov	r3, r7
 80038a4:	4619      	mov	r1, r3
 80038a6:	4806      	ldr	r0, [pc, #24]	; (80038c0 <MX_TIM3_Init+0x94>)
 80038a8:	f007 fe8c 	bl	800b5c4 <HAL_TIMEx_MasterConfigSynchronization>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80038b2:	f001 f8d7 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80038b6:	bf00      	nop
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	2000cb70 	.word	0x2000cb70
 80038c4:	40000400 	.word	0x40000400

080038c8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80038cc:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038ce:	4a0e      	ldr	r2, [pc, #56]	; (8003908 <MX_TIM10_Init+0x40>)
 80038d0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 80038d2:	4b0c      	ldr	r3, [pc, #48]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038d4:	22a7      	movs	r2, #167	; 0xa7
 80038d6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d8:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038da:	2200      	movs	r2, #0
 80038dc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10-1;
 80038de:	4b09      	ldr	r3, [pc, #36]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038e0:	2209      	movs	r2, #9
 80038e2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e4:	4b07      	ldr	r3, [pc, #28]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038ea:	4b06      	ldr	r3, [pc, #24]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80038f0:	4804      	ldr	r0, [pc, #16]	; (8003904 <MX_TIM10_Init+0x3c>)
 80038f2:	f007 fa47 	bl	800ad84 <HAL_TIM_Base_Init>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 80038fc:	f001 f8b2 	bl	8004a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003900:	bf00      	nop
 8003902:	bd80      	pop	{r7, pc}
 8003904:	200089d0 	.word	0x200089d0
 8003908:	40014400 	.word	0x40014400

0800390c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	607b      	str	r3, [r7, #4]
 8003916:	4b0c      	ldr	r3, [pc, #48]	; (8003948 <MX_DMA_Init+0x3c>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	4a0b      	ldr	r2, [pc, #44]	; (8003948 <MX_DMA_Init+0x3c>)
 800391c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003920:	6313      	str	r3, [r2, #48]	; 0x30
 8003922:	4b09      	ldr	r3, [pc, #36]	; (8003948 <MX_DMA_Init+0x3c>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800392a:	607b      	str	r3, [r7, #4]
 800392c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800392e:	2200      	movs	r2, #0
 8003930:	2105      	movs	r1, #5
 8003932:	200f      	movs	r0, #15
 8003934:	f002 f964 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003938:	200f      	movs	r0, #15
 800393a:	f002 f97d 	bl	8005c38 <HAL_NVIC_EnableIRQ>

}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08c      	sub	sp, #48	; 0x30
 8003950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003952:	f107 031c 	add.w	r3, r7, #28
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	605a      	str	r2, [r3, #4]
 800395c:	609a      	str	r2, [r3, #8]
 800395e:	60da      	str	r2, [r3, #12]
 8003960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	61bb      	str	r3, [r7, #24]
 8003966:	4bb2      	ldr	r3, [pc, #712]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	4ab1      	ldr	r2, [pc, #708]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 800396c:	f043 0310 	orr.w	r3, r3, #16
 8003970:	6313      	str	r3, [r2, #48]	; 0x30
 8003972:	4baf      	ldr	r3, [pc, #700]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	61bb      	str	r3, [r7, #24]
 800397c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	4bab      	ldr	r3, [pc, #684]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	4aaa      	ldr	r2, [pc, #680]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003988:	f043 0304 	orr.w	r3, r3, #4
 800398c:	6313      	str	r3, [r2, #48]	; 0x30
 800398e:	4ba8      	ldr	r3, [pc, #672]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	4ba4      	ldr	r3, [pc, #656]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	4aa3      	ldr	r2, [pc, #652]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039a8:	6313      	str	r3, [r2, #48]	; 0x30
 80039aa:	4ba1      	ldr	r3, [pc, #644]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b9d      	ldr	r3, [pc, #628]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	4a9c      	ldr	r2, [pc, #624]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6313      	str	r3, [r2, #48]	; 0x30
 80039c6:	4b9a      	ldr	r3, [pc, #616]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d2:	2300      	movs	r3, #0
 80039d4:	60bb      	str	r3, [r7, #8]
 80039d6:	4b96      	ldr	r3, [pc, #600]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	4a95      	ldr	r2, [pc, #596]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039dc:	f043 0302 	orr.w	r3, r3, #2
 80039e0:	6313      	str	r3, [r2, #48]	; 0x30
 80039e2:	4b93      	ldr	r3, [pc, #588]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	60bb      	str	r3, [r7, #8]
 80039ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039ee:	2300      	movs	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	4b8f      	ldr	r3, [pc, #572]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	4a8e      	ldr	r2, [pc, #568]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 80039f8:	f043 0308 	orr.w	r3, r3, #8
 80039fc:	6313      	str	r3, [r2, #48]	; 0x30
 80039fe:	4b8c      	ldr	r3, [pc, #560]	; (8003c30 <MX_GPIO_Init+0x2e4>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	607b      	str	r3, [r7, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	217c      	movs	r1, #124	; 0x7c
 8003a0e:	4889      	ldr	r0, [pc, #548]	; (8003c34 <MX_GPIO_Init+0x2e8>)
 8003a10:	f002 fdc8 	bl	80065a4 <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003a14:	2201      	movs	r2, #1
 8003a16:	2101      	movs	r1, #1
 8003a18:	4887      	ldr	r0, [pc, #540]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003a1a:	f002 fdc3 	bl	80065a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AM2302_Pin|CS_microSD_Pin, GPIO_PIN_RESET);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2142      	movs	r1, #66	; 0x42
 8003a22:	4885      	ldr	r0, [pc, #532]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003a24:	f002 fdbe 	bl	80065a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f24f 0110 	movw	r1, #61456	; 0xf010
 8003a2e:	4883      	ldr	r0, [pc, #524]	; (8003c3c <MX_GPIO_Init+0x2f0>)
 8003a30:	f002 fdb8 	bl	80065a4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8003a34:	2200      	movs	r2, #0
 8003a36:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8003a3a:	4881      	ldr	r0, [pc, #516]	; (8003c40 <MX_GPIO_Init+0x2f4>)
 8003a3c:	f002 fdb2 	bl	80065a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_I2C_SPI_Pin CS_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin;
 8003a40:	231c      	movs	r3, #28
 8003a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a44:	2301      	movs	r3, #1
 8003a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a50:	f107 031c 	add.w	r3, r7, #28
 8003a54:	4619      	mov	r1, r3
 8003a56:	4877      	ldr	r0, [pc, #476]	; (8003c34 <MX_GPIO_Init+0x2e8>)
 8003a58:	f002 fc08 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = RESET_LCD_Pin|DC_LCD_Pin;
 8003a5c:	2360      	movs	r3, #96	; 0x60
 8003a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a60:	2301      	movs	r3, #1
 8003a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a6c:	f107 031c 	add.w	r3, r7, #28
 8003a70:	4619      	mov	r1, r3
 8003a72:	4870      	ldr	r0, [pc, #448]	; (8003c34 <MX_GPIO_Init+0x2e8>)
 8003a74:	f002 fbfa 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : T_IRQ_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 8003a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003a86:	f107 031c 	add.w	r3, r7, #28
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	486a      	ldr	r0, [pc, #424]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003a8e:	f002 fbed 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin AM2302_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|AM2302_Pin;
 8003a92:	2303      	movs	r3, #3
 8003a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a96:	2301      	movs	r3, #1
 8003a98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aa2:	f107 031c 	add.w	r3, r7, #28
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	4863      	ldr	r0, [pc, #396]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003aaa:	f002 fbdf 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003aae:	2308      	movs	r3, #8
 8003ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aba:	2300      	movs	r3, #0
 8003abc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003abe:	2305      	movs	r3, #5
 8003ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003ac2:	f107 031c 	add.w	r3, r7, #28
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	485b      	ldr	r0, [pc, #364]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003aca:	f002 fbcf 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003ad2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8003ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003adc:	f107 031c 	add.w	r3, r7, #28
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4858      	ldr	r0, [pc, #352]	; (8003c44 <MX_GPIO_Init+0x2f8>)
 8003ae4:	f002 fbc2 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8003ae8:	2310      	movs	r3, #16
 8003aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aec:	2302      	movs	r3, #2
 8003aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af4:	2300      	movs	r3, #0
 8003af6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003af8:	2306      	movs	r3, #6
 8003afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003afc:	f107 031c 	add.w	r3, r7, #28
 8003b00:	4619      	mov	r1, r3
 8003b02:	4850      	ldr	r0, [pc, #320]	; (8003c44 <MX_GPIO_Init+0x2f8>)
 8003b04:	f002 fbb2 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003b08:	2304      	movs	r3, #4
 8003b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003b14:	f107 031c 	add.w	r3, r7, #28
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4849      	ldr	r0, [pc, #292]	; (8003c40 <MX_GPIO_Init+0x2f4>)
 8003b1c:	f002 fba6 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8003b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b26:	2302      	movs	r3, #2
 8003b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b32:	2305      	movs	r3, #5
 8003b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003b36:	f107 031c 	add.w	r3, r7, #28
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	4840      	ldr	r0, [pc, #256]	; (8003c40 <MX_GPIO_Init+0x2f4>)
 8003b3e:	f002 fb95 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8003b42:	f24f 0310 	movw	r3, #61456	; 0xf010
 8003b46:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b50:	2300      	movs	r3, #0
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b54:	f107 031c 	add.w	r3, r7, #28
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4838      	ldr	r0, [pc, #224]	; (8003c3c <MX_GPIO_Init+0x2f0>)
 8003b5c:	f002 fb86 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_microSD_Pin */
  GPIO_InitStruct.Pin = CS_microSD_Pin;
 8003b60:	2340      	movs	r3, #64	; 0x40
 8003b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b64:	2301      	movs	r3, #1
 8003b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_microSD_GPIO_Port, &GPIO_InitStruct);
 8003b70:	f107 031c 	add.w	r3, r7, #28
 8003b74:	4619      	mov	r1, r3
 8003b76:	4830      	ldr	r0, [pc, #192]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003b78:	f002 fb78 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003b7c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8003b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003b8e:	2306      	movs	r3, #6
 8003b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b92:	f107 031c 	add.w	r3, r7, #28
 8003b96:	4619      	mov	r1, r3
 8003b98:	4827      	ldr	r0, [pc, #156]	; (8003c38 <MX_GPIO_Init+0x2ec>)
 8003b9a:	f002 fb67 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003b9e:	2320      	movs	r3, #32
 8003ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003baa:	f107 031c 	add.w	r3, r7, #28
 8003bae:	4619      	mov	r1, r3
 8003bb0:	4822      	ldr	r0, [pc, #136]	; (8003c3c <MX_GPIO_Init+0x2f0>)
 8003bb2:	f002 fb5b 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003bb6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bbc:	2312      	movs	r3, #18
 8003bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003bc8:	2304      	movs	r3, #4
 8003bca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bcc:	f107 031c 	add.w	r3, r7, #28
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	481b      	ldr	r0, [pc, #108]	; (8003c40 <MX_GPIO_Init+0x2f4>)
 8003bd4:	f002 fb4a 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 8003bd8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bde:	2301      	movs	r3, #1
 8003be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003be6:	2303      	movs	r3, #3
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bea:	f107 031c 	add.w	r3, r7, #28
 8003bee:	4619      	mov	r1, r3
 8003bf0:	4813      	ldr	r0, [pc, #76]	; (8003c40 <MX_GPIO_Init+0x2f4>)
 8003bf2:	f002 fb3b 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8003c02:	f107 031c 	add.w	r3, r7, #28
 8003c06:	4619      	mov	r1, r3
 8003c08:	480a      	ldr	r0, [pc, #40]	; (8003c34 <MX_GPIO_Init+0x2e8>)
 8003c0a:	f002 fb2f 	bl	800626c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003c12:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8003c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8003c1c:	f107 031c 	add.w	r3, r7, #28
 8003c20:	4619      	mov	r1, r3
 8003c22:	4804      	ldr	r0, [pc, #16]	; (8003c34 <MX_GPIO_Init+0x2e8>)
 8003c24:	f002 fb22 	bl	800626c <HAL_GPIO_Init>

}
 8003c28:	bf00      	nop
 8003c2a:	3730      	adds	r7, #48	; 0x30
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40023800 	.word	0x40023800
 8003c34:	40021000 	.word	0x40021000
 8003c38:	40020800 	.word	0x40020800
 8003c3c:	40020c00 	.word	0x40020c00
 8003c40:	40020400 	.word	0x40020400
 8003c44:	40020000 	.word	0x40020000

08003c48 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003c50:	f012 f8b0 	bl	8015db4 <MX_USB_DEVICE_Init>

  for(;;)
  {
//	  osDelay(1000);
//	  ILI9341_Draw_Text( "TEST 1234567890 !!!", 5,0, WHITE, 2, BLACK);
	  osDelay(10);
 8003c54:	200a      	movs	r0, #10
 8003c56:	f00e fa3b 	bl	80120d0 <osDelay>
 8003c5a:	e7fb      	b.n	8003c54 <StartDefaultTask+0xc>

08003c5c <Start_Blue_LED_Blink>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Blue_LED_Blink */
void Start_Blue_LED_Blink(void *argument)
{
 8003c5c:	b5b0      	push	{r4, r5, r7, lr}
 8003c5e:	f5ad 6d8c 	sub.w	sp, sp, #1120	; 0x460
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	1d3b      	adds	r3, r7, #4
 8003c66:	6018      	str	r0, [r3, #0]
	 * For STM32F407 discovery dev board needs remove R26, and connect battery to VBAT (near R26).
	 * Also, need solder the LF Crystal and two capacitors.
	 */

	// 1. Set time
	  RTC_TimeTypeDef sTime = {0};
 8003c68:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	605a      	str	r2, [r3, #4]
 8003c72:	609a      	str	r2, [r3, #8]
 8003c74:	60da      	str	r2, [r3, #12]
 8003c76:	611a      	str	r2, [r3, #16]
//	  sTime.Minutes = 33;
//	  sTime.Seconds = 00;
//	  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
	  // Set date

	  RTC_DateTypeDef sDate = {0};
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
//	  HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
	  /////////////////////////////////////////////////////////////////////

	QUEUE_t msg;												// Make a queue

	char buff[50] = {0};
 8003c7e:	f107 0314 	add.w	r3, r7, #20
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	3304      	adds	r3, #4
 8003c88:	222e      	movs	r2, #46	; 0x2e
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f012 ff15 	bl	8016abc <memset>
	char buf[5] = {0};
 8003c92:	f107 030c 	add.w	r3, r7, #12
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	711a      	strb	r2, [r3, #4]
	char str_end_of_line[4] = {'\r','\n','\0'};
 8003c9e:	f107 0308 	add.w	r3, r7, #8
 8003ca2:	f640 220d 	movw	r2, #2573	; 0xa0d
 8003ca6:	601a      	str	r2, [r3, #0]
	for(;;)
	{
//		speed_test_LCD(5);

		// Blue LED blink
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cae:	4883      	ldr	r0, [pc, #524]	; (8003ebc <Start_Blue_LED_Blink+0x260>)
 8003cb0:	f002 fc78 	bl	80065a4 <HAL_GPIO_WritePin>
		osDelay(100);
 8003cb4:	2064      	movs	r0, #100	; 0x64
 8003cb6:	f00e fa0b 	bl	80120d0 <osDelay>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_RESET);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cc0:	487e      	ldr	r0, [pc, #504]	; (8003ebc <Start_Blue_LED_Blink+0x260>)
 8003cc2:	f002 fc6f 	bl	80065a4 <HAL_GPIO_WritePin>
		osDelay(900);
 8003cc6:	f44f 7061 	mov.w	r0, #900	; 0x384
 8003cca:	f00e fa01 	bl	80120d0 <osDelay>

		// RTC part
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);						// Get time (write in sDime struct)
 8003cce:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	487a      	ldr	r0, [pc, #488]	; (8003ec0 <Start_Blue_LED_Blink+0x264>)
 8003cd8:	f005 fffb 	bl	8009cd2 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);						// Get data (write in sDime struct)
 8003cdc:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4876      	ldr	r0, [pc, #472]	; (8003ec0 <Start_Blue_LED_Blink+0x264>)
 8003ce6:	f006 f8f9 	bl	8009edc <HAL_RTC_GetDate>

		memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 8003cea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003cee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f012 fee1 	bl	8016abc <memset>
		memset(buff, 0, sizeof(buff));
 8003cfa:	f107 0314 	add.w	r3, r7, #20
 8003cfe:	2232      	movs	r2, #50	; 0x32
 8003d00:	2100      	movs	r1, #0
 8003d02:	4618      	mov	r0, r3
 8003d04:	f012 feda 	bl	8016abc <memset>

		strcat(msg.Buf, "RTC DATA AND TIME >>>>>>>    " );
 8003d08:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fc fa5f 	bl	80001d0 <strlen>
 8003d12:	4603      	mov	r3, r0
 8003d14:	461a      	mov	r2, r3
 8003d16:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4a69      	ldr	r2, [pc, #420]	; (8003ec4 <Start_Blue_LED_Blink+0x268>)
 8003d1e:	461d      	mov	r5, r3
 8003d20:	4614      	mov	r4, r2
 8003d22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d24:	6028      	str	r0, [r5, #0]
 8003d26:	6069      	str	r1, [r5, #4]
 8003d28:	60aa      	str	r2, [r5, #8]
 8003d2a:	60eb      	str	r3, [r5, #12]
 8003d2c:	cc07      	ldmia	r4!, {r0, r1, r2}
 8003d2e:	6128      	str	r0, [r5, #16]
 8003d30:	6169      	str	r1, [r5, #20]
 8003d32:	61aa      	str	r2, [r5, #24]
 8003d34:	8823      	ldrh	r3, [r4, #0]
 8003d36:	83ab      	strh	r3, [r5, #28]

		// Date
		itoa(sDate.Year, buf, 10);
 8003d38:	f897 344b 	ldrb.w	r3, [r7, #1099]	; 0x44b
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f107 030c 	add.w	r3, r7, #12
 8003d42:	220a      	movs	r2, #10
 8003d44:	4619      	mov	r1, r3
 8003d46:	f012 fe95 	bl	8016a74 <itoa>
		strcat(msg.Buf, buf);
 8003d4a:	f107 020c 	add.w	r2, r7, #12
 8003d4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d52:	4611      	mov	r1, r2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f013 fcaa 	bl	80176ae <strcat>

		itoa(sDate.Month, buf, 10);
 8003d5a:	f897 3449 	ldrb.w	r3, [r7, #1097]	; 0x449
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f107 030c 	add.w	r3, r7, #12
 8003d64:	220a      	movs	r2, #10
 8003d66:	4619      	mov	r1, r3
 8003d68:	f012 fe84 	bl	8016a74 <itoa>
		strcat(msg.Buf, "-");
 8003d6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fc fa2d 	bl	80001d0 <strlen>
 8003d76:	4603      	mov	r3, r0
 8003d78:	461a      	mov	r2, r3
 8003d7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d7e:	4413      	add	r3, r2
 8003d80:	4951      	ldr	r1, [pc, #324]	; (8003ec8 <Start_Blue_LED_Blink+0x26c>)
 8003d82:	461a      	mov	r2, r3
 8003d84:	460b      	mov	r3, r1
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003d8a:	f107 020c 	add.w	r2, r7, #12
 8003d8e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f013 fc8a 	bl	80176ae <strcat>

		itoa(sDate.Date, buf, 10);
 8003d9a:	f897 344a 	ldrb.w	r3, [r7, #1098]	; 0x44a
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f107 030c 	add.w	r3, r7, #12
 8003da4:	220a      	movs	r2, #10
 8003da6:	4619      	mov	r1, r3
 8003da8:	f012 fe64 	bl	8016a74 <itoa>
		strcat(msg.Buf, "-");
 8003dac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fc fa0d 	bl	80001d0 <strlen>
 8003db6:	4603      	mov	r3, r0
 8003db8:	461a      	mov	r2, r3
 8003dba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dbe:	4413      	add	r3, r2
 8003dc0:	4941      	ldr	r1, [pc, #260]	; (8003ec8 <Start_Blue_LED_Blink+0x26c>)
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	881b      	ldrh	r3, [r3, #0]
 8003dc8:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003dca:	f107 020c 	add.w	r2, r7, #12
 8003dce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f013 fc6a 	bl	80176ae <strcat>

		strcat(msg.Buf, " | ");
 8003dda:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fc f9f6 	bl	80001d0 <strlen>
 8003de4:	4603      	mov	r3, r0
 8003de6:	461a      	mov	r2, r3
 8003de8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dec:	4413      	add	r3, r2
 8003dee:	4a37      	ldr	r2, [pc, #220]	; (8003ecc <Start_Blue_LED_Blink+0x270>)
 8003df0:	6810      	ldr	r0, [r2, #0]
 8003df2:	6018      	str	r0, [r3, #0]

		// Time
		itoa(sTime.Hours, buf, 10);
 8003df4:	f897 344c 	ldrb.w	r3, [r7, #1100]	; 0x44c
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f107 030c 	add.w	r3, r7, #12
 8003dfe:	220a      	movs	r2, #10
 8003e00:	4619      	mov	r1, r3
 8003e02:	f012 fe37 	bl	8016a74 <itoa>
		strcat(msg.Buf, buf);
 8003e06:	f107 020c 	add.w	r2, r7, #12
 8003e0a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e0e:	4611      	mov	r1, r2
 8003e10:	4618      	mov	r0, r3
 8003e12:	f013 fc4c 	bl	80176ae <strcat>

		itoa(sTime.Minutes, buf, 10);
 8003e16:	f897 344d 	ldrb.w	r3, [r7, #1101]	; 0x44d
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f107 030c 	add.w	r3, r7, #12
 8003e20:	220a      	movs	r2, #10
 8003e22:	4619      	mov	r1, r3
 8003e24:	f012 fe26 	bl	8016a74 <itoa>
		strcat(msg.Buf, ":");
 8003e28:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fc f9cf 	bl	80001d0 <strlen>
 8003e32:	4603      	mov	r3, r0
 8003e34:	461a      	mov	r2, r3
 8003e36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e3a:	4413      	add	r3, r2
 8003e3c:	4924      	ldr	r1, [pc, #144]	; (8003ed0 <Start_Blue_LED_Blink+0x274>)
 8003e3e:	461a      	mov	r2, r3
 8003e40:	460b      	mov	r3, r1
 8003e42:	881b      	ldrh	r3, [r3, #0]
 8003e44:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003e46:	f107 020c 	add.w	r2, r7, #12
 8003e4a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e4e:	4611      	mov	r1, r2
 8003e50:	4618      	mov	r0, r3
 8003e52:	f013 fc2c 	bl	80176ae <strcat>

		itoa(sTime.Seconds, buf, 10);
 8003e56:	f897 344e 	ldrb.w	r3, [r7, #1102]	; 0x44e
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f107 030c 	add.w	r3, r7, #12
 8003e60:	220a      	movs	r2, #10
 8003e62:	4619      	mov	r1, r3
 8003e64:	f012 fe06 	bl	8016a74 <itoa>
		strcat(msg.Buf, ":");
 8003e68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fc f9af 	bl	80001d0 <strlen>
 8003e72:	4603      	mov	r3, r0
 8003e74:	461a      	mov	r2, r3
 8003e76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e7a:	4413      	add	r3, r2
 8003e7c:	4914      	ldr	r1, [pc, #80]	; (8003ed0 <Start_Blue_LED_Blink+0x274>)
 8003e7e:	461a      	mov	r2, r3
 8003e80:	460b      	mov	r3, r1
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003e86:	f107 020c 	add.w	r2, r7, #12
 8003e8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f013 fc0c 	bl	80176ae <strcat>

		strcat(msg.Buf, str_end_of_line);
 8003e96:	f107 0208 	add.w	r2, r7, #8
 8003e9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e9e:	4611      	mov	r1, r2
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f013 fc04 	bl	80176ae <strcat>
		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);					// Write data on queue (In will print on StartUART_Task task)
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <Start_Blue_LED_Blink+0x278>)
 8003ea8:	6818      	ldr	r0, [r3, #0]
 8003eaa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f00e fade 	bl	8012474 <osMessageQueuePut>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8003eb8:	e6f6      	b.n	8003ca8 <Start_Blue_LED_Blink+0x4c>
 8003eba:	bf00      	nop
 8003ebc:	40020c00 	.word	0x40020c00
 8003ec0:	200177a0 	.word	0x200177a0
 8003ec4:	08019bf0 	.word	0x08019bf0
 8003ec8:	08019c10 	.word	0x08019c10
 8003ecc:	08019c14 	.word	0x08019c14
 8003ed0:	08019c18 	.word	0x08019c18
 8003ed4:	2000936c 	.word	0x2000936c

08003ed8 <Start_Show_Resources>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Show_Resources */
void Start_Show_Resources(void *argument)
{
 8003ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eda:	f2ad 4d84 	subw	sp, sp, #1156	; 0x484
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	1d3b      	adds	r3, r7, #4
 8003ee2:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_Show_Resources */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(5000);												// Every 5 second task management will print data
 8003ee4:	f241 3088 	movw	r0, #5000	; 0x1388
 8003ee8:	f00e f8f2 	bl	80120d0 <osDelay>

	  char str_end_of_line[3] = {'\r','\n'};
 8003eec:	4a8d      	ldr	r2, [pc, #564]	; (8004124 <Start_Show_Resources+0x24c>)
 8003eee:	f207 4374 	addw	r3, r7, #1140	; 0x474
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	4611      	mov	r1, r2
 8003ef6:	8019      	strh	r1, [r3, #0]
 8003ef8:	3302      	adds	r3, #2
 8003efa:	0c12      	lsrs	r2, r2, #16
 8003efc:	701a      	strb	r2, [r3, #0]
	  char str_sig = '-';
 8003efe:	232d      	movs	r3, #45	; 0x2d
 8003f00:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
	  char buff[10] = {0};
 8003f04:	2300      	movs	r3, #0
 8003f06:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 8003f0a:	f207 436c 	addw	r3, r7, #1132	; 0x46c
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	809a      	strh	r2, [r3, #4]

	  QUEUE_t msg;												// Make a queue
	  memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 8003f14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f012 fdcc 	bl	8016abc <memset>
	  strcat(msg.Buf, ">>>>> Free heap memory: ");				// Add string to another (Total heap)
 8003f24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fc f951 	bl	80001d0 <strlen>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f36:	4413      	add	r3, r2
 8003f38:	4a7b      	ldr	r2, [pc, #492]	; (8004128 <Start_Show_Resources+0x250>)
 8003f3a:	461d      	mov	r5, r3
 8003f3c:	4614      	mov	r4, r2
 8003f3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f40:	6028      	str	r0, [r5, #0]
 8003f42:	6069      	str	r1, [r5, #4]
 8003f44:	60aa      	str	r2, [r5, #8]
 8003f46:	60eb      	str	r3, [r5, #12]
 8003f48:	cc03      	ldmia	r4!, {r0, r1}
 8003f4a:	6128      	str	r0, [r5, #16]
 8003f4c:	6169      	str	r1, [r5, #20]
 8003f4e:	7823      	ldrb	r3, [r4, #0]
 8003f50:	762b      	strb	r3, [r5, #24]

	  freemem = xPortGetFreeHeapSize();							// Function return how many free memory.
 8003f52:	f011 fe67 	bl	8015c24 <xPortGetFreeHeapSize>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b74      	ldr	r3, [pc, #464]	; (800412c <Start_Show_Resources+0x254>)
 8003f5c:	601a      	str	r2, [r3, #0]
	  itoa(freemem, buff, 10);
 8003f5e:	4b73      	ldr	r3, [pc, #460]	; (800412c <Start_Show_Resources+0x254>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f507 618d 	add.w	r1, r7, #1128	; 0x468
 8003f66:	220a      	movs	r2, #10
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f012 fd83 	bl	8016a74 <itoa>
	  strcat(msg.Buf, buff);
 8003f6e:	f507 628d 	add.w	r2, r7, #1128	; 0x468
 8003f72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f76:	4611      	mov	r1, r2
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f013 fb98 	bl	80176ae <strcat>
	  strcat(msg.Buf, str_end_of_line);
 8003f7e:	f207 4274 	addw	r2, r7, #1140	; 0x474
 8003f82:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f86:	4611      	mov	r1, r2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f013 fb90 	bl	80176ae <strcat>

	  // add a hat
	  strcat(msg.Buf, "| TASK NAME           | STATUS |   PRIOR	|  STACK  |    NUM  |\n\r\0");
 8003f8e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fc f91c 	bl	80001d0 <strlen>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003fa0:	4413      	add	r3, r2
 8003fa2:	4a63      	ldr	r2, [pc, #396]	; (8004130 <Start_Show_Resources+0x258>)
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	2341      	movs	r3, #65	; 0x41
 8003faa:	461a      	mov	r2, r3
 8003fac:	f012 fd78 	bl	8016aa0 <memcpy>

	  vTaskList(str_management_memory_str);						// Fill in str_management_memory_str array management task information
 8003fb0:	4860      	ldr	r0, [pc, #384]	; (8004134 <Start_Show_Resources+0x25c>)
 8003fb2:	f010 fde7 	bl	8014b84 <vTaskList>

	  // Finding the  end of string
	  uint16_t buffer_size = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  while(msg.Buf[buffer_size] != '\0')
 8003fbc:	e004      	b.n	8003fc8 <Start_Show_Resources+0xf0>
	  {
	  	buffer_size ++;
 8003fbe:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  while(msg.Buf[buffer_size] != '\0')
 8003fc8:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8003fcc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8003fd0:	5cd3      	ldrb	r3, [r2, r3]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1f3      	bne.n	8003fbe <Start_Show_Resources+0xe6>
	  }

	  // Add str_management_memory_str to queue string
	  int i = 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8003fe2:	e011      	b.n	8004008 <Start_Show_Resources+0x130>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 8003fe4:	f8b7 247e 	ldrh.w	r2, [r7, #1150]	; 0x47e
 8003fe8:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8003fec:	4413      	add	r3, r2
 8003fee:	4951      	ldr	r1, [pc, #324]	; (8004134 <Start_Show_Resources+0x25c>)
 8003ff0:	f8d7 2478 	ldr.w	r2, [r7, #1144]	; 0x478
 8003ff4:	440a      	add	r2, r1
 8003ff6:	7811      	ldrb	r1, [r2, #0]
 8003ff8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8003ffc:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8003ffe:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8004002:	3301      	adds	r3, #1
 8004004:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8004008:	4a4a      	ldr	r2, [pc, #296]	; (8004134 <Start_Show_Resources+0x25c>)
 800400a:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 800400e:	4413      	add	r3, r2
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1e6      	bne.n	8003fe4 <Start_Show_Resources+0x10c>
	  }

	  // add a hat
	  char str_line[] = {"-----------------------\n\r"};
 8004016:	4b48      	ldr	r3, [pc, #288]	; (8004138 <Start_Show_Resources+0x260>)
 8004018:	f207 444c 	addw	r4, r7, #1100	; 0x44c
 800401c:	461d      	mov	r5, r3
 800401e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004020:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004022:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004026:	c403      	stmia	r4!, {r0, r1}
 8004028:	8022      	strh	r2, [r4, #0]
	  char str_head_2[] = {"| TASK NAME           | ABS TIME |              TASK TIME% |\n\r"};
 800402a:	f107 030c 	add.w	r3, r7, #12
 800402e:	4a43      	ldr	r2, [pc, #268]	; (800413c <Start_Show_Resources+0x264>)
 8004030:	461c      	mov	r4, r3
 8004032:	4615      	mov	r5, r2
 8004034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800403a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800403c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800403e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004040:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004044:	c407      	stmia	r4!, {r0, r1, r2}
 8004046:	8023      	strh	r3, [r4, #0]
 8004048:	3402      	adds	r4, #2
 800404a:	0c1b      	lsrs	r3, r3, #16
 800404c:	7023      	strb	r3, [r4, #0]
	  strcat(msg.Buf, str_line);
 800404e:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8004052:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004056:	4611      	mov	r1, r2
 8004058:	4618      	mov	r0, r3
 800405a:	f013 fb28 	bl	80176ae <strcat>
	  strcat(msg.Buf, str_head_2);
 800405e:	f107 020c 	add.w	r2, r7, #12
 8004062:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004066:	4611      	mov	r1, r2
 8004068:	4618      	mov	r0, r3
 800406a:	f013 fb20 	bl	80176ae <strcat>

	  memset(str_management_memory_str, 0, sizeof(str_management_memory_str));	// Clean buffer
 800406e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004072:	2100      	movs	r1, #0
 8004074:	482f      	ldr	r0, [pc, #188]	; (8004134 <Start_Show_Resources+0x25c>)
 8004076:	f012 fd21 	bl	8016abc <memset>

	  vTaskGetRunTimeStats(str_management_memory_str);							// Function return how much time all functions running.
 800407a:	482e      	ldr	r0, [pc, #184]	; (8004134 <Start_Show_Resources+0x25c>)
 800407c:	f010 fe18 	bl	8014cb0 <vTaskGetRunTimeStats>

	  buffer_size = buffer_size + i + (sizeof(str_line)-1) + (sizeof(str_head_2)-1);           //    !!!!!!!!!!!!!!!!!! <<<<<<<<<<<<<<<<<<<
 8004080:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8004084:	b29a      	uxth	r2, r3
 8004086:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 800408a:	4413      	add	r3, r2
 800408c:	b29b      	uxth	r3, r3
 800408e:	3357      	adds	r3, #87	; 0x57
 8004090:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8004094:	2300      	movs	r3, #0
 8004096:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 800409a:	e011      	b.n	80040c0 <Start_Show_Resources+0x1e8>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 800409c:	f8b7 247e 	ldrh.w	r2, [r7, #1150]	; 0x47e
 80040a0:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 80040a4:	4413      	add	r3, r2
 80040a6:	4923      	ldr	r1, [pc, #140]	; (8004134 <Start_Show_Resources+0x25c>)
 80040a8:	f8d7 2478 	ldr.w	r2, [r7, #1144]	; 0x478
 80040ac:	440a      	add	r2, r1
 80040ae:	7811      	ldrb	r1, [r2, #0]
 80040b0:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80040b4:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 80040b6:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 80040ba:	3301      	adds	r3, #1
 80040bc:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 80040c0:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <Start_Show_Resources+0x25c>)
 80040c2:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 80040c6:	4413      	add	r3, r2
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1e6      	bne.n	800409c <Start_Show_Resources+0x1c4>
	  }
	  strcat(msg.Buf, "#########################################\n\r");
 80040ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fc f87c 	bl	80001d0 <strlen>
 80040d8:	4603      	mov	r3, r0
 80040da:	461a      	mov	r2, r3
 80040dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80040e0:	4413      	add	r3, r2
 80040e2:	4a17      	ldr	r2, [pc, #92]	; (8004140 <Start_Show_Resources+0x268>)
 80040e4:	4614      	mov	r4, r2
 80040e6:	469c      	mov	ip, r3
 80040e8:	f104 0e20 	add.w	lr, r4, #32
 80040ec:	4665      	mov	r5, ip
 80040ee:	4626      	mov	r6, r4
 80040f0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80040f2:	6028      	str	r0, [r5, #0]
 80040f4:	6069      	str	r1, [r5, #4]
 80040f6:	60aa      	str	r2, [r5, #8]
 80040f8:	60eb      	str	r3, [r5, #12]
 80040fa:	3410      	adds	r4, #16
 80040fc:	f10c 0c10 	add.w	ip, ip, #16
 8004100:	4574      	cmp	r4, lr
 8004102:	d1f3      	bne.n	80040ec <Start_Show_Resources+0x214>
 8004104:	4665      	mov	r5, ip
 8004106:	4623      	mov	r3, r4
 8004108:	cb07      	ldmia	r3!, {r0, r1, r2}
 800410a:	6028      	str	r0, [r5, #0]
 800410c:	6069      	str	r1, [r5, #4]
 800410e:	60aa      	str	r2, [r5, #8]

	  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);					// Write data on queue (In will print on StartUART_Task task)
 8004110:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <Start_Show_Resources+0x26c>)
 8004112:	6818      	ldr	r0, [r3, #0]
 8004114:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8004118:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800411c:	2200      	movs	r2, #0
 800411e:	f00e f9a9 	bl	8012474 <osMessageQueuePut>
  {
 8004122:	e6df      	b.n	8003ee4 <Start_Show_Resources+0xc>
 8004124:	08019ca8 	.word	0x08019ca8
 8004128:	08019c1c 	.word	0x08019c1c
 800412c:	200007a0 	.word	0x200007a0
 8004130:	08019c38 	.word	0x08019c38
 8004134:	200003b8 	.word	0x200003b8
 8004138:	08019cac 	.word	0x08019cac
 800413c:	08019cc8 	.word	0x08019cc8
 8004140:	08019c7c 	.word	0x08019c7c
 8004144:	2000936c 	.word	0x2000936c

08004148 <Start_UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_Task */
void Start_UART_Task(void *argument)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 800414e:	af00      	add	r7, sp, #0
 8004150:	1d3b      	adds	r3, r7, #4
 8004152:	6018      	str	r0, [r3, #0]
  /* Infinite loop */
  QUEUE_t msg;
  for(;;)
  {
	// osMessageQueueGet waiting data on a queue (If data are in queue so print it)
	osMessageQueueGet(UARTQueueHandle, &msg, 0, osWaitForever);			// Write for data on queue
 8004154:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <Start_UART_Task+0x58>)
 8004156:	6818      	ldr	r0, [r3, #0]
 8004158:	f107 010c 	add.w	r1, r7, #12
 800415c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004160:	2200      	movs	r2, #0
 8004162:	f00e f9e7 	bl	8012534 <osMessageQueueGet>
	// Counting how many characters will be transmitted
	uint16_t buffer_size = 0;
 8004166:	2300      	movs	r3, #0
 8004168:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 800416c:	e004      	b.n	8004178 <Start_UART_Task+0x30>
	{
		buffer_size ++;
 800416e:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 8004172:	3301      	adds	r3, #1
 8004174:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 8004178:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 800417c:	f107 020c 	add.w	r2, r7, #12
 8004180:	5cd3      	ldrb	r3, [r2, r3]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f3      	bne.n	800416e <Start_UART_Task+0x26>
	}
	// Transmit over virtual comport
	CDC_Transmit_FS(msg.Buf, buffer_size);						// Transmit data over virtual comport
 8004186:	f8b7 240e 	ldrh.w	r2, [r7, #1038]	; 0x40e
 800418a:	f107 030c 	add.w	r3, r7, #12
 800418e:	4611      	mov	r1, r2
 8004190:	4618      	mov	r0, r3
 8004192:	f011 fecd 	bl	8015f30 <CDC_Transmit_FS>
    osDelay(1);
 8004196:	2001      	movs	r0, #1
 8004198:	f00d ff9a 	bl	80120d0 <osDelay>
  {
 800419c:	e7da      	b.n	8004154 <Start_UART_Task+0xc>
 800419e:	bf00      	nop
 80041a0:	2000936c 	.word	0x2000936c

080041a4 <Start_bme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_bme280 */
void Start_bme280(void *argument)
{
 80041a4:	b5b0      	push	{r4, r5, r7, lr}
 80041a6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80041aa:	af04      	add	r7, sp, #16
 80041ac:	1d3b      	adds	r3, r7, #4
 80041ae:	6018      	str	r0, [r3, #0]
  /* Infinite loop */

	QUEUE_t msg;												// Make a queue
	//memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'

	uint16_t STATUS=0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
	uint16_t addres_device = 0x76;  		 	// BME280
 80041b6:	2376      	movs	r3, #118	; 0x76
 80041b8:	f8a7 345c 	strh.w	r3, [r7, #1116]	; 0x45c
	uint16_t id_addr = 0xD0;
 80041bc:	23d0      	movs	r3, #208	; 0xd0
 80041be:	f8a7 345a 	strh.w	r3, [r7, #1114]	; 0x45a
	uint8_t id = 96;							// in hex form
 80041c2:	2360      	movs	r3, #96	; 0x60
 80041c4:	f887 3459 	strb.w	r3, [r7, #1113]	; 0x459
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 80041c8:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]

	// For debug
	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 80041d0:	f8b7 345c 	ldrh.w	r3, [r7, #1116]	; 0x45c
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	b299      	uxth	r1, r3
 80041d8:	f8b7 245a 	ldrh.w	r2, [r7, #1114]	; 0x45a
 80041dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041e0:	9302      	str	r3, [sp, #8]
 80041e2:	2301      	movs	r3, #1
 80041e4:	9301      	str	r3, [sp, #4]
 80041e6:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	2301      	movs	r3, #1
 80041ee:	48bb      	ldr	r0, [pc, #748]	; (80044dc <Start_bme280+0x338>)
 80041f0:	f002 fe5a 	bl	8006ea8 <HAL_I2C_Mem_Read>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
		// Error !!! BME280 didn't found
	}


	// Init BME280
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 80041fa:	4bb9      	ldr	r3, [pc, #740]	; (80044e0 <Start_bme280+0x33c>)
 80041fc:	2276      	movs	r2, #118	; 0x76
 80041fe:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 8004200:	4bb7      	ldr	r3, [pc, #732]	; (80044e0 <Start_bme280+0x33c>)
 8004202:	2201      	movs	r2, #1
 8004204:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8004206:	4bb6      	ldr	r3, [pc, #728]	; (80044e0 <Start_bme280+0x33c>)
 8004208:	4ab6      	ldr	r2, [pc, #728]	; (80044e4 <Start_bme280+0x340>)
 800420a:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 800420c:	4bb4      	ldr	r3, [pc, #720]	; (80044e0 <Start_bme280+0x33c>)
 800420e:	4ab6      	ldr	r2, [pc, #728]	; (80044e8 <Start_bme280+0x344>)
 8004210:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 8004212:	4bb3      	ldr	r3, [pc, #716]	; (80044e0 <Start_bme280+0x33c>)
 8004214:	4ab5      	ldr	r2, [pc, #724]	; (80044ec <Start_bme280+0x348>)
 8004216:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 8004218:	48b1      	ldr	r0, [pc, #708]	; (80044e0 <Start_bme280+0x33c>)
 800421a:	f7fc fe91 	bl	8000f40 <bme280_init>
 800421e:	4603      	mov	r3, r0
 8004220:	461a      	mov	r2, r3
 8004222:	4bb3      	ldr	r3, [pc, #716]	; (80044f0 <Start_bme280+0x34c>)
 8004224:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8004226:	4bae      	ldr	r3, [pc, #696]	; (80044e0 <Start_bme280+0x33c>)
 8004228:	2201      	movs	r2, #1
 800422a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 800422e:	4bac      	ldr	r3, [pc, #688]	; (80044e0 <Start_bme280+0x33c>)
 8004230:	2205      	movs	r2, #5
 8004232:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8004236:	4baa      	ldr	r3, [pc, #680]	; (80044e0 <Start_bme280+0x33c>)
 8004238:	2202      	movs	r2, #2
 800423a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 800423e:	4ba8      	ldr	r3, [pc, #672]	; (80044e0 <Start_bme280+0x33c>)
 8004240:	2204      	movs	r2, #4
 8004242:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8004246:	49a6      	ldr	r1, [pc, #664]	; (80044e0 <Start_bme280+0x33c>)
 8004248:	200f      	movs	r0, #15
 800424a:	f7fc ff6b 	bl	8001124 <bme280_set_sensor_settings>
 800424e:	4603      	mov	r3, r0
 8004250:	461a      	mov	r2, r3
 8004252:	4ba7      	ldr	r3, [pc, #668]	; (80044f0 <Start_bme280+0x34c>)
 8004254:	701a      	strb	r2, [r3, #0]

	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8004256:	49a2      	ldr	r1, [pc, #648]	; (80044e0 <Start_bme280+0x33c>)
 8004258:	2003      	movs	r0, #3
 800425a:	f7fc ffb8 	bl	80011ce <bme280_set_sensor_mode>
 800425e:	4603      	mov	r3, r0
 8004260:	461a      	mov	r2, r3
 8004262:	4ba3      	ldr	r3, [pc, #652]	; (80044f0 <Start_bme280+0x34c>)
 8004264:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 8004266:	4b9e      	ldr	r3, [pc, #632]	; (80044e0 <Start_bme280+0x33c>)
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	2028      	movs	r0, #40	; 0x28
 800426c:	4798      	blx	r3

  for(;;)
  {
	  osDelay(1000);
 800426e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004272:	f00d ff2d 	bl	80120d0 <osDelay>

	  char str_t_h_and_p[50] = {0};
 8004276:	f107 0308 	add.w	r3, r7, #8
 800427a:	2200      	movs	r2, #0
 800427c:	601a      	str	r2, [r3, #0]
 800427e:	3304      	adds	r3, #4
 8004280:	222e      	movs	r2, #46	; 0x2e
 8004282:	2100      	movs	r1, #0
 8004284:	4618      	mov	r0, r3
 8004286:	f012 fc19 	bl	8016abc <memset>
	  char str_thp_buffer[12] = {0};
 800428a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800428e:	2200      	movs	r2, #0
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	3304      	adds	r3, #4
 8004294:	2200      	movs	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	605a      	str	r2, [r3, #4]

	  memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 800429a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800429e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042a2:	2100      	movs	r1, #0
 80042a4:	4618      	mov	r0, r3
 80042a6:	f012 fc09 	bl	8016abc <memset>
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);		// Get data from sensor
 80042aa:	4a8d      	ldr	r2, [pc, #564]	; (80044e0 <Start_bme280+0x33c>)
 80042ac:	4991      	ldr	r1, [pc, #580]	; (80044f4 <Start_bme280+0x350>)
 80042ae:	2007      	movs	r0, #7
 80042b0:	f7fd f809 	bl	80012c6 <bme280_get_sensor_data>
 80042b4:	4603      	mov	r3, r0
 80042b6:	461a      	mov	r2, r3
 80042b8:	4b8d      	ldr	r3, [pc, #564]	; (80044f0 <Start_bme280+0x34c>)
 80042ba:	701a      	strb	r2, [r3, #0]

	  if(rslt == BME280_OK)
 80042bc:	4b8c      	ldr	r3, [pc, #560]	; (80044f0 <Start_bme280+0x34c>)
 80042be:	f993 3000 	ldrsb.w	r3, [r3]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f040 80e5 	bne.w	8004492 <Start_bme280+0x2ee>
	  {
	  		// Save data variables
	  		float BME280_temperature = comp_data.temperature;
 80042c8:	4b8a      	ldr	r3, [pc, #552]	; (80044f4 <Start_bme280+0x350>)
 80042ca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80042ce:	4610      	mov	r0, r2
 80042d0:	4619      	mov	r1, r3
 80042d2:	f7fc fc69 	bl	8000ba8 <__aeabi_d2f>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f207 4254 	addw	r2, r7, #1108	; 0x454
 80042dc:	6013      	str	r3, [r2, #0]
	  		float BME280_humidity = comp_data.humidity;
 80042de:	4b85      	ldr	r3, [pc, #532]	; (80044f4 <Start_bme280+0x350>)
 80042e0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80042e4:	4610      	mov	r0, r2
 80042e6:	4619      	mov	r1, r3
 80042e8:	f7fc fc5e 	bl	8000ba8 <__aeabi_d2f>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f507 628a 	add.w	r2, r7, #1104	; 0x450
 80042f2:	6013      	str	r3, [r2, #0]
	  		float BME280_preasure = comp_data.pressure;
 80042f4:	4b7f      	ldr	r3, [pc, #508]	; (80044f4 <Start_bme280+0x350>)
 80042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fa:	4610      	mov	r0, r2
 80042fc:	4619      	mov	r1, r3
 80042fe:	f7fc fc53 	bl	8000ba8 <__aeabi_d2f>
 8004302:	4603      	mov	r3, r0
 8004304:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8004308:	6013      	str	r3, [r2, #0]

	  		// Write T, H and P in str_t_h_and_p buffer
	  		// Write TEMPERATURE
	  		strcat(str_t_h_and_p, "BEE280: \n\r");
 800430a:	f107 0308 	add.w	r3, r7, #8
 800430e:	4618      	mov	r0, r3
 8004310:	f7fb ff5e 	bl	80001d0 <strlen>
 8004314:	4603      	mov	r3, r0
 8004316:	461a      	mov	r2, r3
 8004318:	f107 0308 	add.w	r3, r7, #8
 800431c:	4413      	add	r3, r2
 800431e:	4976      	ldr	r1, [pc, #472]	; (80044f8 <Start_bme280+0x354>)
 8004320:	461a      	mov	r2, r3
 8004322:	460b      	mov	r3, r1
 8004324:	cb03      	ldmia	r3!, {r0, r1}
 8004326:	6010      	str	r0, [r2, #0]
 8004328:	6051      	str	r1, [r2, #4]
 800432a:	8819      	ldrh	r1, [r3, #0]
 800432c:	789b      	ldrb	r3, [r3, #2]
 800432e:	8111      	strh	r1, [r2, #8]
 8004330:	7293      	strb	r3, [r2, #10]
	  		strcat(str_t_h_and_p, "T: ");
 8004332:	f107 0308 	add.w	r3, r7, #8
 8004336:	4618      	mov	r0, r3
 8004338:	f7fb ff4a 	bl	80001d0 <strlen>
 800433c:	4603      	mov	r3, r0
 800433e:	461a      	mov	r2, r3
 8004340:	f107 0308 	add.w	r3, r7, #8
 8004344:	4413      	add	r3, r2
 8004346:	4a6d      	ldr	r2, [pc, #436]	; (80044fc <Start_bme280+0x358>)
 8004348:	6810      	ldr	r0, [r2, #0]
 800434a:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_temperature);
 800434c:	f207 4354 	addw	r3, r7, #1108	; 0x454
 8004350:	6818      	ldr	r0, [r3, #0]
 8004352:	f7fc f8f9 	bl	8000548 <__aeabi_f2d>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800435e:	4968      	ldr	r1, [pc, #416]	; (8004500 <Start_bme280+0x35c>)
 8004360:	f013 f942 	bl	80175e8 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8004364:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004368:	f107 0308 	add.w	r3, r7, #8
 800436c:	4611      	mov	r1, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f013 f99d 	bl	80176ae <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 8004374:	f107 0308 	add.w	r3, r7, #8
 8004378:	4618      	mov	r0, r3
 800437a:	f7fb ff29 	bl	80001d0 <strlen>
 800437e:	4603      	mov	r3, r0
 8004380:	461a      	mov	r2, r3
 8004382:	f107 0308 	add.w	r3, r7, #8
 8004386:	4413      	add	r3, r2
 8004388:	4a5e      	ldr	r2, [pc, #376]	; (8004504 <Start_bme280+0x360>)
 800438a:	6810      	ldr	r0, [r2, #0]
 800438c:	6018      	str	r0, [r3, #0]
 800438e:	7912      	ldrb	r2, [r2, #4]
 8004390:	711a      	strb	r2, [r3, #4]

	  		// Write HUMIDYTY
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 8004392:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004396:	220c      	movs	r2, #12
 8004398:	2100      	movs	r1, #0
 800439a:	4618      	mov	r0, r3
 800439c:	f012 fb8e 	bl	8016abc <memset>
	  		strcat(str_t_h_and_p, "H: ");
 80043a0:	f107 0308 	add.w	r3, r7, #8
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fb ff13 	bl	80001d0 <strlen>
 80043aa:	4603      	mov	r3, r0
 80043ac:	461a      	mov	r2, r3
 80043ae:	f107 0308 	add.w	r3, r7, #8
 80043b2:	4413      	add	r3, r2
 80043b4:	4a54      	ldr	r2, [pc, #336]	; (8004508 <Start_bme280+0x364>)
 80043b6:	6810      	ldr	r0, [r2, #0]
 80043b8:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_humidity);
 80043ba:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 80043be:	6818      	ldr	r0, [r3, #0]
 80043c0:	f7fc f8c2 	bl	8000548 <__aeabi_f2d>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80043cc:	494c      	ldr	r1, [pc, #304]	; (8004500 <Start_bme280+0x35c>)
 80043ce:	f013 f90b 	bl	80175e8 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 80043d2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80043d6:	f107 0308 	add.w	r3, r7, #8
 80043da:	4611      	mov	r1, r2
 80043dc:	4618      	mov	r0, r3
 80043de:	f013 f966 	bl	80176ae <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 80043e2:	f107 0308 	add.w	r3, r7, #8
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fb fef2 	bl	80001d0 <strlen>
 80043ec:	4603      	mov	r3, r0
 80043ee:	461a      	mov	r2, r3
 80043f0:	f107 0308 	add.w	r3, r7, #8
 80043f4:	4413      	add	r3, r2
 80043f6:	4a43      	ldr	r2, [pc, #268]	; (8004504 <Start_bme280+0x360>)
 80043f8:	6810      	ldr	r0, [r2, #0]
 80043fa:	6018      	str	r0, [r3, #0]
 80043fc:	7912      	ldrb	r2, [r2, #4]
 80043fe:	711a      	strb	r2, [r3, #4]

	  		// Write PRERASURE
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 8004400:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004404:	220c      	movs	r2, #12
 8004406:	2100      	movs	r1, #0
 8004408:	4618      	mov	r0, r3
 800440a:	f012 fb57 	bl	8016abc <memset>
	  		strcat(str_t_h_and_p, "P: ");
 800440e:	f107 0308 	add.w	r3, r7, #8
 8004412:	4618      	mov	r0, r3
 8004414:	f7fb fedc 	bl	80001d0 <strlen>
 8004418:	4603      	mov	r3, r0
 800441a:	461a      	mov	r2, r3
 800441c:	f107 0308 	add.w	r3, r7, #8
 8004420:	4413      	add	r3, r2
 8004422:	4a3a      	ldr	r2, [pc, #232]	; (800450c <Start_bme280+0x368>)
 8004424:	6810      	ldr	r0, [r2, #0]
 8004426:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_preasure);
 8004428:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 800442c:	6818      	ldr	r0, [r3, #0]
 800442e:	f7fc f88b 	bl	8000548 <__aeabi_f2d>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800443a:	4931      	ldr	r1, [pc, #196]	; (8004500 <Start_bme280+0x35c>)
 800443c:	f013 f8d4 	bl	80175e8 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8004440:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004444:	f107 0308 	add.w	r3, r7, #8
 8004448:	4611      	mov	r1, r2
 800444a:	4618      	mov	r0, r3
 800444c:	f013 f92f 	bl	80176ae <strcat>
	  		strcat(str_t_h_and_p, " mm\n\r\0");
 8004450:	f107 0308 	add.w	r3, r7, #8
 8004454:	4618      	mov	r0, r3
 8004456:	f7fb febb 	bl	80001d0 <strlen>
 800445a:	4603      	mov	r3, r0
 800445c:	461a      	mov	r2, r3
 800445e:	f107 0308 	add.w	r3, r7, #8
 8004462:	4413      	add	r3, r2
 8004464:	4a2a      	ldr	r2, [pc, #168]	; (8004510 <Start_bme280+0x36c>)
 8004466:	6810      	ldr	r0, [r2, #0]
 8004468:	6018      	str	r0, [r3, #0]
 800446a:	8892      	ldrh	r2, [r2, #4]
 800446c:	809a      	strh	r2, [r3, #4]

	  		strcat(msg.Buf, str_t_h_and_p);										//	Write main buffer with data in queue
 800446e:	f107 0208 	add.w	r2, r7, #8
 8004472:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f013 f918 	bl	80176ae <strcat>

	  		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 800447e:	4b25      	ldr	r3, [pc, #148]	; (8004514 <Start_bme280+0x370>)
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8004486:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800448a:	2200      	movs	r2, #0
 800448c:	f00d fff2 	bl	8012474 <osMessageQueuePut>
 8004490:	e6ed      	b.n	800426e <Start_bme280+0xca>

	  }
	  else
	  {
		  strcat(str_t_h_and_p, "ERROR!!! BME280 didn't found\n\r");
 8004492:	f107 0308 	add.w	r3, r7, #8
 8004496:	4618      	mov	r0, r3
 8004498:	f7fb fe9a 	bl	80001d0 <strlen>
 800449c:	4603      	mov	r3, r0
 800449e:	461a      	mov	r2, r3
 80044a0:	f107 0308 	add.w	r3, r7, #8
 80044a4:	4413      	add	r3, r2
 80044a6:	4a1c      	ldr	r2, [pc, #112]	; (8004518 <Start_bme280+0x374>)
 80044a8:	461d      	mov	r5, r3
 80044aa:	4614      	mov	r4, r2
 80044ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044ae:	6028      	str	r0, [r5, #0]
 80044b0:	6069      	str	r1, [r5, #4]
 80044b2:	60aa      	str	r2, [r5, #8]
 80044b4:	60eb      	str	r3, [r5, #12]
 80044b6:	cc07      	ldmia	r4!, {r0, r1, r2}
 80044b8:	6128      	str	r0, [r5, #16]
 80044ba:	6169      	str	r1, [r5, #20]
 80044bc:	61aa      	str	r2, [r5, #24]
 80044be:	8823      	ldrh	r3, [r4, #0]
 80044c0:	78a2      	ldrb	r2, [r4, #2]
 80044c2:	83ab      	strh	r3, [r5, #28]
 80044c4:	4613      	mov	r3, r2
 80044c6:	77ab      	strb	r3, [r5, #30]
		  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 80044c8:	4b12      	ldr	r3, [pc, #72]	; (8004514 <Start_bme280+0x370>)
 80044ca:	6818      	ldr	r0, [r3, #0]
 80044cc:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80044d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044d4:	2200      	movs	r2, #0
 80044d6:	f00d ffcd 	bl	8012474 <osMessageQueuePut>
  {
 80044da:	e6c8      	b.n	800426e <Start_bme280+0xca>
 80044dc:	200080e4 	.word	0x200080e4
 80044e0:	200080a4 	.word	0x200080a4
 80044e4:	080030f1 	.word	0x080030f1
 80044e8:	08003179 	.word	0x08003179
 80044ec:	08003161 	.word	0x08003161
 80044f0:	200089b4 	.word	0x200089b4
 80044f4:	200089b8 	.word	0x200089b8
 80044f8:	08019d08 	.word	0x08019d08
 80044fc:	08019d14 	.word	0x08019d14
 8004500:	08019d18 	.word	0x08019d18
 8004504:	08019d1c 	.word	0x08019d1c
 8004508:	08019d24 	.word	0x08019d24
 800450c:	08019d28 	.word	0x08019d28
 8004510:	08019d2c 	.word	0x08019d2c
 8004514:	2000936c 	.word	0x2000936c
 8004518:	08019d34 	.word	0x08019d34

0800451c <Start_AM2302>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_AM2302 */
void Start_AM2302(void *argument)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	f5ad 6d8c 	sub.w	sp, sp, #1120	; 0x460
 8004522:	af00      	add	r7, sp, #0
 8004524:	1d3b      	adds	r3, r7, #4
 8004526:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_AM2302 */
  /* Infinite loop */
	QUEUE_t msg;												// Make a queue
	memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 8004528:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800452c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004530:	2100      	movs	r1, #0
 8004532:	4618      	mov	r0, r3
 8004534:	f012 fac2 	bl	8016abc <memset>

	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004538:	4b48      	ldr	r3, [pc, #288]	; (800465c <Start_AM2302+0x140>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a47      	ldr	r2, [pc, #284]	; (800465c <Start_AM2302+0x140>)
 800453e:	f043 0304 	orr.w	r3, r3, #4
 8004542:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8004544:	4b45      	ldr	r3, [pc, #276]	; (800465c <Start_AM2302+0x140>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4a44      	ldr	r2, [pc, #272]	; (800465c <Start_AM2302+0x140>)
 800454a:	f023 0302 	bic.w	r3, r3, #2
 800454e:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8004550:	4b42      	ldr	r3, [pc, #264]	; (800465c <Start_AM2302+0x140>)
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	4a41      	ldr	r2, [pc, #260]	; (800465c <Start_AM2302+0x140>)
 8004556:	f043 0302 	orr.w	r3, r3, #2
 800455a:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 800455c:	4b3f      	ldr	r3, [pc, #252]	; (800465c <Start_AM2302+0x140>)
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	4a3e      	ldr	r2, [pc, #248]	; (800465c <Start_AM2302+0x140>)
 8004562:	f083 0302 	eor.w	r3, r3, #2
 8004566:	6153      	str	r3, [r2, #20]
	osDelay(2000);									// First init must be 2 seconds delay
 8004568:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800456c:	f00d fdb0 	bl	80120d0 <osDelay>

  for(;;)
  {
	  osDelay(3000);			// Measure every 3 seconds
 8004570:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004574:	f00d fdac 	bl	80120d0 <osDelay>
	   * __                ________________________
	   * 	 \			    /				         \
	   * 	  \____________/			              \_
	   */

	  	bool get_data_status = false;
 8004578:	2300      	movs	r3, #0
 800457a:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
	  	int j = 0;   							// Counter bytes
 800457e:	2300      	movs	r3, #0
 8004580:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
	  	int i = 0;								// Counter bits
 8004584:	2300      	movs	r3, #0
 8004586:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
	  	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 800458a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
	  	float temper, hum;						// Buffer variables

	  	// Init GPIO like output
	  	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8004592:	4b32      	ldr	r3, [pc, #200]	; (800465c <Start_AM2302+0x140>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a31      	ldr	r2, [pc, #196]	; (800465c <Start_AM2302+0x140>)
 8004598:	f043 0304 	orr.w	r3, r3, #4
 800459c:	6013      	str	r3, [r2, #0]
	  	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 800459e:	4b2f      	ldr	r3, [pc, #188]	; (800465c <Start_AM2302+0x140>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	4a2e      	ldr	r2, [pc, #184]	; (800465c <Start_AM2302+0x140>)
 80045a4:	f023 0302 	bic.w	r3, r3, #2
 80045a8:	6053      	str	r3, [r2, #4]
	  	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 80045aa:	4b2c      	ldr	r3, [pc, #176]	; (800465c <Start_AM2302+0x140>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	4a2b      	ldr	r2, [pc, #172]	; (800465c <Start_AM2302+0x140>)
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	6093      	str	r3, [r2, #8]

	  	GPIOC->ODR &= ~0x02;		// Low level
 80045b6:	4b29      	ldr	r3, [pc, #164]	; (800465c <Start_AM2302+0x140>)
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	4a28      	ldr	r2, [pc, #160]	; (800465c <Start_AM2302+0x140>)
 80045bc:	f023 0302 	bic.w	r3, r3, #2
 80045c0:	6153      	str	r3, [r2, #20]
	  	osDelay(18);
 80045c2:	2012      	movs	r0, #18
 80045c4:	f00d fd84 	bl	80120d0 <osDelay>
	  	GPIOC->ODR ^= 0x02;			// High level
 80045c8:	4b24      	ldr	r3, [pc, #144]	; (800465c <Start_AM2302+0x140>)
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	4a23      	ldr	r2, [pc, #140]	; (800465c <Start_AM2302+0x140>)
 80045ce:	f083 0302 	eor.w	r3, r3, #2
 80045d2:	6153      	str	r3, [r2, #20]
	  	delay_us(40);
 80045d4:	2028      	movs	r0, #40	; 0x28
 80045d6:	f7fe fe0b 	bl	80031f0 <delay_us>

	  	// Make input pin C1
	  	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 80045da:	4b20      	ldr	r3, [pc, #128]	; (800465c <Start_AM2302+0x140>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1f      	ldr	r2, [pc, #124]	; (800465c <Start_AM2302+0x140>)
 80045e0:	f023 0304 	bic.w	r3, r3, #4
 80045e4:	6013      	str	r3, [r2, #0]
	  	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 80045e6:	4b1d      	ldr	r3, [pc, #116]	; (800465c <Start_AM2302+0x140>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	4a1c      	ldr	r2, [pc, #112]	; (800465c <Start_AM2302+0x140>)
 80045ec:	f023 0304 	bic.w	r3, r3, #4
 80045f0:	60d3      	str	r3, [r2, #12]

	  	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 80045f2:	4b1a      	ldr	r3, [pc, #104]	; (800465c <Start_AM2302+0x140>)
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <Start_AM2302+0xea>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 80045fe:	2300      	movs	r3, #0
 8004600:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
 8004604:	e002      	b.n	800460c <Start_AM2302+0xf0>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8004606:	2301      	movs	r3, #1
 8004608:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
	  	}

	  	delay_us(80);
 800460c:	2050      	movs	r0, #80	; 0x50
 800460e:	f7fe fdef 	bl	80031f0 <delay_us>

	  	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 8004612:	4b12      	ldr	r3, [pc, #72]	; (800465c <Start_AM2302+0x140>)
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d103      	bne.n	8004626 <Start_AM2302+0x10a>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 800461e:	2300      	movs	r3, #0
 8004620:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
 8004624:	e002      	b.n	800462c <Start_AM2302+0x110>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8004626:	2301      	movs	r3, #1
 8004628:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
	  	}
	  	delay_us(80);
 800462c:	2050      	movs	r0, #80	; 0x50
 800462e:	f7fe fddf 	bl	80031f0 <delay_us>

	  	if(get_data_status == true)
 8004632:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8004636:	2b00      	cmp	r3, #0
 8004638:	d09a      	beq.n	8004570 <Start_AM2302+0x54>
	  	{
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 800463a:	2300      	movs	r3, #0
 800463c:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
 8004640:	e050      	b.n	80046e4 <Start_AM2302+0x1c8>
	  		{
	  			data[4-j] = 0;
 8004642:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8004646:	f1c3 0304 	rsb	r3, r3, #4
 800464a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800464e:	2100      	movs	r1, #0
 8004650:	54d1      	strb	r1, [r2, r3]
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 8004652:	2300      	movs	r3, #0
 8004654:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
 8004658:	e038      	b.n	80046cc <Start_AM2302+0x1b0>
 800465a:	bf00      	nop
 800465c:	40020800 	.word	0x40020800
	  			{
	  				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 8004660:	bf00      	nop
 8004662:	4b95      	ldr	r3, [pc, #596]	; (80048b8 <Start_AM2302+0x39c>)
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f9      	beq.n	8004662 <Start_AM2302+0x146>
	  				delay_us(30);
 800466e:	201e      	movs	r0, #30
 8004670:	f7fe fdbe 	bl	80031f0 <delay_us>
	  				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 8004674:	4b90      	ldr	r3, [pc, #576]	; (80048b8 <Start_AM2302+0x39c>)
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d019      	beq.n	80046b4 <Start_AM2302+0x198>
	  				{
	  					data[4-j] |= (1 << (7 - i));        // Shift received bite
 8004680:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8004684:	f1c3 0304 	rsb	r3, r3, #4
 8004688:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800468c:	5cd3      	ldrb	r3, [r2, r3]
 800468e:	b25a      	sxtb	r2, r3
 8004690:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8004694:	f1c3 0307 	rsb	r3, r3, #7
 8004698:	2101      	movs	r1, #1
 800469a:	fa01 f303 	lsl.w	r3, r1, r3
 800469e:	b25b      	sxtb	r3, r3
 80046a0:	4313      	orrs	r3, r2
 80046a2:	b25a      	sxtb	r2, r3
 80046a4:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80046a8:	f1c3 0304 	rsb	r3, r3, #4
 80046ac:	b2d1      	uxtb	r1, r2
 80046ae:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80046b2:	54d1      	strb	r1, [r2, r3]
	  				}
	  				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 80046b4:	bf00      	nop
 80046b6:	4b80      	ldr	r3, [pc, #512]	; (80048b8 <Start_AM2302+0x39c>)
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f9      	bne.n	80046b6 <Start_AM2302+0x19a>
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 80046c2:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 80046c6:	3301      	adds	r3, #1
 80046c8:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
 80046cc:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 80046d0:	2b07      	cmp	r3, #7
 80046d2:	ddc5      	ble.n	8004660 <Start_AM2302+0x144>
	  			}
	  			get_data_status = true;										// Data was been written okay
 80046d4:	2301      	movs	r3, #1
 80046d6:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 80046da:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80046de:	3301      	adds	r3, #1
 80046e0:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
 80046e4:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	ddaa      	ble.n	8004642 <Start_AM2302+0x126>
	  		}

	  		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 80046ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046f0:	3301      	adds	r3, #1
 80046f2:	881b      	ldrh	r3, [r3, #0]
 80046f4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80046f8:	ee07 3a90 	vmov	s15, r3
 80046fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004700:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004704:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004708:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800470c:	edc3 7a00 	vstr	s15, [r3]
	  		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 8004710:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004714:	3301      	adds	r3, #1
 8004716:	881b      	ldrh	r3, [r3, #0]
 8004718:	b21b      	sxth	r3, r3
 800471a:	2b00      	cmp	r3, #0
 800471c:	da13      	bge.n	8004746 <Start_AM2302+0x22a>
 800471e:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	f7fb ff10 	bl	8000548 <__aeabi_f2d>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4610      	mov	r0, r2
 800472e:	4619      	mov	r1, r3
 8004730:	f7fc fa3a 	bl	8000ba8 <__aeabi_d2f>
 8004734:	4603      	mov	r3, r0
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eef1 7a67 	vneg.f32	s15, s15
 800473e:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 8004742:	edc3 7a00 	vstr	s15, [r3]
	  		hum = (float)(*(int16_t*)(data+3)) / 10;
 8004746:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800474a:	3303      	adds	r3, #3
 800474c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004750:	ee07 3a90 	vmov	s15, r3
 8004754:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004758:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800475c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004760:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 8004764:	edc3 7a00 	vstr	s15, [r3]

	  		// Write data in queue
	  		char str_t_and_h[50] = {0};
 8004768:	f107 0308 	add.w	r3, r7, #8
 800476c:	2200      	movs	r2, #0
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	3304      	adds	r3, #4
 8004772:	222e      	movs	r2, #46	; 0x2e
 8004774:	2100      	movs	r1, #0
 8004776:	4618      	mov	r0, r3
 8004778:	f012 f9a0 	bl	8016abc <memset>
	  		char str_t_and_h_buffer[12] = {0};
 800477c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004780:	2200      	movs	r2, #0
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	3304      	adds	r3, #4
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	605a      	str	r2, [r3, #4]

	  		memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 800478c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004790:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004794:	2100      	movs	r1, #0
 8004796:	4618      	mov	r0, r3
 8004798:	f012 f990 	bl	8016abc <memset>

	  		// Write T and  H P in str_t_h buffer
	  		// Write TEMPERATURE
	  		strcat(str_t_and_h, "AM2302: \n\r");
 800479c:	f107 0308 	add.w	r3, r7, #8
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fb fd15 	bl	80001d0 <strlen>
 80047a6:	4603      	mov	r3, r0
 80047a8:	461a      	mov	r2, r3
 80047aa:	f107 0308 	add.w	r3, r7, #8
 80047ae:	4413      	add	r3, r2
 80047b0:	4942      	ldr	r1, [pc, #264]	; (80048bc <Start_AM2302+0x3a0>)
 80047b2:	461a      	mov	r2, r3
 80047b4:	460b      	mov	r3, r1
 80047b6:	cb03      	ldmia	r3!, {r0, r1}
 80047b8:	6010      	str	r0, [r2, #0]
 80047ba:	6051      	str	r1, [r2, #4]
 80047bc:	8819      	ldrh	r1, [r3, #0]
 80047be:	789b      	ldrb	r3, [r3, #2]
 80047c0:	8111      	strh	r1, [r2, #8]
 80047c2:	7293      	strb	r3, [r2, #10]
	  		strcat(str_t_and_h, "T: ");
 80047c4:	f107 0308 	add.w	r3, r7, #8
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fb fd01 	bl	80001d0 <strlen>
 80047ce:	4603      	mov	r3, r0
 80047d0:	461a      	mov	r2, r3
 80047d2:	f107 0308 	add.w	r3, r7, #8
 80047d6:	4413      	add	r3, r2
 80047d8:	4a39      	ldr	r2, [pc, #228]	; (80048c0 <Start_AM2302+0x3a4>)
 80047da:	6810      	ldr	r0, [r2, #0]
 80047dc:	6018      	str	r0, [r3, #0]
	  		sprintf(str_t_and_h_buffer, "%f", temper);
 80047de:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	f7fb feb0 	bl	8000548 <__aeabi_f2d>
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80047f0:	4934      	ldr	r1, [pc, #208]	; (80048c4 <Start_AM2302+0x3a8>)
 80047f2:	f012 fef9 	bl	80175e8 <siprintf>
	  		strcat(str_t_and_h, str_t_and_h_buffer);
 80047f6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80047fa:	f107 0308 	add.w	r3, r7, #8
 80047fe:	4611      	mov	r1, r2
 8004800:	4618      	mov	r0, r3
 8004802:	f012 ff54 	bl	80176ae <strcat>
	  		strcat(str_t_and_h, " C\n\r");
 8004806:	f107 0308 	add.w	r3, r7, #8
 800480a:	4618      	mov	r0, r3
 800480c:	f7fb fce0 	bl	80001d0 <strlen>
 8004810:	4603      	mov	r3, r0
 8004812:	461a      	mov	r2, r3
 8004814:	f107 0308 	add.w	r3, r7, #8
 8004818:	4413      	add	r3, r2
 800481a:	4a2b      	ldr	r2, [pc, #172]	; (80048c8 <Start_AM2302+0x3ac>)
 800481c:	6810      	ldr	r0, [r2, #0]
 800481e:	6018      	str	r0, [r3, #0]
 8004820:	7912      	ldrb	r2, [r2, #4]
 8004822:	711a      	strb	r2, [r3, #4]

	  		// Write HUMIDYTY
	  		memset(str_t_and_h_buffer, 0, sizeof(str_t_and_h_buffer));
 8004824:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004828:	220c      	movs	r2, #12
 800482a:	2100      	movs	r1, #0
 800482c:	4618      	mov	r0, r3
 800482e:	f012 f945 	bl	8016abc <memset>

	  		strcat(str_t_and_h, "H: ");
 8004832:	f107 0308 	add.w	r3, r7, #8
 8004836:	4618      	mov	r0, r3
 8004838:	f7fb fcca 	bl	80001d0 <strlen>
 800483c:	4603      	mov	r3, r0
 800483e:	461a      	mov	r2, r3
 8004840:	f107 0308 	add.w	r3, r7, #8
 8004844:	4413      	add	r3, r2
 8004846:	4a21      	ldr	r2, [pc, #132]	; (80048cc <Start_AM2302+0x3b0>)
 8004848:	6810      	ldr	r0, [r2, #0]
 800484a:	6018      	str	r0, [r3, #0]
	  		sprintf(str_t_and_h_buffer, "%f", hum);
 800484c:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 8004850:	6818      	ldr	r0, [r3, #0]
 8004852:	f7fb fe79 	bl	8000548 <__aeabi_f2d>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800485e:	4919      	ldr	r1, [pc, #100]	; (80048c4 <Start_AM2302+0x3a8>)
 8004860:	f012 fec2 	bl	80175e8 <siprintf>
	  		strcat(str_t_and_h, str_t_and_h_buffer);
 8004864:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004868:	f107 0308 	add.w	r3, r7, #8
 800486c:	4611      	mov	r1, r2
 800486e:	4618      	mov	r0, r3
 8004870:	f012 ff1d 	bl	80176ae <strcat>
	  		strcat(str_t_and_h, " C\n\r\0");
 8004874:	f107 0308 	add.w	r3, r7, #8
 8004878:	4618      	mov	r0, r3
 800487a:	f7fb fca9 	bl	80001d0 <strlen>
 800487e:	4603      	mov	r3, r0
 8004880:	461a      	mov	r2, r3
 8004882:	f107 0308 	add.w	r3, r7, #8
 8004886:	4413      	add	r3, r2
 8004888:	4a11      	ldr	r2, [pc, #68]	; (80048d0 <Start_AM2302+0x3b4>)
 800488a:	6810      	ldr	r0, [r2, #0]
 800488c:	6018      	str	r0, [r3, #0]
 800488e:	7912      	ldrb	r2, [r2, #4]
 8004890:	711a      	strb	r2, [r3, #4]

	  		strcat(msg.Buf, str_t_and_h);										//	Write main buffer with data in queue
 8004892:	f107 0208 	add.w	r2, r7, #8
 8004896:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f012 ff06 	bl	80176ae <strcat>

	  		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 80048a2:	4b0c      	ldr	r3, [pc, #48]	; (80048d4 <Start_AM2302+0x3b8>)
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80048aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048ae:	2200      	movs	r2, #0
 80048b0:	f00d fde0 	bl	8012474 <osMessageQueuePut>
  {
 80048b4:	e65c      	b.n	8004570 <Start_AM2302+0x54>
 80048b6:	bf00      	nop
 80048b8:	40020800 	.word	0x40020800
 80048bc:	08019d54 	.word	0x08019d54
 80048c0:	08019d14 	.word	0x08019d14
 80048c4:	08019d18 	.word	0x08019d18
 80048c8:	08019d1c 	.word	0x08019d1c
 80048cc:	08019d24 	.word	0x08019d24
 80048d0:	08019d60 	.word	0x08019d60
 80048d4:	2000936c 	.word	0x2000936c

080048d8 <Start_SD_CARD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_SD_CARD */
void Start_SD_CARD(void *argument)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_SD_CARD */
  /* Infinite loop */

	Mount_SD("/");
 80048e0:	4823      	ldr	r0, [pc, #140]	; (8004970 <Start_SD_CARD+0x98>)
 80048e2:	f7fd fd51 	bl	8002388 <Mount_SD>

	Create_File("test_data_1.txt");
 80048e6:	4823      	ldr	r0, [pc, #140]	; (8004974 <Start_SD_CARD+0x9c>)
 80048e8:	f7fd fd94 	bl	8002414 <Create_File>
	Update_File("test_data_1.txt","\n\rStart recording\r\n");	// Add data to the end of file
 80048ec:	4922      	ldr	r1, [pc, #136]	; (8004978 <Start_SD_CARD+0xa0>)
 80048ee:	4821      	ldr	r0, [pc, #132]	; (8004974 <Start_SD_CARD+0x9c>)
 80048f0:	f7fd fe26 	bl	8002540 <Update_File>

	// Create folders
	Create_Dir("test_folder_1");
 80048f4:	4821      	ldr	r0, [pc, #132]	; (800497c <Start_SD_CARD+0xa4>)
 80048f6:	f7fd fee3 	bl	80026c0 <Create_Dir>
	Create_Dir("test_folder_2");
 80048fa:	4821      	ldr	r0, [pc, #132]	; (8004980 <Start_SD_CARD+0xa8>)
 80048fc:	f7fd fee0 	bl	80026c0 <Create_Dir>
	Create_Dir("test_folder_3");
 8004900:	4820      	ldr	r0, [pc, #128]	; (8004984 <Start_SD_CARD+0xac>)
 8004902:	f7fd fedd 	bl	80026c0 <Create_Dir>

	Unmount_SD("/");
 8004906:	481a      	ldr	r0, [pc, #104]	; (8004970 <Start_SD_CARD+0x98>)
 8004908:	f7fd fd62 	bl	80023d0 <Unmount_SD>
	static int i = 0;											// Test data for write

  for(;;)
  {
	  // Log data ewery one second
	  osDelay(1000);
 800490c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004910:	f00d fbde 	bl	80120d0 <osDelay>
	  HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);			// LED ON
 8004914:	2201      	movs	r2, #1
 8004916:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800491a:	481b      	ldr	r0, [pc, #108]	; (8004988 <Start_SD_CARD+0xb0>)
 800491c:	f001 fe42 	bl	80065a4 <HAL_GPIO_WritePin>

	  Mount_SD("/");
 8004920:	4813      	ldr	r0, [pc, #76]	; (8004970 <Start_SD_CARD+0x98>)
 8004922:	f7fd fd31 	bl	8002388 <Mount_SD>

	  char data[10] = {0};
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	f107 0310 	add.w	r3, r7, #16
 800492e:	2200      	movs	r2, #0
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	809a      	strh	r2, [r3, #4]
	  sprintf(data, "%d\n", i);
 8004934:	4b15      	ldr	r3, [pc, #84]	; (800498c <Start_SD_CARD+0xb4>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	f107 030c 	add.w	r3, r7, #12
 800493c:	4914      	ldr	r1, [pc, #80]	; (8004990 <Start_SD_CARD+0xb8>)
 800493e:	4618      	mov	r0, r3
 8004940:	f012 fe52 	bl	80175e8 <siprintf>
	  Update_File("test_data_1.txt", data);						// Add data to the end of file
 8004944:	f107 030c 	add.w	r3, r7, #12
 8004948:	4619      	mov	r1, r3
 800494a:	480a      	ldr	r0, [pc, #40]	; (8004974 <Start_SD_CARD+0x9c>)
 800494c:	f7fd fdf8 	bl	8002540 <Update_File>
	  i++;
 8004950:	4b0e      	ldr	r3, [pc, #56]	; (800498c <Start_SD_CARD+0xb4>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3301      	adds	r3, #1
 8004956:	4a0d      	ldr	r2, [pc, #52]	; (800498c <Start_SD_CARD+0xb4>)
 8004958:	6013      	str	r3, [r2, #0]

	  Unmount_SD("/");
 800495a:	4805      	ldr	r0, [pc, #20]	; (8004970 <Start_SD_CARD+0x98>)
 800495c:	f7fd fd38 	bl	80023d0 <Unmount_SD>

	  HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_RESET);		// LED OFF
 8004960:	2200      	movs	r2, #0
 8004962:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004966:	4808      	ldr	r0, [pc, #32]	; (8004988 <Start_SD_CARD+0xb0>)
 8004968:	f001 fe1c 	bl	80065a4 <HAL_GPIO_WritePin>
  {
 800496c:	e7ce      	b.n	800490c <Start_SD_CARD+0x34>
 800496e:	bf00      	nop
 8004970:	08019d68 	.word	0x08019d68
 8004974:	08019d6c 	.word	0x08019d6c
 8004978:	08019d7c 	.word	0x08019d7c
 800497c:	08019d90 	.word	0x08019d90
 8004980:	08019da0 	.word	0x08019da0
 8004984:	08019db0 	.word	0x08019db0
 8004988:	40020c00 	.word	0x40020c00
 800498c:	200007a8 	.word	0x200007a8
 8004990:	08019dc0 	.word	0x08019dc0

08004994 <Start_LCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_LCD */
void Start_LCD(void *argument)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LCD */
  /* Infinite loop */
	TFT9341_ini(240, 320);
 800499c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80049a0:	20f0      	movs	r0, #240	; 0xf0
 80049a2:	f000 fc9d 	bl	80052e0 <TFT9341_ini>
	TFT9341_FillScreen(TFT9341_BLUE);
 80049a6:	201f      	movs	r0, #31
 80049a8:	f000 fedc 	bl	8005764 <TFT9341_FillScreen>
	uint16_t i,j;

  for(;;)
  {
	  osDelay(100);
 80049ac:	2064      	movs	r0, #100	; 0x64
 80049ae:	f00d fb8f 	bl	80120d0 <osDelay>
	  speed_test();
 80049b2:	f000 feff 	bl	80057b4 <speed_test>
	  osDelay(100);
 80049b6:	e7f9      	b.n	80049ac <Start_LCD+0x18>

080049b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	// Handler for generate us dalay 			( FOR AM2302 )
	if(htim->Instance == TIM10) 				//check if the interrupt comes from TIM10
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a20      	ldr	r2, [pc, #128]	; (8004a48 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d10c      	bne.n	80049e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		if(tim_val > 0)
 80049ca:	4b20      	ldr	r3, [pc, #128]	; (8004a4c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d005      	beq.n	80049de <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			tim_val = tim_val - 1;
 80049d2:	4b1e      	ldr	r3, [pc, #120]	; (8004a4c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	4a1c      	ldr	r2, [pc, #112]	; (8004a4c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80049da:	6013      	str	r3, [r2, #0]
 80049dc:	e002      	b.n	80049e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		else									// For avoid overflow variable
		{
			tim_val = 0;
 80049de:	4b1b      	ldr	r3, [pc, #108]	; (8004a4c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]
	{
		//HAL_GPIO_TogglePin(GPIOD, LD4_Pin);		// Green LED
	}

	// Handler for count how many time works any tasks
	if(htim->Instance == TIM3)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a19      	ldr	r2, [pc, #100]	; (8004a50 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d104      	bne.n	80049f8 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		ulHighFreqebcyTimerTicks++;					// Update time tasks counter
 80049ee:	4b19      	ldr	r3, [pc, #100]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	3301      	adds	r3, #1
 80049f4:	4a17      	ldr	r2, [pc, #92]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80049f6:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a16      	ldr	r2, [pc, #88]	; (8004a58 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d101      	bne.n	8004a06 <HAL_TIM_PeriodElapsedCallback+0x4e>
    HAL_IncTick();
 8004a02:	f001 f801 	bl	8005a08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM14)		// For SD works (use in fatfs_sd.c file)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a13      	ldr	r2, [pc, #76]	; (8004a58 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d117      	bne.n	8004a40 <HAL_TIM_PeriodElapsedCallback+0x88>
	{
		if(Timer1 > 0)
 8004a10:	4b12      	ldr	r3, [pc, #72]	; (8004a5c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d006      	beq.n	8004a28 <HAL_TIM_PeriodElapsedCallback+0x70>
		    Timer1--;
 8004a1a:	4b10      	ldr	r3, [pc, #64]	; (8004a5c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	3b01      	subs	r3, #1
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	4b0d      	ldr	r3, [pc, #52]	; (8004a5c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004a26:	701a      	strb	r2, [r3, #0]

		  if(Timer2 > 0)
 8004a28:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d006      	beq.n	8004a40 <HAL_TIM_PeriodElapsedCallback+0x88>
		    Timer2--;
 8004a32:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b2da      	uxtb	r2, r3
 8004a3c:	4b08      	ldr	r3, [pc, #32]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004a3e:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END Callback 1 */
}
 8004a40:	bf00      	nop
 8004a42:	3708      	adds	r7, #8
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40014400 	.word	0x40014400
 8004a4c:	200007a4 	.word	0x200007a4
 8004a50:	40000400 	.word	0x40000400
 8004a54:	20018358 	.word	0x20018358
 8004a58:	40002000 	.word	0x40002000
 8004a5c:	20018d08 	.word	0x20018d08
 8004a60:	20018370 	.word	0x20018370

08004a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004a68:	b672      	cpsid	i
}
 8004a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004a6c:	e7fe      	b.n	8004a6c <Error_Handler+0x8>
	...

08004a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a76:	2300      	movs	r3, #0
 8004a78:	607b      	str	r3, [r7, #4]
 8004a7a:	4b12      	ldr	r3, [pc, #72]	; (8004ac4 <HAL_MspInit+0x54>)
 8004a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7e:	4a11      	ldr	r2, [pc, #68]	; (8004ac4 <HAL_MspInit+0x54>)
 8004a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a84:	6453      	str	r3, [r2, #68]	; 0x44
 8004a86:	4b0f      	ldr	r3, [pc, #60]	; (8004ac4 <HAL_MspInit+0x54>)
 8004a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a8e:	607b      	str	r3, [r7, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a92:	2300      	movs	r3, #0
 8004a94:	603b      	str	r3, [r7, #0]
 8004a96:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <HAL_MspInit+0x54>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	4a0a      	ldr	r2, [pc, #40]	; (8004ac4 <HAL_MspInit+0x54>)
 8004a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8004aa2:	4b08      	ldr	r3, [pc, #32]	; (8004ac4 <HAL_MspInit+0x54>)
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aaa:	603b      	str	r3, [r7, #0]
 8004aac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004aae:	2200      	movs	r2, #0
 8004ab0:	210f      	movs	r1, #15
 8004ab2:	f06f 0001 	mvn.w	r0, #1
 8004ab6:	f001 f8a3 	bl	8005c00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004aba:	bf00      	nop
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40023800 	.word	0x40023800

08004ac8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08a      	sub	sp, #40	; 0x28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad0:	f107 0314 	add.w	r3, r7, #20
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	605a      	str	r2, [r3, #4]
 8004ada:	609a      	str	r2, [r3, #8]
 8004adc:	60da      	str	r2, [r3, #12]
 8004ade:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a29      	ldr	r2, [pc, #164]	; (8004b8c <HAL_I2C_MspInit+0xc4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d14b      	bne.n	8004b82 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aea:	2300      	movs	r3, #0
 8004aec:	613b      	str	r3, [r7, #16]
 8004aee:	4b28      	ldr	r3, [pc, #160]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	4a27      	ldr	r2, [pc, #156]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004af4:	f043 0304 	orr.w	r3, r3, #4
 8004af8:	6313      	str	r3, [r2, #48]	; 0x30
 8004afa:	4b25      	ldr	r3, [pc, #148]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	f003 0304 	and.w	r3, r3, #4
 8004b02:	613b      	str	r3, [r7, #16]
 8004b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	4b21      	ldr	r3, [pc, #132]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0e:	4a20      	ldr	r2, [pc, #128]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	6313      	str	r3, [r2, #48]	; 0x30
 8004b16:	4b1e      	ldr	r3, [pc, #120]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b28:	2312      	movs	r3, #18
 8004b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b30:	2303      	movs	r3, #3
 8004b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004b34:	2304      	movs	r3, #4
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b38:	f107 0314 	add.w	r3, r7, #20
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4815      	ldr	r0, [pc, #84]	; (8004b94 <HAL_I2C_MspInit+0xcc>)
 8004b40:	f001 fb94 	bl	800626c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b4a:	2312      	movs	r3, #18
 8004b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b52:	2303      	movs	r3, #3
 8004b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004b56:	2304      	movs	r3, #4
 8004b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b5a:	f107 0314 	add.w	r3, r7, #20
 8004b5e:	4619      	mov	r1, r3
 8004b60:	480d      	ldr	r0, [pc, #52]	; (8004b98 <HAL_I2C_MspInit+0xd0>)
 8004b62:	f001 fb83 	bl	800626c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004b66:	2300      	movs	r3, #0
 8004b68:	60bb      	str	r3, [r7, #8]
 8004b6a:	4b09      	ldr	r3, [pc, #36]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	4a08      	ldr	r2, [pc, #32]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b70:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004b74:	6413      	str	r3, [r2, #64]	; 0x40
 8004b76:	4b06      	ldr	r3, [pc, #24]	; (8004b90 <HAL_I2C_MspInit+0xc8>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b7e:	60bb      	str	r3, [r7, #8]
 8004b80:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004b82:	bf00      	nop
 8004b84:	3728      	adds	r7, #40	; 0x28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40005c00 	.word	0x40005c00
 8004b90:	40023800 	.word	0x40023800
 8004b94:	40020800 	.word	0x40020800
 8004b98:	40020000 	.word	0x40020000

08004b9c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a0b      	ldr	r2, [pc, #44]	; (8004bd8 <HAL_RNG_MspInit+0x3c>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d10d      	bne.n	8004bca <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	4b0a      	ldr	r3, [pc, #40]	; (8004bdc <HAL_RNG_MspInit+0x40>)
 8004bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb6:	4a09      	ldr	r2, [pc, #36]	; (8004bdc <HAL_RNG_MspInit+0x40>)
 8004bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bbc:	6353      	str	r3, [r2, #52]	; 0x34
 8004bbe:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <HAL_RNG_MspInit+0x40>)
 8004bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8004bca:	bf00      	nop
 8004bcc:	3714      	adds	r7, #20
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	50060800 	.word	0x50060800
 8004bdc:	40023800 	.word	0x40023800

08004be0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004be8:	f107 0308 	add.w	r3, r7, #8
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a0c      	ldr	r2, [pc, #48]	; (8004c2c <HAL_RTC_MspInit+0x4c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d111      	bne.n	8004c24 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004c00:	2302      	movs	r3, #2
 8004c02:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c08:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c0a:	f107 0308 	add.w	r3, r7, #8
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f004 fd9a 	bl	8009748 <HAL_RCCEx_PeriphCLKConfig>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004c1a:	f7ff ff23 	bl	8004a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c1e:	4b04      	ldr	r3, [pc, #16]	; (8004c30 <HAL_RTC_MspInit+0x50>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004c24:	bf00      	nop
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40002800 	.word	0x40002800
 8004c30:	42470e3c 	.word	0x42470e3c

08004c34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08c      	sub	sp, #48	; 0x30
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c3c:	f107 031c 	add.w	r3, r7, #28
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	605a      	str	r2, [r3, #4]
 8004c46:	609a      	str	r2, [r3, #8]
 8004c48:	60da      	str	r2, [r3, #12]
 8004c4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a5d      	ldr	r2, [pc, #372]	; (8004dc8 <HAL_SPI_MspInit+0x194>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d12c      	bne.n	8004cb0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c56:	2300      	movs	r3, #0
 8004c58:	61bb      	str	r3, [r7, #24]
 8004c5a:	4b5c      	ldr	r3, [pc, #368]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5e:	4a5b      	ldr	r2, [pc, #364]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c64:	6453      	str	r3, [r2, #68]	; 0x44
 8004c66:	4b59      	ldr	r3, [pc, #356]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c6e:	61bb      	str	r3, [r7, #24]
 8004c70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	4b55      	ldr	r3, [pc, #340]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7a:	4a54      	ldr	r2, [pc, #336]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	6313      	str	r3, [r2, #48]	; 0x30
 8004c82:	4b52      	ldr	r3, [pc, #328]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8004c8e:	23e0      	movs	r3, #224	; 0xe0
 8004c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c92:	2302      	movs	r3, #2
 8004c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c9e:	2305      	movs	r3, #5
 8004ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ca2:	f107 031c 	add.w	r3, r7, #28
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4849      	ldr	r0, [pc, #292]	; (8004dd0 <HAL_SPI_MspInit+0x19c>)
 8004caa:	f001 fadf 	bl	800626c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004cae:	e087      	b.n	8004dc0 <HAL_SPI_MspInit+0x18c>
  else if(hspi->Instance==SPI2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a47      	ldr	r2, [pc, #284]	; (8004dd4 <HAL_SPI_MspInit+0x1a0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	f040 8082 	bne.w	8004dc0 <HAL_SPI_MspInit+0x18c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	4b42      	ldr	r3, [pc, #264]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc4:	4a41      	ldr	r2, [pc, #260]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cca:	6413      	str	r3, [r2, #64]	; 0x40
 8004ccc:	4b3f      	ldr	r3, [pc, #252]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cd4:	613b      	str	r3, [r7, #16]
 8004cd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	4b3b      	ldr	r3, [pc, #236]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce0:	4a3a      	ldr	r2, [pc, #232]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004ce2:	f043 0304 	orr.w	r3, r3, #4
 8004ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ce8:	4b38      	ldr	r3, [pc, #224]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60bb      	str	r3, [r7, #8]
 8004cf8:	4b34      	ldr	r3, [pc, #208]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	4a33      	ldr	r2, [pc, #204]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004cfe:	f043 0302 	orr.w	r3, r3, #2
 8004d02:	6313      	str	r3, [r2, #48]	; 0x30
 8004d04:	4b31      	ldr	r3, [pc, #196]	; (8004dcc <HAL_SPI_MspInit+0x198>)
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	60bb      	str	r3, [r7, #8]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004d10:	2304      	movs	r3, #4
 8004d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d14:	2302      	movs	r3, #2
 8004d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004d20:	2305      	movs	r3, #5
 8004d22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d24:	f107 031c 	add.w	r3, r7, #28
 8004d28:	4619      	mov	r1, r3
 8004d2a:	482b      	ldr	r0, [pc, #172]	; (8004dd8 <HAL_SPI_MspInit+0x1a4>)
 8004d2c:	f001 fa9e 	bl	800626c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004d30:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d36:	2302      	movs	r3, #2
 8004d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004d42:	2305      	movs	r3, #5
 8004d44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d46:	f107 031c 	add.w	r3, r7, #28
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4823      	ldr	r0, [pc, #140]	; (8004ddc <HAL_SPI_MspInit+0x1a8>)
 8004d4e:	f001 fa8d 	bl	800626c <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004d52:	4b23      	ldr	r3, [pc, #140]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d54:	4a23      	ldr	r2, [pc, #140]	; (8004de4 <HAL_SPI_MspInit+0x1b0>)
 8004d56:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004d58:	4b21      	ldr	r3, [pc, #132]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d5e:	4b20      	ldr	r3, [pc, #128]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d60:	2240      	movs	r2, #64	; 0x40
 8004d62:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d64:	4b1e      	ldr	r3, [pc, #120]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d70:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d72:	4b1b      	ldr	r3, [pc, #108]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d78:	4b19      	ldr	r3, [pc, #100]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8004d7e:	4b18      	ldr	r3, [pc, #96]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d84:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004d86:	4b16      	ldr	r3, [pc, #88]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d8c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d8e:	4b14      	ldr	r3, [pc, #80]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d94:	4812      	ldr	r0, [pc, #72]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004d96:	f000 ff5d 	bl	8005c54 <HAL_DMA_Init>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <HAL_SPI_MspInit+0x170>
      Error_Handler();
 8004da0:	f7ff fe60 	bl	8004a64 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a0e      	ldr	r2, [pc, #56]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004da8:	649a      	str	r2, [r3, #72]	; 0x48
 8004daa:	4a0d      	ldr	r2, [pc, #52]	; (8004de0 <HAL_SPI_MspInit+0x1ac>)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8004db0:	2200      	movs	r2, #0
 8004db2:	2105      	movs	r1, #5
 8004db4:	2024      	movs	r0, #36	; 0x24
 8004db6:	f000 ff23 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004dba:	2024      	movs	r0, #36	; 0x24
 8004dbc:	f000 ff3c 	bl	8005c38 <HAL_NVIC_EnableIRQ>
}
 8004dc0:	bf00      	nop
 8004dc2:	3730      	adds	r7, #48	; 0x30
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	40013000 	.word	0x40013000
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	40020000 	.word	0x40020000
 8004dd4:	40003800 	.word	0x40003800
 8004dd8:	40020800 	.word	0x40020800
 8004ddc:	40020400 	.word	0x40020400
 8004de0:	20018ca8 	.word	0x20018ca8
 8004de4:	40026070 	.word	0x40026070

08004de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a38      	ldr	r2, [pc, #224]	; (8004ed8 <HAL_TIM_Base_MspInit+0xf0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d116      	bne.n	8004e28 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	617b      	str	r3, [r7, #20]
 8004dfe:	4b37      	ldr	r3, [pc, #220]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	4a36      	ldr	r2, [pc, #216]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e04:	f043 0301 	orr.w	r3, r3, #1
 8004e08:	6453      	str	r3, [r2, #68]	; 0x44
 8004e0a:	4b34      	ldr	r3, [pc, #208]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	617b      	str	r3, [r7, #20]
 8004e14:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8004e16:	2200      	movs	r2, #0
 8004e18:	2105      	movs	r1, #5
 8004e1a:	2019      	movs	r0, #25
 8004e1c:	f000 fef0 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004e20:	2019      	movs	r0, #25
 8004e22:	f000 ff09 	bl	8005c38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8004e26:	e052      	b.n	8004ece <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM2)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e30:	d116      	bne.n	8004e60 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	4b29      	ldr	r3, [pc, #164]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4a28      	ldr	r2, [pc, #160]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e3c:	f043 0301 	orr.w	r3, r3, #1
 8004e40:	6413      	str	r3, [r2, #64]	; 0x40
 8004e42:	4b26      	ldr	r3, [pc, #152]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	613b      	str	r3, [r7, #16]
 8004e4c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2105      	movs	r1, #5
 8004e52:	201c      	movs	r0, #28
 8004e54:	f000 fed4 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e58:	201c      	movs	r0, #28
 8004e5a:	f000 feed 	bl	8005c38 <HAL_NVIC_EnableIRQ>
}
 8004e5e:	e036      	b.n	8004ece <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a1e      	ldr	r2, [pc, #120]	; (8004ee0 <HAL_TIM_Base_MspInit+0xf8>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d116      	bne.n	8004e98 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	4a1a      	ldr	r2, [pc, #104]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e74:	f043 0302 	orr.w	r3, r3, #2
 8004e78:	6413      	str	r3, [r2, #64]	; 0x40
 8004e7a:	4b18      	ldr	r3, [pc, #96]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004e86:	2200      	movs	r2, #0
 8004e88:	2105      	movs	r1, #5
 8004e8a:	201d      	movs	r0, #29
 8004e8c:	f000 feb8 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004e90:	201d      	movs	r0, #29
 8004e92:	f000 fed1 	bl	8005c38 <HAL_NVIC_EnableIRQ>
}
 8004e96:	e01a      	b.n	8004ece <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM10)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a11      	ldr	r2, [pc, #68]	; (8004ee4 <HAL_TIM_Base_MspInit+0xfc>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d115      	bne.n	8004ece <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60bb      	str	r3, [r7, #8]
 8004ea6:	4b0d      	ldr	r3, [pc, #52]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eaa:	4a0c      	ldr	r2, [pc, #48]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004eb0:	6453      	str	r3, [r2, #68]	; 0x44
 8004eb2:	4b0a      	ldr	r3, [pc, #40]	; (8004edc <HAL_TIM_Base_MspInit+0xf4>)
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eba:	60bb      	str	r3, [r7, #8]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	2105      	movs	r1, #5
 8004ec2:	2019      	movs	r0, #25
 8004ec4:	f000 fe9c 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004ec8:	2019      	movs	r0, #25
 8004eca:	f000 feb5 	bl	8005c38 <HAL_NVIC_EnableIRQ>
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40010000 	.word	0x40010000
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	40000400 	.word	0x40000400
 8004ee4:	40014400 	.word	0x40014400

08004ee8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08c      	sub	sp, #48	; 0x30
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8004ef8:	2200      	movs	r2, #0
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	202d      	movs	r0, #45	; 0x2d
 8004efe:	f000 fe7f 	bl	8005c00 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004f02:	202d      	movs	r0, #45	; 0x2d
 8004f04:	f000 fe98 	bl	8005c38 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]
 8004f0c:	4b1f      	ldr	r3, [pc, #124]	; (8004f8c <HAL_InitTick+0xa4>)
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	4a1e      	ldr	r2, [pc, #120]	; (8004f8c <HAL_InitTick+0xa4>)
 8004f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f16:	6413      	str	r3, [r2, #64]	; 0x40
 8004f18:	4b1c      	ldr	r3, [pc, #112]	; (8004f8c <HAL_InitTick+0xa4>)
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f24:	f107 0210 	add.w	r2, r7, #16
 8004f28:	f107 0314 	add.w	r3, r7, #20
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f004 fbd8 	bl	80096e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004f34:	f004 fbc2 	bl	80096bc <HAL_RCC_GetPCLK1Freq>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f40:	4a13      	ldr	r2, [pc, #76]	; (8004f90 <HAL_InitTick+0xa8>)
 8004f42:	fba2 2303 	umull	r2, r3, r2, r3
 8004f46:	0c9b      	lsrs	r3, r3, #18
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8004f4c:	4b11      	ldr	r3, [pc, #68]	; (8004f94 <HAL_InitTick+0xac>)
 8004f4e:	4a12      	ldr	r2, [pc, #72]	; (8004f98 <HAL_InitTick+0xb0>)
 8004f50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8004f52:	4b10      	ldr	r3, [pc, #64]	; (8004f94 <HAL_InitTick+0xac>)
 8004f54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f58:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8004f5a:	4a0e      	ldr	r2, [pc, #56]	; (8004f94 <HAL_InitTick+0xac>)
 8004f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5e:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8004f60:	4b0c      	ldr	r3, [pc, #48]	; (8004f94 <HAL_InitTick+0xac>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f66:	4b0b      	ldr	r3, [pc, #44]	; (8004f94 <HAL_InitTick+0xac>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8004f6c:	4809      	ldr	r0, [pc, #36]	; (8004f94 <HAL_InitTick+0xac>)
 8004f6e:	f005 ff09 	bl	800ad84 <HAL_TIM_Base_Init>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d104      	bne.n	8004f82 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8004f78:	4806      	ldr	r0, [pc, #24]	; (8004f94 <HAL_InitTick+0xac>)
 8004f7a:	f005 ff53 	bl	800ae24 <HAL_TIM_Base_Start_IT>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	e000      	b.n	8004f84 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3730      	adds	r7, #48	; 0x30
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	431bde83 	.word	0x431bde83
 8004f94:	20019660 	.word	0x20019660
 8004f98:	40002000 	.word	0x40002000

08004f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004fa0:	e7fe      	b.n	8004fa0 <NMI_Handler+0x4>

08004fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fa6:	e7fe      	b.n	8004fa6 <HardFault_Handler+0x4>

08004fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fac:	e7fe      	b.n	8004fac <MemManage_Handler+0x4>

08004fae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fb2:	e7fe      	b.n	8004fb2 <BusFault_Handler+0x4>

08004fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fb8:	e7fe      	b.n	8004fb8 <UsageFault_Handler+0x4>

08004fba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fbe:	bf00      	nop
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004fcc:	4802      	ldr	r0, [pc, #8]	; (8004fd8 <DMA1_Stream4_IRQHandler+0x10>)
 8004fce:	f000 ff11 	bl	8005df4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20018ca8 	.word	0x20018ca8

08004fdc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */


  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004fe0:	4803      	ldr	r0, [pc, #12]	; (8004ff0 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004fe2:	f005 ffbe 	bl	800af62 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8004fe6:	4803      	ldr	r0, [pc, #12]	; (8004ff4 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8004fe8:	f005 ffbb 	bl	800af62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004fec:	bf00      	nop
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	20018110 	.word	0x20018110
 8004ff4:	200089d0 	.word	0x200089d0

08004ff8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
//	HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ffc:	4802      	ldr	r0, [pc, #8]	; (8005008 <TIM2_IRQHandler+0x10>)
 8004ffe:	f005 ffb0 	bl	800af62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005002:	bf00      	nop
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20018490 	.word	0x20018490

0800500c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005010:	4802      	ldr	r0, [pc, #8]	; (800501c <TIM3_IRQHandler+0x10>)
 8005012:	f005 ffa6 	bl	800af62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005016:	bf00      	nop
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	2000cb70 	.word	0x2000cb70

08005020 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005024:	4802      	ldr	r0, [pc, #8]	; (8005030 <SPI2_IRQHandler+0x10>)
 8005026:	f005 fcb7 	bl	800a998 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20008958 	.word	0x20008958

08005034 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005038:	4802      	ldr	r0, [pc, #8]	; (8005044 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800503a:	f005 ff92 	bl	800af62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	20019660 	.word	0x20019660

08005048 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800504c:	4802      	ldr	r0, [pc, #8]	; (8005058 <OTG_FS_IRQHandler+0x10>)
 800504e:	f002 feb6 	bl	8007dbe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005052:	bf00      	nop
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	2001cc40 	.word	0x2001cc40

0800505c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
	return 1;
 8005060:	2301      	movs	r3, #1
}
 8005062:	4618      	mov	r0, r3
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <_kill>:

int _kill(int pid, int sig)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005076:	f011 fbc5 	bl	8016804 <__errno>
 800507a:	4603      	mov	r3, r0
 800507c:	2216      	movs	r2, #22
 800507e:	601a      	str	r2, [r3, #0]
	return -1;
 8005080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005084:	4618      	mov	r0, r3
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <_exit>:

void _exit (int status)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005094:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f7ff ffe7 	bl	800506c <_kill>
	while (1) {}		/* Make sure we hang here */
 800509e:	e7fe      	b.n	800509e <_exit+0x12>

080050a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ac:	2300      	movs	r3, #0
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e00a      	b.n	80050c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80050b2:	f3af 8000 	nop.w
 80050b6:	4601      	mov	r1, r0
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	1c5a      	adds	r2, r3, #1
 80050bc:	60ba      	str	r2, [r7, #8]
 80050be:	b2ca      	uxtb	r2, r1
 80050c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	3301      	adds	r3, #1
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	dbf0      	blt.n	80050b2 <_read+0x12>
	}

return len;
 80050d0:	687b      	ldr	r3, [r7, #4]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3718      	adds	r7, #24
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b086      	sub	sp, #24
 80050de:	af00      	add	r7, sp, #0
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	60b9      	str	r1, [r7, #8]
 80050e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
 80050ea:	e009      	b.n	8005100 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	60ba      	str	r2, [r7, #8]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	3301      	adds	r3, #1
 80050fe:	617b      	str	r3, [r7, #20]
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	429a      	cmp	r2, r3
 8005106:	dbf1      	blt.n	80050ec <_write+0x12>
	}
	return len;
 8005108:	687b      	ldr	r3, [r7, #4]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3718      	adds	r7, #24
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <_close>:

int _close(int file)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
	return -1;
 800511a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800511e:	4618      	mov	r0, r3
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
 8005132:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800513a:	605a      	str	r2, [r3, #4]
	return 0;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <_isatty>:

int _isatty(int file)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
	return 1;
 8005152:	2301      	movs	r3, #1
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
	return 0;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
	...

0800517c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005184:	4a14      	ldr	r2, [pc, #80]	; (80051d8 <_sbrk+0x5c>)
 8005186:	4b15      	ldr	r3, [pc, #84]	; (80051dc <_sbrk+0x60>)
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005190:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <_sbrk+0x64>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d102      	bne.n	800519e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005198:	4b11      	ldr	r3, [pc, #68]	; (80051e0 <_sbrk+0x64>)
 800519a:	4a12      	ldr	r2, [pc, #72]	; (80051e4 <_sbrk+0x68>)
 800519c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800519e:	4b10      	ldr	r3, [pc, #64]	; (80051e0 <_sbrk+0x64>)
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4413      	add	r3, r2
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d207      	bcs.n	80051bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051ac:	f011 fb2a 	bl	8016804 <__errno>
 80051b0:	4603      	mov	r3, r0
 80051b2:	220c      	movs	r2, #12
 80051b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ba:	e009      	b.n	80051d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <_sbrk+0x64>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051c2:	4b07      	ldr	r3, [pc, #28]	; (80051e0 <_sbrk+0x64>)
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4413      	add	r3, r2
 80051ca:	4a05      	ldr	r2, [pc, #20]	; (80051e0 <_sbrk+0x64>)
 80051cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051ce:	68fb      	ldr	r3, [r7, #12]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	20020000 	.word	0x20020000
 80051dc:	00000400 	.word	0x00000400
 80051e0:	200007ac 	.word	0x200007ac
 80051e4:	2001d058 	.word	0x2001d058

080051e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051ec:	4b06      	ldr	r3, [pc, #24]	; (8005208 <SystemInit+0x20>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f2:	4a05      	ldr	r2, [pc, #20]	; (8005208 <SystemInit+0x20>)
 80051f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051fc:	bf00      	nop
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	e000ed00 	.word	0xe000ed00

0800520c <TFT9341_FontsIni>:

static void TFT9341_WriteData(uint8_t* buff, size_t buff_size);

// ---------------------------------------------------------------------------------
void TFT9341_FontsIni(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  Font8.Height = 8;
 8005210:	4b16      	ldr	r3, [pc, #88]	; (800526c <TFT9341_FontsIni+0x60>)
 8005212:	2208      	movs	r2, #8
 8005214:	80da      	strh	r2, [r3, #6]
  Font8.Width = 5;
 8005216:	4b15      	ldr	r3, [pc, #84]	; (800526c <TFT9341_FontsIni+0x60>)
 8005218:	2205      	movs	r2, #5
 800521a:	809a      	strh	r2, [r3, #4]
  Font12.Height = 12;
 800521c:	4b14      	ldr	r3, [pc, #80]	; (8005270 <TFT9341_FontsIni+0x64>)
 800521e:	220c      	movs	r2, #12
 8005220:	80da      	strh	r2, [r3, #6]
  Font12.Width = 7;
 8005222:	4b13      	ldr	r3, [pc, #76]	; (8005270 <TFT9341_FontsIni+0x64>)
 8005224:	2207      	movs	r2, #7
 8005226:	809a      	strh	r2, [r3, #4]
  Font16.Height = 16;
 8005228:	4b12      	ldr	r3, [pc, #72]	; (8005274 <TFT9341_FontsIni+0x68>)
 800522a:	2210      	movs	r2, #16
 800522c:	80da      	strh	r2, [r3, #6]
  Font16.Width = 11;
 800522e:	4b11      	ldr	r3, [pc, #68]	; (8005274 <TFT9341_FontsIni+0x68>)
 8005230:	220b      	movs	r2, #11
 8005232:	809a      	strh	r2, [r3, #4]
  Font20.Height = 20;
 8005234:	4b10      	ldr	r3, [pc, #64]	; (8005278 <TFT9341_FontsIni+0x6c>)
 8005236:	2214      	movs	r2, #20
 8005238:	80da      	strh	r2, [r3, #6]
  Font20.Width = 14;
 800523a:	4b0f      	ldr	r3, [pc, #60]	; (8005278 <TFT9341_FontsIni+0x6c>)
 800523c:	220e      	movs	r2, #14
 800523e:	809a      	strh	r2, [r3, #4]
  Font24.Height = 24;
 8005240:	4b0e      	ldr	r3, [pc, #56]	; (800527c <TFT9341_FontsIni+0x70>)
 8005242:	2218      	movs	r2, #24
 8005244:	80da      	strh	r2, [r3, #6]
  Font24.Width = 17;
 8005246:	4b0d      	ldr	r3, [pc, #52]	; (800527c <TFT9341_FontsIni+0x70>)
 8005248:	2211      	movs	r2, #17
 800524a:	809a      	strh	r2, [r3, #4]
  lcdprop.BackColor=TFT9341_BLACK;
 800524c:	4b0c      	ldr	r3, [pc, #48]	; (8005280 <TFT9341_FontsIni+0x74>)
 800524e:	2200      	movs	r2, #0
 8005250:	805a      	strh	r2, [r3, #2]
  lcdprop.TextColor=TFT9341_GREEN;
 8005252:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <TFT9341_FontsIni+0x74>)
 8005254:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8005258:	801a      	strh	r2, [r3, #0]
  lcdprop.pFont=&Font16;
 800525a:	4b09      	ldr	r3, [pc, #36]	; (8005280 <TFT9341_FontsIni+0x74>)
 800525c:	4a05      	ldr	r2, [pc, #20]	; (8005274 <TFT9341_FontsIni+0x68>)
 800525e:	605a      	str	r2, [r3, #4]
}
 8005260:	bf00      	nop
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	20000028 	.word	0x20000028
 8005270:	20000008 	.word	0x20000008
 8005274:	20000010 	.word	0x20000010
 8005278:	20000018 	.word	0x20000018
 800527c:	20000020 	.word	0x20000020
 8005280:	200196ac 	.word	0x200196ac

08005284 <TFT9341_SendCommand>:
	DC_DATA();
	HAL_SPI_Transmit (&hspi2, &dt, 1, 5000);
}
// ---------------------------------------------------------------------------------
void TFT9341_SendCommand(uint8_t cmd)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
  DC_COMMAND();
 800528e:	2200      	movs	r2, #0
 8005290:	2140      	movs	r1, #64	; 0x40
 8005292:	4807      	ldr	r0, [pc, #28]	; (80052b0 <TFT9341_SendCommand+0x2c>)
 8005294:	f001 f986 	bl	80065a4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit (&hspi2, &cmd, 1, 5000);
 8005298:	1df9      	adds	r1, r7, #7
 800529a:	f241 3388 	movw	r3, #5000	; 0x1388
 800529e:	2201      	movs	r2, #1
 80052a0:	4804      	ldr	r0, [pc, #16]	; (80052b4 <TFT9341_SendCommand+0x30>)
 80052a2:	f005 f89b 	bl	800a3dc <HAL_SPI_Transmit>
}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000
 80052b4:	20008958 	.word	0x20008958

080052b8 <TFT9341_reset>:
// ---------------------------------------------------------------------------------
void TFT9341_reset(void)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	af00      	add	r7, sp, #0
	RESET_ACTIVE();
 80052bc:	2200      	movs	r2, #0
 80052be:	2120      	movs	r1, #32
 80052c0:	4806      	ldr	r0, [pc, #24]	; (80052dc <TFT9341_reset+0x24>)
 80052c2:	f001 f96f 	bl	80065a4 <HAL_GPIO_WritePin>
	osDelay(5);
 80052c6:	2005      	movs	r0, #5
 80052c8:	f00c ff02 	bl	80120d0 <osDelay>
	RESET_IDLE();
 80052cc:	2201      	movs	r2, #1
 80052ce:	2120      	movs	r1, #32
 80052d0:	4802      	ldr	r0, [pc, #8]	; (80052dc <TFT9341_reset+0x24>)
 80052d2:	f001 f967 	bl	80065a4 <HAL_GPIO_WritePin>
}
 80052d6:	bf00      	nop
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	bf00      	nop
 80052dc:	40021000 	.word	0x40021000

080052e0 <TFT9341_ini>:
// ---------------------------------------------------------------------------------
void TFT9341_ini(uint16_t w_size, uint16_t h_size)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	460a      	mov	r2, r1
 80052ea:	80fb      	strh	r3, [r7, #6]
 80052ec:	4613      	mov	r3, r2
 80052ee:	80bb      	strh	r3, [r7, #4]
  uint8_t data[15];
  CS_ACTIVE();
 80052f0:	2200      	movs	r2, #0
 80052f2:	2110      	movs	r1, #16
 80052f4:	48a3      	ldr	r0, [pc, #652]	; (8005584 <TFT9341_ini+0x2a4>)
 80052f6:	f001 f955 	bl	80065a4 <HAL_GPIO_WritePin>
  TFT9341_reset();
 80052fa:	f7ff ffdd 	bl	80052b8 <TFT9341_reset>

  //Software Reset
  TFT9341_SendCommand(0x01);
 80052fe:	2001      	movs	r0, #1
 8005300:	f7ff ffc0 	bl	8005284 <TFT9341_SendCommand>
  osDelay(1000);
 8005304:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005308:	f00c fee2 	bl	80120d0 <osDelay>

  //Power Control A
    data[0] = 0x39;
 800530c:	2339      	movs	r3, #57	; 0x39
 800530e:	723b      	strb	r3, [r7, #8]
    data[1] = 0x2C;
 8005310:	232c      	movs	r3, #44	; 0x2c
 8005312:	727b      	strb	r3, [r7, #9]
    data[2] = 0x00;
 8005314:	2300      	movs	r3, #0
 8005316:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x34;
 8005318:	2334      	movs	r3, #52	; 0x34
 800531a:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x02;
 800531c:	2302      	movs	r3, #2
 800531e:	733b      	strb	r3, [r7, #12]
    TFT9341_SendCommand(0xCB);
 8005320:	20cb      	movs	r0, #203	; 0xcb
 8005322:	f7ff ffaf 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 5);
 8005326:	f107 0308 	add.w	r3, r7, #8
 800532a:	2105      	movs	r1, #5
 800532c:	4618      	mov	r0, r3
 800532e:	f000 f92f 	bl	8005590 <TFT9341_WriteData>
    //Power Control B
    data[0] = 0x00;
 8005332:	2300      	movs	r3, #0
 8005334:	723b      	strb	r3, [r7, #8]
    data[1] = 0xC1;
 8005336:	23c1      	movs	r3, #193	; 0xc1
 8005338:	727b      	strb	r3, [r7, #9]
    data[2] = 0x30;
 800533a:	2330      	movs	r3, #48	; 0x30
 800533c:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xCF);
 800533e:	20cf      	movs	r0, #207	; 0xcf
 8005340:	f7ff ffa0 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 8005344:	f107 0308 	add.w	r3, r7, #8
 8005348:	2103      	movs	r1, #3
 800534a:	4618      	mov	r0, r3
 800534c:	f000 f920 	bl	8005590 <TFT9341_WriteData>
    //Driver timing control A
    data[0] = 0x85;
 8005350:	2385      	movs	r3, #133	; 0x85
 8005352:	723b      	strb	r3, [r7, #8]
    data[1] = 0x00;
 8005354:	2300      	movs	r3, #0
 8005356:	727b      	strb	r3, [r7, #9]
    data[2] = 0x78;
 8005358:	2378      	movs	r3, #120	; 0x78
 800535a:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xE8);
 800535c:	20e8      	movs	r0, #232	; 0xe8
 800535e:	f7ff ff91 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 8005362:	f107 0308 	add.w	r3, r7, #8
 8005366:	2103      	movs	r1, #3
 8005368:	4618      	mov	r0, r3
 800536a:	f000 f911 	bl	8005590 <TFT9341_WriteData>
    //Driver timing control B
    data[0] = 0x00;
 800536e:	2300      	movs	r3, #0
 8005370:	723b      	strb	r3, [r7, #8]
    data[1] = 0x00;
 8005372:	2300      	movs	r3, #0
 8005374:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xEA);
 8005376:	20ea      	movs	r0, #234	; 0xea
 8005378:	f7ff ff84 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 800537c:	f107 0308 	add.w	r3, r7, #8
 8005380:	2102      	movs	r1, #2
 8005382:	4618      	mov	r0, r3
 8005384:	f000 f904 	bl	8005590 <TFT9341_WriteData>
    //Power on Sequence control
    data[0] = 0x64;
 8005388:	2364      	movs	r3, #100	; 0x64
 800538a:	723b      	strb	r3, [r7, #8]
    data[1] = 0x03;
 800538c:	2303      	movs	r3, #3
 800538e:	727b      	strb	r3, [r7, #9]
    data[2] = 0x12;
 8005390:	2312      	movs	r3, #18
 8005392:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x81;
 8005394:	2381      	movs	r3, #129	; 0x81
 8005396:	72fb      	strb	r3, [r7, #11]
    TFT9341_SendCommand(0xED);
 8005398:	20ed      	movs	r0, #237	; 0xed
 800539a:	f7ff ff73 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 4);
 800539e:	f107 0308 	add.w	r3, r7, #8
 80053a2:	2104      	movs	r1, #4
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 f8f3 	bl	8005590 <TFT9341_WriteData>
    //Pump ratio control
    data[0] = 0x20;
 80053aa:	2320      	movs	r3, #32
 80053ac:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xF7);
 80053ae:	20f7      	movs	r0, #247	; 0xf7
 80053b0:	f7ff ff68 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80053b4:	f107 0308 	add.w	r3, r7, #8
 80053b8:	2101      	movs	r1, #1
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 f8e8 	bl	8005590 <TFT9341_WriteData>
    //Power Control,VRH[5:0]
    data[0] = 0x10;
 80053c0:	2310      	movs	r3, #16
 80053c2:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC0);
 80053c4:	20c0      	movs	r0, #192	; 0xc0
 80053c6:	f7ff ff5d 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80053ca:	f107 0308 	add.w	r3, r7, #8
 80053ce:	2101      	movs	r1, #1
 80053d0:	4618      	mov	r0, r3
 80053d2:	f000 f8dd 	bl	8005590 <TFT9341_WriteData>
    //Power Control,SAP[2:0];BT[3:0]
    data[0] = 0x10;
 80053d6:	2310      	movs	r3, #16
 80053d8:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC1);
 80053da:	20c1      	movs	r0, #193	; 0xc1
 80053dc:	f7ff ff52 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80053e0:	f107 0308 	add.w	r3, r7, #8
 80053e4:	2101      	movs	r1, #1
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 f8d2 	bl	8005590 <TFT9341_WriteData>
    //VCOM Control 1
    data[0] = 0x3E;
 80053ec:	233e      	movs	r3, #62	; 0x3e
 80053ee:	723b      	strb	r3, [r7, #8]
    data[1] = 0x28;
 80053f0:	2328      	movs	r3, #40	; 0x28
 80053f2:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xC5);
 80053f4:	20c5      	movs	r0, #197	; 0xc5
 80053f6:	f7ff ff45 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 80053fa:	f107 0308 	add.w	r3, r7, #8
 80053fe:	2102      	movs	r1, #2
 8005400:	4618      	mov	r0, r3
 8005402:	f000 f8c5 	bl	8005590 <TFT9341_WriteData>
    //VCOM Control 2
    data[0] = 0x86;
 8005406:	2386      	movs	r3, #134	; 0x86
 8005408:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC7);
 800540a:	20c7      	movs	r0, #199	; 0xc7
 800540c:	f7ff ff3a 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8005410:	f107 0308 	add.w	r3, r7, #8
 8005414:	2101      	movs	r1, #1
 8005416:	4618      	mov	r0, r3
 8005418:	f000 f8ba 	bl	8005590 <TFT9341_WriteData>
    //Memory Acsess Control
    data[0] = 0x48;
 800541c:	2348      	movs	r3, #72	; 0x48
 800541e:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x36);
 8005420:	2036      	movs	r0, #54	; 0x36
 8005422:	f7ff ff2f 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8005426:	f107 0308 	add.w	r3, r7, #8
 800542a:	2101      	movs	r1, #1
 800542c:	4618      	mov	r0, r3
 800542e:	f000 f8af 	bl	8005590 <TFT9341_WriteData>
    //Pixel Format Set
    data[0] = 0x55;//16bit
 8005432:	2355      	movs	r3, #85	; 0x55
 8005434:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x3A);
 8005436:	203a      	movs	r0, #58	; 0x3a
 8005438:	f7ff ff24 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 800543c:	f107 0308 	add.w	r3, r7, #8
 8005440:	2101      	movs	r1, #1
 8005442:	4618      	mov	r0, r3
 8005444:	f000 f8a4 	bl	8005590 <TFT9341_WriteData>
    //Frame Rratio Control, Standard RGB Color
    data[0] = 0x00;
 8005448:	2300      	movs	r3, #0
 800544a:	723b      	strb	r3, [r7, #8]
    data[1] = 0x18;
 800544c:	2318      	movs	r3, #24
 800544e:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xB1);
 8005450:	20b1      	movs	r0, #177	; 0xb1
 8005452:	f7ff ff17 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 8005456:	f107 0308 	add.w	r3, r7, #8
 800545a:	2102      	movs	r1, #2
 800545c:	4618      	mov	r0, r3
 800545e:	f000 f897 	bl	8005590 <TFT9341_WriteData>
    //Display Function Control
    data[0] = 0x08;
 8005462:	2308      	movs	r3, #8
 8005464:	723b      	strb	r3, [r7, #8]
    data[1] = 0x82;
 8005466:	2382      	movs	r3, #130	; 0x82
 8005468:	727b      	strb	r3, [r7, #9]
    data[2] = 0x27;//320 
 800546a:	2327      	movs	r3, #39	; 0x27
 800546c:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xB6);
 800546e:	20b6      	movs	r0, #182	; 0xb6
 8005470:	f7ff ff08 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 8005474:	f107 0308 	add.w	r3, r7, #8
 8005478:	2103      	movs	r1, #3
 800547a:	4618      	mov	r0, r3
 800547c:	f000 f888 	bl	8005590 <TFT9341_WriteData>
    //Enable 3G (      )
    data[0] = 0x00;// 
 8005480:	2300      	movs	r3, #0
 8005482:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xF2);
 8005484:	20f2      	movs	r0, #242	; 0xf2
 8005486:	f7ff fefd 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	2101      	movs	r1, #1
 8005490:	4618      	mov	r0, r3
 8005492:	f000 f87d 	bl	8005590 <TFT9341_WriteData>
    //Gamma set
    data[0] = 0x01;//Gamma Curve (G2.2) (  )
 8005496:	2301      	movs	r3, #1
 8005498:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x26);
 800549a:	2026      	movs	r0, #38	; 0x26
 800549c:	f7ff fef2 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80054a0:	f107 0308 	add.w	r3, r7, #8
 80054a4:	2101      	movs	r1, #1
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 f872 	bl	8005590 <TFT9341_WriteData>
    //Positive Gamma  Correction
    data[0] = 0x0F;
 80054ac:	230f      	movs	r3, #15
 80054ae:	723b      	strb	r3, [r7, #8]
    data[1] = 0x31;
 80054b0:	2331      	movs	r3, #49	; 0x31
 80054b2:	727b      	strb	r3, [r7, #9]
    data[2] = 0x2B;
 80054b4:	232b      	movs	r3, #43	; 0x2b
 80054b6:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x0C;
 80054b8:	230c      	movs	r3, #12
 80054ba:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x0E;
 80054bc:	230e      	movs	r3, #14
 80054be:	733b      	strb	r3, [r7, #12]
    data[5] = 0x08;
 80054c0:	2308      	movs	r3, #8
 80054c2:	737b      	strb	r3, [r7, #13]
    data[6] = 0x4E;
 80054c4:	234e      	movs	r3, #78	; 0x4e
 80054c6:	73bb      	strb	r3, [r7, #14]
    data[7] = 0xF1;
 80054c8:	23f1      	movs	r3, #241	; 0xf1
 80054ca:	73fb      	strb	r3, [r7, #15]
    data[8] = 0x37;
 80054cc:	2337      	movs	r3, #55	; 0x37
 80054ce:	743b      	strb	r3, [r7, #16]
    data[9] = 0x07;
 80054d0:	2307      	movs	r3, #7
 80054d2:	747b      	strb	r3, [r7, #17]
    data[10] = 0x10;
 80054d4:	2310      	movs	r3, #16
 80054d6:	74bb      	strb	r3, [r7, #18]
    data[11] = 0x03;
 80054d8:	2303      	movs	r3, #3
 80054da:	74fb      	strb	r3, [r7, #19]
    data[12] = 0x0E;
 80054dc:	230e      	movs	r3, #14
 80054de:	753b      	strb	r3, [r7, #20]
    data[13] = 0x09;
 80054e0:	2309      	movs	r3, #9
 80054e2:	757b      	strb	r3, [r7, #21]
    data[14] = 0x00;
 80054e4:	2300      	movs	r3, #0
 80054e6:	75bb      	strb	r3, [r7, #22]
    TFT9341_SendCommand(0xE0);
 80054e8:	20e0      	movs	r0, #224	; 0xe0
 80054ea:	f7ff fecb 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 15);
 80054ee:	f107 0308 	add.w	r3, r7, #8
 80054f2:	210f      	movs	r1, #15
 80054f4:	4618      	mov	r0, r3
 80054f6:	f000 f84b 	bl	8005590 <TFT9341_WriteData>
    //Negative Gamma  Correction
    data[0] = 0x00;
 80054fa:	2300      	movs	r3, #0
 80054fc:	723b      	strb	r3, [r7, #8]
    data[1] = 0x0E;
 80054fe:	230e      	movs	r3, #14
 8005500:	727b      	strb	r3, [r7, #9]
    data[2] = 0x14;
 8005502:	2314      	movs	r3, #20
 8005504:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x03;
 8005506:	2303      	movs	r3, #3
 8005508:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x11;
 800550a:	2311      	movs	r3, #17
 800550c:	733b      	strb	r3, [r7, #12]
    data[5] = 0x07;
 800550e:	2307      	movs	r3, #7
 8005510:	737b      	strb	r3, [r7, #13]
    data[6] = 0x31;
 8005512:	2331      	movs	r3, #49	; 0x31
 8005514:	73bb      	strb	r3, [r7, #14]
    data[7] = 0xC1;
 8005516:	23c1      	movs	r3, #193	; 0xc1
 8005518:	73fb      	strb	r3, [r7, #15]
    data[8] = 0x48;
 800551a:	2348      	movs	r3, #72	; 0x48
 800551c:	743b      	strb	r3, [r7, #16]
    data[9] = 0x08;
 800551e:	2308      	movs	r3, #8
 8005520:	747b      	strb	r3, [r7, #17]
    data[10] = 0x0F;
 8005522:	230f      	movs	r3, #15
 8005524:	74bb      	strb	r3, [r7, #18]
    data[11] = 0x0C;
 8005526:	230c      	movs	r3, #12
 8005528:	74fb      	strb	r3, [r7, #19]
    data[12] = 0x31;
 800552a:	2331      	movs	r3, #49	; 0x31
 800552c:	753b      	strb	r3, [r7, #20]
    data[13] = 0x36;
 800552e:	2336      	movs	r3, #54	; 0x36
 8005530:	757b      	strb	r3, [r7, #21]
    data[14] = 0x0F;
 8005532:	230f      	movs	r3, #15
 8005534:	75bb      	strb	r3, [r7, #22]
    TFT9341_SendCommand(0xE1);
 8005536:	20e1      	movs	r0, #225	; 0xe1
 8005538:	f7ff fea4 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 15);
 800553c:	f107 0308 	add.w	r3, r7, #8
 8005540:	210f      	movs	r1, #15
 8005542:	4618      	mov	r0, r3
 8005544:	f000 f824 	bl	8005590 <TFT9341_WriteData>
    TFT9341_SendCommand(0x11);//   
 8005548:	2011      	movs	r0, #17
 800554a:	f7ff fe9b 	bl	8005284 <TFT9341_SendCommand>

    osDelay(120);
 800554e:	2078      	movs	r0, #120	; 0x78
 8005550:	f00c fdbe 	bl	80120d0 <osDelay>

    //Display ON
    data[0] = TFT9341_ROTATION;
 8005554:	2348      	movs	r3, #72	; 0x48
 8005556:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x29);
 8005558:	2029      	movs	r0, #41	; 0x29
 800555a:	f7ff fe93 	bl	8005284 <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 800555e:	f107 0308 	add.w	r3, r7, #8
 8005562:	2101      	movs	r1, #1
 8005564:	4618      	mov	r0, r3
 8005566:	f000 f813 	bl	8005590 <TFT9341_WriteData>

    TFT9341_WIDTH = w_size;
 800556a:	4a07      	ldr	r2, [pc, #28]	; (8005588 <TFT9341_ini+0x2a8>)
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	8013      	strh	r3, [r2, #0]
    TFT9341_HEIGHT = h_size;
 8005570:	4a06      	ldr	r2, [pc, #24]	; (800558c <TFT9341_ini+0x2ac>)
 8005572:	88bb      	ldrh	r3, [r7, #4]
 8005574:	8013      	strh	r3, [r2, #0]

    TFT9341_FontsIni();
 8005576:	f7ff fe49 	bl	800520c <TFT9341_FontsIni>
}
 800557a:	bf00      	nop
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40021000 	.word	0x40021000
 8005588:	200196b4 	.word	0x200196b4
 800558c:	200196a8 	.word	0x200196a8

08005590 <TFT9341_WriteData>:
// ---------------------------------------------------------------------------------
static void TFT9341_WriteData(uint8_t* buff, size_t buff_size)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
	DC_DATA();
 800559a:	2201      	movs	r2, #1
 800559c:	2140      	movs	r1, #64	; 0x40
 800559e:	4811      	ldr	r0, [pc, #68]	; (80055e4 <TFT9341_WriteData+0x54>)
 80055a0:	f001 f800 	bl	80065a4 <HAL_GPIO_WritePin>
	while(buff_size > 0)
 80055a4:	e015      	b.n	80055d2 <TFT9341_WriteData+0x42>
	{
		uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ac:	bf28      	it	cs
 80055ae:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 80055b2:	81fb      	strh	r3, [r7, #14]
		HAL_SPI_Transmit(&hspi2, buff, chunk_size, HAL_MAX_DELAY);
 80055b4:	89fa      	ldrh	r2, [r7, #14]
 80055b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	480a      	ldr	r0, [pc, #40]	; (80055e8 <TFT9341_WriteData+0x58>)
 80055be:	f004 ff0d 	bl	800a3dc <HAL_SPI_Transmit>
		buff += chunk_size;
 80055c2:	89fb      	ldrh	r3, [r7, #14]
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	4413      	add	r3, r2
 80055c8:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80055ca:	89fb      	ldrh	r3, [r7, #14]
 80055cc:	683a      	ldr	r2, [r7, #0]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	603b      	str	r3, [r7, #0]
	while(buff_size > 0)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e6      	bne.n	80055a6 <TFT9341_WriteData+0x16>
	}
}
 80055d8:	bf00      	nop
 80055da:	bf00      	nop
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	40021000 	.word	0x40021000
 80055e8:	20008958 	.word	0x20008958

080055ec <TFT9341_SetAddrWindow>:
// ---------------------------------------------------------------------------------
static void TFT9341_SetAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80055ec:	b590      	push	{r4, r7, lr}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	4604      	mov	r4, r0
 80055f4:	4608      	mov	r0, r1
 80055f6:	4611      	mov	r1, r2
 80055f8:	461a      	mov	r2, r3
 80055fa:	4623      	mov	r3, r4
 80055fc:	80fb      	strh	r3, [r7, #6]
 80055fe:	4603      	mov	r3, r0
 8005600:	80bb      	strh	r3, [r7, #4]
 8005602:	460b      	mov	r3, r1
 8005604:	807b      	strh	r3, [r7, #2]
 8005606:	4613      	mov	r3, r2
 8005608:	803b      	strh	r3, [r7, #0]
  // column address set
  TFT9341_SendCommand(0x2A); // CASET
 800560a:	202a      	movs	r0, #42	; 0x2a
 800560c:	f7ff fe3a 	bl	8005284 <TFT9341_SendCommand>
  {
    uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8005610:	88fb      	ldrh	r3, [r7, #6]
 8005612:	0a1b      	lsrs	r3, r3, #8
 8005614:	b29b      	uxth	r3, r3
 8005616:	b2db      	uxtb	r3, r3
 8005618:	733b      	strb	r3, [r7, #12]
 800561a:	88fb      	ldrh	r3, [r7, #6]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	737b      	strb	r3, [r7, #13]
 8005620:	887b      	ldrh	r3, [r7, #2]
 8005622:	0a1b      	lsrs	r3, r3, #8
 8005624:	b29b      	uxth	r3, r3
 8005626:	b2db      	uxtb	r3, r3
 8005628:	73bb      	strb	r3, [r7, #14]
 800562a:	887b      	ldrh	r3, [r7, #2]
 800562c:	b2db      	uxtb	r3, r3
 800562e:	73fb      	strb	r3, [r7, #15]
    TFT9341_WriteData(data, sizeof(data));
 8005630:	f107 030c 	add.w	r3, r7, #12
 8005634:	2104      	movs	r1, #4
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff ffaa 	bl	8005590 <TFT9341_WriteData>
  }

  // row address set
  TFT9341_SendCommand(0x2B); // RASET
 800563c:	202b      	movs	r0, #43	; 0x2b
 800563e:	f7ff fe21 	bl	8005284 <TFT9341_SendCommand>
  {
    uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8005642:	88bb      	ldrh	r3, [r7, #4]
 8005644:	0a1b      	lsrs	r3, r3, #8
 8005646:	b29b      	uxth	r3, r3
 8005648:	b2db      	uxtb	r3, r3
 800564a:	723b      	strb	r3, [r7, #8]
 800564c:	88bb      	ldrh	r3, [r7, #4]
 800564e:	b2db      	uxtb	r3, r3
 8005650:	727b      	strb	r3, [r7, #9]
 8005652:	883b      	ldrh	r3, [r7, #0]
 8005654:	0a1b      	lsrs	r3, r3, #8
 8005656:	b29b      	uxth	r3, r3
 8005658:	b2db      	uxtb	r3, r3
 800565a:	72bb      	strb	r3, [r7, #10]
 800565c:	883b      	ldrh	r3, [r7, #0]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	72fb      	strb	r3, [r7, #11]
    TFT9341_WriteData(data, sizeof(data));
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	2104      	movs	r1, #4
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff ff91 	bl	8005590 <TFT9341_WriteData>
  }

  // write to RAM
  TFT9341_SendCommand(0x2C); // RAMWR
 800566e:	202c      	movs	r0, #44	; 0x2c
 8005670:	f7ff fe08 	bl	8005284 <TFT9341_SendCommand>
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	bd90      	pop	{r4, r7, pc}

0800567c <TFT9341_FillRect>:
// ---------------------------------------------------------------------------------
void TFT9341_FillRect(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 800567c:	b590      	push	{r4, r7, lr}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	4604      	mov	r4, r0
 8005684:	4608      	mov	r0, r1
 8005686:	4611      	mov	r1, r2
 8005688:	461a      	mov	r2, r3
 800568a:	4623      	mov	r3, r4
 800568c:	80fb      	strh	r3, [r7, #6]
 800568e:	4603      	mov	r3, r0
 8005690:	80bb      	strh	r3, [r7, #4]
 8005692:	460b      	mov	r3, r1
 8005694:	807b      	strh	r3, [r7, #2]
 8005696:	4613      	mov	r3, r2
 8005698:	803b      	strh	r3, [r7, #0]
//	  while(!dma_spi_fl) {}
//	  dma_spi_fl=0;

	/////////////////////////////////////
	// Without DMA
  if((x1 >= TFT9341_WIDTH) || (y1 >= TFT9341_HEIGHT) || (x2 >= TFT9341_WIDTH) || (y2 >= TFT9341_HEIGHT)) return;
 800569a:	4b2e      	ldr	r3, [pc, #184]	; (8005754 <TFT9341_FillRect+0xd8>)
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	88fa      	ldrh	r2, [r7, #6]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d252      	bcs.n	800574a <TFT9341_FillRect+0xce>
 80056a4:	4b2c      	ldr	r3, [pc, #176]	; (8005758 <TFT9341_FillRect+0xdc>)
 80056a6:	881b      	ldrh	r3, [r3, #0]
 80056a8:	88ba      	ldrh	r2, [r7, #4]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d24d      	bcs.n	800574a <TFT9341_FillRect+0xce>
 80056ae:	4b29      	ldr	r3, [pc, #164]	; (8005754 <TFT9341_FillRect+0xd8>)
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	887a      	ldrh	r2, [r7, #2]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d248      	bcs.n	800574a <TFT9341_FillRect+0xce>
 80056b8:	4b27      	ldr	r3, [pc, #156]	; (8005758 <TFT9341_FillRect+0xdc>)
 80056ba:	881b      	ldrh	r3, [r3, #0]
 80056bc:	883a      	ldrh	r2, [r7, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d243      	bcs.n	800574a <TFT9341_FillRect+0xce>
	if(x1>x2) swap(x1,x2);
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d905      	bls.n	80056d6 <TFT9341_FillRect+0x5a>
 80056ca:	88fb      	ldrh	r3, [r7, #6]
 80056cc:	827b      	strh	r3, [r7, #18]
 80056ce:	887b      	ldrh	r3, [r7, #2]
 80056d0:	80fb      	strh	r3, [r7, #6]
 80056d2:	8a7b      	ldrh	r3, [r7, #18]
 80056d4:	807b      	strh	r3, [r7, #2]
	if(y1>y2) swap(y1,y2);
 80056d6:	88ba      	ldrh	r2, [r7, #4]
 80056d8:	883b      	ldrh	r3, [r7, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d905      	bls.n	80056ea <TFT9341_FillRect+0x6e>
 80056de:	88bb      	ldrh	r3, [r7, #4]
 80056e0:	823b      	strh	r3, [r7, #16]
 80056e2:	883b      	ldrh	r3, [r7, #0]
 80056e4:	80bb      	strh	r3, [r7, #4]
 80056e6:	8a3b      	ldrh	r3, [r7, #16]
 80056e8:	803b      	strh	r3, [r7, #0]
  TFT9341_SetAddrWindow(x1, y1, x2, y2);
 80056ea:	883b      	ldrh	r3, [r7, #0]
 80056ec:	887a      	ldrh	r2, [r7, #2]
 80056ee:	88b9      	ldrh	r1, [r7, #4]
 80056f0:	88f8      	ldrh	r0, [r7, #6]
 80056f2:	f7ff ff7b 	bl	80055ec <TFT9341_SetAddrWindow>
  uint8_t data[] = { color >> 8, color & 0xFF };
 80056f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80056f8:	0a1b      	lsrs	r3, r3, #8
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	733b      	strb	r3, [r7, #12]
 8005700:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005702:	b2db      	uxtb	r3, r3
 8005704:	737b      	strb	r3, [r7, #13]
  DC_DATA();
 8005706:	2201      	movs	r2, #1
 8005708:	2140      	movs	r1, #64	; 0x40
 800570a:	4814      	ldr	r0, [pc, #80]	; (800575c <TFT9341_FillRect+0xe0>)
 800570c:	f000 ff4a 	bl	80065a4 <HAL_GPIO_WritePin>
  for(uint32_t i = 0; i < (x2-x1+1)*(y2-y1+1); i++)
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]
 8005714:	e00a      	b.n	800572c <TFT9341_FillRect+0xb0>
  {
      HAL_SPI_Transmit(&hspi2, data, 2, HAL_MAX_DELAY);
 8005716:	f107 010c 	add.w	r1, r7, #12
 800571a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800571e:	2202      	movs	r2, #2
 8005720:	480f      	ldr	r0, [pc, #60]	; (8005760 <TFT9341_FillRect+0xe4>)
 8005722:	f004 fe5b 	bl	800a3dc <HAL_SPI_Transmit>
  for(uint32_t i = 0; i < (x2-x1+1)*(y2-y1+1); i++)
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	3301      	adds	r3, #1
 800572a:	617b      	str	r3, [r7, #20]
 800572c:	887a      	ldrh	r2, [r7, #2]
 800572e:	88fb      	ldrh	r3, [r7, #6]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	3301      	adds	r3, #1
 8005734:	8839      	ldrh	r1, [r7, #0]
 8005736:	88ba      	ldrh	r2, [r7, #4]
 8005738:	1a8a      	subs	r2, r1, r2
 800573a:	3201      	adds	r2, #1
 800573c:	fb02 f303 	mul.w	r3, r2, r3
 8005740:	461a      	mov	r2, r3
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	4293      	cmp	r3, r2
 8005746:	d3e6      	bcc.n	8005716 <TFT9341_FillRect+0x9a>
 8005748:	e000      	b.n	800574c <TFT9341_FillRect+0xd0>
  if((x1 >= TFT9341_WIDTH) || (y1 >= TFT9341_HEIGHT) || (x2 >= TFT9341_WIDTH) || (y2 >= TFT9341_HEIGHT)) return;
 800574a:	bf00      	nop
  }
}
 800574c:	371c      	adds	r7, #28
 800574e:	46bd      	mov	sp, r7
 8005750:	bd90      	pop	{r4, r7, pc}
 8005752:	bf00      	nop
 8005754:	200196b4 	.word	0x200196b4
 8005758:	200196a8 	.word	0x200196a8
 800575c:	40021000 	.word	0x40021000
 8005760:	20008958 	.word	0x20008958

08005764 <TFT9341_FillScreen>:
// ---------------------------------------------------------------------------------
void TFT9341_FillScreen(uint16_t color)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af02      	add	r7, sp, #8
 800576a:	4603      	mov	r3, r0
 800576c:	80fb      	strh	r3, [r7, #6]
//	  while(!dma_spi_fl) {}
//	  dma_spi_fl=0;

	////////////////////////////////
	  // Without DMA
  TFT9341_FillRect(0, 0, TFT9341_WIDTH-1, TFT9341_HEIGHT-1, color);
 800576e:	4b09      	ldr	r3, [pc, #36]	; (8005794 <TFT9341_FillScreen+0x30>)
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	4b08      	ldr	r3, [pc, #32]	; (8005798 <TFT9341_FillScreen+0x34>)
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	3b01      	subs	r3, #1
 800577c:	b299      	uxth	r1, r3
 800577e:	88fb      	ldrh	r3, [r7, #6]
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	460b      	mov	r3, r1
 8005784:	2100      	movs	r1, #0
 8005786:	2000      	movs	r0, #0
 8005788:	f7ff ff78 	bl	800567c <TFT9341_FillRect>
}
 800578c:	bf00      	nop
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	200196b4 	.word	0x200196b4
 8005798:	200196a8 	.word	0x200196a8

0800579c <TFT9341_RandColor>:
// ---------------------------------------------------------------------------------
uint16_t TFT9341_RandColor(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
	return HAL_RNG_GetRandomNumber(&hrng)&0x0000FFFF;
 80057a0:	4803      	ldr	r0, [pc, #12]	; (80057b0 <TFT9341_RandColor+0x14>)
 80057a2:	f004 f933 	bl	8009a0c <HAL_RNG_GetRandomNumber>
 80057a6:	4603      	mov	r3, r0
 80057a8:	b29b      	uxth	r3, r3
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	2001835c 	.word	0x2001835c

080057b4 <speed_test>:

// ---------------------------------------------------------------------------------
////////////////////////////// TEST
// Without DMA: 8 seconds
void speed_test(void)
{
 80057b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b8:	b084      	sub	sp, #16
 80057ba:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);
 80057bc:	2201      	movs	r2, #1
 80057be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80057c2:	4867      	ldr	r0, [pc, #412]	; (8005960 <speed_test+0x1ac>)
 80057c4:	f000 feee 	bl	80065a4 <HAL_GPIO_WritePin>
	int i = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	607b      	str	r3, [r7, #4]
	for(i = 0; i < 10; i++)
 80057cc:	2300      	movs	r3, #0
 80057ce:	607b      	str	r3, [r7, #4]
 80057d0:	e008      	b.n	80057e4 <speed_test+0x30>
	{
		// TEST 1fill all dysplay random colors
		TFT9341_FillScreen(TFT9341_RandColor());
 80057d2:	f7ff ffe3 	bl	800579c <TFT9341_RandColor>
 80057d6:	4603      	mov	r3, r0
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff ffc3 	bl	8005764 <TFT9341_FillScreen>
	for(i = 0; i < 10; i++)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3301      	adds	r3, #1
 80057e2:	607b      	str	r3, [r7, #4]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b09      	cmp	r3, #9
 80057e8:	ddf3      	ble.n	80057d2 <speed_test+0x1e>
	    //osDelay(200);
	}

	for(i = 0; i < 10; i++)
 80057ea:	2300      	movs	r3, #0
 80057ec:	607b      	str	r3, [r7, #4]
 80057ee:	e063      	b.n	80058b8 <speed_test+0x104>
	{
		// TEST 2
		TFT9341_FillRect(0, 0, TFT9341_WIDTH/2-1, TFT9341_HEIGHT/2-1, TFT9341_RandColor());
 80057f0:	4b5c      	ldr	r3, [pc, #368]	; (8005964 <speed_test+0x1b0>)
 80057f2:	881b      	ldrh	r3, [r3, #0]
 80057f4:	085b      	lsrs	r3, r3, #1
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b29c      	uxth	r4, r3
 80057fc:	4b5a      	ldr	r3, [pc, #360]	; (8005968 <speed_test+0x1b4>)
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	085b      	lsrs	r3, r3, #1
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29d      	uxth	r5, r3
 8005808:	f7ff ffc8 	bl	800579c <TFT9341_RandColor>
 800580c:	4603      	mov	r3, r0
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	462b      	mov	r3, r5
 8005812:	4622      	mov	r2, r4
 8005814:	2100      	movs	r1, #0
 8005816:	2000      	movs	r0, #0
 8005818:	f7ff ff30 	bl	800567c <TFT9341_FillRect>
		//HAL_Delay(300);
		TFT9341_FillRect(TFT9341_WIDTH/2, 0, TFT9341_WIDTH-1, TFT9341_HEIGHT/2-1, TFT9341_RandColor());
 800581c:	4b51      	ldr	r3, [pc, #324]	; (8005964 <speed_test+0x1b0>)
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	085b      	lsrs	r3, r3, #1
 8005822:	b29c      	uxth	r4, r3
 8005824:	4b4f      	ldr	r3, [pc, #316]	; (8005964 <speed_test+0x1b0>)
 8005826:	881b      	ldrh	r3, [r3, #0]
 8005828:	3b01      	subs	r3, #1
 800582a:	b29d      	uxth	r5, r3
 800582c:	4b4e      	ldr	r3, [pc, #312]	; (8005968 <speed_test+0x1b4>)
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	085b      	lsrs	r3, r3, #1
 8005832:	b29b      	uxth	r3, r3
 8005834:	3b01      	subs	r3, #1
 8005836:	b29e      	uxth	r6, r3
 8005838:	f7ff ffb0 	bl	800579c <TFT9341_RandColor>
 800583c:	4603      	mov	r3, r0
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	4633      	mov	r3, r6
 8005842:	462a      	mov	r2, r5
 8005844:	2100      	movs	r1, #0
 8005846:	4620      	mov	r0, r4
 8005848:	f7ff ff18 	bl	800567c <TFT9341_FillRect>
		//HAL_Delay(300);
		TFT9341_FillRect(0, TFT9341_HEIGHT/2, TFT9341_WIDTH/2-1, TFT9341_HEIGHT-1, TFT9341_RandColor());
 800584c:	4b46      	ldr	r3, [pc, #280]	; (8005968 <speed_test+0x1b4>)
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	085b      	lsrs	r3, r3, #1
 8005852:	b29c      	uxth	r4, r3
 8005854:	4b43      	ldr	r3, [pc, #268]	; (8005964 <speed_test+0x1b0>)
 8005856:	881b      	ldrh	r3, [r3, #0]
 8005858:	085b      	lsrs	r3, r3, #1
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29d      	uxth	r5, r3
 8005860:	4b41      	ldr	r3, [pc, #260]	; (8005968 <speed_test+0x1b4>)
 8005862:	881b      	ldrh	r3, [r3, #0]
 8005864:	3b01      	subs	r3, #1
 8005866:	b29e      	uxth	r6, r3
 8005868:	f7ff ff98 	bl	800579c <TFT9341_RandColor>
 800586c:	4603      	mov	r3, r0
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	4633      	mov	r3, r6
 8005872:	462a      	mov	r2, r5
 8005874:	4621      	mov	r1, r4
 8005876:	2000      	movs	r0, #0
 8005878:	f7ff ff00 	bl	800567c <TFT9341_FillRect>
		//HAL_Delay(300);
		TFT9341_FillRect(TFT9341_WIDTH/2, TFT9341_HEIGHT/2, TFT9341_WIDTH-1, TFT9341_HEIGHT-1, TFT9341_RandColor());
 800587c:	4b39      	ldr	r3, [pc, #228]	; (8005964 <speed_test+0x1b0>)
 800587e:	881b      	ldrh	r3, [r3, #0]
 8005880:	085b      	lsrs	r3, r3, #1
 8005882:	b29c      	uxth	r4, r3
 8005884:	4b38      	ldr	r3, [pc, #224]	; (8005968 <speed_test+0x1b4>)
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	085b      	lsrs	r3, r3, #1
 800588a:	b29d      	uxth	r5, r3
 800588c:	4b35      	ldr	r3, [pc, #212]	; (8005964 <speed_test+0x1b0>)
 800588e:	881b      	ldrh	r3, [r3, #0]
 8005890:	3b01      	subs	r3, #1
 8005892:	b29e      	uxth	r6, r3
 8005894:	4b34      	ldr	r3, [pc, #208]	; (8005968 <speed_test+0x1b4>)
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	3b01      	subs	r3, #1
 800589a:	fa1f f883 	uxth.w	r8, r3
 800589e:	f7ff ff7d 	bl	800579c <TFT9341_RandColor>
 80058a2:	4603      	mov	r3, r0
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	4643      	mov	r3, r8
 80058a8:	4632      	mov	r2, r6
 80058aa:	4629      	mov	r1, r5
 80058ac:	4620      	mov	r0, r4
 80058ae:	f7ff fee5 	bl	800567c <TFT9341_FillRect>
	for(i = 0; i < 10; i++)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3301      	adds	r3, #1
 80058b6:	607b      	str	r3, [r7, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b09      	cmp	r3, #9
 80058bc:	dd98      	ble.n	80057f0 <speed_test+0x3c>
		//HAL_Delay(300);
	}

	for(i = 0; i < 10; i++)
 80058be:	2300      	movs	r3, #0
 80058c0:	607b      	str	r3, [r7, #4]
 80058c2:	e03d      	b.n	8005940 <speed_test+0x18c>
	{
		  // TEST 3
		TFT9341_FillRect(HAL_RNG_GetRandomNumber(&hrng)%TFT9341_WIDTH,
 80058c4:	4829      	ldr	r0, [pc, #164]	; (800596c <speed_test+0x1b8>)
 80058c6:	f004 f8a1 	bl	8009a0c <HAL_RNG_GetRandomNumber>
 80058ca:	4603      	mov	r3, r0
 80058cc:	4a25      	ldr	r2, [pc, #148]	; (8005964 <speed_test+0x1b0>)
 80058ce:	8812      	ldrh	r2, [r2, #0]
 80058d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80058d4:	fb02 f201 	mul.w	r2, r2, r1
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	b29c      	uxth	r4, r3
		HAL_RNG_GetRandomNumber(&hrng)%TFT9341_HEIGHT,
 80058dc:	4823      	ldr	r0, [pc, #140]	; (800596c <speed_test+0x1b8>)
 80058de:	f004 f895 	bl	8009a0c <HAL_RNG_GetRandomNumber>
 80058e2:	4603      	mov	r3, r0
 80058e4:	4a20      	ldr	r2, [pc, #128]	; (8005968 <speed_test+0x1b4>)
 80058e6:	8812      	ldrh	r2, [r2, #0]
 80058e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80058ec:	fb02 f201 	mul.w	r2, r2, r1
 80058f0:	1a9b      	subs	r3, r3, r2
		TFT9341_FillRect(HAL_RNG_GetRandomNumber(&hrng)%TFT9341_WIDTH,
 80058f2:	b29d      	uxth	r5, r3
		HAL_RNG_GetRandomNumber(&hrng)%TFT9341_WIDTH,
 80058f4:	481d      	ldr	r0, [pc, #116]	; (800596c <speed_test+0x1b8>)
 80058f6:	f004 f889 	bl	8009a0c <HAL_RNG_GetRandomNumber>
 80058fa:	4603      	mov	r3, r0
 80058fc:	4a19      	ldr	r2, [pc, #100]	; (8005964 <speed_test+0x1b0>)
 80058fe:	8812      	ldrh	r2, [r2, #0]
 8005900:	fbb3 f1f2 	udiv	r1, r3, r2
 8005904:	fb02 f201 	mul.w	r2, r2, r1
 8005908:	1a9b      	subs	r3, r3, r2
		TFT9341_FillRect(HAL_RNG_GetRandomNumber(&hrng)%TFT9341_WIDTH,
 800590a:	b29e      	uxth	r6, r3
		HAL_RNG_GetRandomNumber(&hrng)%TFT9341_HEIGHT,
 800590c:	4817      	ldr	r0, [pc, #92]	; (800596c <speed_test+0x1b8>)
 800590e:	f004 f87d 	bl	8009a0c <HAL_RNG_GetRandomNumber>
 8005912:	4603      	mov	r3, r0
 8005914:	4a14      	ldr	r2, [pc, #80]	; (8005968 <speed_test+0x1b4>)
 8005916:	8812      	ldrh	r2, [r2, #0]
 8005918:	fbb3 f1f2 	udiv	r1, r3, r2
 800591c:	fb02 f201 	mul.w	r2, r2, r1
 8005920:	1a9b      	subs	r3, r3, r2
		TFT9341_FillRect(HAL_RNG_GetRandomNumber(&hrng)%TFT9341_WIDTH,
 8005922:	fa1f f883 	uxth.w	r8, r3
 8005926:	f7ff ff39 	bl	800579c <TFT9341_RandColor>
 800592a:	4603      	mov	r3, r0
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	4643      	mov	r3, r8
 8005930:	4632      	mov	r2, r6
 8005932:	4629      	mov	r1, r5
 8005934:	4620      	mov	r0, r4
 8005936:	f7ff fea1 	bl	800567c <TFT9341_FillRect>
	for(i = 0; i < 10; i++)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	3301      	adds	r3, #1
 800593e:	607b      	str	r3, [r7, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b09      	cmp	r3, #9
 8005944:	ddbe      	ble.n	80058c4 <speed_test+0x110>
		TFT9341_RandColor());
		//HAL_Delay(100);
	}
	HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_RESET);
 8005946:	2200      	movs	r2, #0
 8005948:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800594c:	4804      	ldr	r0, [pc, #16]	; (8005960 <speed_test+0x1ac>)
 800594e:	f000 fe29 	bl	80065a4 <HAL_GPIO_WritePin>

	i = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	607b      	str	r3, [r7, #4]
}
 8005956:	bf00      	nop
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005960:	40020c00 	.word	0x40020c00
 8005964:	200196b4 	.word	0x200196b4
 8005968:	200196a8 	.word	0x200196a8
 800596c:	2001835c 	.word	0x2001835c

08005970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005974:	480d      	ldr	r0, [pc, #52]	; (80059ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005976:	490e      	ldr	r1, [pc, #56]	; (80059b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005978:	4a0e      	ldr	r2, [pc, #56]	; (80059b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800597a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800597c:	e002      	b.n	8005984 <LoopCopyDataInit>

0800597e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800597e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005982:	3304      	adds	r3, #4

08005984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005988:	d3f9      	bcc.n	800597e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800598a:	4a0b      	ldr	r2, [pc, #44]	; (80059b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800598c:	4c0b      	ldr	r4, [pc, #44]	; (80059bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800598e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005990:	e001      	b.n	8005996 <LoopFillZerobss>

08005992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005994:	3204      	adds	r2, #4

08005996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005998:	d3fb      	bcc.n	8005992 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800599a:	f7ff fc25 	bl	80051e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800599e:	f011 f82d 	bl	80169fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059a2:	f7fd fc53 	bl	800324c <main>
  bx  lr    
 80059a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80059a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80059ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059b0:	20000394 	.word	0x20000394
  ldr r2, =_sidata
 80059b4:	0801e524 	.word	0x0801e524
  ldr r2, =_sbss
 80059b8:	20000398 	.word	0x20000398
  ldr r4, =_ebss
 80059bc:	2001d058 	.word	0x2001d058

080059c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059c0:	e7fe      	b.n	80059c0 <ADC_IRQHandler>
	...

080059c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80059c8:	4b0e      	ldr	r3, [pc, #56]	; (8005a04 <HAL_Init+0x40>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a0d      	ldr	r2, [pc, #52]	; (8005a04 <HAL_Init+0x40>)
 80059ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80059d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80059d4:	4b0b      	ldr	r3, [pc, #44]	; (8005a04 <HAL_Init+0x40>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a0a      	ldr	r2, [pc, #40]	; (8005a04 <HAL_Init+0x40>)
 80059da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80059de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80059e0:	4b08      	ldr	r3, [pc, #32]	; (8005a04 <HAL_Init+0x40>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a07      	ldr	r2, [pc, #28]	; (8005a04 <HAL_Init+0x40>)
 80059e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059ec:	2003      	movs	r0, #3
 80059ee:	f000 f8fc 	bl	8005bea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80059f2:	200f      	movs	r0, #15
 80059f4:	f7ff fa78 	bl	8004ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80059f8:	f7ff f83a 	bl	8004a70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023c00 	.word	0x40023c00

08005a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a0c:	4b06      	ldr	r3, [pc, #24]	; (8005a28 <HAL_IncTick+0x20>)
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	4b06      	ldr	r3, [pc, #24]	; (8005a2c <HAL_IncTick+0x24>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4413      	add	r3, r2
 8005a18:	4a04      	ldr	r2, [pc, #16]	; (8005a2c <HAL_IncTick+0x24>)
 8005a1a:	6013      	str	r3, [r2, #0]
}
 8005a1c:	bf00      	nop
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	20000034 	.word	0x20000034
 8005a2c:	200196b8 	.word	0x200196b8

08005a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  return uwTick;
 8005a34:	4b03      	ldr	r3, [pc, #12]	; (8005a44 <HAL_GetTick+0x14>)
 8005a36:	681b      	ldr	r3, [r3, #0]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	200196b8 	.word	0x200196b8

08005a48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a50:	f7ff ffee 	bl	8005a30 <HAL_GetTick>
 8005a54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a60:	d005      	beq.n	8005a6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a62:	4b0a      	ldr	r3, [pc, #40]	; (8005a8c <HAL_Delay+0x44>)
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	461a      	mov	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a6e:	bf00      	nop
 8005a70:	f7ff ffde 	bl	8005a30 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d8f7      	bhi.n	8005a70 <HAL_Delay+0x28>
  {
  }
}
 8005a80:	bf00      	nop
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	20000034 	.word	0x20000034

08005a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005aa0:	4b0c      	ldr	r3, [pc, #48]	; (8005ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005aac:	4013      	ands	r3, r2
 8005aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ab8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ac2:	4a04      	ldr	r2, [pc, #16]	; (8005ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	60d3      	str	r3, [r2, #12]
}
 8005ac8:	bf00      	nop
 8005aca:	3714      	adds	r7, #20
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr
 8005ad4:	e000ed00 	.word	0xe000ed00

08005ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005adc:	4b04      	ldr	r3, [pc, #16]	; (8005af0 <__NVIC_GetPriorityGrouping+0x18>)
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	0a1b      	lsrs	r3, r3, #8
 8005ae2:	f003 0307 	and.w	r3, r3, #7
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	e000ed00 	.word	0xe000ed00

08005af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	4603      	mov	r3, r0
 8005afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	db0b      	blt.n	8005b1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	f003 021f 	and.w	r2, r3, #31
 8005b0c:	4907      	ldr	r1, [pc, #28]	; (8005b2c <__NVIC_EnableIRQ+0x38>)
 8005b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b12:	095b      	lsrs	r3, r3, #5
 8005b14:	2001      	movs	r0, #1
 8005b16:	fa00 f202 	lsl.w	r2, r0, r2
 8005b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b1e:	bf00      	nop
 8005b20:	370c      	adds	r7, #12
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	e000e100 	.word	0xe000e100

08005b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	4603      	mov	r3, r0
 8005b38:	6039      	str	r1, [r7, #0]
 8005b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	db0a      	blt.n	8005b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	490c      	ldr	r1, [pc, #48]	; (8005b7c <__NVIC_SetPriority+0x4c>)
 8005b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4e:	0112      	lsls	r2, r2, #4
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	440b      	add	r3, r1
 8005b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b58:	e00a      	b.n	8005b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	b2da      	uxtb	r2, r3
 8005b5e:	4908      	ldr	r1, [pc, #32]	; (8005b80 <__NVIC_SetPriority+0x50>)
 8005b60:	79fb      	ldrb	r3, [r7, #7]
 8005b62:	f003 030f 	and.w	r3, r3, #15
 8005b66:	3b04      	subs	r3, #4
 8005b68:	0112      	lsls	r2, r2, #4
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	440b      	add	r3, r1
 8005b6e:	761a      	strb	r2, [r3, #24]
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	e000e100 	.word	0xe000e100
 8005b80:	e000ed00 	.word	0xe000ed00

08005b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b089      	sub	sp, #36	; 0x24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f1c3 0307 	rsb	r3, r3, #7
 8005b9e:	2b04      	cmp	r3, #4
 8005ba0:	bf28      	it	cs
 8005ba2:	2304      	movcs	r3, #4
 8005ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	3304      	adds	r3, #4
 8005baa:	2b06      	cmp	r3, #6
 8005bac:	d902      	bls.n	8005bb4 <NVIC_EncodePriority+0x30>
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	3b03      	subs	r3, #3
 8005bb2:	e000      	b.n	8005bb6 <NVIC_EncodePriority+0x32>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc2:	43da      	mvns	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	401a      	ands	r2, r3
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005bcc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd6:	43d9      	mvns	r1, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bdc:	4313      	orrs	r3, r2
         );
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3724      	adds	r7, #36	; 0x24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b082      	sub	sp, #8
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7ff ff4c 	bl	8005a90 <__NVIC_SetPriorityGrouping>
}
 8005bf8:	bf00      	nop
 8005bfa:	3708      	adds	r7, #8
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	4603      	mov	r3, r0
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
 8005c0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c12:	f7ff ff61 	bl	8005ad8 <__NVIC_GetPriorityGrouping>
 8005c16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	6978      	ldr	r0, [r7, #20]
 8005c1e:	f7ff ffb1 	bl	8005b84 <NVIC_EncodePriority>
 8005c22:	4602      	mov	r2, r0
 8005c24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c28:	4611      	mov	r1, r2
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7ff ff80 	bl	8005b30 <__NVIC_SetPriority>
}
 8005c30:	bf00      	nop
 8005c32:	3718      	adds	r7, #24
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff ff54 	bl	8005af4 <__NVIC_EnableIRQ>
}
 8005c4c:	bf00      	nop
 8005c4e:	3708      	adds	r7, #8
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c60:	f7ff fee6 	bl	8005a30 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e099      	b.n	8005da4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0201 	bic.w	r2, r2, #1
 8005c8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c90:	e00f      	b.n	8005cb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c92:	f7ff fecd 	bl	8005a30 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b05      	cmp	r3, #5
 8005c9e:	d908      	bls.n	8005cb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2220      	movs	r2, #32
 8005ca4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2203      	movs	r2, #3
 8005caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e078      	b.n	8005da4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1e8      	bne.n	8005c92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4b38      	ldr	r3, [pc, #224]	; (8005dac <HAL_DMA_Init+0x158>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cde:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cf6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d107      	bne.n	8005d1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d14:	4313      	orrs	r3, r2
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f023 0307 	bic.w	r3, r3, #7
 8005d32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	d117      	bne.n	8005d76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00e      	beq.n	8005d76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 fa0b 	bl	8006174 <DMA_CheckFifoParam>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d008      	beq.n	8005d76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2240      	movs	r2, #64	; 0x40
 8005d68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005d72:	2301      	movs	r3, #1
 8005d74:	e016      	b.n	8005da4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f9c2 	bl	8006108 <DMA_CalcBaseAndBitshift>
 8005d84:	4603      	mov	r3, r0
 8005d86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8c:	223f      	movs	r2, #63	; 0x3f
 8005d8e:	409a      	lsls	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3718      	adds	r7, #24
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	f010803f 	.word	0xf010803f

08005db0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d004      	beq.n	8005dce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2280      	movs	r2, #128	; 0x80
 8005dc8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e00c      	b.n	8005de8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2205      	movs	r2, #5
 8005dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0201 	bic.w	r2, r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e00:	4b92      	ldr	r3, [pc, #584]	; (800604c <HAL_DMA_IRQHandler+0x258>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a92      	ldr	r2, [pc, #584]	; (8006050 <HAL_DMA_IRQHandler+0x25c>)
 8005e06:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0a:	0a9b      	lsrs	r3, r3, #10
 8005e0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e1e:	2208      	movs	r2, #8
 8005e20:	409a      	lsls	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	4013      	ands	r3, r2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d01a      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d013      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0204 	bic.w	r2, r2, #4
 8005e46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e4c:	2208      	movs	r2, #8
 8005e4e:	409a      	lsls	r2, r3
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e58:	f043 0201 	orr.w	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e64:	2201      	movs	r2, #1
 8005e66:	409a      	lsls	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d012      	beq.n	8005e96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00b      	beq.n	8005e96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e82:	2201      	movs	r2, #1
 8005e84:	409a      	lsls	r2, r3
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e8e:	f043 0202 	orr.w	r2, r3, #2
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e9a:	2204      	movs	r2, #4
 8005e9c:	409a      	lsls	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d012      	beq.n	8005ecc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00b      	beq.n	8005ecc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eb8:	2204      	movs	r2, #4
 8005eba:	409a      	lsls	r2, r3
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ec4:	f043 0204 	orr.w	r2, r3, #4
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed0:	2210      	movs	r2, #16
 8005ed2:	409a      	lsls	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d043      	beq.n	8005f64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d03c      	beq.n	8005f64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eee:	2210      	movs	r2, #16
 8005ef0:	409a      	lsls	r2, r3
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d018      	beq.n	8005f36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d108      	bne.n	8005f24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d024      	beq.n	8005f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	4798      	blx	r3
 8005f22:	e01f      	b.n	8005f64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d01b      	beq.n	8005f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	4798      	blx	r3
 8005f34:	e016      	b.n	8005f64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d107      	bne.n	8005f54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0208 	bic.w	r2, r2, #8
 8005f52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f68:	2220      	movs	r2, #32
 8005f6a:	409a      	lsls	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 808e 	beq.w	8006092 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0310 	and.w	r3, r3, #16
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8086 	beq.w	8006092 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	409a      	lsls	r2, r3
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b05      	cmp	r3, #5
 8005f9c:	d136      	bne.n	800600c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0216 	bic.w	r2, r2, #22
 8005fac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <HAL_DMA_IRQHandler+0x1da>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d007      	beq.n	8005fde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0208 	bic.w	r2, r2, #8
 8005fdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe2:	223f      	movs	r2, #63	; 0x3f
 8005fe4:	409a      	lsls	r2, r3
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d07d      	beq.n	80060fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	4798      	blx	r3
        }
        return;
 800600a:	e078      	b.n	80060fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d01c      	beq.n	8006054 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d108      	bne.n	800603a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602c:	2b00      	cmp	r3, #0
 800602e:	d030      	beq.n	8006092 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	4798      	blx	r3
 8006038:	e02b      	b.n	8006092 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800603e:	2b00      	cmp	r3, #0
 8006040:	d027      	beq.n	8006092 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	4798      	blx	r3
 800604a:	e022      	b.n	8006092 <HAL_DMA_IRQHandler+0x29e>
 800604c:	20000004 	.word	0x20000004
 8006050:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10f      	bne.n	8006082 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0210 	bic.w	r2, r2, #16
 8006070:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006096:	2b00      	cmp	r3, #0
 8006098:	d032      	beq.n	8006100 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d022      	beq.n	80060ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2205      	movs	r2, #5
 80060aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 0201 	bic.w	r2, r2, #1
 80060bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	3301      	adds	r3, #1
 80060c2:	60bb      	str	r3, [r7, #8]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d307      	bcc.n	80060da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1f2      	bne.n	80060be <HAL_DMA_IRQHandler+0x2ca>
 80060d8:	e000      	b.n	80060dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80060da:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d005      	beq.n	8006100 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	4798      	blx	r3
 80060fc:	e000      	b.n	8006100 <HAL_DMA_IRQHandler+0x30c>
        return;
 80060fe:	bf00      	nop
    }
  }
}
 8006100:	3718      	adds	r7, #24
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop

08006108 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	b2db      	uxtb	r3, r3
 8006116:	3b10      	subs	r3, #16
 8006118:	4a14      	ldr	r2, [pc, #80]	; (800616c <DMA_CalcBaseAndBitshift+0x64>)
 800611a:	fba2 2303 	umull	r2, r3, r2, r3
 800611e:	091b      	lsrs	r3, r3, #4
 8006120:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006122:	4a13      	ldr	r2, [pc, #76]	; (8006170 <DMA_CalcBaseAndBitshift+0x68>)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4413      	add	r3, r2
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	461a      	mov	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2b03      	cmp	r3, #3
 8006134:	d909      	bls.n	800614a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800613e:	f023 0303 	bic.w	r3, r3, #3
 8006142:	1d1a      	adds	r2, r3, #4
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	659a      	str	r2, [r3, #88]	; 0x58
 8006148:	e007      	b.n	800615a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800615e:	4618      	mov	r0, r3
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	aaaaaaab 	.word	0xaaaaaaab
 8006170:	0801dcc0 	.word	0x0801dcc0

08006174 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800617c:	2300      	movs	r3, #0
 800617e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006184:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d11f      	bne.n	80061ce <DMA_CheckFifoParam+0x5a>
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	2b03      	cmp	r3, #3
 8006192:	d856      	bhi.n	8006242 <DMA_CheckFifoParam+0xce>
 8006194:	a201      	add	r2, pc, #4	; (adr r2, 800619c <DMA_CheckFifoParam+0x28>)
 8006196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619a:	bf00      	nop
 800619c:	080061ad 	.word	0x080061ad
 80061a0:	080061bf 	.word	0x080061bf
 80061a4:	080061ad 	.word	0x080061ad
 80061a8:	08006243 	.word	0x08006243
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d046      	beq.n	8006246 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061bc:	e043      	b.n	8006246 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80061c6:	d140      	bne.n	800624a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061cc:	e03d      	b.n	800624a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061d6:	d121      	bne.n	800621c <DMA_CheckFifoParam+0xa8>
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d837      	bhi.n	800624e <DMA_CheckFifoParam+0xda>
 80061de:	a201      	add	r2, pc, #4	; (adr r2, 80061e4 <DMA_CheckFifoParam+0x70>)
 80061e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e4:	080061f5 	.word	0x080061f5
 80061e8:	080061fb 	.word	0x080061fb
 80061ec:	080061f5 	.word	0x080061f5
 80061f0:	0800620d 	.word	0x0800620d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	73fb      	strb	r3, [r7, #15]
      break;
 80061f8:	e030      	b.n	800625c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d025      	beq.n	8006252 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800620a:	e022      	b.n	8006252 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006210:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006214:	d11f      	bne.n	8006256 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800621a:	e01c      	b.n	8006256 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2b02      	cmp	r3, #2
 8006220:	d903      	bls.n	800622a <DMA_CheckFifoParam+0xb6>
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2b03      	cmp	r3, #3
 8006226:	d003      	beq.n	8006230 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006228:	e018      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	73fb      	strb	r3, [r7, #15]
      break;
 800622e:	e015      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006234:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00e      	beq.n	800625a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	73fb      	strb	r3, [r7, #15]
      break;
 8006240:	e00b      	b.n	800625a <DMA_CheckFifoParam+0xe6>
      break;
 8006242:	bf00      	nop
 8006244:	e00a      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;
 8006246:	bf00      	nop
 8006248:	e008      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;
 800624a:	bf00      	nop
 800624c:	e006      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;
 800624e:	bf00      	nop
 8006250:	e004      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;
 8006252:	bf00      	nop
 8006254:	e002      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;   
 8006256:	bf00      	nop
 8006258:	e000      	b.n	800625c <DMA_CheckFifoParam+0xe8>
      break;
 800625a:	bf00      	nop
    }
  } 
  
  return status; 
 800625c:	7bfb      	ldrb	r3, [r7, #15]
}
 800625e:	4618      	mov	r0, r3
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop

0800626c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800626c:	b480      	push	{r7}
 800626e:	b089      	sub	sp, #36	; 0x24
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006276:	2300      	movs	r3, #0
 8006278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800627a:	2300      	movs	r3, #0
 800627c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800627e:	2300      	movs	r3, #0
 8006280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006282:	2300      	movs	r3, #0
 8006284:	61fb      	str	r3, [r7, #28]
 8006286:	e16b      	b.n	8006560 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006288:	2201      	movs	r2, #1
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	fa02 f303 	lsl.w	r3, r2, r3
 8006290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4013      	ands	r3, r2
 800629a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	f040 815a 	bne.w	800655a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f003 0303 	and.w	r3, r3, #3
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d005      	beq.n	80062be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d130      	bne.n	8006320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	2203      	movs	r2, #3
 80062ca:	fa02 f303 	lsl.w	r3, r2, r3
 80062ce:	43db      	mvns	r3, r3
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	4013      	ands	r3, r2
 80062d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	fa02 f303 	lsl.w	r3, r2, r3
 80062e2:	69ba      	ldr	r2, [r7, #24]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	69ba      	ldr	r2, [r7, #24]
 80062ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80062f4:	2201      	movs	r2, #1
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	43db      	mvns	r3, r3
 80062fe:	69ba      	ldr	r2, [r7, #24]
 8006300:	4013      	ands	r3, r2
 8006302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	091b      	lsrs	r3, r3, #4
 800630a:	f003 0201 	and.w	r2, r3, #1
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	fa02 f303 	lsl.w	r3, r2, r3
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	4313      	orrs	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f003 0303 	and.w	r3, r3, #3
 8006328:	2b03      	cmp	r3, #3
 800632a:	d017      	beq.n	800635c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	2203      	movs	r2, #3
 8006338:	fa02 f303 	lsl.w	r3, r2, r3
 800633c:	43db      	mvns	r3, r3
 800633e:	69ba      	ldr	r2, [r7, #24]
 8006340:	4013      	ands	r3, r2
 8006342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689a      	ldr	r2, [r3, #8]
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	005b      	lsls	r3, r3, #1
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	4313      	orrs	r3, r2
 8006354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f003 0303 	and.w	r3, r3, #3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d123      	bne.n	80063b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	08da      	lsrs	r2, r3, #3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	3208      	adds	r2, #8
 8006370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	f003 0307 	and.w	r3, r3, #7
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	220f      	movs	r2, #15
 8006380:	fa02 f303 	lsl.w	r3, r2, r3
 8006384:	43db      	mvns	r3, r3
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	4013      	ands	r3, r2
 800638a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	691a      	ldr	r2, [r3, #16]
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	fa02 f303 	lsl.w	r3, r2, r3
 800639c:	69ba      	ldr	r2, [r7, #24]
 800639e:	4313      	orrs	r3, r2
 80063a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	08da      	lsrs	r2, r3, #3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	3208      	adds	r2, #8
 80063aa:	69b9      	ldr	r1, [r7, #24]
 80063ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	2203      	movs	r2, #3
 80063bc:	fa02 f303 	lsl.w	r3, r2, r3
 80063c0:	43db      	mvns	r3, r3
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	4013      	ands	r3, r2
 80063c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	f003 0203 	and.w	r2, r3, #3
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	005b      	lsls	r3, r3, #1
 80063d4:	fa02 f303 	lsl.w	r3, r2, r3
 80063d8:	69ba      	ldr	r2, [r7, #24]
 80063da:	4313      	orrs	r3, r2
 80063dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f000 80b4 	beq.w	800655a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063f2:	2300      	movs	r3, #0
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	4b60      	ldr	r3, [pc, #384]	; (8006578 <HAL_GPIO_Init+0x30c>)
 80063f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fa:	4a5f      	ldr	r2, [pc, #380]	; (8006578 <HAL_GPIO_Init+0x30c>)
 80063fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006400:	6453      	str	r3, [r2, #68]	; 0x44
 8006402:	4b5d      	ldr	r3, [pc, #372]	; (8006578 <HAL_GPIO_Init+0x30c>)
 8006404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800640e:	4a5b      	ldr	r2, [pc, #364]	; (800657c <HAL_GPIO_Init+0x310>)
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	089b      	lsrs	r3, r3, #2
 8006414:	3302      	adds	r3, #2
 8006416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800641a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	f003 0303 	and.w	r3, r3, #3
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	220f      	movs	r2, #15
 8006426:	fa02 f303 	lsl.w	r3, r2, r3
 800642a:	43db      	mvns	r3, r3
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	4013      	ands	r3, r2
 8006430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a52      	ldr	r2, [pc, #328]	; (8006580 <HAL_GPIO_Init+0x314>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d02b      	beq.n	8006492 <HAL_GPIO_Init+0x226>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a51      	ldr	r2, [pc, #324]	; (8006584 <HAL_GPIO_Init+0x318>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d025      	beq.n	800648e <HAL_GPIO_Init+0x222>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a50      	ldr	r2, [pc, #320]	; (8006588 <HAL_GPIO_Init+0x31c>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d01f      	beq.n	800648a <HAL_GPIO_Init+0x21e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a4f      	ldr	r2, [pc, #316]	; (800658c <HAL_GPIO_Init+0x320>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d019      	beq.n	8006486 <HAL_GPIO_Init+0x21a>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a4e      	ldr	r2, [pc, #312]	; (8006590 <HAL_GPIO_Init+0x324>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d013      	beq.n	8006482 <HAL_GPIO_Init+0x216>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a4d      	ldr	r2, [pc, #308]	; (8006594 <HAL_GPIO_Init+0x328>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00d      	beq.n	800647e <HAL_GPIO_Init+0x212>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a4c      	ldr	r2, [pc, #304]	; (8006598 <HAL_GPIO_Init+0x32c>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d007      	beq.n	800647a <HAL_GPIO_Init+0x20e>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a4b      	ldr	r2, [pc, #300]	; (800659c <HAL_GPIO_Init+0x330>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d101      	bne.n	8006476 <HAL_GPIO_Init+0x20a>
 8006472:	2307      	movs	r3, #7
 8006474:	e00e      	b.n	8006494 <HAL_GPIO_Init+0x228>
 8006476:	2308      	movs	r3, #8
 8006478:	e00c      	b.n	8006494 <HAL_GPIO_Init+0x228>
 800647a:	2306      	movs	r3, #6
 800647c:	e00a      	b.n	8006494 <HAL_GPIO_Init+0x228>
 800647e:	2305      	movs	r3, #5
 8006480:	e008      	b.n	8006494 <HAL_GPIO_Init+0x228>
 8006482:	2304      	movs	r3, #4
 8006484:	e006      	b.n	8006494 <HAL_GPIO_Init+0x228>
 8006486:	2303      	movs	r3, #3
 8006488:	e004      	b.n	8006494 <HAL_GPIO_Init+0x228>
 800648a:	2302      	movs	r3, #2
 800648c:	e002      	b.n	8006494 <HAL_GPIO_Init+0x228>
 800648e:	2301      	movs	r3, #1
 8006490:	e000      	b.n	8006494 <HAL_GPIO_Init+0x228>
 8006492:	2300      	movs	r3, #0
 8006494:	69fa      	ldr	r2, [r7, #28]
 8006496:	f002 0203 	and.w	r2, r2, #3
 800649a:	0092      	lsls	r2, r2, #2
 800649c:	4093      	lsls	r3, r2
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80064a4:	4935      	ldr	r1, [pc, #212]	; (800657c <HAL_GPIO_Init+0x310>)
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	089b      	lsrs	r3, r3, #2
 80064aa:	3302      	adds	r3, #2
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064b2:	4b3b      	ldr	r3, [pc, #236]	; (80065a0 <HAL_GPIO_Init+0x334>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	43db      	mvns	r3, r3
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	4013      	ands	r3, r2
 80064c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80064ce:	69ba      	ldr	r2, [r7, #24]
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80064d6:	4a32      	ldr	r2, [pc, #200]	; (80065a0 <HAL_GPIO_Init+0x334>)
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80064dc:	4b30      	ldr	r3, [pc, #192]	; (80065a0 <HAL_GPIO_Init+0x334>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	43db      	mvns	r3, r3
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	4013      	ands	r3, r2
 80064ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d003      	beq.n	8006500 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006500:	4a27      	ldr	r2, [pc, #156]	; (80065a0 <HAL_GPIO_Init+0x334>)
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006506:	4b26      	ldr	r3, [pc, #152]	; (80065a0 <HAL_GPIO_Init+0x334>)
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	43db      	mvns	r3, r3
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	4013      	ands	r3, r2
 8006514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006522:	69ba      	ldr	r2, [r7, #24]
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	4313      	orrs	r3, r2
 8006528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800652a:	4a1d      	ldr	r2, [pc, #116]	; (80065a0 <HAL_GPIO_Init+0x334>)
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006530:	4b1b      	ldr	r3, [pc, #108]	; (80065a0 <HAL_GPIO_Init+0x334>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	43db      	mvns	r3, r3
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	4013      	ands	r3, r2
 800653e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006554:	4a12      	ldr	r2, [pc, #72]	; (80065a0 <HAL_GPIO_Init+0x334>)
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	3301      	adds	r3, #1
 800655e:	61fb      	str	r3, [r7, #28]
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	2b0f      	cmp	r3, #15
 8006564:	f67f ae90 	bls.w	8006288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	3724      	adds	r7, #36	; 0x24
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	40023800 	.word	0x40023800
 800657c:	40013800 	.word	0x40013800
 8006580:	40020000 	.word	0x40020000
 8006584:	40020400 	.word	0x40020400
 8006588:	40020800 	.word	0x40020800
 800658c:	40020c00 	.word	0x40020c00
 8006590:	40021000 	.word	0x40021000
 8006594:	40021400 	.word	0x40021400
 8006598:	40021800 	.word	0x40021800
 800659c:	40021c00 	.word	0x40021c00
 80065a0:	40013c00 	.word	0x40013c00

080065a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	460b      	mov	r3, r1
 80065ae:	807b      	strh	r3, [r7, #2]
 80065b0:	4613      	mov	r3, r2
 80065b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80065b4:	787b      	ldrb	r3, [r7, #1]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d003      	beq.n	80065c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065ba:	887a      	ldrh	r2, [r7, #2]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80065c0:	e003      	b.n	80065ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80065c2:	887b      	ldrh	r3, [r7, #2]
 80065c4:	041a      	lsls	r2, r3, #16
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	619a      	str	r2, [r3, #24]
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
	...

080065d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e12b      	b.n	8006842 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d106      	bne.n	8006604 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7fe fa62 	bl	8004ac8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2224      	movs	r2, #36	; 0x24
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0201 	bic.w	r2, r2, #1
 800661a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800662a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800663a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800663c:	f003 f83e 	bl	80096bc <HAL_RCC_GetPCLK1Freq>
 8006640:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	4a81      	ldr	r2, [pc, #516]	; (800684c <HAL_I2C_Init+0x274>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d807      	bhi.n	800665c <HAL_I2C_Init+0x84>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4a80      	ldr	r2, [pc, #512]	; (8006850 <HAL_I2C_Init+0x278>)
 8006650:	4293      	cmp	r3, r2
 8006652:	bf94      	ite	ls
 8006654:	2301      	movls	r3, #1
 8006656:	2300      	movhi	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	e006      	b.n	800666a <HAL_I2C_Init+0x92>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4a7d      	ldr	r2, [pc, #500]	; (8006854 <HAL_I2C_Init+0x27c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	bf94      	ite	ls
 8006664:	2301      	movls	r3, #1
 8006666:	2300      	movhi	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e0e7      	b.n	8006842 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	4a78      	ldr	r2, [pc, #480]	; (8006858 <HAL_I2C_Init+0x280>)
 8006676:	fba2 2303 	umull	r2, r3, r2, r3
 800667a:	0c9b      	lsrs	r3, r3, #18
 800667c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	430a      	orrs	r2, r1
 8006690:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6a1b      	ldr	r3, [r3, #32]
 8006698:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4a6a      	ldr	r2, [pc, #424]	; (800684c <HAL_I2C_Init+0x274>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d802      	bhi.n	80066ac <HAL_I2C_Init+0xd4>
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	3301      	adds	r3, #1
 80066aa:	e009      	b.n	80066c0 <HAL_I2C_Init+0xe8>
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80066b2:	fb02 f303 	mul.w	r3, r2, r3
 80066b6:	4a69      	ldr	r2, [pc, #420]	; (800685c <HAL_I2C_Init+0x284>)
 80066b8:	fba2 2303 	umull	r2, r3, r2, r3
 80066bc:	099b      	lsrs	r3, r3, #6
 80066be:	3301      	adds	r3, #1
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6812      	ldr	r2, [r2, #0]
 80066c4:	430b      	orrs	r3, r1
 80066c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80066d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	495c      	ldr	r1, [pc, #368]	; (800684c <HAL_I2C_Init+0x274>)
 80066dc:	428b      	cmp	r3, r1
 80066de:	d819      	bhi.n	8006714 <HAL_I2C_Init+0x13c>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	1e59      	subs	r1, r3, #1
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	005b      	lsls	r3, r3, #1
 80066ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80066ee:	1c59      	adds	r1, r3, #1
 80066f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80066f4:	400b      	ands	r3, r1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <HAL_I2C_Init+0x138>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	1e59      	subs	r1, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	fbb1 f3f3 	udiv	r3, r1, r3
 8006708:	3301      	adds	r3, #1
 800670a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800670e:	e051      	b.n	80067b4 <HAL_I2C_Init+0x1dc>
 8006710:	2304      	movs	r3, #4
 8006712:	e04f      	b.n	80067b4 <HAL_I2C_Init+0x1dc>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d111      	bne.n	8006740 <HAL_I2C_Init+0x168>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	1e58      	subs	r0, r3, #1
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6859      	ldr	r1, [r3, #4]
 8006724:	460b      	mov	r3, r1
 8006726:	005b      	lsls	r3, r3, #1
 8006728:	440b      	add	r3, r1
 800672a:	fbb0 f3f3 	udiv	r3, r0, r3
 800672e:	3301      	adds	r3, #1
 8006730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006734:	2b00      	cmp	r3, #0
 8006736:	bf0c      	ite	eq
 8006738:	2301      	moveq	r3, #1
 800673a:	2300      	movne	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	e012      	b.n	8006766 <HAL_I2C_Init+0x18e>
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	1e58      	subs	r0, r3, #1
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6859      	ldr	r1, [r3, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	440b      	add	r3, r1
 800674e:	0099      	lsls	r1, r3, #2
 8006750:	440b      	add	r3, r1
 8006752:	fbb0 f3f3 	udiv	r3, r0, r3
 8006756:	3301      	adds	r3, #1
 8006758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800675c:	2b00      	cmp	r3, #0
 800675e:	bf0c      	ite	eq
 8006760:	2301      	moveq	r3, #1
 8006762:	2300      	movne	r3, #0
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <HAL_I2C_Init+0x196>
 800676a:	2301      	movs	r3, #1
 800676c:	e022      	b.n	80067b4 <HAL_I2C_Init+0x1dc>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10e      	bne.n	8006794 <HAL_I2C_Init+0x1bc>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	1e58      	subs	r0, r3, #1
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6859      	ldr	r1, [r3, #4]
 800677e:	460b      	mov	r3, r1
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	440b      	add	r3, r1
 8006784:	fbb0 f3f3 	udiv	r3, r0, r3
 8006788:	3301      	adds	r3, #1
 800678a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800678e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006792:	e00f      	b.n	80067b4 <HAL_I2C_Init+0x1dc>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	1e58      	subs	r0, r3, #1
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6859      	ldr	r1, [r3, #4]
 800679c:	460b      	mov	r3, r1
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	440b      	add	r3, r1
 80067a2:	0099      	lsls	r1, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80067aa:	3301      	adds	r3, #1
 80067ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067b4:	6879      	ldr	r1, [r7, #4]
 80067b6:	6809      	ldr	r1, [r1, #0]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	69da      	ldr	r2, [r3, #28]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80067e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	6911      	ldr	r1, [r2, #16]
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	68d2      	ldr	r2, [r2, #12]
 80067ee:	4311      	orrs	r1, r2
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	6812      	ldr	r2, [r2, #0]
 80067f4:	430b      	orrs	r3, r1
 80067f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	695a      	ldr	r2, [r3, #20]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	431a      	orrs	r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	430a      	orrs	r2, r1
 8006812:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f042 0201 	orr.w	r2, r2, #1
 8006822:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2220      	movs	r2, #32
 800682e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	000186a0 	.word	0x000186a0
 8006850:	001e847f 	.word	0x001e847f
 8006854:	003d08ff 	.word	0x003d08ff
 8006858:	431bde83 	.word	0x431bde83
 800685c:	10624dd3 	.word	0x10624dd3

08006860 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af02      	add	r7, sp, #8
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	607a      	str	r2, [r7, #4]
 800686a:	461a      	mov	r2, r3
 800686c:	460b      	mov	r3, r1
 800686e:	817b      	strh	r3, [r7, #10]
 8006870:	4613      	mov	r3, r2
 8006872:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006874:	f7ff f8dc 	bl	8005a30 <HAL_GetTick>
 8006878:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b20      	cmp	r3, #32
 8006884:	f040 80e0 	bne.w	8006a48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	2319      	movs	r3, #25
 800688e:	2201      	movs	r2, #1
 8006890:	4970      	ldr	r1, [pc, #448]	; (8006a54 <HAL_I2C_Master_Transmit+0x1f4>)
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f000 ff66 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800689e:	2302      	movs	r3, #2
 80068a0:	e0d3      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d101      	bne.n	80068b0 <HAL_I2C_Master_Transmit+0x50>
 80068ac:	2302      	movs	r3, #2
 80068ae:	e0cc      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d007      	beq.n	80068d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f042 0201 	orr.w	r2, r2, #1
 80068d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2221      	movs	r2, #33	; 0x21
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2210      	movs	r2, #16
 80068f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	893a      	ldrh	r2, [r7, #8]
 8006906:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	4a50      	ldr	r2, [pc, #320]	; (8006a58 <HAL_I2C_Master_Transmit+0x1f8>)
 8006916:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006918:	8979      	ldrh	r1, [r7, #10]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	6a3a      	ldr	r2, [r7, #32]
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f000 fce8 	bl	80072f4 <I2C_MasterRequestWrite>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e08d      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800692e:	2300      	movs	r3, #0
 8006930:	613b      	str	r3, [r7, #16]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	613b      	str	r3, [r7, #16]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	613b      	str	r3, [r7, #16]
 8006942:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006944:	e066      	b.n	8006a14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	6a39      	ldr	r1, [r7, #32]
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f000 ffe0 	bl	8007910 <I2C_WaitOnTXEFlagUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00d      	beq.n	8006972 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	2b04      	cmp	r3, #4
 800695c:	d107      	bne.n	800696e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800696c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e06b      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006976:	781a      	ldrb	r2, [r3, #0]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698c:	b29b      	uxth	r3, r3
 800698e:	3b01      	subs	r3, #1
 8006990:	b29a      	uxth	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800699a:	3b01      	subs	r3, #1
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	695b      	ldr	r3, [r3, #20]
 80069a8:	f003 0304 	and.w	r3, r3, #4
 80069ac:	2b04      	cmp	r3, #4
 80069ae:	d11b      	bne.n	80069e8 <HAL_I2C_Master_Transmit+0x188>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d017      	beq.n	80069e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	781a      	ldrb	r2, [r3, #0]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c8:	1c5a      	adds	r2, r3, #1
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069e0:	3b01      	subs	r3, #1
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	6a39      	ldr	r1, [r7, #32]
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 ffd0 	bl	8007992 <I2C_WaitOnBTFFlagUntilTimeout>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00d      	beq.n	8006a14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fc:	2b04      	cmp	r3, #4
 80069fe:	d107      	bne.n	8006a10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e01a      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d194      	bne.n	8006946 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	e000      	b.n	8006a4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006a48:	2302      	movs	r3, #2
  }
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3718      	adds	r7, #24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	00100002 	.word	0x00100002
 8006a58:	ffff0000 	.word	0xffff0000

08006a5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b08c      	sub	sp, #48	; 0x30
 8006a60:	af02      	add	r7, sp, #8
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	607a      	str	r2, [r7, #4]
 8006a66:	461a      	mov	r2, r3
 8006a68:	460b      	mov	r3, r1
 8006a6a:	817b      	strh	r3, [r7, #10]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a70:	f7fe ffde 	bl	8005a30 <HAL_GetTick>
 8006a74:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b20      	cmp	r3, #32
 8006a80:	f040 820b 	bne.w	8006e9a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	2319      	movs	r3, #25
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	497c      	ldr	r1, [pc, #496]	; (8006c80 <HAL_I2C_Master_Receive+0x224>)
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f000 fe68 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d001      	beq.n	8006a9e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	e1fe      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d101      	bne.n	8006aac <HAL_I2C_Master_Receive+0x50>
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e1f7      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d007      	beq.n	8006ad2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f042 0201 	orr.w	r2, r2, #1
 8006ad0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ae0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2222      	movs	r2, #34	; 0x22
 8006ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2210      	movs	r2, #16
 8006aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	893a      	ldrh	r2, [r7, #8]
 8006b02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	4a5c      	ldr	r2, [pc, #368]	; (8006c84 <HAL_I2C_Master_Receive+0x228>)
 8006b12:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b14:	8979      	ldrh	r1, [r7, #10]
 8006b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 fc6c 	bl	80073f8 <I2C_MasterRequestRead>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d001      	beq.n	8006b2a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e1b8      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d113      	bne.n	8006b5a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b32:	2300      	movs	r3, #0
 8006b34:	623b      	str	r3, [r7, #32]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	695b      	ldr	r3, [r3, #20]
 8006b3c:	623b      	str	r3, [r7, #32]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	623b      	str	r3, [r7, #32]
 8006b46:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	e18c      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d11b      	bne.n	8006b9a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b72:	2300      	movs	r3, #0
 8006b74:	61fb      	str	r3, [r7, #28]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	61fb      	str	r3, [r7, #28]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	61fb      	str	r3, [r7, #28]
 8006b86:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b96:	601a      	str	r2, [r3, #0]
 8006b98:	e16c      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d11b      	bne.n	8006bda <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61bb      	str	r3, [r7, #24]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	61bb      	str	r3, [r7, #24]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	61bb      	str	r3, [r7, #24]
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	e14c      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006be8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bea:	2300      	movs	r3, #0
 8006bec:	617b      	str	r3, [r7, #20]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	617b      	str	r3, [r7, #20]
 8006bfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006c00:	e138      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c06:	2b03      	cmp	r3, #3
 8006c08:	f200 80f1 	bhi.w	8006dee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d123      	bne.n	8006c5c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 fefb 	bl	8007a14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d001      	beq.n	8006c28 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e139      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	691a      	ldr	r2, [r3, #16]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c5a:	e10b      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d14e      	bne.n	8006d02 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	4906      	ldr	r1, [pc, #24]	; (8006c88 <HAL_I2C_Master_Receive+0x22c>)
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fd78 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d008      	beq.n	8006c8c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e10e      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
 8006c7e:	bf00      	nop
 8006c80:	00100002 	.word	0x00100002
 8006c84:	ffff0000 	.word	0xffff0000
 8006c88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	691a      	ldr	r2, [r3, #16]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	b2d2      	uxtb	r2, r2
 8006ca8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	691a      	ldr	r2, [r3, #16]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd8:	b2d2      	uxtb	r2, r2
 8006cda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cea:	3b01      	subs	r3, #1
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	b29a      	uxth	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d00:	e0b8      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d08:	2200      	movs	r2, #0
 8006d0a:	4966      	ldr	r1, [pc, #408]	; (8006ea4 <HAL_I2C_Master_Receive+0x448>)
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 fd29 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e0bf      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	691a      	ldr	r2, [r3, #16]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d64:	2200      	movs	r2, #0
 8006d66:	494f      	ldr	r1, [pc, #316]	; (8006ea4 <HAL_I2C_Master_Receive+0x448>)
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 fcfb 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d001      	beq.n	8006d78 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e091      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	691a      	ldr	r2, [r3, #16]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d92:	b2d2      	uxtb	r2, r2
 8006d94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	3b01      	subs	r3, #1
 8006db4:	b29a      	uxth	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc4:	b2d2      	uxtb	r2, r2
 8006dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006dec:	e042      	b.n	8006e74 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006df0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 fe0e 	bl	8007a14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d001      	beq.n	8006e02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e04c      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	691a      	ldr	r2, [r3, #16]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0c:	b2d2      	uxtb	r2, r2
 8006e0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	f003 0304 	and.w	r3, r3, #4
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d118      	bne.n	8006e74 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	691a      	ldr	r2, [r3, #16]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4c:	b2d2      	uxtb	r2, r2
 8006e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e54:	1c5a      	adds	r2, r3, #1
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f47f aec2 	bne.w	8006c02 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e96:	2300      	movs	r3, #0
 8006e98:	e000      	b.n	8006e9c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006e9a:	2302      	movs	r3, #2
  }
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3728      	adds	r7, #40	; 0x28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	00010004 	.word	0x00010004

08006ea8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08c      	sub	sp, #48	; 0x30
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	4608      	mov	r0, r1
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	817b      	strh	r3, [r7, #10]
 8006eba:	460b      	mov	r3, r1
 8006ebc:	813b      	strh	r3, [r7, #8]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ec2:	f7fe fdb5 	bl	8005a30 <HAL_GetTick>
 8006ec6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b20      	cmp	r3, #32
 8006ed2:	f040 8208 	bne.w	80072e6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed8:	9300      	str	r3, [sp, #0]
 8006eda:	2319      	movs	r3, #25
 8006edc:	2201      	movs	r2, #1
 8006ede:	497b      	ldr	r1, [pc, #492]	; (80070cc <HAL_I2C_Mem_Read+0x224>)
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f000 fc3f 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d001      	beq.n	8006ef0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006eec:	2302      	movs	r3, #2
 8006eee:	e1fb      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d101      	bne.n	8006efe <HAL_I2C_Mem_Read+0x56>
 8006efa:	2302      	movs	r3, #2
 8006efc:	e1f4      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0301 	and.w	r3, r3, #1
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d007      	beq.n	8006f24 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f042 0201 	orr.w	r2, r2, #1
 8006f22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2222      	movs	r2, #34	; 0x22
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2240      	movs	r2, #64	; 0x40
 8006f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006f54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4a5b      	ldr	r2, [pc, #364]	; (80070d0 <HAL_I2C_Mem_Read+0x228>)
 8006f64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f66:	88f8      	ldrh	r0, [r7, #6]
 8006f68:	893a      	ldrh	r2, [r7, #8]
 8006f6a:	8979      	ldrh	r1, [r7, #10]
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	4603      	mov	r3, r0
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f000 fb0c 	bl	8007594 <I2C_RequestMemoryRead>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e1b0      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d113      	bne.n	8006fb6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f8e:	2300      	movs	r3, #0
 8006f90:	623b      	str	r3, [r7, #32]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	695b      	ldr	r3, [r3, #20]
 8006f98:	623b      	str	r3, [r7, #32]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	623b      	str	r3, [r7, #32]
 8006fa2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	e184      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d11b      	bne.n	8006ff6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fce:	2300      	movs	r3, #0
 8006fd0:	61fb      	str	r3, [r7, #28]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	61fb      	str	r3, [r7, #28]
 8006fe2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	e164      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d11b      	bne.n	8007036 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800700c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800701c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800701e:	2300      	movs	r3, #0
 8007020:	61bb      	str	r3, [r7, #24]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	61bb      	str	r3, [r7, #24]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	61bb      	str	r3, [r7, #24]
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	e144      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007036:	2300      	movs	r3, #0
 8007038:	617b      	str	r3, [r7, #20]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	617b      	str	r3, [r7, #20]
 800704a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800704c:	e138      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007052:	2b03      	cmp	r3, #3
 8007054:	f200 80f1 	bhi.w	800723a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800705c:	2b01      	cmp	r3, #1
 800705e:	d123      	bne.n	80070a8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007062:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f000 fcd5 	bl	8007a14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e139      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	691a      	ldr	r2, [r3, #16]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707e:	b2d2      	uxtb	r2, r2
 8007080:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007086:	1c5a      	adds	r2, r3, #1
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007090:	3b01      	subs	r3, #1
 8007092:	b29a      	uxth	r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800709c:	b29b      	uxth	r3, r3
 800709e:	3b01      	subs	r3, #1
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80070a6:	e10b      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ac:	2b02      	cmp	r3, #2
 80070ae:	d14e      	bne.n	800714e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80070b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b6:	2200      	movs	r2, #0
 80070b8:	4906      	ldr	r1, [pc, #24]	; (80070d4 <HAL_I2C_Mem_Read+0x22c>)
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 fb52 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d008      	beq.n	80070d8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e10e      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
 80070ca:	bf00      	nop
 80070cc:	00100002 	.word	0x00100002
 80070d0:	ffff0000 	.word	0xffff0000
 80070d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	691a      	ldr	r2, [r3, #16]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	b2d2      	uxtb	r2, r2
 80070f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fa:	1c5a      	adds	r2, r3, #1
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007104:	3b01      	subs	r3, #1
 8007106:	b29a      	uxth	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007110:	b29b      	uxth	r3, r3
 8007112:	3b01      	subs	r3, #1
 8007114:	b29a      	uxth	r2, r3
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007124:	b2d2      	uxtb	r2, r2
 8007126:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007136:	3b01      	subs	r3, #1
 8007138:	b29a      	uxth	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800714c:	e0b8      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800714e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007154:	2200      	movs	r2, #0
 8007156:	4966      	ldr	r1, [pc, #408]	; (80072f0 <HAL_I2C_Mem_Read+0x448>)
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 fb03 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e0bf      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007176:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	691a      	ldr	r2, [r3, #16]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007182:	b2d2      	uxtb	r2, r2
 8007184:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007194:	3b01      	subs	r3, #1
 8007196:	b29a      	uxth	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	3b01      	subs	r3, #1
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b0:	2200      	movs	r2, #0
 80071b2:	494f      	ldr	r1, [pc, #316]	; (80072f0 <HAL_I2C_Mem_Read+0x448>)
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f000 fad5 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e091      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e6:	1c5a      	adds	r2, r3, #1
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071f0:	3b01      	subs	r3, #1
 80071f2:	b29a      	uxth	r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	3b01      	subs	r3, #1
 8007200:	b29a      	uxth	r2, r3
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	691a      	ldr	r2, [r3, #16]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007222:	3b01      	subs	r3, #1
 8007224:	b29a      	uxth	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800722e:	b29b      	uxth	r3, r3
 8007230:	3b01      	subs	r3, #1
 8007232:	b29a      	uxth	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007238:	e042      	b.n	80072c0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800723a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800723c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 fbe8 	bl	8007a14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e04c      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007260:	1c5a      	adds	r2, r3, #1
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800726a:	3b01      	subs	r3, #1
 800726c:	b29a      	uxth	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007276:	b29b      	uxth	r3, r3
 8007278:	3b01      	subs	r3, #1
 800727a:	b29a      	uxth	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	f003 0304 	and.w	r3, r3, #4
 800728a:	2b04      	cmp	r3, #4
 800728c:	d118      	bne.n	80072c0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	691a      	ldr	r2, [r3, #16]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007298:	b2d2      	uxtb	r2, r2
 800729a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a0:	1c5a      	adds	r2, r3, #1
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072aa:	3b01      	subs	r3, #1
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	3b01      	subs	r3, #1
 80072ba:	b29a      	uxth	r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f47f aec2 	bne.w	800704e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2220      	movs	r2, #32
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2200      	movs	r2, #0
 80072de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	e000      	b.n	80072e8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80072e6:	2302      	movs	r3, #2
  }
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3728      	adds	r7, #40	; 0x28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	00010004 	.word	0x00010004

080072f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b088      	sub	sp, #32
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	607a      	str	r2, [r7, #4]
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	460b      	mov	r3, r1
 8007302:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007308:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2b08      	cmp	r3, #8
 800730e:	d006      	beq.n	800731e <I2C_MasterRequestWrite+0x2a>
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	2b01      	cmp	r3, #1
 8007314:	d003      	beq.n	800731e <I2C_MasterRequestWrite+0x2a>
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800731c:	d108      	bne.n	8007330 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	e00b      	b.n	8007348 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007334:	2b12      	cmp	r3, #18
 8007336:	d107      	bne.n	8007348 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007346:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 fa05 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00d      	beq.n	800737c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800736a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800736e:	d103      	bne.n	8007378 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007376:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e035      	b.n	80073e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007384:	d108      	bne.n	8007398 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007386:	897b      	ldrh	r3, [r7, #10]
 8007388:	b2db      	uxtb	r3, r3
 800738a:	461a      	mov	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007394:	611a      	str	r2, [r3, #16]
 8007396:	e01b      	b.n	80073d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007398:	897b      	ldrh	r3, [r7, #10]
 800739a:	11db      	asrs	r3, r3, #7
 800739c:	b2db      	uxtb	r3, r3
 800739e:	f003 0306 	and.w	r3, r3, #6
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	f063 030f 	orn	r3, r3, #15
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	490e      	ldr	r1, [pc, #56]	; (80073f0 <I2C_MasterRequestWrite+0xfc>)
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f000 fa2b 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d001      	beq.n	80073c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e010      	b.n	80073e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80073c6:	897b      	ldrh	r3, [r7, #10]
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	4907      	ldr	r1, [pc, #28]	; (80073f4 <I2C_MasterRequestWrite+0x100>)
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 fa1b 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e000      	b.n	80073e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	00010008 	.word	0x00010008
 80073f4:	00010002 	.word	0x00010002

080073f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b088      	sub	sp, #32
 80073fc:	af02      	add	r7, sp, #8
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	607a      	str	r2, [r7, #4]
 8007402:	603b      	str	r3, [r7, #0]
 8007404:	460b      	mov	r3, r1
 8007406:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800741c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	2b08      	cmp	r3, #8
 8007422:	d006      	beq.n	8007432 <I2C_MasterRequestRead+0x3a>
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2b01      	cmp	r3, #1
 8007428:	d003      	beq.n	8007432 <I2C_MasterRequestRead+0x3a>
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007430:	d108      	bne.n	8007444 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	e00b      	b.n	800745c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007448:	2b11      	cmp	r3, #17
 800744a:	d107      	bne.n	800745c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800745a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f000 f97b 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00d      	beq.n	8007490 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007482:	d103      	bne.n	800748c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f44f 7200 	mov.w	r2, #512	; 0x200
 800748a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e079      	b.n	8007584 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007498:	d108      	bne.n	80074ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800749a:	897b      	ldrh	r3, [r7, #10]
 800749c:	b2db      	uxtb	r3, r3
 800749e:	f043 0301 	orr.w	r3, r3, #1
 80074a2:	b2da      	uxtb	r2, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	611a      	str	r2, [r3, #16]
 80074aa:	e05f      	b.n	800756c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80074ac:	897b      	ldrh	r3, [r7, #10]
 80074ae:	11db      	asrs	r3, r3, #7
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	f003 0306 	and.w	r3, r3, #6
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	f063 030f 	orn	r3, r3, #15
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	4930      	ldr	r1, [pc, #192]	; (800758c <I2C_MasterRequestRead+0x194>)
 80074ca:	68f8      	ldr	r0, [r7, #12]
 80074cc:	f000 f9a1 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e054      	b.n	8007584 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80074da:	897b      	ldrh	r3, [r7, #10]
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	4929      	ldr	r1, [pc, #164]	; (8007590 <I2C_MasterRequestRead+0x198>)
 80074ea:	68f8      	ldr	r0, [r7, #12]
 80074ec:	f000 f991 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d001      	beq.n	80074fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e044      	b.n	8007584 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074fa:	2300      	movs	r3, #0
 80074fc:	613b      	str	r3, [r7, #16]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	613b      	str	r3, [r7, #16]
 800750e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800751e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 f919 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00d      	beq.n	8007554 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007546:	d103      	bne.n	8007550 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800754e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e017      	b.n	8007584 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007554:	897b      	ldrh	r3, [r7, #10]
 8007556:	11db      	asrs	r3, r3, #7
 8007558:	b2db      	uxtb	r3, r3
 800755a:	f003 0306 	and.w	r3, r3, #6
 800755e:	b2db      	uxtb	r3, r3
 8007560:	f063 030e 	orn	r3, r3, #14
 8007564:	b2da      	uxtb	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	4907      	ldr	r1, [pc, #28]	; (8007590 <I2C_MasterRequestRead+0x198>)
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 f94d 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e000      	b.n	8007584 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	00010008 	.word	0x00010008
 8007590:	00010002 	.word	0x00010002

08007594 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b088      	sub	sp, #32
 8007598:	af02      	add	r7, sp, #8
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	4608      	mov	r0, r1
 800759e:	4611      	mov	r1, r2
 80075a0:	461a      	mov	r2, r3
 80075a2:	4603      	mov	r3, r0
 80075a4:	817b      	strh	r3, [r7, #10]
 80075a6:	460b      	mov	r3, r1
 80075a8:	813b      	strh	r3, [r7, #8]
 80075aa:	4613      	mov	r3, r2
 80075ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f000 f8c2 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00d      	beq.n	8007602 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075f4:	d103      	bne.n	80075fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e0aa      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007602:	897b      	ldrh	r3, [r7, #10]
 8007604:	b2db      	uxtb	r3, r3
 8007606:	461a      	mov	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007610:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	6a3a      	ldr	r2, [r7, #32]
 8007616:	4952      	ldr	r1, [pc, #328]	; (8007760 <I2C_RequestMemoryRead+0x1cc>)
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 f8fa 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e097      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007628:	2300      	movs	r3, #0
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	617b      	str	r3, [r7, #20]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	617b      	str	r3, [r7, #20]
 800763c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800763e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007640:	6a39      	ldr	r1, [r7, #32]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 f964 	bl	8007910 <I2C_WaitOnTXEFlagUntilTimeout>
 8007648:	4603      	mov	r3, r0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00d      	beq.n	800766a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	2b04      	cmp	r3, #4
 8007654:	d107      	bne.n	8007666 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007664:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e076      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d105      	bne.n	800767c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007670:	893b      	ldrh	r3, [r7, #8]
 8007672:	b2da      	uxtb	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	611a      	str	r2, [r3, #16]
 800767a:	e021      	b.n	80076c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800767c:	893b      	ldrh	r3, [r7, #8]
 800767e:	0a1b      	lsrs	r3, r3, #8
 8007680:	b29b      	uxth	r3, r3
 8007682:	b2da      	uxtb	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800768a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800768c:	6a39      	ldr	r1, [r7, #32]
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f000 f93e 	bl	8007910 <I2C_WaitOnTXEFlagUntilTimeout>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00d      	beq.n	80076b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769e:	2b04      	cmp	r3, #4
 80076a0:	d107      	bne.n	80076b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e050      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076b6:	893b      	ldrh	r3, [r7, #8]
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076c2:	6a39      	ldr	r1, [r7, #32]
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f923 	bl	8007910 <I2C_WaitOnTXEFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00d      	beq.n	80076ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d107      	bne.n	80076e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e035      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	2200      	movs	r2, #0
 8007704:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 f82b 	bl	8007764 <I2C_WaitOnFlagUntilTimeout>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00d      	beq.n	8007730 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800771e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007722:	d103      	bne.n	800772c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f44f 7200 	mov.w	r2, #512	; 0x200
 800772a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e013      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007730:	897b      	ldrh	r3, [r7, #10]
 8007732:	b2db      	uxtb	r3, r3
 8007734:	f043 0301 	orr.w	r3, r3, #1
 8007738:	b2da      	uxtb	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007742:	6a3a      	ldr	r2, [r7, #32]
 8007744:	4906      	ldr	r1, [pc, #24]	; (8007760 <I2C_RequestMemoryRead+0x1cc>)
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 f863 	bl	8007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3718      	adds	r7, #24
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	00010002 	.word	0x00010002

08007764 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	603b      	str	r3, [r7, #0]
 8007770:	4613      	mov	r3, r2
 8007772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007774:	e025      	b.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800777c:	d021      	beq.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800777e:	f7fe f957 	bl	8005a30 <HAL_GetTick>
 8007782:	4602      	mov	r2, r0
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	1ad3      	subs	r3, r2, r3
 8007788:	683a      	ldr	r2, [r7, #0]
 800778a:	429a      	cmp	r2, r3
 800778c:	d302      	bcc.n	8007794 <I2C_WaitOnFlagUntilTimeout+0x30>
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d116      	bne.n	80077c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2220      	movs	r2, #32
 800779e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ae:	f043 0220 	orr.w	r2, r3, #32
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e023      	b.n	800780a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	0c1b      	lsrs	r3, r3, #16
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d10d      	bne.n	80077e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	43da      	mvns	r2, r3
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4013      	ands	r3, r2
 80077d8:	b29b      	uxth	r3, r3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	bf0c      	ite	eq
 80077de:	2301      	moveq	r3, #1
 80077e0:	2300      	movne	r3, #0
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	461a      	mov	r2, r3
 80077e6:	e00c      	b.n	8007802 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	43da      	mvns	r2, r3
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	4013      	ands	r3, r2
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	bf0c      	ite	eq
 80077fa:	2301      	moveq	r3, #1
 80077fc:	2300      	movne	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	461a      	mov	r2, r3
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	429a      	cmp	r2, r3
 8007806:	d0b6      	beq.n	8007776 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b084      	sub	sp, #16
 8007816:	af00      	add	r7, sp, #0
 8007818:	60f8      	str	r0, [r7, #12]
 800781a:	60b9      	str	r1, [r7, #8]
 800781c:	607a      	str	r2, [r7, #4]
 800781e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007820:	e051      	b.n	80078c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800782c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007830:	d123      	bne.n	800787a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007840:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800784a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2220      	movs	r2, #32
 8007856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007866:	f043 0204 	orr.w	r2, r3, #4
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e046      	b.n	8007908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007880:	d021      	beq.n	80078c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007882:	f7fe f8d5 	bl	8005a30 <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	429a      	cmp	r2, r3
 8007890:	d302      	bcc.n	8007898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d116      	bne.n	80078c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2200      	movs	r2, #0
 800789c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2220      	movs	r2, #32
 80078a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b2:	f043 0220 	orr.w	r2, r3, #32
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e020      	b.n	8007908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	0c1b      	lsrs	r3, r3, #16
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d10c      	bne.n	80078ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	43da      	mvns	r2, r3
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	4013      	ands	r3, r2
 80078dc:	b29b      	uxth	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	bf14      	ite	ne
 80078e2:	2301      	movne	r3, #1
 80078e4:	2300      	moveq	r3, #0
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	e00b      	b.n	8007902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	699b      	ldr	r3, [r3, #24]
 80078f0:	43da      	mvns	r2, r3
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	4013      	ands	r3, r2
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	bf14      	ite	ne
 80078fc:	2301      	movne	r3, #1
 80078fe:	2300      	moveq	r3, #0
 8007900:	b2db      	uxtb	r3, r3
 8007902:	2b00      	cmp	r3, #0
 8007904:	d18d      	bne.n	8007822 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800791c:	e02d      	b.n	800797a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f000 f8ce 	bl	8007ac0 <I2C_IsAcknowledgeFailed>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e02d      	b.n	800798a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007934:	d021      	beq.n	800797a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007936:	f7fe f87b 	bl	8005a30 <HAL_GetTick>
 800793a:	4602      	mov	r2, r0
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	1ad3      	subs	r3, r2, r3
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	429a      	cmp	r2, r3
 8007944:	d302      	bcc.n	800794c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d116      	bne.n	800797a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2220      	movs	r2, #32
 8007956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007966:	f043 0220 	orr.w	r2, r3, #32
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e007      	b.n	800798a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007984:	2b80      	cmp	r3, #128	; 0x80
 8007986:	d1ca      	bne.n	800791e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}

08007992 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007992:	b580      	push	{r7, lr}
 8007994:	b084      	sub	sp, #16
 8007996:	af00      	add	r7, sp, #0
 8007998:	60f8      	str	r0, [r7, #12]
 800799a:	60b9      	str	r1, [r7, #8]
 800799c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800799e:	e02d      	b.n	80079fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80079a0:	68f8      	ldr	r0, [r7, #12]
 80079a2:	f000 f88d 	bl	8007ac0 <I2C_IsAcknowledgeFailed>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e02d      	b.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079b6:	d021      	beq.n	80079fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079b8:	f7fe f83a 	bl	8005a30 <HAL_GetTick>
 80079bc:	4602      	mov	r2, r0
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	68ba      	ldr	r2, [r7, #8]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d302      	bcc.n	80079ce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d116      	bne.n	80079fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2220      	movs	r2, #32
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	f043 0220 	orr.w	r2, r3, #32
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e007      	b.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	f003 0304 	and.w	r3, r3, #4
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	d1ca      	bne.n	80079a0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a0a:	2300      	movs	r3, #0
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	60b9      	str	r1, [r7, #8]
 8007a1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a20:	e042      	b.n	8007aa8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	f003 0310 	and.w	r3, r3, #16
 8007a2c:	2b10      	cmp	r3, #16
 8007a2e:	d119      	bne.n	8007a64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f06f 0210 	mvn.w	r2, #16
 8007a38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e029      	b.n	8007ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a64:	f7fd ffe4 	bl	8005a30 <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	68ba      	ldr	r2, [r7, #8]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d302      	bcc.n	8007a7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d116      	bne.n	8007aa8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2220      	movs	r2, #32
 8007a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a94:	f043 0220 	orr.w	r2, r3, #32
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e007      	b.n	8007ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab2:	2b40      	cmp	r3, #64	; 0x40
 8007ab4:	d1b5      	bne.n	8007a22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3710      	adds	r7, #16
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ad2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad6:	d11b      	bne.n	8007b10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ae0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2220      	movs	r2, #32
 8007aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007afc:	f043 0204 	orr.w	r2, r3, #4
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e000      	b.n	8007b12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr

08007b1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007b1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b20:	b08f      	sub	sp, #60	; 0x3c
 8007b22:	af0a      	add	r7, sp, #40	; 0x28
 8007b24:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e10f      	b.n	8007d50 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d106      	bne.n	8007b50 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f00e fb38 	bl	80161c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2203      	movs	r2, #3
 8007b54:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d102      	bne.n	8007b6a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f003 fecd 	bl	800b90e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	603b      	str	r3, [r7, #0]
 8007b7a:	687e      	ldr	r6, [r7, #4]
 8007b7c:	466d      	mov	r5, sp
 8007b7e:	f106 0410 	add.w	r4, r6, #16
 8007b82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007b86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007b8a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007b8e:	e885 0003 	stmia.w	r5, {r0, r1}
 8007b92:	1d33      	adds	r3, r6, #4
 8007b94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b96:	6838      	ldr	r0, [r7, #0]
 8007b98:	f003 fda4 	bl	800b6e4 <USB_CoreInit>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d005      	beq.n	8007bae <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e0d0      	b.n	8007d50 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f003 febb 	bl	800b930 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007bba:	2300      	movs	r3, #0
 8007bbc:	73fb      	strb	r3, [r7, #15]
 8007bbe:	e04a      	b.n	8007c56 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007bc0:	7bfa      	ldrb	r2, [r7, #15]
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	00db      	lsls	r3, r3, #3
 8007bc8:	1a9b      	subs	r3, r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	440b      	add	r3, r1
 8007bce:	333d      	adds	r3, #61	; 0x3d
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007bd4:	7bfa      	ldrb	r2, [r7, #15]
 8007bd6:	6879      	ldr	r1, [r7, #4]
 8007bd8:	4613      	mov	r3, r2
 8007bda:	00db      	lsls	r3, r3, #3
 8007bdc:	1a9b      	subs	r3, r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	440b      	add	r3, r1
 8007be2:	333c      	adds	r3, #60	; 0x3c
 8007be4:	7bfa      	ldrb	r2, [r7, #15]
 8007be6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007be8:	7bfa      	ldrb	r2, [r7, #15]
 8007bea:	7bfb      	ldrb	r3, [r7, #15]
 8007bec:	b298      	uxth	r0, r3
 8007bee:	6879      	ldr	r1, [r7, #4]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	00db      	lsls	r3, r3, #3
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	440b      	add	r3, r1
 8007bfa:	3342      	adds	r3, #66	; 0x42
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c00:	7bfa      	ldrb	r2, [r7, #15]
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	00db      	lsls	r3, r3, #3
 8007c08:	1a9b      	subs	r3, r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	440b      	add	r3, r1
 8007c0e:	333f      	adds	r3, #63	; 0x3f
 8007c10:	2200      	movs	r2, #0
 8007c12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007c14:	7bfa      	ldrb	r2, [r7, #15]
 8007c16:	6879      	ldr	r1, [r7, #4]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	00db      	lsls	r3, r3, #3
 8007c1c:	1a9b      	subs	r3, r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	440b      	add	r3, r1
 8007c22:	3344      	adds	r3, #68	; 0x44
 8007c24:	2200      	movs	r2, #0
 8007c26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007c28:	7bfa      	ldrb	r2, [r7, #15]
 8007c2a:	6879      	ldr	r1, [r7, #4]
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	00db      	lsls	r3, r3, #3
 8007c30:	1a9b      	subs	r3, r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	440b      	add	r3, r1
 8007c36:	3348      	adds	r3, #72	; 0x48
 8007c38:	2200      	movs	r2, #0
 8007c3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007c3c:	7bfa      	ldrb	r2, [r7, #15]
 8007c3e:	6879      	ldr	r1, [r7, #4]
 8007c40:	4613      	mov	r3, r2
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	1a9b      	subs	r3, r3, r2
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	440b      	add	r3, r1
 8007c4a:	3350      	adds	r3, #80	; 0x50
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
 8007c52:	3301      	adds	r3, #1
 8007c54:	73fb      	strb	r3, [r7, #15]
 8007c56:	7bfa      	ldrb	r2, [r7, #15]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d3af      	bcc.n	8007bc0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c60:	2300      	movs	r3, #0
 8007c62:	73fb      	strb	r3, [r7, #15]
 8007c64:	e044      	b.n	8007cf0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007c66:	7bfa      	ldrb	r2, [r7, #15]
 8007c68:	6879      	ldr	r1, [r7, #4]
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	00db      	lsls	r3, r3, #3
 8007c6e:	1a9b      	subs	r3, r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	440b      	add	r3, r1
 8007c74:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8007c78:	2200      	movs	r2, #0
 8007c7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007c7c:	7bfa      	ldrb	r2, [r7, #15]
 8007c7e:	6879      	ldr	r1, [r7, #4]
 8007c80:	4613      	mov	r3, r2
 8007c82:	00db      	lsls	r3, r3, #3
 8007c84:	1a9b      	subs	r3, r3, r2
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	440b      	add	r3, r1
 8007c8a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007c8e:	7bfa      	ldrb	r2, [r7, #15]
 8007c90:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007c92:	7bfa      	ldrb	r2, [r7, #15]
 8007c94:	6879      	ldr	r1, [r7, #4]
 8007c96:	4613      	mov	r3, r2
 8007c98:	00db      	lsls	r3, r3, #3
 8007c9a:	1a9b      	subs	r3, r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	440b      	add	r3, r1
 8007ca0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007ca8:	7bfa      	ldrb	r2, [r7, #15]
 8007caa:	6879      	ldr	r1, [r7, #4]
 8007cac:	4613      	mov	r3, r2
 8007cae:	00db      	lsls	r3, r3, #3
 8007cb0:	1a9b      	subs	r3, r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	440b      	add	r3, r1
 8007cb6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007cba:	2200      	movs	r2, #0
 8007cbc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007cbe:	7bfa      	ldrb	r2, [r7, #15]
 8007cc0:	6879      	ldr	r1, [r7, #4]
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	1a9b      	subs	r3, r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	440b      	add	r3, r1
 8007ccc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007cd4:	7bfa      	ldrb	r2, [r7, #15]
 8007cd6:	6879      	ldr	r1, [r7, #4]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	00db      	lsls	r3, r3, #3
 8007cdc:	1a9b      	subs	r3, r3, r2
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	440b      	add	r3, r1
 8007ce2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cea:	7bfb      	ldrb	r3, [r7, #15]
 8007cec:	3301      	adds	r3, #1
 8007cee:	73fb      	strb	r3, [r7, #15]
 8007cf0:	7bfa      	ldrb	r2, [r7, #15]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d3b5      	bcc.n	8007c66 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	603b      	str	r3, [r7, #0]
 8007d00:	687e      	ldr	r6, [r7, #4]
 8007d02:	466d      	mov	r5, sp
 8007d04:	f106 0410 	add.w	r4, r6, #16
 8007d08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d10:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007d14:	e885 0003 	stmia.w	r5, {r0, r1}
 8007d18:	1d33      	adds	r3, r6, #4
 8007d1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d1c:	6838      	ldr	r0, [r7, #0]
 8007d1e:	f003 fe53 	bl	800b9c8 <USB_DevInit>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d005      	beq.n	8007d34 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	e00d      	b.n	8007d50 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f004 fecf 	bl	800caec <USB_DevDisconnect>

  return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3714      	adds	r7, #20
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007d58 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d101      	bne.n	8007d74 <HAL_PCD_Start+0x1c>
 8007d70:	2302      	movs	r3, #2
 8007d72:	e020      	b.n	8007db6 <HAL_PCD_Start+0x5e>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d109      	bne.n	8007d98 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d005      	beq.n	8007d98 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f003 fda5 	bl	800b8ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f004 fe7f 	bl	800caaa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}

08007dbe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007dbe:	b590      	push	{r4, r7, lr}
 8007dc0:	b08d      	sub	sp, #52	; 0x34
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f004 ff3d 	bl	800cc54 <USB_GetMode>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f040 839d 	bne.w	800851c <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f004 fea1 	bl	800cb2e <USB_ReadInterrupts>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 8393 	beq.w	800851a <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f004 fe98 	bl	800cb2e <USB_ReadInterrupts>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d107      	bne.n	8007e18 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	695a      	ldr	r2, [r3, #20]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f002 0202 	and.w	r2, r2, #2
 8007e16:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f004 fe86 	bl	800cb2e <USB_ReadInterrupts>
 8007e22:	4603      	mov	r3, r0
 8007e24:	f003 0310 	and.w	r3, r3, #16
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d161      	bne.n	8007ef0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	699a      	ldr	r2, [r3, #24]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f022 0210 	bic.w	r2, r2, #16
 8007e3a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	f003 020f 	and.w	r2, r3, #15
 8007e48:	4613      	mov	r3, r2
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	1a9b      	subs	r3, r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	4413      	add	r3, r2
 8007e58:	3304      	adds	r3, #4
 8007e5a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	0c5b      	lsrs	r3, r3, #17
 8007e60:	f003 030f 	and.w	r3, r3, #15
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d124      	bne.n	8007eb2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007e6e:	4013      	ands	r3, r2
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d035      	beq.n	8007ee0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	091b      	lsrs	r3, r3, #4
 8007e7c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007e7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	461a      	mov	r2, r3
 8007e86:	6a38      	ldr	r0, [r7, #32]
 8007e88:	f004 fcbd 	bl	800c806 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	68da      	ldr	r2, [r3, #12]
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	091b      	lsrs	r3, r3, #4
 8007e94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e98:	441a      	add	r2, r3
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	699a      	ldr	r2, [r3, #24]
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	091b      	lsrs	r3, r3, #4
 8007ea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007eaa:	441a      	add	r2, r3
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	619a      	str	r2, [r3, #24]
 8007eb0:	e016      	b.n	8007ee0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007eb2:	69bb      	ldr	r3, [r7, #24]
 8007eb4:	0c5b      	lsrs	r3, r3, #17
 8007eb6:	f003 030f 	and.w	r3, r3, #15
 8007eba:	2b06      	cmp	r3, #6
 8007ebc:	d110      	bne.n	8007ee0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007ec4:	2208      	movs	r2, #8
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	6a38      	ldr	r0, [r7, #32]
 8007eca:	f004 fc9c 	bl	800c806 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	699a      	ldr	r2, [r3, #24]
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	091b      	lsrs	r3, r3, #4
 8007ed6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007eda:	441a      	add	r2, r3
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	699a      	ldr	r2, [r3, #24]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f042 0210 	orr.w	r2, r2, #16
 8007eee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f004 fe1a 	bl	800cb2e <USB_ReadInterrupts>
 8007efa:	4603      	mov	r3, r0
 8007efc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f00:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007f04:	d16e      	bne.n	8007fe4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f004 fe20 	bl	800cb54 <USB_ReadDevAllOutEpInterrupt>
 8007f14:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007f16:	e062      	b.n	8007fde <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d057      	beq.n	8007fd2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f28:	b2d2      	uxtb	r2, r2
 8007f2a:	4611      	mov	r1, r2
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f004 fe45 	bl	800cbbc <USB_ReadDevOutEPInterrupt>
 8007f32:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00c      	beq.n	8007f58 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f40:	015a      	lsls	r2, r3, #5
 8007f42:	69fb      	ldr	r3, [r7, #28]
 8007f44:	4413      	add	r3, r2
 8007f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007f50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fdb0 	bl	8008ab8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f003 0308 	and.w	r3, r3, #8
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00c      	beq.n	8007f7c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f64:	015a      	lsls	r2, r3, #5
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	4413      	add	r3, r2
 8007f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f6e:	461a      	mov	r2, r3
 8007f70:	2308      	movs	r3, #8
 8007f72:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007f74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 feaa 	bl	8008cd0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f003 0310 	and.w	r3, r3, #16
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d008      	beq.n	8007f98 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f88:	015a      	lsls	r2, r3, #5
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f92:	461a      	mov	r2, r3
 8007f94:	2310      	movs	r3, #16
 8007f96:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	f003 0320 	and.w	r3, r3, #32
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d008      	beq.n	8007fb4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa4:	015a      	lsls	r2, r3, #5
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fae:	461a      	mov	r2, r3
 8007fb0:	2320      	movs	r3, #32
 8007fb2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d009      	beq.n	8007fd2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007fd0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fda:	085b      	lsrs	r3, r3, #1
 8007fdc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d199      	bne.n	8007f18 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f004 fda0 	bl	800cb2e <USB_ReadInterrupts>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ff4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007ff8:	f040 80c0 	bne.w	800817c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4618      	mov	r0, r3
 8008002:	f004 fdc1 	bl	800cb88 <USB_ReadDevAllInEpInterrupt>
 8008006:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800800c:	e0b2      	b.n	8008174 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800800e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008010:	f003 0301 	and.w	r3, r3, #1
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80a7 	beq.w	8008168 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008020:	b2d2      	uxtb	r2, r2
 8008022:	4611      	mov	r1, r2
 8008024:	4618      	mov	r0, r3
 8008026:	f004 fde7 	bl	800cbf8 <USB_ReadDevInEPInterrupt>
 800802a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d057      	beq.n	80080e6 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008038:	f003 030f 	and.w	r3, r3, #15
 800803c:	2201      	movs	r2, #1
 800803e:	fa02 f303 	lsl.w	r3, r2, r3
 8008042:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800804a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	43db      	mvns	r3, r3
 8008050:	69f9      	ldr	r1, [r7, #28]
 8008052:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008056:	4013      	ands	r3, r2
 8008058:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008066:	461a      	mov	r2, r3
 8008068:	2301      	movs	r3, #1
 800806a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d132      	bne.n	80080da <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008074:	6879      	ldr	r1, [r7, #4]
 8008076:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008078:	4613      	mov	r3, r2
 800807a:	00db      	lsls	r3, r3, #3
 800807c:	1a9b      	subs	r3, r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	440b      	add	r3, r1
 8008082:	3348      	adds	r3, #72	; 0x48
 8008084:	6819      	ldr	r1, [r3, #0]
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800808a:	4613      	mov	r3, r2
 800808c:	00db      	lsls	r3, r3, #3
 800808e:	1a9b      	subs	r3, r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	4403      	add	r3, r0
 8008094:	3344      	adds	r3, #68	; 0x44
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4419      	add	r1, r3
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800809e:	4613      	mov	r3, r2
 80080a0:	00db      	lsls	r3, r3, #3
 80080a2:	1a9b      	subs	r3, r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4403      	add	r3, r0
 80080a8:	3348      	adds	r3, #72	; 0x48
 80080aa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d113      	bne.n	80080da <HAL_PCD_IRQHandler+0x31c>
 80080b2:	6879      	ldr	r1, [r7, #4]
 80080b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080b6:	4613      	mov	r3, r2
 80080b8:	00db      	lsls	r3, r3, #3
 80080ba:	1a9b      	subs	r3, r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	440b      	add	r3, r1
 80080c0:	3350      	adds	r3, #80	; 0x50
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d108      	bne.n	80080da <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6818      	ldr	r0, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80080d2:	461a      	mov	r2, r3
 80080d4:	2101      	movs	r1, #1
 80080d6:	f004 fdef 	bl	800ccb8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	4619      	mov	r1, r3
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f00e f8fc 	bl	80162de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	f003 0308 	and.w	r3, r3, #8
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d008      	beq.n	8008102 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80080f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080fc:	461a      	mov	r2, r3
 80080fe:	2308      	movs	r3, #8
 8008100:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	f003 0310 	and.w	r3, r3, #16
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800810c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008118:	461a      	mov	r2, r3
 800811a:	2310      	movs	r3, #16
 800811c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008124:	2b00      	cmp	r3, #0
 8008126:	d008      	beq.n	800813a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008134:	461a      	mov	r2, r3
 8008136:	2340      	movs	r3, #64	; 0x40
 8008138:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	f003 0302 	and.w	r3, r3, #2
 8008140:	2b00      	cmp	r3, #0
 8008142:	d008      	beq.n	8008156 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008146:	015a      	lsls	r2, r3, #5
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	4413      	add	r3, r2
 800814c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008150:	461a      	mov	r2, r3
 8008152:	2302      	movs	r3, #2
 8008154:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 fc1b 	bl	800899e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	3301      	adds	r3, #1
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800816e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008170:	085b      	lsrs	r3, r3, #1
 8008172:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	2b00      	cmp	r3, #0
 8008178:	f47f af49 	bne.w	800800e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4618      	mov	r0, r3
 8008182:	f004 fcd4 	bl	800cb2e <USB_ReadInterrupts>
 8008186:	4603      	mov	r3, r0
 8008188:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800818c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008190:	d122      	bne.n	80081d8 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	69fa      	ldr	r2, [r7, #28]
 800819c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081a0:	f023 0301 	bic.w	r3, r3, #1
 80081a4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d108      	bne.n	80081c2 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80081b8:	2100      	movs	r1, #0
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fe26 	bl	8008e0c <HAL_PCDEx_LPM_Callback>
 80081c0:	e002      	b.n	80081c8 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f00e f902 	bl	80163cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	695a      	ldr	r2, [r3, #20]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80081d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4618      	mov	r0, r3
 80081de:	f004 fca6 	bl	800cb2e <USB_ReadInterrupts>
 80081e2:	4603      	mov	r3, r0
 80081e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081ec:	d112      	bne.n	8008214 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d102      	bne.n	8008204 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f00e f8be 	bl	8016380 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	695a      	ldr	r2, [r3, #20]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008212:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4618      	mov	r0, r3
 800821a:	f004 fc88 	bl	800cb2e <USB_ReadInterrupts>
 800821e:	4603      	mov	r3, r0
 8008220:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008228:	f040 80c7 	bne.w	80083ba <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	69fa      	ldr	r2, [r7, #28]
 8008236:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800823a:	f023 0301 	bic.w	r3, r3, #1
 800823e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2110      	movs	r1, #16
 8008246:	4618      	mov	r0, r3
 8008248:	f003 fd22 	bl	800bc90 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800824c:	2300      	movs	r3, #0
 800824e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008250:	e056      	b.n	8008300 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	4413      	add	r3, r2
 800825a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800825e:	461a      	mov	r2, r3
 8008260:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008264:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008268:	015a      	lsls	r2, r3, #5
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	4413      	add	r3, r2
 800826e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008276:	0151      	lsls	r1, r2, #5
 8008278:	69fa      	ldr	r2, [r7, #28]
 800827a:	440a      	add	r2, r1
 800827c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008280:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008284:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008288:	015a      	lsls	r2, r3, #5
 800828a:	69fb      	ldr	r3, [r7, #28]
 800828c:	4413      	add	r3, r2
 800828e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008296:	0151      	lsls	r1, r2, #5
 8008298:	69fa      	ldr	r2, [r7, #28]
 800829a:	440a      	add	r2, r1
 800829c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082a0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80082a4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80082a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b2:	461a      	mov	r2, r3
 80082b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80082b8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80082ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	69fa      	ldr	r2, [r7, #28]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082d8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80082da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80082ea:	0151      	lsls	r1, r2, #5
 80082ec:	69fa      	ldr	r2, [r7, #28]
 80082ee:	440a      	add	r2, r1
 80082f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082f4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80082f8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fc:	3301      	adds	r3, #1
 80082fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008306:	429a      	cmp	r2, r3
 8008308:	d3a3      	bcc.n	8008252 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008310:	69db      	ldr	r3, [r3, #28]
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008318:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800831c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008322:	2b00      	cmp	r3, #0
 8008324:	d016      	beq.n	8008354 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800832c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008330:	69fa      	ldr	r2, [r7, #28]
 8008332:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008336:	f043 030b 	orr.w	r3, r3, #11
 800833a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800834c:	f043 030b 	orr.w	r3, r3, #11
 8008350:	6453      	str	r3, [r2, #68]	; 0x44
 8008352:	e015      	b.n	8008380 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	69fa      	ldr	r2, [r7, #28]
 800835e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008362:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008366:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800836a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	69fa      	ldr	r2, [r7, #28]
 8008376:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800837a:	f043 030b 	orr.w	r3, r3, #11
 800837e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	69fa      	ldr	r2, [r7, #28]
 800838a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800838e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008392:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6818      	ldr	r0, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80083a4:	461a      	mov	r2, r3
 80083a6:	f004 fc87 	bl	800ccb8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	695a      	ldr	r2, [r3, #20]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80083b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4618      	mov	r0, r3
 80083c0:	f004 fbb5 	bl	800cb2e <USB_ReadInterrupts>
 80083c4:	4603      	mov	r3, r0
 80083c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80083ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083ce:	d124      	bne.n	800841a <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4618      	mov	r0, r3
 80083d6:	f004 fc4b 	bl	800cc70 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4618      	mov	r0, r3
 80083e0:	f003 fcb3 	bl	800bd4a <USB_GetDevSpeed>
 80083e4:	4603      	mov	r3, r0
 80083e6:	461a      	mov	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681c      	ldr	r4, [r3, #0]
 80083f0:	f001 f958 	bl	80096a4 <HAL_RCC_GetHCLKFreq>
 80083f4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	461a      	mov	r2, r3
 80083fe:	4620      	mov	r0, r4
 8008400:	f003 f9d2 	bl	800b7a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f00d ff92 	bl	801632e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	695a      	ldr	r2, [r3, #20]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008418:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4618      	mov	r0, r3
 8008420:	f004 fb85 	bl	800cb2e <USB_ReadInterrupts>
 8008424:	4603      	mov	r3, r0
 8008426:	f003 0308 	and.w	r3, r3, #8
 800842a:	2b08      	cmp	r3, #8
 800842c:	d10a      	bne.n	8008444 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f00d ff6f 	bl	8016312 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	695a      	ldr	r2, [r3, #20]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f002 0208 	and.w	r2, r2, #8
 8008442:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4618      	mov	r0, r3
 800844a:	f004 fb70 	bl	800cb2e <USB_ReadInterrupts>
 800844e:	4603      	mov	r3, r0
 8008450:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008454:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008458:	d10f      	bne.n	800847a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	b2db      	uxtb	r3, r3
 8008462:	4619      	mov	r1, r3
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f00d ffd1 	bl	801640c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	695a      	ldr	r2, [r3, #20]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008478:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4618      	mov	r0, r3
 8008480:	f004 fb55 	bl	800cb2e <USB_ReadInterrupts>
 8008484:	4603      	mov	r3, r0
 8008486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800848a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800848e:	d10f      	bne.n	80084b0 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008490:	2300      	movs	r3, #0
 8008492:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008496:	b2db      	uxtb	r3, r3
 8008498:	4619      	mov	r1, r3
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f00d ffa4 	bl	80163e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	695a      	ldr	r2, [r3, #20]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80084ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4618      	mov	r0, r3
 80084b6:	f004 fb3a 	bl	800cb2e <USB_ReadInterrupts>
 80084ba:	4603      	mov	r3, r0
 80084bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80084c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084c4:	d10a      	bne.n	80084dc <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f00d ffb2 	bl	8016430 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	695a      	ldr	r2, [r3, #20]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80084da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f004 fb24 	bl	800cb2e <USB_ReadInterrupts>
 80084e6:	4603      	mov	r3, r0
 80084e8:	f003 0304 	and.w	r3, r3, #4
 80084ec:	2b04      	cmp	r3, #4
 80084ee:	d115      	bne.n	800851c <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	f003 0304 	and.w	r3, r3, #4
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d002      	beq.n	8008508 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f00d ffa2 	bl	801644c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6859      	ldr	r1, [r3, #4]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69ba      	ldr	r2, [r7, #24]
 8008514:	430a      	orrs	r2, r1
 8008516:	605a      	str	r2, [r3, #4]
 8008518:	e000      	b.n	800851c <HAL_PCD_IRQHandler+0x75e>
      return;
 800851a:	bf00      	nop
    }
  }
}
 800851c:	3734      	adds	r7, #52	; 0x34
 800851e:	46bd      	mov	sp, r7
 8008520:	bd90      	pop	{r4, r7, pc}

08008522 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b082      	sub	sp, #8
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
 800852a:	460b      	mov	r3, r1
 800852c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008534:	2b01      	cmp	r3, #1
 8008536:	d101      	bne.n	800853c <HAL_PCD_SetAddress+0x1a>
 8008538:	2302      	movs	r3, #2
 800853a:	e013      	b.n	8008564 <HAL_PCD_SetAddress+0x42>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	78fa      	ldrb	r2, [r7, #3]
 8008548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	78fa      	ldrb	r2, [r7, #3]
 8008552:	4611      	mov	r1, r2
 8008554:	4618      	mov	r0, r3
 8008556:	f004 fa82 	bl	800ca5e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	4608      	mov	r0, r1
 8008576:	4611      	mov	r1, r2
 8008578:	461a      	mov	r2, r3
 800857a:	4603      	mov	r3, r0
 800857c:	70fb      	strb	r3, [r7, #3]
 800857e:	460b      	mov	r3, r1
 8008580:	803b      	strh	r3, [r7, #0]
 8008582:	4613      	mov	r3, r2
 8008584:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008586:	2300      	movs	r3, #0
 8008588:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800858a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800858e:	2b00      	cmp	r3, #0
 8008590:	da0f      	bge.n	80085b2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008592:	78fb      	ldrb	r3, [r7, #3]
 8008594:	f003 020f 	and.w	r2, r3, #15
 8008598:	4613      	mov	r3, r2
 800859a:	00db      	lsls	r3, r3, #3
 800859c:	1a9b      	subs	r3, r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	3338      	adds	r3, #56	; 0x38
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	4413      	add	r3, r2
 80085a6:	3304      	adds	r3, #4
 80085a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2201      	movs	r2, #1
 80085ae:	705a      	strb	r2, [r3, #1]
 80085b0:	e00f      	b.n	80085d2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80085b2:	78fb      	ldrb	r3, [r7, #3]
 80085b4:	f003 020f 	and.w	r2, r3, #15
 80085b8:	4613      	mov	r3, r2
 80085ba:	00db      	lsls	r3, r3, #3
 80085bc:	1a9b      	subs	r3, r3, r2
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	4413      	add	r3, r2
 80085c8:	3304      	adds	r3, #4
 80085ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2200      	movs	r2, #0
 80085d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80085d2:	78fb      	ldrb	r3, [r7, #3]
 80085d4:	f003 030f 	and.w	r3, r3, #15
 80085d8:	b2da      	uxtb	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80085de:	883a      	ldrh	r2, [r7, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	78ba      	ldrb	r2, [r7, #2]
 80085e8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	785b      	ldrb	r3, [r3, #1]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d004      	beq.n	80085fc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80085fc:	78bb      	ldrb	r3, [r7, #2]
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d102      	bne.n	8008608 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800860e:	2b01      	cmp	r3, #1
 8008610:	d101      	bne.n	8008616 <HAL_PCD_EP_Open+0xaa>
 8008612:	2302      	movs	r3, #2
 8008614:	e00e      	b.n	8008634 <HAL_PCD_EP_Open+0xc8>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2201      	movs	r2, #1
 800861a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68f9      	ldr	r1, [r7, #12]
 8008624:	4618      	mov	r0, r3
 8008626:	f003 fbb5 	bl	800bd94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008632:	7afb      	ldrb	r3, [r7, #11]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3710      	adds	r7, #16
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	460b      	mov	r3, r1
 8008646:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008648:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800864c:	2b00      	cmp	r3, #0
 800864e:	da0f      	bge.n	8008670 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008650:	78fb      	ldrb	r3, [r7, #3]
 8008652:	f003 020f 	and.w	r2, r3, #15
 8008656:	4613      	mov	r3, r2
 8008658:	00db      	lsls	r3, r3, #3
 800865a:	1a9b      	subs	r3, r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	3338      	adds	r3, #56	; 0x38
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	4413      	add	r3, r2
 8008664:	3304      	adds	r3, #4
 8008666:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2201      	movs	r2, #1
 800866c:	705a      	strb	r2, [r3, #1]
 800866e:	e00f      	b.n	8008690 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008670:	78fb      	ldrb	r3, [r7, #3]
 8008672:	f003 020f 	and.w	r2, r3, #15
 8008676:	4613      	mov	r3, r2
 8008678:	00db      	lsls	r3, r3, #3
 800867a:	1a9b      	subs	r3, r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	4413      	add	r3, r2
 8008686:	3304      	adds	r3, #4
 8008688:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2200      	movs	r2, #0
 800868e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	f003 030f 	and.w	r3, r3, #15
 8008696:	b2da      	uxtb	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d101      	bne.n	80086aa <HAL_PCD_EP_Close+0x6e>
 80086a6:	2302      	movs	r3, #2
 80086a8:	e00e      	b.n	80086c8 <HAL_PCD_EP_Close+0x8c>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68f9      	ldr	r1, [r7, #12]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f003 fbf3 	bl	800bea4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b086      	sub	sp, #24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	607a      	str	r2, [r7, #4]
 80086da:	603b      	str	r3, [r7, #0]
 80086dc:	460b      	mov	r3, r1
 80086de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80086e0:	7afb      	ldrb	r3, [r7, #11]
 80086e2:	f003 020f 	and.w	r2, r3, #15
 80086e6:	4613      	mov	r3, r2
 80086e8:	00db      	lsls	r3, r3, #3
 80086ea:	1a9b      	subs	r3, r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	4413      	add	r3, r2
 80086f6:	3304      	adds	r3, #4
 80086f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	683a      	ldr	r2, [r7, #0]
 8008704:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	2200      	movs	r2, #0
 800870a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	2200      	movs	r2, #0
 8008710:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008712:	7afb      	ldrb	r3, [r7, #11]
 8008714:	f003 030f 	and.w	r3, r3, #15
 8008718:	b2da      	uxtb	r2, r3
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	2b01      	cmp	r3, #1
 8008724:	d102      	bne.n	800872c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800872c:	7afb      	ldrb	r3, [r7, #11]
 800872e:	f003 030f 	and.w	r3, r3, #15
 8008732:	2b00      	cmp	r3, #0
 8008734:	d109      	bne.n	800874a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	b2db      	uxtb	r3, r3
 8008740:	461a      	mov	r2, r3
 8008742:	6979      	ldr	r1, [r7, #20]
 8008744:	f003 fece 	bl	800c4e4 <USB_EP0StartXfer>
 8008748:	e008      	b.n	800875c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6818      	ldr	r0, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	691b      	ldr	r3, [r3, #16]
 8008752:	b2db      	uxtb	r3, r3
 8008754:	461a      	mov	r2, r3
 8008756:	6979      	ldr	r1, [r7, #20]
 8008758:	f003 fc80 	bl	800c05c <USB_EPStartXfer>
  }

  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3718      	adds	r7, #24
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}

08008766 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008766:	b480      	push	{r7}
 8008768:	b083      	sub	sp, #12
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
 800876e:	460b      	mov	r3, r1
 8008770:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008772:	78fb      	ldrb	r3, [r7, #3]
 8008774:	f003 020f 	and.w	r2, r3, #15
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	00db      	lsls	r3, r3, #3
 800877e:	1a9b      	subs	r3, r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	440b      	add	r3, r1
 8008784:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008788:	681b      	ldr	r3, [r3, #0]
}
 800878a:	4618      	mov	r0, r3
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr

08008796 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b086      	sub	sp, #24
 800879a:	af00      	add	r7, sp, #0
 800879c:	60f8      	str	r0, [r7, #12]
 800879e:	607a      	str	r2, [r7, #4]
 80087a0:	603b      	str	r3, [r7, #0]
 80087a2:	460b      	mov	r3, r1
 80087a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087a6:	7afb      	ldrb	r3, [r7, #11]
 80087a8:	f003 020f 	and.w	r2, r3, #15
 80087ac:	4613      	mov	r3, r2
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	1a9b      	subs	r3, r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	3338      	adds	r3, #56	; 0x38
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	4413      	add	r3, r2
 80087ba:	3304      	adds	r3, #4
 80087bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	2200      	movs	r2, #0
 80087ce:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	2201      	movs	r2, #1
 80087d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80087d6:	7afb      	ldrb	r3, [r7, #11]
 80087d8:	f003 030f 	and.w	r3, r3, #15
 80087dc:	b2da      	uxtb	r2, r3
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d102      	bne.n	80087f0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80087f0:	7afb      	ldrb	r3, [r7, #11]
 80087f2:	f003 030f 	and.w	r3, r3, #15
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d109      	bne.n	800880e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6818      	ldr	r0, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	691b      	ldr	r3, [r3, #16]
 8008802:	b2db      	uxtb	r3, r3
 8008804:	461a      	mov	r2, r3
 8008806:	6979      	ldr	r1, [r7, #20]
 8008808:	f003 fe6c 	bl	800c4e4 <USB_EP0StartXfer>
 800880c:	e008      	b.n	8008820 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6818      	ldr	r0, [r3, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	b2db      	uxtb	r3, r3
 8008818:	461a      	mov	r2, r3
 800881a:	6979      	ldr	r1, [r7, #20]
 800881c:	f003 fc1e 	bl	800c05c <USB_EPStartXfer>
  }

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	460b      	mov	r3, r1
 8008834:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008836:	78fb      	ldrb	r3, [r7, #3]
 8008838:	f003 020f 	and.w	r2, r3, #15
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	429a      	cmp	r2, r3
 8008842:	d901      	bls.n	8008848 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	e050      	b.n	80088ea <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008848:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800884c:	2b00      	cmp	r3, #0
 800884e:	da0f      	bge.n	8008870 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008850:	78fb      	ldrb	r3, [r7, #3]
 8008852:	f003 020f 	and.w	r2, r3, #15
 8008856:	4613      	mov	r3, r2
 8008858:	00db      	lsls	r3, r3, #3
 800885a:	1a9b      	subs	r3, r3, r2
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	3338      	adds	r3, #56	; 0x38
 8008860:	687a      	ldr	r2, [r7, #4]
 8008862:	4413      	add	r3, r2
 8008864:	3304      	adds	r3, #4
 8008866:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2201      	movs	r2, #1
 800886c:	705a      	strb	r2, [r3, #1]
 800886e:	e00d      	b.n	800888c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008870:	78fa      	ldrb	r2, [r7, #3]
 8008872:	4613      	mov	r3, r2
 8008874:	00db      	lsls	r3, r3, #3
 8008876:	1a9b      	subs	r3, r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	4413      	add	r3, r2
 8008882:	3304      	adds	r3, #4
 8008884:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2200      	movs	r2, #0
 800888a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2201      	movs	r2, #1
 8008890:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008892:	78fb      	ldrb	r3, [r7, #3]
 8008894:	f003 030f 	and.w	r3, r3, #15
 8008898:	b2da      	uxtb	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d101      	bne.n	80088ac <HAL_PCD_EP_SetStall+0x82>
 80088a8:	2302      	movs	r3, #2
 80088aa:	e01e      	b.n	80088ea <HAL_PCD_EP_SetStall+0xc0>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68f9      	ldr	r1, [r7, #12]
 80088ba:	4618      	mov	r0, r3
 80088bc:	f003 fffb 	bl	800c8b6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80088c0:	78fb      	ldrb	r3, [r7, #3]
 80088c2:	f003 030f 	and.w	r3, r3, #15
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10a      	bne.n	80088e0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6818      	ldr	r0, [r3, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	b2d9      	uxtb	r1, r3
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80088da:	461a      	mov	r2, r3
 80088dc:	f004 f9ec 	bl	800ccb8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b084      	sub	sp, #16
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
 80088fa:	460b      	mov	r3, r1
 80088fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80088fe:	78fb      	ldrb	r3, [r7, #3]
 8008900:	f003 020f 	and.w	r2, r3, #15
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	429a      	cmp	r2, r3
 800890a:	d901      	bls.n	8008910 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e042      	b.n	8008996 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008910:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008914:	2b00      	cmp	r3, #0
 8008916:	da0f      	bge.n	8008938 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008918:	78fb      	ldrb	r3, [r7, #3]
 800891a:	f003 020f 	and.w	r2, r3, #15
 800891e:	4613      	mov	r3, r2
 8008920:	00db      	lsls	r3, r3, #3
 8008922:	1a9b      	subs	r3, r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	3338      	adds	r3, #56	; 0x38
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	4413      	add	r3, r2
 800892c:	3304      	adds	r3, #4
 800892e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2201      	movs	r2, #1
 8008934:	705a      	strb	r2, [r3, #1]
 8008936:	e00f      	b.n	8008958 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008938:	78fb      	ldrb	r3, [r7, #3]
 800893a:	f003 020f 	and.w	r2, r3, #15
 800893e:	4613      	mov	r3, r2
 8008940:	00db      	lsls	r3, r3, #3
 8008942:	1a9b      	subs	r3, r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	4413      	add	r3, r2
 800894e:	3304      	adds	r3, #4
 8008950:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800895e:	78fb      	ldrb	r3, [r7, #3]
 8008960:	f003 030f 	and.w	r3, r3, #15
 8008964:	b2da      	uxtb	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008970:	2b01      	cmp	r3, #1
 8008972:	d101      	bne.n	8008978 <HAL_PCD_EP_ClrStall+0x86>
 8008974:	2302      	movs	r3, #2
 8008976:	e00e      	b.n	8008996 <HAL_PCD_EP_ClrStall+0xa4>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68f9      	ldr	r1, [r7, #12]
 8008986:	4618      	mov	r0, r3
 8008988:	f004 f803 	bl	800c992 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b08a      	sub	sp, #40	; 0x28
 80089a2:	af02      	add	r7, sp, #8
 80089a4:	6078      	str	r0, [r7, #4]
 80089a6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80089b2:	683a      	ldr	r2, [r7, #0]
 80089b4:	4613      	mov	r3, r2
 80089b6:	00db      	lsls	r3, r3, #3
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	3338      	adds	r3, #56	; 0x38
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	4413      	add	r3, r2
 80089c2:	3304      	adds	r3, #4
 80089c4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	699a      	ldr	r2, [r3, #24]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	695b      	ldr	r3, [r3, #20]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d901      	bls.n	80089d6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e06c      	b.n	8008ab0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	695a      	ldr	r2, [r3, #20]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	1ad3      	subs	r3, r2, r3
 80089e0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	69fa      	ldr	r2, [r7, #28]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d902      	bls.n	80089f2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	3303      	adds	r3, #3
 80089f6:	089b      	lsrs	r3, r3, #2
 80089f8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80089fa:	e02b      	b.n	8008a54 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	695a      	ldr	r2, [r3, #20]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	1ad3      	subs	r3, r2, r3
 8008a06:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	69fa      	ldr	r2, [r7, #28]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d902      	bls.n	8008a18 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	3303      	adds	r3, #3
 8008a1c:	089b      	lsrs	r3, r3, #2
 8008a1e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	68d9      	ldr	r1, [r3, #12]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	4603      	mov	r3, r0
 8008a36:	6978      	ldr	r0, [r7, #20]
 8008a38:	f003 fea7 	bl	800c78a <USB_WritePacket>

    ep->xfer_buff  += len;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	68da      	ldr	r2, [r3, #12]
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	441a      	add	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	699a      	ldr	r2, [r3, #24]
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	441a      	add	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d809      	bhi.n	8008a7e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d203      	bcs.n	8008a7e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1be      	bne.n	80089fc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	695a      	ldr	r2, [r3, #20]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d811      	bhi.n	8008aae <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	f003 030f 	and.w	r3, r3, #15
 8008a90:	2201      	movs	r2, #1
 8008a92:	fa02 f303 	lsl.w	r3, r2, r3
 8008a96:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	43db      	mvns	r3, r3
 8008aa4:	6939      	ldr	r1, [r7, #16]
 8008aa6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008aaa:	4013      	ands	r3, r2
 8008aac:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3720      	adds	r7, #32
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	333c      	adds	r3, #60	; 0x3c
 8008ad0:	3304      	adds	r3, #4
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	f040 80a0 	bne.w	8008c30 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f003 0308 	and.w	r3, r3, #8
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d015      	beq.n	8008b26 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4a72      	ldr	r2, [pc, #456]	; (8008cc8 <PCD_EP_OutXfrComplete_int+0x210>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	f240 80dd 	bls.w	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 80d7 	beq.w	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	015a      	lsls	r2, r3, #5
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	4413      	add	r3, r2
 8008b18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b22:	6093      	str	r3, [r2, #8]
 8008b24:	e0cb      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	f003 0320 	and.w	r3, r3, #32
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d009      	beq.n	8008b44 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	015a      	lsls	r2, r3, #5
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	4413      	add	r3, r2
 8008b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	2320      	movs	r3, #32
 8008b40:	6093      	str	r3, [r2, #8]
 8008b42:	e0bc      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f040 80b7 	bne.w	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	4a5d      	ldr	r2, [pc, #372]	; (8008cc8 <PCD_EP_OutXfrComplete_int+0x210>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d90f      	bls.n	8008b78 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00a      	beq.n	8008b78 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	015a      	lsls	r2, r3, #5
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	4413      	add	r3, r2
 8008b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b6e:	461a      	mov	r2, r3
 8008b70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b74:	6093      	str	r3, [r2, #8]
 8008b76:	e0a2      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8008b78:	6879      	ldr	r1, [r7, #4]
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	1a9b      	subs	r3, r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	440b      	add	r3, r1
 8008b86:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008b8a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	0159      	lsls	r1, r3, #5
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	440b      	add	r3, r1
 8008b94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008b9e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	683a      	ldr	r2, [r7, #0]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4403      	add	r3, r0
 8008bae:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008bb2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008bb4:	6879      	ldr	r1, [r7, #4]
 8008bb6:	683a      	ldr	r2, [r7, #0]
 8008bb8:	4613      	mov	r3, r2
 8008bba:	00db      	lsls	r3, r3, #3
 8008bbc:	1a9b      	subs	r3, r3, r2
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	440b      	add	r3, r1
 8008bc2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008bc6:	6819      	ldr	r1, [r3, #0]
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	683a      	ldr	r2, [r7, #0]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	00db      	lsls	r3, r3, #3
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	4403      	add	r3, r0
 8008bd6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4419      	add	r1, r3
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	683a      	ldr	r2, [r7, #0]
 8008be2:	4613      	mov	r3, r2
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	1a9b      	subs	r3, r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4403      	add	r3, r0
 8008bec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008bf0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d114      	bne.n	8008c22 <PCD_EP_OutXfrComplete_int+0x16a>
 8008bf8:	6879      	ldr	r1, [r7, #4]
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	00db      	lsls	r3, r3, #3
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	440b      	add	r3, r1
 8008c06:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d108      	bne.n	8008c22 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6818      	ldr	r0, [r3, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	2101      	movs	r1, #1
 8008c1e:	f004 f84b 	bl	800ccb8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	4619      	mov	r1, r3
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f00d fb3d 	bl	80162a8 <HAL_PCD_DataOutStageCallback>
 8008c2e:	e046      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	4a26      	ldr	r2, [pc, #152]	; (8008ccc <PCD_EP_OutXfrComplete_int+0x214>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d124      	bne.n	8008c82 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00a      	beq.n	8008c58 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c54:	6093      	str	r3, [r2, #8]
 8008c56:	e032      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	f003 0320 	and.w	r3, r3, #32
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d008      	beq.n	8008c74 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c6e:	461a      	mov	r2, r3
 8008c70:	2320      	movs	r3, #32
 8008c72:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	4619      	mov	r1, r3
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f00d fb14 	bl	80162a8 <HAL_PCD_DataOutStageCallback>
 8008c80:	e01d      	b.n	8008cbe <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d114      	bne.n	8008cb2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	00db      	lsls	r3, r3, #3
 8008c90:	1a9b      	subs	r3, r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	440b      	add	r3, r1
 8008c96:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d108      	bne.n	8008cb2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6818      	ldr	r0, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008caa:	461a      	mov	r2, r3
 8008cac:	2100      	movs	r1, #0
 8008cae:	f004 f803 	bl	800ccb8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f00d faf5 	bl	80162a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3718      	adds	r7, #24
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	4f54300a 	.word	0x4f54300a
 8008ccc:	4f54310a 	.word	0x4f54310a

08008cd0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b086      	sub	sp, #24
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	333c      	adds	r3, #60	; 0x3c
 8008ce8:	3304      	adds	r3, #4
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	015a      	lsls	r2, r3, #5
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	4a15      	ldr	r2, [pc, #84]	; (8008d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d90e      	bls.n	8008d24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d009      	beq.n	8008d24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f00d faad 	bl	8016284 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	4a0a      	ldr	r2, [pc, #40]	; (8008d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d90c      	bls.n	8008d4c <PCD_EP_OutSetupPacket_int+0x7c>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d108      	bne.n	8008d4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6818      	ldr	r0, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008d44:	461a      	mov	r2, r3
 8008d46:	2101      	movs	r1, #1
 8008d48:	f003 ffb6 	bl	800ccb8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	4f54300a 	.word	0x4f54300a

08008d5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	460b      	mov	r3, r1
 8008d66:	70fb      	strb	r3, [r7, #3]
 8008d68:	4613      	mov	r3, r2
 8008d6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008d74:	78fb      	ldrb	r3, [r7, #3]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d107      	bne.n	8008d8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008d7a:	883b      	ldrh	r3, [r7, #0]
 8008d7c:	0419      	lsls	r1, r3, #16
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68ba      	ldr	r2, [r7, #8]
 8008d84:	430a      	orrs	r2, r1
 8008d86:	629a      	str	r2, [r3, #40]	; 0x28
 8008d88:	e028      	b.n	8008ddc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d90:	0c1b      	lsrs	r3, r3, #16
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	4413      	add	r3, r2
 8008d96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008d98:	2300      	movs	r3, #0
 8008d9a:	73fb      	strb	r3, [r7, #15]
 8008d9c:	e00d      	b.n	8008dba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	3340      	adds	r3, #64	; 0x40
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	0c1b      	lsrs	r3, r3, #16
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	4413      	add	r3, r2
 8008db2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	3301      	adds	r3, #1
 8008db8:	73fb      	strb	r3, [r7, #15]
 8008dba:	7bfa      	ldrb	r2, [r7, #15]
 8008dbc:	78fb      	ldrb	r3, [r7, #3]
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d3ec      	bcc.n	8008d9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008dc4:	883b      	ldrh	r3, [r7, #0]
 8008dc6:	0418      	lsls	r0, r3, #16
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6819      	ldr	r1, [r3, #0]
 8008dcc:	78fb      	ldrb	r3, [r7, #3]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	4302      	orrs	r2, r0
 8008dd4:	3340      	adds	r3, #64	; 0x40
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b083      	sub	sp, #12
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
 8008df2:	460b      	mov	r3, r1
 8008df4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	887a      	ldrh	r2, [r7, #2]
 8008dfc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	370c      	adds	r7, #12
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	460b      	mov	r3, r1
 8008e16:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b086      	sub	sp, #24
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d101      	bne.n	8008e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e264      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d075      	beq.n	8008f2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008e42:	4ba3      	ldr	r3, [pc, #652]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 030c 	and.w	r3, r3, #12
 8008e4a:	2b04      	cmp	r3, #4
 8008e4c:	d00c      	beq.n	8008e68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e4e:	4ba0      	ldr	r3, [pc, #640]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	d112      	bne.n	8008e80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e5a:	4b9d      	ldr	r3, [pc, #628]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e66:	d10b      	bne.n	8008e80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e68:	4b99      	ldr	r3, [pc, #612]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d05b      	beq.n	8008f2c <HAL_RCC_OscConfig+0x108>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d157      	bne.n	8008f2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e23f      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e88:	d106      	bne.n	8008e98 <HAL_RCC_OscConfig+0x74>
 8008e8a:	4b91      	ldr	r3, [pc, #580]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a90      	ldr	r2, [pc, #576]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e94:	6013      	str	r3, [r2, #0]
 8008e96:	e01d      	b.n	8008ed4 <HAL_RCC_OscConfig+0xb0>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008ea0:	d10c      	bne.n	8008ebc <HAL_RCC_OscConfig+0x98>
 8008ea2:	4b8b      	ldr	r3, [pc, #556]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a8a      	ldr	r2, [pc, #552]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008eac:	6013      	str	r3, [r2, #0]
 8008eae:	4b88      	ldr	r3, [pc, #544]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a87      	ldr	r2, [pc, #540]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	e00b      	b.n	8008ed4 <HAL_RCC_OscConfig+0xb0>
 8008ebc:	4b84      	ldr	r3, [pc, #528]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a83      	ldr	r2, [pc, #524]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ec6:	6013      	str	r3, [r2, #0]
 8008ec8:	4b81      	ldr	r3, [pc, #516]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a80      	ldr	r2, [pc, #512]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ed2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d013      	beq.n	8008f04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008edc:	f7fc fda8 	bl	8005a30 <HAL_GetTick>
 8008ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ee2:	e008      	b.n	8008ef6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ee4:	f7fc fda4 	bl	8005a30 <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	2b64      	cmp	r3, #100	; 0x64
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e204      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ef6:	4b76      	ldr	r3, [pc, #472]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0f0      	beq.n	8008ee4 <HAL_RCC_OscConfig+0xc0>
 8008f02:	e014      	b.n	8008f2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f04:	f7fc fd94 	bl	8005a30 <HAL_GetTick>
 8008f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f0a:	e008      	b.n	8008f1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f0c:	f7fc fd90 	bl	8005a30 <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	2b64      	cmp	r3, #100	; 0x64
 8008f18:	d901      	bls.n	8008f1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e1f0      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f1e:	4b6c      	ldr	r3, [pc, #432]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1f0      	bne.n	8008f0c <HAL_RCC_OscConfig+0xe8>
 8008f2a:	e000      	b.n	8008f2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f003 0302 	and.w	r3, r3, #2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d063      	beq.n	8009002 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008f3a:	4b65      	ldr	r3, [pc, #404]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	f003 030c 	and.w	r3, r3, #12
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00b      	beq.n	8008f5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f46:	4b62      	ldr	r3, [pc, #392]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d11c      	bne.n	8008f8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f52:	4b5f      	ldr	r3, [pc, #380]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d116      	bne.n	8008f8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f5e:	4b5c      	ldr	r3, [pc, #368]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 0302 	and.w	r3, r3, #2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d005      	beq.n	8008f76 <HAL_RCC_OscConfig+0x152>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d001      	beq.n	8008f76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e1c4      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f76:	4b56      	ldr	r3, [pc, #344]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	00db      	lsls	r3, r3, #3
 8008f84:	4952      	ldr	r1, [pc, #328]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f86:	4313      	orrs	r3, r2
 8008f88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f8a:	e03a      	b.n	8009002 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d020      	beq.n	8008fd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f94:	4b4f      	ldr	r3, [pc, #316]	; (80090d4 <HAL_RCC_OscConfig+0x2b0>)
 8008f96:	2201      	movs	r2, #1
 8008f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f9a:	f7fc fd49 	bl	8005a30 <HAL_GetTick>
 8008f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008fa0:	e008      	b.n	8008fb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008fa2:	f7fc fd45 	bl	8005a30 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d901      	bls.n	8008fb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	e1a5      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008fb4:	4b46      	ldr	r3, [pc, #280]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f003 0302 	and.w	r3, r3, #2
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d0f0      	beq.n	8008fa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fc0:	4b43      	ldr	r3, [pc, #268]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	00db      	lsls	r3, r3, #3
 8008fce:	4940      	ldr	r1, [pc, #256]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	600b      	str	r3, [r1, #0]
 8008fd4:	e015      	b.n	8009002 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008fd6:	4b3f      	ldr	r3, [pc, #252]	; (80090d4 <HAL_RCC_OscConfig+0x2b0>)
 8008fd8:	2200      	movs	r2, #0
 8008fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fdc:	f7fc fd28 	bl	8005a30 <HAL_GetTick>
 8008fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008fe4:	f7fc fd24 	bl	8005a30 <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d901      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e184      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ff6:	4b36      	ldr	r3, [pc, #216]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 0302 	and.w	r3, r3, #2
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f0      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 0308 	and.w	r3, r3, #8
 800900a:	2b00      	cmp	r3, #0
 800900c:	d030      	beq.n	8009070 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d016      	beq.n	8009044 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009016:	4b30      	ldr	r3, [pc, #192]	; (80090d8 <HAL_RCC_OscConfig+0x2b4>)
 8009018:	2201      	movs	r2, #1
 800901a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800901c:	f7fc fd08 	bl	8005a30 <HAL_GetTick>
 8009020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009022:	e008      	b.n	8009036 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009024:	f7fc fd04 	bl	8005a30 <HAL_GetTick>
 8009028:	4602      	mov	r2, r0
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	1ad3      	subs	r3, r2, r3
 800902e:	2b02      	cmp	r3, #2
 8009030:	d901      	bls.n	8009036 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009032:	2303      	movs	r3, #3
 8009034:	e164      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009036:	4b26      	ldr	r3, [pc, #152]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800903a:	f003 0302 	and.w	r3, r3, #2
 800903e:	2b00      	cmp	r3, #0
 8009040:	d0f0      	beq.n	8009024 <HAL_RCC_OscConfig+0x200>
 8009042:	e015      	b.n	8009070 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009044:	4b24      	ldr	r3, [pc, #144]	; (80090d8 <HAL_RCC_OscConfig+0x2b4>)
 8009046:	2200      	movs	r2, #0
 8009048:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800904a:	f7fc fcf1 	bl	8005a30 <HAL_GetTick>
 800904e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009050:	e008      	b.n	8009064 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009052:	f7fc fced 	bl	8005a30 <HAL_GetTick>
 8009056:	4602      	mov	r2, r0
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	2b02      	cmp	r3, #2
 800905e:	d901      	bls.n	8009064 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e14d      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009064:	4b1a      	ldr	r3, [pc, #104]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009066:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009068:	f003 0302 	and.w	r3, r3, #2
 800906c:	2b00      	cmp	r3, #0
 800906e:	d1f0      	bne.n	8009052 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f003 0304 	and.w	r3, r3, #4
 8009078:	2b00      	cmp	r3, #0
 800907a:	f000 80a0 	beq.w	80091be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800907e:	2300      	movs	r3, #0
 8009080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009082:	4b13      	ldr	r3, [pc, #76]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10f      	bne.n	80090ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800908e:	2300      	movs	r3, #0
 8009090:	60bb      	str	r3, [r7, #8]
 8009092:	4b0f      	ldr	r3, [pc, #60]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009096:	4a0e      	ldr	r2, [pc, #56]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800909c:	6413      	str	r3, [r2, #64]	; 0x40
 800909e:	4b0c      	ldr	r3, [pc, #48]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 80090a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090a6:	60bb      	str	r3, [r7, #8]
 80090a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80090aa:	2301      	movs	r3, #1
 80090ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090ae:	4b0b      	ldr	r3, [pc, #44]	; (80090dc <HAL_RCC_OscConfig+0x2b8>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d121      	bne.n	80090fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80090ba:	4b08      	ldr	r3, [pc, #32]	; (80090dc <HAL_RCC_OscConfig+0x2b8>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a07      	ldr	r2, [pc, #28]	; (80090dc <HAL_RCC_OscConfig+0x2b8>)
 80090c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090c6:	f7fc fcb3 	bl	8005a30 <HAL_GetTick>
 80090ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090cc:	e011      	b.n	80090f2 <HAL_RCC_OscConfig+0x2ce>
 80090ce:	bf00      	nop
 80090d0:	40023800 	.word	0x40023800
 80090d4:	42470000 	.word	0x42470000
 80090d8:	42470e80 	.word	0x42470e80
 80090dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090e0:	f7fc fca6 	bl	8005a30 <HAL_GetTick>
 80090e4:	4602      	mov	r2, r0
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d901      	bls.n	80090f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80090ee:	2303      	movs	r3, #3
 80090f0:	e106      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090f2:	4b85      	ldr	r3, [pc, #532]	; (8009308 <HAL_RCC_OscConfig+0x4e4>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d0f0      	beq.n	80090e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d106      	bne.n	8009114 <HAL_RCC_OscConfig+0x2f0>
 8009106:	4b81      	ldr	r3, [pc, #516]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800910a:	4a80      	ldr	r2, [pc, #512]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800910c:	f043 0301 	orr.w	r3, r3, #1
 8009110:	6713      	str	r3, [r2, #112]	; 0x70
 8009112:	e01c      	b.n	800914e <HAL_RCC_OscConfig+0x32a>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	2b05      	cmp	r3, #5
 800911a:	d10c      	bne.n	8009136 <HAL_RCC_OscConfig+0x312>
 800911c:	4b7b      	ldr	r3, [pc, #492]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800911e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009120:	4a7a      	ldr	r2, [pc, #488]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009122:	f043 0304 	orr.w	r3, r3, #4
 8009126:	6713      	str	r3, [r2, #112]	; 0x70
 8009128:	4b78      	ldr	r3, [pc, #480]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800912a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800912c:	4a77      	ldr	r2, [pc, #476]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800912e:	f043 0301 	orr.w	r3, r3, #1
 8009132:	6713      	str	r3, [r2, #112]	; 0x70
 8009134:	e00b      	b.n	800914e <HAL_RCC_OscConfig+0x32a>
 8009136:	4b75      	ldr	r3, [pc, #468]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800913a:	4a74      	ldr	r2, [pc, #464]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800913c:	f023 0301 	bic.w	r3, r3, #1
 8009140:	6713      	str	r3, [r2, #112]	; 0x70
 8009142:	4b72      	ldr	r3, [pc, #456]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009146:	4a71      	ldr	r2, [pc, #452]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009148:	f023 0304 	bic.w	r3, r3, #4
 800914c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d015      	beq.n	8009182 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009156:	f7fc fc6b 	bl	8005a30 <HAL_GetTick>
 800915a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800915c:	e00a      	b.n	8009174 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800915e:	f7fc fc67 	bl	8005a30 <HAL_GetTick>
 8009162:	4602      	mov	r2, r0
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	f241 3288 	movw	r2, #5000	; 0x1388
 800916c:	4293      	cmp	r3, r2
 800916e:	d901      	bls.n	8009174 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009170:	2303      	movs	r3, #3
 8009172:	e0c5      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009174:	4b65      	ldr	r3, [pc, #404]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009178:	f003 0302 	and.w	r3, r3, #2
 800917c:	2b00      	cmp	r3, #0
 800917e:	d0ee      	beq.n	800915e <HAL_RCC_OscConfig+0x33a>
 8009180:	e014      	b.n	80091ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009182:	f7fc fc55 	bl	8005a30 <HAL_GetTick>
 8009186:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009188:	e00a      	b.n	80091a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800918a:	f7fc fc51 	bl	8005a30 <HAL_GetTick>
 800918e:	4602      	mov	r2, r0
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	1ad3      	subs	r3, r2, r3
 8009194:	f241 3288 	movw	r2, #5000	; 0x1388
 8009198:	4293      	cmp	r3, r2
 800919a:	d901      	bls.n	80091a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e0af      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80091a0:	4b5a      	ldr	r3, [pc, #360]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 80091a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091a4:	f003 0302 	and.w	r3, r3, #2
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1ee      	bne.n	800918a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80091ac:	7dfb      	ldrb	r3, [r7, #23]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d105      	bne.n	80091be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80091b2:	4b56      	ldr	r3, [pc, #344]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 80091b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b6:	4a55      	ldr	r2, [pc, #340]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 80091b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	f000 809b 	beq.w	80092fe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80091c8:	4b50      	ldr	r3, [pc, #320]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f003 030c 	and.w	r3, r3, #12
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d05c      	beq.n	800928e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d141      	bne.n	8009260 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091dc:	4b4c      	ldr	r3, [pc, #304]	; (8009310 <HAL_RCC_OscConfig+0x4ec>)
 80091de:	2200      	movs	r2, #0
 80091e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091e2:	f7fc fc25 	bl	8005a30 <HAL_GetTick>
 80091e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091e8:	e008      	b.n	80091fc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091ea:	f7fc fc21 	bl	8005a30 <HAL_GetTick>
 80091ee:	4602      	mov	r2, r0
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	1ad3      	subs	r3, r2, r3
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d901      	bls.n	80091fc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80091f8:	2303      	movs	r3, #3
 80091fa:	e081      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091fc:	4b43      	ldr	r3, [pc, #268]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009204:	2b00      	cmp	r3, #0
 8009206:	d1f0      	bne.n	80091ea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	69da      	ldr	r2, [r3, #28]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a1b      	ldr	r3, [r3, #32]
 8009210:	431a      	orrs	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009216:	019b      	lsls	r3, r3, #6
 8009218:	431a      	orrs	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800921e:	085b      	lsrs	r3, r3, #1
 8009220:	3b01      	subs	r3, #1
 8009222:	041b      	lsls	r3, r3, #16
 8009224:	431a      	orrs	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800922a:	061b      	lsls	r3, r3, #24
 800922c:	4937      	ldr	r1, [pc, #220]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800922e:	4313      	orrs	r3, r2
 8009230:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009232:	4b37      	ldr	r3, [pc, #220]	; (8009310 <HAL_RCC_OscConfig+0x4ec>)
 8009234:	2201      	movs	r2, #1
 8009236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009238:	f7fc fbfa 	bl	8005a30 <HAL_GetTick>
 800923c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800923e:	e008      	b.n	8009252 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009240:	f7fc fbf6 	bl	8005a30 <HAL_GetTick>
 8009244:	4602      	mov	r2, r0
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	1ad3      	subs	r3, r2, r3
 800924a:	2b02      	cmp	r3, #2
 800924c:	d901      	bls.n	8009252 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800924e:	2303      	movs	r3, #3
 8009250:	e056      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009252:	4b2e      	ldr	r3, [pc, #184]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800925a:	2b00      	cmp	r3, #0
 800925c:	d0f0      	beq.n	8009240 <HAL_RCC_OscConfig+0x41c>
 800925e:	e04e      	b.n	80092fe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009260:	4b2b      	ldr	r3, [pc, #172]	; (8009310 <HAL_RCC_OscConfig+0x4ec>)
 8009262:	2200      	movs	r2, #0
 8009264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009266:	f7fc fbe3 	bl	8005a30 <HAL_GetTick>
 800926a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800926c:	e008      	b.n	8009280 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800926e:	f7fc fbdf 	bl	8005a30 <HAL_GetTick>
 8009272:	4602      	mov	r2, r0
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	1ad3      	subs	r3, r2, r3
 8009278:	2b02      	cmp	r3, #2
 800927a:	d901      	bls.n	8009280 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800927c:	2303      	movs	r3, #3
 800927e:	e03f      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009280:	4b22      	ldr	r3, [pc, #136]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1f0      	bne.n	800926e <HAL_RCC_OscConfig+0x44a>
 800928c:	e037      	b.n	80092fe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	699b      	ldr	r3, [r3, #24]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d101      	bne.n	800929a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e032      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800929a:	4b1c      	ldr	r3, [pc, #112]	; (800930c <HAL_RCC_OscConfig+0x4e8>)
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	699b      	ldr	r3, [r3, #24]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d028      	beq.n	80092fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d121      	bne.n	80092fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d11a      	bne.n	80092fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80092ca:	4013      	ands	r3, r2
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80092d0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d111      	bne.n	80092fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e0:	085b      	lsrs	r3, r3, #1
 80092e2:	3b01      	subs	r3, #1
 80092e4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d107      	bne.n	80092fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092f4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d001      	beq.n	80092fe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	3718      	adds	r7, #24
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	40007000 	.word	0x40007000
 800930c:	40023800 	.word	0x40023800
 8009310:	42470060 	.word	0x42470060

08009314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d101      	bne.n	8009328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	e0cc      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009328:	4b68      	ldr	r3, [pc, #416]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 0307 	and.w	r3, r3, #7
 8009330:	683a      	ldr	r2, [r7, #0]
 8009332:	429a      	cmp	r2, r3
 8009334:	d90c      	bls.n	8009350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009336:	4b65      	ldr	r3, [pc, #404]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 8009338:	683a      	ldr	r2, [r7, #0]
 800933a:	b2d2      	uxtb	r2, r2
 800933c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800933e:	4b63      	ldr	r3, [pc, #396]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 0307 	and.w	r3, r3, #7
 8009346:	683a      	ldr	r2, [r7, #0]
 8009348:	429a      	cmp	r2, r3
 800934a:	d001      	beq.n	8009350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	e0b8      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0302 	and.w	r3, r3, #2
 8009358:	2b00      	cmp	r3, #0
 800935a:	d020      	beq.n	800939e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f003 0304 	and.w	r3, r3, #4
 8009364:	2b00      	cmp	r3, #0
 8009366:	d005      	beq.n	8009374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009368:	4b59      	ldr	r3, [pc, #356]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	4a58      	ldr	r2, [pc, #352]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 800936e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009372:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f003 0308 	and.w	r3, r3, #8
 800937c:	2b00      	cmp	r3, #0
 800937e:	d005      	beq.n	800938c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009380:	4b53      	ldr	r3, [pc, #332]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	4a52      	ldr	r2, [pc, #328]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800938a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800938c:	4b50      	ldr	r3, [pc, #320]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	494d      	ldr	r1, [pc, #308]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 800939a:	4313      	orrs	r3, r2
 800939c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d044      	beq.n	8009434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d107      	bne.n	80093c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093b2:	4b47      	ldr	r3, [pc, #284]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d119      	bne.n	80093f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e07f      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	d003      	beq.n	80093d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093ce:	2b03      	cmp	r3, #3
 80093d0:	d107      	bne.n	80093e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093d2:	4b3f      	ldr	r3, [pc, #252]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d109      	bne.n	80093f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	e06f      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093e2:	4b3b      	ldr	r3, [pc, #236]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f003 0302 	and.w	r3, r3, #2
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e067      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80093f2:	4b37      	ldr	r3, [pc, #220]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f023 0203 	bic.w	r2, r3, #3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	4934      	ldr	r1, [pc, #208]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009400:	4313      	orrs	r3, r2
 8009402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009404:	f7fc fb14 	bl	8005a30 <HAL_GetTick>
 8009408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800940a:	e00a      	b.n	8009422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800940c:	f7fc fb10 	bl	8005a30 <HAL_GetTick>
 8009410:	4602      	mov	r2, r0
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	f241 3288 	movw	r2, #5000	; 0x1388
 800941a:	4293      	cmp	r3, r2
 800941c:	d901      	bls.n	8009422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800941e:	2303      	movs	r3, #3
 8009420:	e04f      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009422:	4b2b      	ldr	r3, [pc, #172]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	f003 020c 	and.w	r2, r3, #12
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	429a      	cmp	r2, r3
 8009432:	d1eb      	bne.n	800940c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009434:	4b25      	ldr	r3, [pc, #148]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 0307 	and.w	r3, r3, #7
 800943c:	683a      	ldr	r2, [r7, #0]
 800943e:	429a      	cmp	r2, r3
 8009440:	d20c      	bcs.n	800945c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009442:	4b22      	ldr	r3, [pc, #136]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	b2d2      	uxtb	r2, r2
 8009448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800944a:	4b20      	ldr	r3, [pc, #128]	; (80094cc <HAL_RCC_ClockConfig+0x1b8>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0307 	and.w	r3, r3, #7
 8009452:	683a      	ldr	r2, [r7, #0]
 8009454:	429a      	cmp	r2, r3
 8009456:	d001      	beq.n	800945c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e032      	b.n	80094c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0304 	and.w	r3, r3, #4
 8009464:	2b00      	cmp	r3, #0
 8009466:	d008      	beq.n	800947a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009468:	4b19      	ldr	r3, [pc, #100]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	4916      	ldr	r1, [pc, #88]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009476:	4313      	orrs	r3, r2
 8009478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f003 0308 	and.w	r3, r3, #8
 8009482:	2b00      	cmp	r3, #0
 8009484:	d009      	beq.n	800949a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009486:	4b12      	ldr	r3, [pc, #72]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	00db      	lsls	r3, r3, #3
 8009494:	490e      	ldr	r1, [pc, #56]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 8009496:	4313      	orrs	r3, r2
 8009498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800949a:	f000 f821 	bl	80094e0 <HAL_RCC_GetSysClockFreq>
 800949e:	4602      	mov	r2, r0
 80094a0:	4b0b      	ldr	r3, [pc, #44]	; (80094d0 <HAL_RCC_ClockConfig+0x1bc>)
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	091b      	lsrs	r3, r3, #4
 80094a6:	f003 030f 	and.w	r3, r3, #15
 80094aa:	490a      	ldr	r1, [pc, #40]	; (80094d4 <HAL_RCC_ClockConfig+0x1c0>)
 80094ac:	5ccb      	ldrb	r3, [r1, r3]
 80094ae:	fa22 f303 	lsr.w	r3, r2, r3
 80094b2:	4a09      	ldr	r2, [pc, #36]	; (80094d8 <HAL_RCC_ClockConfig+0x1c4>)
 80094b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80094b6:	4b09      	ldr	r3, [pc, #36]	; (80094dc <HAL_RCC_ClockConfig+0x1c8>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	4618      	mov	r0, r3
 80094bc:	f7fb fd14 	bl	8004ee8 <HAL_InitTick>

  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	40023c00 	.word	0x40023c00
 80094d0:	40023800 	.word	0x40023800
 80094d4:	08019fcc 	.word	0x08019fcc
 80094d8:	20000004 	.word	0x20000004
 80094dc:	20000030 	.word	0x20000030

080094e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80094e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80094e4:	b084      	sub	sp, #16
 80094e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80094e8:	2300      	movs	r3, #0
 80094ea:	607b      	str	r3, [r7, #4]
 80094ec:	2300      	movs	r3, #0
 80094ee:	60fb      	str	r3, [r7, #12]
 80094f0:	2300      	movs	r3, #0
 80094f2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80094f8:	4b67      	ldr	r3, [pc, #412]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	f003 030c 	and.w	r3, r3, #12
 8009500:	2b08      	cmp	r3, #8
 8009502:	d00d      	beq.n	8009520 <HAL_RCC_GetSysClockFreq+0x40>
 8009504:	2b08      	cmp	r3, #8
 8009506:	f200 80bd 	bhi.w	8009684 <HAL_RCC_GetSysClockFreq+0x1a4>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <HAL_RCC_GetSysClockFreq+0x34>
 800950e:	2b04      	cmp	r3, #4
 8009510:	d003      	beq.n	800951a <HAL_RCC_GetSysClockFreq+0x3a>
 8009512:	e0b7      	b.n	8009684 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009514:	4b61      	ldr	r3, [pc, #388]	; (800969c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009516:	60bb      	str	r3, [r7, #8]
       break;
 8009518:	e0b7      	b.n	800968a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800951a:	4b61      	ldr	r3, [pc, #388]	; (80096a0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800951c:	60bb      	str	r3, [r7, #8]
      break;
 800951e:	e0b4      	b.n	800968a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009520:	4b5d      	ldr	r3, [pc, #372]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009528:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800952a:	4b5b      	ldr	r3, [pc, #364]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d04d      	beq.n	80095d2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009536:	4b58      	ldr	r3, [pc, #352]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	099b      	lsrs	r3, r3, #6
 800953c:	461a      	mov	r2, r3
 800953e:	f04f 0300 	mov.w	r3, #0
 8009542:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009546:	f04f 0100 	mov.w	r1, #0
 800954a:	ea02 0800 	and.w	r8, r2, r0
 800954e:	ea03 0901 	and.w	r9, r3, r1
 8009552:	4640      	mov	r0, r8
 8009554:	4649      	mov	r1, r9
 8009556:	f04f 0200 	mov.w	r2, #0
 800955a:	f04f 0300 	mov.w	r3, #0
 800955e:	014b      	lsls	r3, r1, #5
 8009560:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009564:	0142      	lsls	r2, r0, #5
 8009566:	4610      	mov	r0, r2
 8009568:	4619      	mov	r1, r3
 800956a:	ebb0 0008 	subs.w	r0, r0, r8
 800956e:	eb61 0109 	sbc.w	r1, r1, r9
 8009572:	f04f 0200 	mov.w	r2, #0
 8009576:	f04f 0300 	mov.w	r3, #0
 800957a:	018b      	lsls	r3, r1, #6
 800957c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009580:	0182      	lsls	r2, r0, #6
 8009582:	1a12      	subs	r2, r2, r0
 8009584:	eb63 0301 	sbc.w	r3, r3, r1
 8009588:	f04f 0000 	mov.w	r0, #0
 800958c:	f04f 0100 	mov.w	r1, #0
 8009590:	00d9      	lsls	r1, r3, #3
 8009592:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009596:	00d0      	lsls	r0, r2, #3
 8009598:	4602      	mov	r2, r0
 800959a:	460b      	mov	r3, r1
 800959c:	eb12 0208 	adds.w	r2, r2, r8
 80095a0:	eb43 0309 	adc.w	r3, r3, r9
 80095a4:	f04f 0000 	mov.w	r0, #0
 80095a8:	f04f 0100 	mov.w	r1, #0
 80095ac:	0259      	lsls	r1, r3, #9
 80095ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80095b2:	0250      	lsls	r0, r2, #9
 80095b4:	4602      	mov	r2, r0
 80095b6:	460b      	mov	r3, r1
 80095b8:	4610      	mov	r0, r2
 80095ba:	4619      	mov	r1, r3
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	461a      	mov	r2, r3
 80095c0:	f04f 0300 	mov.w	r3, #0
 80095c4:	f7f7 fb40 	bl	8000c48 <__aeabi_uldivmod>
 80095c8:	4602      	mov	r2, r0
 80095ca:	460b      	mov	r3, r1
 80095cc:	4613      	mov	r3, r2
 80095ce:	60fb      	str	r3, [r7, #12]
 80095d0:	e04a      	b.n	8009668 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095d2:	4b31      	ldr	r3, [pc, #196]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	099b      	lsrs	r3, r3, #6
 80095d8:	461a      	mov	r2, r3
 80095da:	f04f 0300 	mov.w	r3, #0
 80095de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80095e2:	f04f 0100 	mov.w	r1, #0
 80095e6:	ea02 0400 	and.w	r4, r2, r0
 80095ea:	ea03 0501 	and.w	r5, r3, r1
 80095ee:	4620      	mov	r0, r4
 80095f0:	4629      	mov	r1, r5
 80095f2:	f04f 0200 	mov.w	r2, #0
 80095f6:	f04f 0300 	mov.w	r3, #0
 80095fa:	014b      	lsls	r3, r1, #5
 80095fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009600:	0142      	lsls	r2, r0, #5
 8009602:	4610      	mov	r0, r2
 8009604:	4619      	mov	r1, r3
 8009606:	1b00      	subs	r0, r0, r4
 8009608:	eb61 0105 	sbc.w	r1, r1, r5
 800960c:	f04f 0200 	mov.w	r2, #0
 8009610:	f04f 0300 	mov.w	r3, #0
 8009614:	018b      	lsls	r3, r1, #6
 8009616:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800961a:	0182      	lsls	r2, r0, #6
 800961c:	1a12      	subs	r2, r2, r0
 800961e:	eb63 0301 	sbc.w	r3, r3, r1
 8009622:	f04f 0000 	mov.w	r0, #0
 8009626:	f04f 0100 	mov.w	r1, #0
 800962a:	00d9      	lsls	r1, r3, #3
 800962c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009630:	00d0      	lsls	r0, r2, #3
 8009632:	4602      	mov	r2, r0
 8009634:	460b      	mov	r3, r1
 8009636:	1912      	adds	r2, r2, r4
 8009638:	eb45 0303 	adc.w	r3, r5, r3
 800963c:	f04f 0000 	mov.w	r0, #0
 8009640:	f04f 0100 	mov.w	r1, #0
 8009644:	0299      	lsls	r1, r3, #10
 8009646:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800964a:	0290      	lsls	r0, r2, #10
 800964c:	4602      	mov	r2, r0
 800964e:	460b      	mov	r3, r1
 8009650:	4610      	mov	r0, r2
 8009652:	4619      	mov	r1, r3
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	461a      	mov	r2, r3
 8009658:	f04f 0300 	mov.w	r3, #0
 800965c:	f7f7 faf4 	bl	8000c48 <__aeabi_uldivmod>
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	4613      	mov	r3, r2
 8009666:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009668:	4b0b      	ldr	r3, [pc, #44]	; (8009698 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	0c1b      	lsrs	r3, r3, #16
 800966e:	f003 0303 	and.w	r3, r3, #3
 8009672:	3301      	adds	r3, #1
 8009674:	005b      	lsls	r3, r3, #1
 8009676:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009680:	60bb      	str	r3, [r7, #8]
      break;
 8009682:	e002      	b.n	800968a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009684:	4b05      	ldr	r3, [pc, #20]	; (800969c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009686:	60bb      	str	r3, [r7, #8]
      break;
 8009688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800968a:	68bb      	ldr	r3, [r7, #8]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009696:	bf00      	nop
 8009698:	40023800 	.word	0x40023800
 800969c:	00f42400 	.word	0x00f42400
 80096a0:	007a1200 	.word	0x007a1200

080096a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096a4:	b480      	push	{r7}
 80096a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096a8:	4b03      	ldr	r3, [pc, #12]	; (80096b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80096aa:	681b      	ldr	r3, [r3, #0]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop
 80096b8:	20000004 	.word	0x20000004

080096bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80096c0:	f7ff fff0 	bl	80096a4 <HAL_RCC_GetHCLKFreq>
 80096c4:	4602      	mov	r2, r0
 80096c6:	4b05      	ldr	r3, [pc, #20]	; (80096dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	0a9b      	lsrs	r3, r3, #10
 80096cc:	f003 0307 	and.w	r3, r3, #7
 80096d0:	4903      	ldr	r1, [pc, #12]	; (80096e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80096d2:	5ccb      	ldrb	r3, [r1, r3]
 80096d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096d8:	4618      	mov	r0, r3
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	40023800 	.word	0x40023800
 80096e0:	08019fdc 	.word	0x08019fdc

080096e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	220f      	movs	r2, #15
 80096f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80096f4:	4b12      	ldr	r3, [pc, #72]	; (8009740 <HAL_RCC_GetClockConfig+0x5c>)
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	f003 0203 	and.w	r2, r3, #3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009700:	4b0f      	ldr	r3, [pc, #60]	; (8009740 <HAL_RCC_GetClockConfig+0x5c>)
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800970c:	4b0c      	ldr	r3, [pc, #48]	; (8009740 <HAL_RCC_GetClockConfig+0x5c>)
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009718:	4b09      	ldr	r3, [pc, #36]	; (8009740 <HAL_RCC_GetClockConfig+0x5c>)
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	08db      	lsrs	r3, r3, #3
 800971e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009726:	4b07      	ldr	r3, [pc, #28]	; (8009744 <HAL_RCC_GetClockConfig+0x60>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 0207 	and.w	r2, r3, #7
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	601a      	str	r2, [r3, #0]
}
 8009732:	bf00      	nop
 8009734:	370c      	adds	r7, #12
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	40023800 	.word	0x40023800
 8009744:	40023c00 	.word	0x40023c00

08009748 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009750:	2300      	movs	r3, #0
 8009752:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009754:	2300      	movs	r3, #0
 8009756:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d105      	bne.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800976c:	2b00      	cmp	r3, #0
 800976e:	d035      	beq.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009770:	4b62      	ldr	r3, [pc, #392]	; (80098fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009772:	2200      	movs	r2, #0
 8009774:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009776:	f7fc f95b 	bl	8005a30 <HAL_GetTick>
 800977a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800977c:	e008      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800977e:	f7fc f957 	bl	8005a30 <HAL_GetTick>
 8009782:	4602      	mov	r2, r0
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	1ad3      	subs	r3, r2, r3
 8009788:	2b02      	cmp	r3, #2
 800978a:	d901      	bls.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800978c:	2303      	movs	r3, #3
 800978e:	e0b0      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009790:	4b5b      	ldr	r3, [pc, #364]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1f0      	bne.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	019a      	lsls	r2, r3, #6
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	071b      	lsls	r3, r3, #28
 80097a8:	4955      	ldr	r1, [pc, #340]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097aa:	4313      	orrs	r3, r2
 80097ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80097b0:	4b52      	ldr	r3, [pc, #328]	; (80098fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80097b2:	2201      	movs	r2, #1
 80097b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80097b6:	f7fc f93b 	bl	8005a30 <HAL_GetTick>
 80097ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80097bc:	e008      	b.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80097be:	f7fc f937 	bl	8005a30 <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e090      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80097d0:	4b4b      	ldr	r3, [pc, #300]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0f0      	beq.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f003 0302 	and.w	r3, r3, #2
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f000 8083 	beq.w	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80097ea:	2300      	movs	r3, #0
 80097ec:	60fb      	str	r3, [r7, #12]
 80097ee:	4b44      	ldr	r3, [pc, #272]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097f2:	4a43      	ldr	r2, [pc, #268]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097f8:	6413      	str	r3, [r2, #64]	; 0x40
 80097fa:	4b41      	ldr	r3, [pc, #260]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009802:	60fb      	str	r3, [r7, #12]
 8009804:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009806:	4b3f      	ldr	r3, [pc, #252]	; (8009904 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a3e      	ldr	r2, [pc, #248]	; (8009904 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800980c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009810:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009812:	f7fc f90d 	bl	8005a30 <HAL_GetTick>
 8009816:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009818:	e008      	b.n	800982c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800981a:	f7fc f909 	bl	8005a30 <HAL_GetTick>
 800981e:	4602      	mov	r2, r0
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	1ad3      	subs	r3, r2, r3
 8009824:	2b02      	cmp	r3, #2
 8009826:	d901      	bls.n	800982c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009828:	2303      	movs	r3, #3
 800982a:	e062      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800982c:	4b35      	ldr	r3, [pc, #212]	; (8009904 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009834:	2b00      	cmp	r3, #0
 8009836:	d0f0      	beq.n	800981a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009838:	4b31      	ldr	r3, [pc, #196]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800983a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800983c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009840:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d02f      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	429a      	cmp	r2, r3
 8009854:	d028      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009856:	4b2a      	ldr	r3, [pc, #168]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800985a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800985e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009860:	4b29      	ldr	r3, [pc, #164]	; (8009908 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009862:	2201      	movs	r2, #1
 8009864:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009866:	4b28      	ldr	r3, [pc, #160]	; (8009908 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009868:	2200      	movs	r2, #0
 800986a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800986c:	4a24      	ldr	r2, [pc, #144]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009872:	4b23      	ldr	r3, [pc, #140]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009876:	f003 0301 	and.w	r3, r3, #1
 800987a:	2b01      	cmp	r3, #1
 800987c:	d114      	bne.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800987e:	f7fc f8d7 	bl	8005a30 <HAL_GetTick>
 8009882:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009884:	e00a      	b.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009886:	f7fc f8d3 	bl	8005a30 <HAL_GetTick>
 800988a:	4602      	mov	r2, r0
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	1ad3      	subs	r3, r2, r3
 8009890:	f241 3288 	movw	r2, #5000	; 0x1388
 8009894:	4293      	cmp	r3, r2
 8009896:	d901      	bls.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009898:	2303      	movs	r3, #3
 800989a:	e02a      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800989c:	4b18      	ldr	r3, [pc, #96]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800989e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098a0:	f003 0302 	and.w	r3, r3, #2
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d0ee      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098b4:	d10d      	bne.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80098b6:	4b12      	ldr	r3, [pc, #72]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098b8:	689b      	ldr	r3, [r3, #8]
 80098ba:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80098c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ca:	490d      	ldr	r1, [pc, #52]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098cc:	4313      	orrs	r3, r2
 80098ce:	608b      	str	r3, [r1, #8]
 80098d0:	e005      	b.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x196>
 80098d2:	4b0b      	ldr	r3, [pc, #44]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	4a0a      	ldr	r2, [pc, #40]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098d8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80098dc:	6093      	str	r3, [r2, #8]
 80098de:	4b08      	ldr	r3, [pc, #32]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098ea:	4905      	ldr	r1, [pc, #20]	; (8009900 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098ec:	4313      	orrs	r3, r2
 80098ee:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3718      	adds	r7, #24
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
 80098fa:	bf00      	nop
 80098fc:	42470068 	.word	0x42470068
 8009900:	40023800 	.word	0x40023800
 8009904:	40007000 	.word	0x40007000
 8009908:	42470e40 	.word	0x42470e40

0800990c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d101      	bne.n	800991e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800991a:	2301      	movs	r3, #1
 800991c:	e01c      	b.n	8009958 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	795b      	ldrb	r3, [r3, #5]
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2b00      	cmp	r3, #0
 8009926:	d105      	bne.n	8009934 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f7fb f934 	bl	8004b9c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2202      	movs	r2, #2
 8009938:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f042 0204 	orr.w	r2, r2, #4
 8009948:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2201      	movs	r2, #1
 800994e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3708      	adds	r7, #8
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	791b      	ldrb	r3, [r3, #4]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_RNG_GenerateRandomNumber+0x1a>
 8009976:	2302      	movs	r3, #2
 8009978:	e044      	b.n	8009a04 <HAL_RNG_GenerateRandomNumber+0xa4>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	795b      	ldrb	r3, [r3, #5]
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b01      	cmp	r3, #1
 8009988:	d133      	bne.n	80099f2 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2202      	movs	r2, #2
 800998e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009990:	f7fc f84e 	bl	8005a30 <HAL_GetTick>
 8009994:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8009996:	e018      	b.n	80099ca <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8009998:	f7fc f84a 	bl	8005a30 <HAL_GetTick>
 800999c:	4602      	mov	r2, r0
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	1ad3      	subs	r3, r2, r3
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d911      	bls.n	80099ca <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f003 0301 	and.w	r3, r3, #1
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d00a      	beq.n	80099ca <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2202      	movs	r2, #2
 80099be:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e01c      	b.n	8009a04 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	f003 0301 	and.w	r3, r3, #1
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d1df      	bne.n	8009998 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689a      	ldr	r2, [r3, #8]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	68da      	ldr	r2, [r3, #12]
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2201      	movs	r2, #1
 80099ee:	715a      	strb	r2, [r3, #5]
 80099f0:	e004      	b.n	80099fc <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2204      	movs	r2, #4
 80099f6:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	711a      	strb	r2, [r3, #4]

  return status;
 8009a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3710      	adds	r7, #16
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	330c      	adds	r3, #12
 8009a18:	4619      	mov	r1, r3
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f7ff ffa0 	bl	8009960 <HAL_RNG_GenerateRandomNumber>
 8009a20:	4603      	mov	r3, r0
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d102      	bne.n	8009a2c <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	e000      	b.n	8009a2e <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 8009a2c:	2300      	movs	r3, #0
  }
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3708      	adds	r7, #8
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b082      	sub	sp, #8
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d101      	bne.n	8009a48 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009a44:	2301      	movs	r3, #1
 8009a46:	e083      	b.n	8009b50 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	7f5b      	ldrb	r3, [r3, #29]
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d105      	bne.n	8009a5e <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7fb f8c1 	bl	8004be0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2202      	movs	r2, #2
 8009a62:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	22ca      	movs	r2, #202	; 0xca
 8009a6a:	625a      	str	r2, [r3, #36]	; 0x24
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2253      	movs	r2, #83	; 0x53
 8009a72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fbc0 	bl	800a1fa <RTC_EnterInitMode>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d008      	beq.n	8009a92 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	22ff      	movs	r2, #255	; 0xff
 8009a86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2204      	movs	r2, #4
 8009a8c:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e05e      	b.n	8009b50 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	6812      	ldr	r2, [r2, #0]
 8009a9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009aa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009aa4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	6899      	ldr	r1, [r3, #8]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	685a      	ldr	r2, [r3, #4]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	431a      	orrs	r2, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	431a      	orrs	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	430a      	orrs	r2, r1
 8009ac2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	68d2      	ldr	r2, [r2, #12]
 8009acc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	6919      	ldr	r1, [r3, #16]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	041a      	lsls	r2, r3, #16
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68da      	ldr	r2, [r3, #12]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009af0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	f003 0320 	and.w	r3, r3, #32
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d10e      	bne.n	8009b1e <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fb52 	bl	800a1aa <HAL_RTC_WaitForSynchro>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d008      	beq.n	8009b1e <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	22ff      	movs	r2, #255	; 0xff
 8009b12:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2204      	movs	r2, #4
 8009b18:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e018      	b.n	8009b50 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009b2c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	699a      	ldr	r2, [r3, #24]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	430a      	orrs	r2, r1
 8009b3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	22ff      	movs	r2, #255	; 0xff
 8009b46:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
  }
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3708      	adds	r7, #8
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009b58:	b590      	push	{r4, r7, lr}
 8009b5a:	b087      	sub	sp, #28
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009b64:	2300      	movs	r3, #0
 8009b66:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	7f1b      	ldrb	r3, [r3, #28]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d101      	bne.n	8009b74 <HAL_RTC_SetTime+0x1c>
 8009b70:	2302      	movs	r3, #2
 8009b72:	e0aa      	b.n	8009cca <HAL_RTC_SetTime+0x172>
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2201      	movs	r2, #1
 8009b78:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d126      	bne.n	8009bd4 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d102      	bne.n	8009b9a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	2200      	movs	r2, #0
 8009b98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f000 fb57 	bl	800a252 <RTC_ByteToBcd2>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	785b      	ldrb	r3, [r3, #1]
 8009bac:	4618      	mov	r0, r3
 8009bae:	f000 fb50 	bl	800a252 <RTC_ByteToBcd2>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009bb6:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	789b      	ldrb	r3, [r3, #2]
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f000 fb48 	bl	800a252 <RTC_ByteToBcd2>
 8009bc2:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8009bc4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	78db      	ldrb	r3, [r3, #3]
 8009bcc:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	617b      	str	r3, [r7, #20]
 8009bd2:	e018      	b.n	8009c06 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d102      	bne.n	8009be8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	2200      	movs	r2, #0
 8009be6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	785b      	ldrb	r3, [r3, #1]
 8009bf2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009bf4:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009bfa:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	78db      	ldrb	r3, [r3, #3]
 8009c00:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009c02:	4313      	orrs	r3, r2
 8009c04:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	22ca      	movs	r2, #202	; 0xca
 8009c0c:	625a      	str	r2, [r3, #36]	; 0x24
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2253      	movs	r2, #83	; 0x53
 8009c14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f000 faef 	bl	800a1fa <RTC_EnterInitMode>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00b      	beq.n	8009c3a <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	22ff      	movs	r2, #255	; 0xff
 8009c28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	2204      	movs	r2, #4
 8009c2e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2200      	movs	r2, #0
 8009c34:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009c36:	2301      	movs	r3, #1
 8009c38:	e047      	b.n	8009cca <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681a      	ldr	r2, [r3, #0]
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009c44:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009c48:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	689a      	ldr	r2, [r3, #8]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009c58:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	6899      	ldr	r1, [r3, #8]
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	68da      	ldr	r2, [r3, #12]
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	431a      	orrs	r2, r3
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	430a      	orrs	r2, r1
 8009c70:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68da      	ldr	r2, [r3, #12]
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c80:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	f003 0320 	and.w	r3, r3, #32
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d111      	bne.n	8009cb4 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f000 fa8a 	bl	800a1aa <HAL_RTC_WaitForSynchro>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00b      	beq.n	8009cb4 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	22ff      	movs	r2, #255	; 0xff
 8009ca2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2204      	movs	r2, #4
 8009ca8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2200      	movs	r2, #0
 8009cae:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e00a      	b.n	8009cca <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	22ff      	movs	r2, #255	; 0xff
 8009cba:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8009cc8:	2300      	movs	r3, #0
  }
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	371c      	adds	r7, #28
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd90      	pop	{r4, r7, pc}

08009cd2 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	60f8      	str	r0, [r7, #12]
 8009cda:	60b9      	str	r1, [r7, #8]
 8009cdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009d04:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009d08:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	0c1b      	lsrs	r3, r3, #16
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d14:	b2da      	uxtb	r2, r3
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	0a1b      	lsrs	r3, r3, #8
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d24:	b2da      	uxtb	r2, r3
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d32:	b2da      	uxtb	r2, r3
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	0c1b      	lsrs	r3, r3, #16
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d42:	b2da      	uxtb	r2, r3
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d11a      	bne.n	8009d84 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	4618      	mov	r0, r3
 8009d54:	f000 fa9b 	bl	800a28e <RTC_Bcd2ToByte>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	785b      	ldrb	r3, [r3, #1]
 8009d64:	4618      	mov	r0, r3
 8009d66:	f000 fa92 	bl	800a28e <RTC_Bcd2ToByte>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	789b      	ldrb	r3, [r3, #2]
 8009d76:	4618      	mov	r0, r3
 8009d78:	f000 fa89 	bl	800a28e <RTC_Bcd2ToByte>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	461a      	mov	r2, r3
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3718      	adds	r7, #24
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009d8e:	b590      	push	{r4, r7, lr}
 8009d90:	b087      	sub	sp, #28
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	60f8      	str	r0, [r7, #12]
 8009d96:	60b9      	str	r1, [r7, #8]
 8009d98:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	7f1b      	ldrb	r3, [r3, #28]
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d101      	bne.n	8009daa <HAL_RTC_SetDate+0x1c>
 8009da6:	2302      	movs	r3, #2
 8009da8:	e094      	b.n	8009ed4 <HAL_RTC_SetDate+0x146>
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2201      	movs	r2, #1
 8009dae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2202      	movs	r2, #2
 8009db4:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10e      	bne.n	8009dda <HAL_RTC_SetDate+0x4c>
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	785b      	ldrb	r3, [r3, #1]
 8009dc0:	f003 0310 	and.w	r3, r3, #16
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d008      	beq.n	8009dda <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	785b      	ldrb	r3, [r3, #1]
 8009dcc:	f023 0310 	bic.w	r3, r3, #16
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	330a      	adds	r3, #10
 8009dd4:	b2da      	uxtb	r2, r3
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d11c      	bne.n	8009e1a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	78db      	ldrb	r3, [r3, #3]
 8009de4:	4618      	mov	r0, r3
 8009de6:	f000 fa34 	bl	800a252 <RTC_ByteToBcd2>
 8009dea:	4603      	mov	r3, r0
 8009dec:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	785b      	ldrb	r3, [r3, #1]
 8009df2:	4618      	mov	r0, r3
 8009df4:	f000 fa2d 	bl	800a252 <RTC_ByteToBcd2>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009dfc:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	789b      	ldrb	r3, [r3, #2]
 8009e02:	4618      	mov	r0, r3
 8009e04:	f000 fa25 	bl	800a252 <RTC_ByteToBcd2>
 8009e08:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009e0a:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009e14:	4313      	orrs	r3, r2
 8009e16:	617b      	str	r3, [r7, #20]
 8009e18:	e00e      	b.n	8009e38 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	78db      	ldrb	r3, [r3, #3]
 8009e1e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	785b      	ldrb	r3, [r3, #1]
 8009e24:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009e26:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8009e2c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009e34:	4313      	orrs	r3, r2
 8009e36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	22ca      	movs	r2, #202	; 0xca
 8009e3e:	625a      	str	r2, [r3, #36]	; 0x24
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2253      	movs	r2, #83	; 0x53
 8009e46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009e48:	68f8      	ldr	r0, [r7, #12]
 8009e4a:	f000 f9d6 	bl	800a1fa <RTC_EnterInitMode>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d00b      	beq.n	8009e6c <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	22ff      	movs	r2, #255	; 0xff
 8009e5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2204      	movs	r2, #4
 8009e60:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2200      	movs	r2, #0
 8009e66:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e033      	b.n	8009ed4 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009e76:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009e7a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68da      	ldr	r2, [r3, #12]
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e8a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d111      	bne.n	8009ebe <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f000 f985 	bl	800a1aa <HAL_RTC_WaitForSynchro>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00b      	beq.n	8009ebe <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	22ff      	movs	r2, #255	; 0xff
 8009eac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2204      	movs	r2, #4
 8009eb2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e00a      	b.n	8009ed4 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	22ff      	movs	r2, #255	; 0xff
 8009ec4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009ed2:	2300      	movs	r3, #0
  }
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	371c      	adds	r7, #28
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd90      	pop	{r4, r7, pc}

08009edc <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b086      	sub	sp, #24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009ef6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009efa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	0c1b      	lsrs	r3, r3, #16
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	0a1b      	lsrs	r3, r3, #8
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	f003 031f 	and.w	r3, r3, #31
 8009f10:	b2da      	uxtb	r2, r3
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f1e:	b2da      	uxtb	r2, r3
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	0b5b      	lsrs	r3, r3, #13
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	f003 0307 	and.w	r3, r3, #7
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d11a      	bne.n	8009f70 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	78db      	ldrb	r3, [r3, #3]
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f000 f9a5 	bl	800a28e <RTC_Bcd2ToByte>
 8009f44:	4603      	mov	r3, r0
 8009f46:	461a      	mov	r2, r3
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	4618      	mov	r0, r3
 8009f52:	f000 f99c 	bl	800a28e <RTC_Bcd2ToByte>
 8009f56:	4603      	mov	r3, r0
 8009f58:	461a      	mov	r2, r3
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	789b      	ldrb	r3, [r3, #2]
 8009f62:	4618      	mov	r0, r3
 8009f64:	f000 f993 	bl	800a28e <RTC_Bcd2ToByte>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3718      	adds	r7, #24
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009f7a:	b590      	push	{r4, r7, lr}
 8009f7c:	b089      	sub	sp, #36	; 0x24
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	60f8      	str	r0, [r7, #12]
 8009f82:	60b9      	str	r1, [r7, #8]
 8009f84:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	61fb      	str	r3, [r7, #28]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	7f1b      	ldrb	r3, [r3, #28]
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d101      	bne.n	8009f9e <HAL_RTC_SetAlarm+0x24>
 8009f9a:	2302      	movs	r3, #2
 8009f9c:	e101      	b.n	800a1a2 <HAL_RTC_SetAlarm+0x228>
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2202      	movs	r2, #2
 8009fa8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d137      	bne.n	800a020 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d102      	bne.n	8009fc4 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f000 f942 	bl	800a252 <RTC_ByteToBcd2>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	785b      	ldrb	r3, [r3, #1]
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f000 f93b 	bl	800a252 <RTC_ByteToBcd2>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8009fe0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	789b      	ldrb	r3, [r3, #2]
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f000 f933 	bl	800a252 <RTC_ByteToBcd2>
 8009fec:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009fee:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	78db      	ldrb	r3, [r3, #3]
 8009ff6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009ff8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a002:	4618      	mov	r0, r3
 800a004:	f000 f925 	bl	800a252 <RTC_ByteToBcd2>
 800a008:	4603      	mov	r3, r0
 800a00a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a00c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a014:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a01a:	4313      	orrs	r3, r2
 800a01c:	61fb      	str	r3, [r7, #28]
 800a01e:	e023      	b.n	800a068 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d102      	bne.n	800a034 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	2200      	movs	r2, #0
 800a032:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	785b      	ldrb	r3, [r3, #1]
 800a03e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a040:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a046:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	78db      	ldrb	r3, [r3, #3]
 800a04c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a04e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a056:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a058:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a05e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800a064:	4313      	orrs	r3, r2
 800a066:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	4313      	orrs	r3, r2
 800a072:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	22ca      	movs	r2, #202	; 0xca
 800a07a:	625a      	str	r2, [r3, #36]	; 0x24
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2253      	movs	r2, #83	; 0x53
 800a082:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a08c:	d13f      	bne.n	800a10e <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	689a      	ldr	r2, [r3, #8]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a09c:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a0ac:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a0ae:	f7fb fcbf 	bl	8005a30 <HAL_GetTick>
 800a0b2:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a0b4:	e013      	b.n	800a0de <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a0b6:	f7fb fcbb 	bl	8005a30 <HAL_GetTick>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	1ad3      	subs	r3, r2, r3
 800a0c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a0c4:	d90b      	bls.n	800a0de <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	22ff      	movs	r2, #255	; 0xff
 800a0cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2203      	movs	r2, #3
 800a0d2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e061      	b.n	800a1a2 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	f003 0301 	and.w	r3, r3, #1
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0e4      	beq.n	800a0b6 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	69fa      	ldr	r2, [r7, #28]
 800a0f2:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	697a      	ldr	r2, [r7, #20]
 800a0fa:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	689a      	ldr	r2, [r3, #8]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a10a:	609a      	str	r2, [r3, #8]
 800a10c:	e03e      	b.n	800a18c <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	689a      	ldr	r2, [r3, #8]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a11c:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	689a      	ldr	r2, [r3, #8]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a12c:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a12e:	f7fb fc7f 	bl	8005a30 <HAL_GetTick>
 800a132:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a134:	e013      	b.n	800a15e <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a136:	f7fb fc7b 	bl	8005a30 <HAL_GetTick>
 800a13a:	4602      	mov	r2, r0
 800a13c:	69bb      	ldr	r3, [r7, #24]
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a144:	d90b      	bls.n	800a15e <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	22ff      	movs	r2, #255	; 0xff
 800a14c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2203      	movs	r2, #3
 800a152:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a15a:	2303      	movs	r3, #3
 800a15c:	e021      	b.n	800a1a2 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	f003 0302 	and.w	r3, r3, #2
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d0e4      	beq.n	800a136 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	69fa      	ldr	r2, [r7, #28]
 800a172:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	697a      	ldr	r2, [r7, #20]
 800a17a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	689a      	ldr	r2, [r3, #8]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a18a:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	22ff      	movs	r2, #255	; 0xff
 800a192:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	2201      	movs	r2, #1
 800a198:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2200      	movs	r2, #0
 800a19e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a1a0:	2300      	movs	r3, #0
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3724      	adds	r7, #36	; 0x24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd90      	pop	{r4, r7, pc}

0800a1aa <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b084      	sub	sp, #16
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	68da      	ldr	r2, [r3, #12]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a1c4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a1c6:	f7fb fc33 	bl	8005a30 <HAL_GetTick>
 800a1ca:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a1cc:	e009      	b.n	800a1e2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a1ce:	f7fb fc2f 	bl	8005a30 <HAL_GetTick>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	1ad3      	subs	r3, r2, r3
 800a1d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a1dc:	d901      	bls.n	800a1e2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a1de:	2303      	movs	r3, #3
 800a1e0:	e007      	b.n	800a1f2 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	f003 0320 	and.w	r3, r3, #32
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d0ee      	beq.n	800a1ce <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b084      	sub	sp, #16
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a202:	2300      	movs	r3, #0
 800a204:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a210:	2b00      	cmp	r3, #0
 800a212:	d119      	bne.n	800a248 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a21c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a21e:	f7fb fc07 	bl	8005a30 <HAL_GetTick>
 800a222:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a224:	e009      	b.n	800a23a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a226:	f7fb fc03 	bl	8005a30 <HAL_GetTick>
 800a22a:	4602      	mov	r2, r0
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a234:	d901      	bls.n	800a23a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a236:	2303      	movs	r3, #3
 800a238:	e007      	b.n	800a24a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d0ee      	beq.n	800a226 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a248:	2300      	movs	r3, #0
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a252:	b480      	push	{r7}
 800a254:	b085      	sub	sp, #20
 800a256:	af00      	add	r7, sp, #0
 800a258:	4603      	mov	r3, r0
 800a25a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a25c:	2300      	movs	r3, #0
 800a25e:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800a260:	e005      	b.n	800a26e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	3301      	adds	r3, #1
 800a266:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a268:	79fb      	ldrb	r3, [r7, #7]
 800a26a:	3b0a      	subs	r3, #10
 800a26c:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800a26e:	79fb      	ldrb	r3, [r7, #7]
 800a270:	2b09      	cmp	r3, #9
 800a272:	d8f6      	bhi.n	800a262 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	b2db      	uxtb	r3, r3
 800a278:	011b      	lsls	r3, r3, #4
 800a27a:	b2da      	uxtb	r2, r3
 800a27c:	79fb      	ldrb	r3, [r7, #7]
 800a27e:	4313      	orrs	r3, r2
 800a280:	b2db      	uxtb	r3, r3
}
 800a282:	4618      	mov	r0, r3
 800a284:	3714      	adds	r7, #20
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr

0800a28e <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a28e:	b480      	push	{r7}
 800a290:	b085      	sub	sp, #20
 800a292:	af00      	add	r7, sp, #0
 800a294:	4603      	mov	r3, r0
 800a296:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a298:	2300      	movs	r3, #0
 800a29a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800a29c:	79fb      	ldrb	r3, [r7, #7]
 800a29e:	091b      	lsrs	r3, r3, #4
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	4413      	add	r3, r2
 800a2aa:	005b      	lsls	r3, r3, #1
 800a2ac:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a2ae:	79fb      	ldrb	r3, [r7, #7]
 800a2b0:	f003 030f 	and.w	r3, r3, #15
 800a2b4:	b2da      	uxtb	r2, r3
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	4413      	add	r3, r2
 800a2bc:	b2db      	uxtb	r3, r3
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3714      	adds	r7, #20
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr

0800a2ca <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d101      	bne.n	800a2dc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	e07b      	b.n	800a3d4 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d108      	bne.n	800a2f6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a2ec:	d009      	beq.n	800a302 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	61da      	str	r2, [r3, #28]
 800a2f4:	e005      	b.n	800a302 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2200      	movs	r2, #0
 800a300:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2200      	movs	r2, #0
 800a306:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	2b00      	cmp	r3, #0
 800a312:	d106      	bne.n	800a322 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f7fa fc89 	bl	8004c34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2202      	movs	r2, #2
 800a326:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	681a      	ldr	r2, [r3, #0]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a338:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a34a:	431a      	orrs	r2, r3
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a354:	431a      	orrs	r2, r3
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	691b      	ldr	r3, [r3, #16]
 800a35a:	f003 0302 	and.w	r3, r3, #2
 800a35e:	431a      	orrs	r2, r3
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	695b      	ldr	r3, [r3, #20]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	431a      	orrs	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	699b      	ldr	r3, [r3, #24]
 800a36e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a372:	431a      	orrs	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	69db      	ldr	r3, [r3, #28]
 800a378:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a37c:	431a      	orrs	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6a1b      	ldr	r3, [r3, #32]
 800a382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a386:	ea42 0103 	orr.w	r1, r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a38e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	430a      	orrs	r2, r1
 800a398:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	699b      	ldr	r3, [r3, #24]
 800a39e:	0c1b      	lsrs	r3, r3, #16
 800a3a0:	f003 0104 	and.w	r1, r3, #4
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3a8:	f003 0210 	and.w	r2, r3, #16
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	430a      	orrs	r2, r1
 800a3b2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	69da      	ldr	r2, [r3, #28]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a3c2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b088      	sub	sp, #32
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	603b      	str	r3, [r7, #0]
 800a3e8:	4613      	mov	r3, r2
 800a3ea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d101      	bne.n	800a3fe <HAL_SPI_Transmit+0x22>
 800a3fa:	2302      	movs	r3, #2
 800a3fc:	e126      	b.n	800a64c <HAL_SPI_Transmit+0x270>
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2201      	movs	r2, #1
 800a402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a406:	f7fb fb13 	bl	8005a30 <HAL_GetTick>
 800a40a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a40c:	88fb      	ldrh	r3, [r7, #6]
 800a40e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a416:	b2db      	uxtb	r3, r3
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d002      	beq.n	800a422 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a41c:	2302      	movs	r3, #2
 800a41e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a420:	e10b      	b.n	800a63a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <HAL_SPI_Transmit+0x52>
 800a428:	88fb      	ldrh	r3, [r7, #6]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d102      	bne.n	800a434 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a432:	e102      	b.n	800a63a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2203      	movs	r2, #3
 800a438:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2200      	movs	r2, #0
 800a440:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	68ba      	ldr	r2, [r7, #8]
 800a446:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	88fa      	ldrh	r2, [r7, #6]
 800a44c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	88fa      	ldrh	r2, [r7, #6]
 800a452:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	2200      	movs	r2, #0
 800a458:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2200      	movs	r2, #0
 800a45e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2200      	movs	r2, #0
 800a464:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	689b      	ldr	r3, [r3, #8]
 800a476:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a47a:	d10f      	bne.n	800a49c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a48a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a49a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4a6:	2b40      	cmp	r3, #64	; 0x40
 800a4a8:	d007      	beq.n	800a4ba <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	68db      	ldr	r3, [r3, #12]
 800a4be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a4c2:	d14b      	bne.n	800a55c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d002      	beq.n	800a4d2 <HAL_SPI_Transmit+0xf6>
 800a4cc:	8afb      	ldrh	r3, [r7, #22]
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d13e      	bne.n	800a550 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d6:	881a      	ldrh	r2, [r3, #0]
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e2:	1c9a      	adds	r2, r3, #2
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	3b01      	subs	r3, #1
 800a4f0:	b29a      	uxth	r2, r3
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a4f6:	e02b      	b.n	800a550 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	f003 0302 	and.w	r3, r3, #2
 800a502:	2b02      	cmp	r3, #2
 800a504:	d112      	bne.n	800a52c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a50a:	881a      	ldrh	r2, [r3, #0]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a516:	1c9a      	adds	r2, r3, #2
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a520:	b29b      	uxth	r3, r3
 800a522:	3b01      	subs	r3, #1
 800a524:	b29a      	uxth	r2, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	86da      	strh	r2, [r3, #54]	; 0x36
 800a52a:	e011      	b.n	800a550 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a52c:	f7fb fa80 	bl	8005a30 <HAL_GetTick>
 800a530:	4602      	mov	r2, r0
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	683a      	ldr	r2, [r7, #0]
 800a538:	429a      	cmp	r2, r3
 800a53a:	d803      	bhi.n	800a544 <HAL_SPI_Transmit+0x168>
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a542:	d102      	bne.n	800a54a <HAL_SPI_Transmit+0x16e>
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d102      	bne.n	800a550 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a54a:	2303      	movs	r3, #3
 800a54c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a54e:	e074      	b.n	800a63a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a554:	b29b      	uxth	r3, r3
 800a556:	2b00      	cmp	r3, #0
 800a558:	d1ce      	bne.n	800a4f8 <HAL_SPI_Transmit+0x11c>
 800a55a:	e04c      	b.n	800a5f6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d002      	beq.n	800a56a <HAL_SPI_Transmit+0x18e>
 800a564:	8afb      	ldrh	r3, [r7, #22]
 800a566:	2b01      	cmp	r3, #1
 800a568:	d140      	bne.n	800a5ec <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	330c      	adds	r3, #12
 800a574:	7812      	ldrb	r2, [r2, #0]
 800a576:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a57c:	1c5a      	adds	r2, r3, #1
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a586:	b29b      	uxth	r3, r3
 800a588:	3b01      	subs	r3, #1
 800a58a:	b29a      	uxth	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a590:	e02c      	b.n	800a5ec <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	f003 0302 	and.w	r3, r3, #2
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d113      	bne.n	800a5c8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	330c      	adds	r3, #12
 800a5aa:	7812      	ldrb	r2, [r2, #0]
 800a5ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b2:	1c5a      	adds	r2, r3, #1
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5bc:	b29b      	uxth	r3, r3
 800a5be:	3b01      	subs	r3, #1
 800a5c0:	b29a      	uxth	r2, r3
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	86da      	strh	r2, [r3, #54]	; 0x36
 800a5c6:	e011      	b.n	800a5ec <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a5c8:	f7fb fa32 	bl	8005a30 <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d803      	bhi.n	800a5e0 <HAL_SPI_Transmit+0x204>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5de:	d102      	bne.n	800a5e6 <HAL_SPI_Transmit+0x20a>
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d102      	bne.n	800a5ec <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a5e6:	2303      	movs	r3, #3
 800a5e8:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a5ea:	e026      	b.n	800a63a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1cd      	bne.n	800a592 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a5f6:	69ba      	ldr	r2, [r7, #24]
 800a5f8:	6839      	ldr	r1, [r7, #0]
 800a5fa:	68f8      	ldr	r0, [r7, #12]
 800a5fc:	f000 fb80 	bl	800ad00 <SPI_EndRxTxTransaction>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d002      	beq.n	800a60c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2220      	movs	r2, #32
 800a60a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d10a      	bne.n	800a62a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a614:	2300      	movs	r3, #0
 800a616:	613b      	str	r3, [r7, #16]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	68db      	ldr	r3, [r3, #12]
 800a61e:	613b      	str	r3, [r7, #16]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	613b      	str	r3, [r7, #16]
 800a628:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d002      	beq.n	800a638 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	77fb      	strb	r3, [r7, #31]
 800a636:	e000      	b.n	800a63a <HAL_SPI_Transmit+0x25e>
  }

error:
 800a638:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a64a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3720      	adds	r7, #32
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b08c      	sub	sp, #48	; 0x30
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	607a      	str	r2, [r7, #4]
 800a660:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a662:	2301      	movs	r3, #1
 800a664:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a672:	2b01      	cmp	r3, #1
 800a674:	d101      	bne.n	800a67a <HAL_SPI_TransmitReceive+0x26>
 800a676:	2302      	movs	r3, #2
 800a678:	e18a      	b.n	800a990 <HAL_SPI_TransmitReceive+0x33c>
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2201      	movs	r2, #1
 800a67e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a682:	f7fb f9d5 	bl	8005a30 <HAL_GetTick>
 800a686:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a68e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a698:	887b      	ldrh	r3, [r7, #2]
 800a69a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a69c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d00f      	beq.n	800a6c4 <HAL_SPI_TransmitReceive+0x70>
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6aa:	d107      	bne.n	800a6bc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d103      	bne.n	800a6bc <HAL_SPI_TransmitReceive+0x68>
 800a6b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a6b8:	2b04      	cmp	r3, #4
 800a6ba:	d003      	beq.n	800a6c4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a6bc:	2302      	movs	r3, #2
 800a6be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a6c2:	e15b      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d005      	beq.n	800a6d6 <HAL_SPI_TransmitReceive+0x82>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d002      	beq.n	800a6d6 <HAL_SPI_TransmitReceive+0x82>
 800a6d0:	887b      	ldrh	r3, [r7, #2]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d103      	bne.n	800a6de <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a6dc:	e14e      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	2b04      	cmp	r3, #4
 800a6e8:	d003      	beq.n	800a6f2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2205      	movs	r2, #5
 800a6ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	887a      	ldrh	r2, [r7, #2]
 800a702:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	887a      	ldrh	r2, [r7, #2]
 800a708:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	887a      	ldrh	r2, [r7, #2]
 800a714:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	887a      	ldrh	r2, [r7, #2]
 800a71a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2200      	movs	r2, #0
 800a720:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a732:	2b40      	cmp	r3, #64	; 0x40
 800a734:	d007      	beq.n	800a746 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681a      	ldr	r2, [r3, #0]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a744:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a74e:	d178      	bne.n	800a842 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d002      	beq.n	800a75e <HAL_SPI_TransmitReceive+0x10a>
 800a758:	8b7b      	ldrh	r3, [r7, #26]
 800a75a:	2b01      	cmp	r3, #1
 800a75c:	d166      	bne.n	800a82c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a762:	881a      	ldrh	r2, [r3, #0]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76e:	1c9a      	adds	r2, r3, #2
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a778:	b29b      	uxth	r3, r3
 800a77a:	3b01      	subs	r3, #1
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a782:	e053      	b.n	800a82c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	f003 0302 	and.w	r3, r3, #2
 800a78e:	2b02      	cmp	r3, #2
 800a790:	d11b      	bne.n	800a7ca <HAL_SPI_TransmitReceive+0x176>
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a796:	b29b      	uxth	r3, r3
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d016      	beq.n	800a7ca <HAL_SPI_TransmitReceive+0x176>
 800a79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d113      	bne.n	800a7ca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7a6:	881a      	ldrh	r2, [r3, #0]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7b2:	1c9a      	adds	r2, r3, #2
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	689b      	ldr	r3, [r3, #8]
 800a7d0:	f003 0301 	and.w	r3, r3, #1
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d119      	bne.n	800a80c <HAL_SPI_TransmitReceive+0x1b8>
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d014      	beq.n	800a80c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	68da      	ldr	r2, [r3, #12]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ec:	b292      	uxth	r2, r2
 800a7ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f4:	1c9a      	adds	r2, r3, #2
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	3b01      	subs	r3, #1
 800a802:	b29a      	uxth	r2, r3
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a808:	2301      	movs	r3, #1
 800a80a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a80c:	f7fb f910 	bl	8005a30 <HAL_GetTick>
 800a810:	4602      	mov	r2, r0
 800a812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a818:	429a      	cmp	r2, r3
 800a81a:	d807      	bhi.n	800a82c <HAL_SPI_TransmitReceive+0x1d8>
 800a81c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a81e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a822:	d003      	beq.n	800a82c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a824:	2303      	movs	r3, #3
 800a826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a82a:	e0a7      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a830:	b29b      	uxth	r3, r3
 800a832:	2b00      	cmp	r3, #0
 800a834:	d1a6      	bne.n	800a784 <HAL_SPI_TransmitReceive+0x130>
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1a1      	bne.n	800a784 <HAL_SPI_TransmitReceive+0x130>
 800a840:	e07c      	b.n	800a93c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d002      	beq.n	800a850 <HAL_SPI_TransmitReceive+0x1fc>
 800a84a:	8b7b      	ldrh	r3, [r7, #26]
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d16b      	bne.n	800a928 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	330c      	adds	r3, #12
 800a85a:	7812      	ldrb	r2, [r2, #0]
 800a85c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a862:	1c5a      	adds	r2, r3, #1
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	3b01      	subs	r3, #1
 800a870:	b29a      	uxth	r2, r3
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a876:	e057      	b.n	800a928 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	f003 0302 	and.w	r3, r3, #2
 800a882:	2b02      	cmp	r3, #2
 800a884:	d11c      	bne.n	800a8c0 <HAL_SPI_TransmitReceive+0x26c>
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d017      	beq.n	800a8c0 <HAL_SPI_TransmitReceive+0x26c>
 800a890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a892:	2b01      	cmp	r3, #1
 800a894:	d114      	bne.n	800a8c0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	330c      	adds	r3, #12
 800a8a0:	7812      	ldrb	r2, [r2, #0]
 800a8a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a8:	1c5a      	adds	r2, r3, #1
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	b29a      	uxth	r2, r3
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	689b      	ldr	r3, [r3, #8]
 800a8c6:	f003 0301 	and.w	r3, r3, #1
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d119      	bne.n	800a902 <HAL_SPI_TransmitReceive+0x2ae>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d014      	beq.n	800a902 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	68da      	ldr	r2, [r3, #12]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e2:	b2d2      	uxtb	r2, r2
 800a8e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ea:	1c5a      	adds	r2, r3, #1
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a8fe:	2301      	movs	r3, #1
 800a900:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a902:	f7fb f895 	bl	8005a30 <HAL_GetTick>
 800a906:	4602      	mov	r2, r0
 800a908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a90e:	429a      	cmp	r2, r3
 800a910:	d803      	bhi.n	800a91a <HAL_SPI_TransmitReceive+0x2c6>
 800a912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a914:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a918:	d102      	bne.n	800a920 <HAL_SPI_TransmitReceive+0x2cc>
 800a91a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d103      	bne.n	800a928 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a920:	2303      	movs	r3, #3
 800a922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a926:	e029      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1a2      	bne.n	800a878 <HAL_SPI_TransmitReceive+0x224>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a936:	b29b      	uxth	r3, r3
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d19d      	bne.n	800a878 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a93c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a93e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a940:	68f8      	ldr	r0, [r7, #12]
 800a942:	f000 f9dd 	bl	800ad00 <SPI_EndRxTxTransaction>
 800a946:	4603      	mov	r3, r0
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d006      	beq.n	800a95a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a94c:	2301      	movs	r3, #1
 800a94e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2220      	movs	r2, #32
 800a956:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a958:	e010      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d10b      	bne.n	800a97a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a962:	2300      	movs	r3, #0
 800a964:	617b      	str	r3, [r7, #20]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	68db      	ldr	r3, [r3, #12]
 800a96c:	617b      	str	r3, [r7, #20]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	689b      	ldr	r3, [r3, #8]
 800a974:	617b      	str	r3, [r7, #20]
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	e000      	b.n	800a97c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a97a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a98c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a990:	4618      	mov	r0, r3
 800a992:	3730      	adds	r7, #48	; 0x30
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b088      	sub	sp, #32
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9b0:	69bb      	ldr	r3, [r7, #24]
 800a9b2:	099b      	lsrs	r3, r3, #6
 800a9b4:	f003 0301 	and.w	r3, r3, #1
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d10f      	bne.n	800a9dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9bc:	69bb      	ldr	r3, [r7, #24]
 800a9be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00a      	beq.n	800a9dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9c6:	69fb      	ldr	r3, [r7, #28]
 800a9c8:	099b      	lsrs	r3, r3, #6
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d004      	beq.n	800a9dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	4798      	blx	r3
    return;
 800a9da:	e0d7      	b.n	800ab8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a9dc:	69bb      	ldr	r3, [r7, #24]
 800a9de:	085b      	lsrs	r3, r3, #1
 800a9e0:	f003 0301 	and.w	r3, r3, #1
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00a      	beq.n	800a9fe <HAL_SPI_IRQHandler+0x66>
 800a9e8:	69fb      	ldr	r3, [r7, #28]
 800a9ea:	09db      	lsrs	r3, r3, #7
 800a9ec:	f003 0301 	and.w	r3, r3, #1
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d004      	beq.n	800a9fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	4798      	blx	r3
    return;
 800a9fc:	e0c6      	b.n	800ab8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	095b      	lsrs	r3, r3, #5
 800aa02:	f003 0301 	and.w	r3, r3, #1
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d10c      	bne.n	800aa24 <HAL_SPI_IRQHandler+0x8c>
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	099b      	lsrs	r3, r3, #6
 800aa0e:	f003 0301 	and.w	r3, r3, #1
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d106      	bne.n	800aa24 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	0a1b      	lsrs	r3, r3, #8
 800aa1a:	f003 0301 	and.w	r3, r3, #1
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	f000 80b4 	beq.w	800ab8c <HAL_SPI_IRQHandler+0x1f4>
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	095b      	lsrs	r3, r3, #5
 800aa28:	f003 0301 	and.w	r3, r3, #1
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 80ad 	beq.w	800ab8c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	099b      	lsrs	r3, r3, #6
 800aa36:	f003 0301 	and.w	r3, r3, #1
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d023      	beq.n	800aa86 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	2b03      	cmp	r3, #3
 800aa48:	d011      	beq.n	800aa6e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa4e:	f043 0204 	orr.w	r2, r3, #4
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa56:	2300      	movs	r3, #0
 800aa58:	617b      	str	r3, [r7, #20]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	617b      	str	r3, [r7, #20]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	617b      	str	r3, [r7, #20]
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	e00b      	b.n	800aa86 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa6e:	2300      	movs	r3, #0
 800aa70:	613b      	str	r3, [r7, #16]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	613b      	str	r3, [r7, #16]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	613b      	str	r3, [r7, #16]
 800aa82:	693b      	ldr	r3, [r7, #16]
        return;
 800aa84:	e082      	b.n	800ab8c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	095b      	lsrs	r3, r3, #5
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d014      	beq.n	800aabc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa96:	f043 0201 	orr.w	r2, r3, #1
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60fb      	str	r3, [r7, #12]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	689b      	ldr	r3, [r3, #8]
 800aaa8:	60fb      	str	r3, [r7, #12]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	0a1b      	lsrs	r3, r3, #8
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00c      	beq.n	800aae2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aacc:	f043 0208 	orr.w	r2, r3, #8
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aad4:	2300      	movs	r3, #0
 800aad6:	60bb      	str	r3, [r7, #8]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	689b      	ldr	r3, [r3, #8]
 800aade:	60bb      	str	r3, [r7, #8]
 800aae0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d04f      	beq.n	800ab8a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800aaf8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	f003 0302 	and.w	r3, r3, #2
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d104      	bne.n	800ab16 <HAL_SPI_IRQHandler+0x17e>
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	f003 0301 	and.w	r3, r3, #1
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d034      	beq.n	800ab80 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	685a      	ldr	r2, [r3, #4]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f022 0203 	bic.w	r2, r2, #3
 800ab24:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d011      	beq.n	800ab52 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab32:	4a18      	ldr	r2, [pc, #96]	; (800ab94 <HAL_SPI_IRQHandler+0x1fc>)
 800ab34:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7fb f938 	bl	8005db0 <HAL_DMA_Abort_IT>
 800ab40:	4603      	mov	r3, r0
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d005      	beq.n	800ab52 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d016      	beq.n	800ab88 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab5e:	4a0d      	ldr	r2, [pc, #52]	; (800ab94 <HAL_SPI_IRQHandler+0x1fc>)
 800ab60:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fb f922 	bl	8005db0 <HAL_DMA_Abort_IT>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00a      	beq.n	800ab88 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800ab7e:	e003      	b.n	800ab88 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 f809 	bl	800ab98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ab86:	e000      	b.n	800ab8a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800ab88:	bf00      	nop
    return;
 800ab8a:	bf00      	nop
  }
}
 800ab8c:	3720      	adds	r7, #32
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	0800abc9 	.word	0x0800abc9

0800ab98 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aba0:	bf00      	nop
 800aba2:	370c      	adds	r7, #12
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abba:	b2db      	uxtb	r3, r3
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abd4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2200      	movs	r2, #0
 800abe0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800abe2:	68f8      	ldr	r0, [r7, #12]
 800abe4:	f7ff ffd8 	bl	800ab98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abe8:	bf00      	nop
 800abea:	3710      	adds	r7, #16
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b088      	sub	sp, #32
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	60b9      	str	r1, [r7, #8]
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	4613      	mov	r3, r2
 800abfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac00:	f7fa ff16 	bl	8005a30 <HAL_GetTick>
 800ac04:	4602      	mov	r2, r0
 800ac06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac08:	1a9b      	subs	r3, r3, r2
 800ac0a:	683a      	ldr	r2, [r7, #0]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac10:	f7fa ff0e 	bl	8005a30 <HAL_GetTick>
 800ac14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac16:	4b39      	ldr	r3, [pc, #228]	; (800acfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	015b      	lsls	r3, r3, #5
 800ac1c:	0d1b      	lsrs	r3, r3, #20
 800ac1e:	69fa      	ldr	r2, [r7, #28]
 800ac20:	fb02 f303 	mul.w	r3, r2, r3
 800ac24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac26:	e054      	b.n	800acd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac2e:	d050      	beq.n	800acd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac30:	f7fa fefe 	bl	8005a30 <HAL_GetTick>
 800ac34:	4602      	mov	r2, r0
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	69fa      	ldr	r2, [r7, #28]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d902      	bls.n	800ac46 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d13d      	bne.n	800acc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ac54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac5e:	d111      	bne.n	800ac84 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	689b      	ldr	r3, [r3, #8]
 800ac64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac68:	d004      	beq.n	800ac74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac72:	d107      	bne.n	800ac84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac8c:	d10f      	bne.n	800acae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	681a      	ldr	r2, [r3, #0]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac9c:	601a      	str	r2, [r3, #0]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800acac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2201      	movs	r2, #1
 800acb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800acbe:	2303      	movs	r3, #3
 800acc0:	e017      	b.n	800acf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d101      	bne.n	800accc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800acc8:	2300      	movs	r3, #0
 800acca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	3b01      	subs	r3, #1
 800acd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	689a      	ldr	r2, [r3, #8]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	4013      	ands	r3, r2
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	429a      	cmp	r2, r3
 800ace0:	bf0c      	ite	eq
 800ace2:	2301      	moveq	r3, #1
 800ace4:	2300      	movne	r3, #0
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	461a      	mov	r2, r3
 800acea:	79fb      	ldrb	r3, [r7, #7]
 800acec:	429a      	cmp	r2, r3
 800acee:	d19b      	bne.n	800ac28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3720      	adds	r7, #32
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20000004 	.word	0x20000004

0800ad00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b088      	sub	sp, #32
 800ad04:	af02      	add	r7, sp, #8
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ad0c:	4b1b      	ldr	r3, [pc, #108]	; (800ad7c <SPI_EndRxTxTransaction+0x7c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a1b      	ldr	r2, [pc, #108]	; (800ad80 <SPI_EndRxTxTransaction+0x80>)
 800ad12:	fba2 2303 	umull	r2, r3, r2, r3
 800ad16:	0d5b      	lsrs	r3, r3, #21
 800ad18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ad1c:	fb02 f303 	mul.w	r3, r2, r3
 800ad20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad2a:	d112      	bne.n	800ad52 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	2200      	movs	r2, #0
 800ad34:	2180      	movs	r1, #128	; 0x80
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	f7ff ff5a 	bl	800abf0 <SPI_WaitFlagStateUntilTimeout>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d016      	beq.n	800ad70 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad46:	f043 0220 	orr.w	r2, r3, #32
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ad4e:	2303      	movs	r3, #3
 800ad50:	e00f      	b.n	800ad72 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d00a      	beq.n	800ad6e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	689b      	ldr	r3, [r3, #8]
 800ad64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad68:	2b80      	cmp	r3, #128	; 0x80
 800ad6a:	d0f2      	beq.n	800ad52 <SPI_EndRxTxTransaction+0x52>
 800ad6c:	e000      	b.n	800ad70 <SPI_EndRxTxTransaction+0x70>
        break;
 800ad6e:	bf00      	nop
  }

  return HAL_OK;
 800ad70:	2300      	movs	r3, #0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3718      	adds	r7, #24
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	20000004 	.word	0x20000004
 800ad80:	165e9f81 	.word	0x165e9f81

0800ad84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	e041      	b.n	800ae1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d106      	bne.n	800adb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7fa f81c 	bl	8004de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2202      	movs	r2, #2
 800adb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681a      	ldr	r2, [r3, #0]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	3304      	adds	r3, #4
 800adc0:	4619      	mov	r1, r3
 800adc2:	4610      	mov	r0, r2
 800adc4:	f000 fac4 	bl	800b350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2201      	movs	r2, #1
 800ae04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2201      	movs	r2, #1
 800ae14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae18:	2300      	movs	r3, #0
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3708      	adds	r7, #8
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
	...

0800ae24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b085      	sub	sp, #20
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae32:	b2db      	uxtb	r3, r3
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d001      	beq.n	800ae3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e04e      	b.n	800aeda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2202      	movs	r2, #2
 800ae40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68da      	ldr	r2, [r3, #12]
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f042 0201 	orr.w	r2, r2, #1
 800ae52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a23      	ldr	r2, [pc, #140]	; (800aee8 <HAL_TIM_Base_Start_IT+0xc4>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d022      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae66:	d01d      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a1f      	ldr	r2, [pc, #124]	; (800aeec <HAL_TIM_Base_Start_IT+0xc8>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d018      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a1e      	ldr	r2, [pc, #120]	; (800aef0 <HAL_TIM_Base_Start_IT+0xcc>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d013      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a1c      	ldr	r2, [pc, #112]	; (800aef4 <HAL_TIM_Base_Start_IT+0xd0>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d00e      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a1b      	ldr	r2, [pc, #108]	; (800aef8 <HAL_TIM_Base_Start_IT+0xd4>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d009      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a19      	ldr	r2, [pc, #100]	; (800aefc <HAL_TIM_Base_Start_IT+0xd8>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d004      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x80>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a18      	ldr	r2, [pc, #96]	; (800af00 <HAL_TIM_Base_Start_IT+0xdc>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d111      	bne.n	800aec8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f003 0307 	and.w	r3, r3, #7
 800aeae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2b06      	cmp	r3, #6
 800aeb4:	d010      	beq.n	800aed8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f042 0201 	orr.w	r2, r2, #1
 800aec4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aec6:	e007      	b.n	800aed8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	681a      	ldr	r2, [r3, #0]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f042 0201 	orr.w	r2, r2, #1
 800aed6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3714      	adds	r7, #20
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr
 800aee6:	bf00      	nop
 800aee8:	40010000 	.word	0x40010000
 800aeec:	40000400 	.word	0x40000400
 800aef0:	40000800 	.word	0x40000800
 800aef4:	40000c00 	.word	0x40000c00
 800aef8:	40010400 	.word	0x40010400
 800aefc:	40014000 	.word	0x40014000
 800af00:	40001800 	.word	0x40001800

0800af04 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	68da      	ldr	r2, [r3, #12]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f022 0201 	bic.w	r2, r2, #1
 800af1a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6a1a      	ldr	r2, [r3, #32]
 800af22:	f241 1311 	movw	r3, #4369	; 0x1111
 800af26:	4013      	ands	r3, r2
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10f      	bne.n	800af4c <HAL_TIM_Base_Stop_IT+0x48>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	6a1a      	ldr	r2, [r3, #32]
 800af32:	f240 4344 	movw	r3, #1092	; 0x444
 800af36:	4013      	ands	r3, r2
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d107      	bne.n	800af4c <HAL_TIM_Base_Stop_IT+0x48>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f022 0201 	bic.w	r2, r2, #1
 800af4a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2201      	movs	r2, #1
 800af50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	370c      	adds	r7, #12
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr

0800af62 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b082      	sub	sp, #8
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	f003 0302 	and.w	r3, r3, #2
 800af74:	2b02      	cmp	r3, #2
 800af76:	d122      	bne.n	800afbe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	f003 0302 	and.w	r3, r3, #2
 800af82:	2b02      	cmp	r3, #2
 800af84:	d11b      	bne.n	800afbe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f06f 0202 	mvn.w	r2, #2
 800af8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2201      	movs	r2, #1
 800af94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	699b      	ldr	r3, [r3, #24]
 800af9c:	f003 0303 	and.w	r3, r3, #3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d003      	beq.n	800afac <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 f9b5 	bl	800b314 <HAL_TIM_IC_CaptureCallback>
 800afaa:	e005      	b.n	800afb8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 f9a7 	bl	800b300 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f9b8 	bl	800b328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2200      	movs	r2, #0
 800afbc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	691b      	ldr	r3, [r3, #16]
 800afc4:	f003 0304 	and.w	r3, r3, #4
 800afc8:	2b04      	cmp	r3, #4
 800afca:	d122      	bne.n	800b012 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	f003 0304 	and.w	r3, r3, #4
 800afd6:	2b04      	cmp	r3, #4
 800afd8:	d11b      	bne.n	800b012 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f06f 0204 	mvn.w	r2, #4
 800afe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2202      	movs	r2, #2
 800afe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	699b      	ldr	r3, [r3, #24]
 800aff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d003      	beq.n	800b000 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f000 f98b 	bl	800b314 <HAL_TIM_IC_CaptureCallback>
 800affe:	e005      	b.n	800b00c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f97d 	bl	800b300 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 f98e 	bl	800b328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2200      	movs	r2, #0
 800b010:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	691b      	ldr	r3, [r3, #16]
 800b018:	f003 0308 	and.w	r3, r3, #8
 800b01c:	2b08      	cmp	r3, #8
 800b01e:	d122      	bne.n	800b066 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	f003 0308 	and.w	r3, r3, #8
 800b02a:	2b08      	cmp	r3, #8
 800b02c:	d11b      	bne.n	800b066 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f06f 0208 	mvn.w	r2, #8
 800b036:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2204      	movs	r2, #4
 800b03c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	69db      	ldr	r3, [r3, #28]
 800b044:	f003 0303 	and.w	r3, r3, #3
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d003      	beq.n	800b054 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 f961 	bl	800b314 <HAL_TIM_IC_CaptureCallback>
 800b052:	e005      	b.n	800b060 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 f953 	bl	800b300 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 f964 	bl	800b328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	f003 0310 	and.w	r3, r3, #16
 800b070:	2b10      	cmp	r3, #16
 800b072:	d122      	bne.n	800b0ba <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	f003 0310 	and.w	r3, r3, #16
 800b07e:	2b10      	cmp	r3, #16
 800b080:	d11b      	bne.n	800b0ba <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f06f 0210 	mvn.w	r2, #16
 800b08a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2208      	movs	r2, #8
 800b090:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	69db      	ldr	r3, [r3, #28]
 800b098:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d003      	beq.n	800b0a8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 f937 	bl	800b314 <HAL_TIM_IC_CaptureCallback>
 800b0a6:	e005      	b.n	800b0b4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 f929 	bl	800b300 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f000 f93a 	bl	800b328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	f003 0301 	and.w	r3, r3, #1
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d10e      	bne.n	800b0e6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68db      	ldr	r3, [r3, #12]
 800b0ce:	f003 0301 	and.w	r3, r3, #1
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d107      	bne.n	800b0e6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f06f 0201 	mvn.w	r2, #1
 800b0de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7f9 fc69 	bl	80049b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0f0:	2b80      	cmp	r3, #128	; 0x80
 800b0f2:	d10e      	bne.n	800b112 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0fe:	2b80      	cmp	r3, #128	; 0x80
 800b100:	d107      	bne.n	800b112 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b10a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 fadf 	bl	800b6d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	691b      	ldr	r3, [r3, #16]
 800b118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b11c:	2b40      	cmp	r3, #64	; 0x40
 800b11e:	d10e      	bne.n	800b13e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b12a:	2b40      	cmp	r3, #64	; 0x40
 800b12c:	d107      	bne.n	800b13e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 f8ff 	bl	800b33c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	691b      	ldr	r3, [r3, #16]
 800b144:	f003 0320 	and.w	r3, r3, #32
 800b148:	2b20      	cmp	r3, #32
 800b14a:	d10e      	bne.n	800b16a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	f003 0320 	and.w	r3, r3, #32
 800b156:	2b20      	cmp	r3, #32
 800b158:	d107      	bne.n	800b16a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f06f 0220 	mvn.w	r2, #32
 800b162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 faa9 	bl	800b6bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b16a:	bf00      	nop
 800b16c:	3708      	adds	r7, #8
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b084      	sub	sp, #16
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b17c:	2300      	movs	r3, #0
 800b17e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b186:	2b01      	cmp	r3, #1
 800b188:	d101      	bne.n	800b18e <HAL_TIM_ConfigClockSource+0x1c>
 800b18a:	2302      	movs	r3, #2
 800b18c:	e0b4      	b.n	800b2f8 <HAL_TIM_ConfigClockSource+0x186>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2201      	movs	r2, #1
 800b192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2202      	movs	r2, #2
 800b19a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b1ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b1b4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68ba      	ldr	r2, [r7, #8]
 800b1bc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1c6:	d03e      	beq.n	800b246 <HAL_TIM_ConfigClockSource+0xd4>
 800b1c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1cc:	f200 8087 	bhi.w	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1d4:	f000 8086 	beq.w	800b2e4 <HAL_TIM_ConfigClockSource+0x172>
 800b1d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1dc:	d87f      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1de:	2b70      	cmp	r3, #112	; 0x70
 800b1e0:	d01a      	beq.n	800b218 <HAL_TIM_ConfigClockSource+0xa6>
 800b1e2:	2b70      	cmp	r3, #112	; 0x70
 800b1e4:	d87b      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1e6:	2b60      	cmp	r3, #96	; 0x60
 800b1e8:	d050      	beq.n	800b28c <HAL_TIM_ConfigClockSource+0x11a>
 800b1ea:	2b60      	cmp	r3, #96	; 0x60
 800b1ec:	d877      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1ee:	2b50      	cmp	r3, #80	; 0x50
 800b1f0:	d03c      	beq.n	800b26c <HAL_TIM_ConfigClockSource+0xfa>
 800b1f2:	2b50      	cmp	r3, #80	; 0x50
 800b1f4:	d873      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1f6:	2b40      	cmp	r3, #64	; 0x40
 800b1f8:	d058      	beq.n	800b2ac <HAL_TIM_ConfigClockSource+0x13a>
 800b1fa:	2b40      	cmp	r3, #64	; 0x40
 800b1fc:	d86f      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b1fe:	2b30      	cmp	r3, #48	; 0x30
 800b200:	d064      	beq.n	800b2cc <HAL_TIM_ConfigClockSource+0x15a>
 800b202:	2b30      	cmp	r3, #48	; 0x30
 800b204:	d86b      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b206:	2b20      	cmp	r3, #32
 800b208:	d060      	beq.n	800b2cc <HAL_TIM_ConfigClockSource+0x15a>
 800b20a:	2b20      	cmp	r3, #32
 800b20c:	d867      	bhi.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d05c      	beq.n	800b2cc <HAL_TIM_ConfigClockSource+0x15a>
 800b212:	2b10      	cmp	r3, #16
 800b214:	d05a      	beq.n	800b2cc <HAL_TIM_ConfigClockSource+0x15a>
 800b216:	e062      	b.n	800b2de <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6818      	ldr	r0, [r3, #0]
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	6899      	ldr	r1, [r3, #8]
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	685a      	ldr	r2, [r3, #4]
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	68db      	ldr	r3, [r3, #12]
 800b228:	f000 f9ac 	bl	800b584 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	689b      	ldr	r3, [r3, #8]
 800b232:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b23a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	609a      	str	r2, [r3, #8]
      break;
 800b244:	e04f      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6818      	ldr	r0, [r3, #0]
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	6899      	ldr	r1, [r3, #8]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	685a      	ldr	r2, [r3, #4]
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	f000 f995 	bl	800b584 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	689a      	ldr	r2, [r3, #8]
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b268:	609a      	str	r2, [r3, #8]
      break;
 800b26a:	e03c      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6818      	ldr	r0, [r3, #0]
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	6859      	ldr	r1, [r3, #4]
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	461a      	mov	r2, r3
 800b27a:	f000 f909 	bl	800b490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	2150      	movs	r1, #80	; 0x50
 800b284:	4618      	mov	r0, r3
 800b286:	f000 f962 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800b28a:	e02c      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6818      	ldr	r0, [r3, #0]
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	6859      	ldr	r1, [r3, #4]
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	461a      	mov	r2, r3
 800b29a:	f000 f928 	bl	800b4ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	2160      	movs	r1, #96	; 0x60
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f000 f952 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800b2aa:	e01c      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6818      	ldr	r0, [r3, #0]
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	6859      	ldr	r1, [r3, #4]
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	68db      	ldr	r3, [r3, #12]
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	f000 f8e9 	bl	800b490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	2140      	movs	r1, #64	; 0x40
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f000 f942 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800b2ca:	e00c      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	4610      	mov	r0, r2
 800b2d8:	f000 f939 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800b2dc:	e003      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	73fb      	strb	r3, [r7, #15]
      break;
 800b2e2:	e000      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b2e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b2f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3710      	adds	r7, #16
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b308:	bf00      	nop
 800b30a:	370c      	adds	r7, #12
 800b30c:	46bd      	mov	sp, r7
 800b30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b312:	4770      	bx	lr

0800b314 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b31c:	bf00      	nop
 800b31e:	370c      	adds	r7, #12
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr

0800b328 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b328:	b480      	push	{r7}
 800b32a:	b083      	sub	sp, #12
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b344:	bf00      	nop
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b350:	b480      	push	{r7}
 800b352:	b085      	sub	sp, #20
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a40      	ldr	r2, [pc, #256]	; (800b464 <TIM_Base_SetConfig+0x114>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d013      	beq.n	800b390 <TIM_Base_SetConfig+0x40>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b36e:	d00f      	beq.n	800b390 <TIM_Base_SetConfig+0x40>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	4a3d      	ldr	r2, [pc, #244]	; (800b468 <TIM_Base_SetConfig+0x118>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d00b      	beq.n	800b390 <TIM_Base_SetConfig+0x40>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4a3c      	ldr	r2, [pc, #240]	; (800b46c <TIM_Base_SetConfig+0x11c>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d007      	beq.n	800b390 <TIM_Base_SetConfig+0x40>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a3b      	ldr	r2, [pc, #236]	; (800b470 <TIM_Base_SetConfig+0x120>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d003      	beq.n	800b390 <TIM_Base_SetConfig+0x40>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4a3a      	ldr	r2, [pc, #232]	; (800b474 <TIM_Base_SetConfig+0x124>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d108      	bne.n	800b3a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	4a2f      	ldr	r2, [pc, #188]	; (800b464 <TIM_Base_SetConfig+0x114>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d02b      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3b0:	d027      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	4a2c      	ldr	r2, [pc, #176]	; (800b468 <TIM_Base_SetConfig+0x118>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d023      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	4a2b      	ldr	r2, [pc, #172]	; (800b46c <TIM_Base_SetConfig+0x11c>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d01f      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4a2a      	ldr	r2, [pc, #168]	; (800b470 <TIM_Base_SetConfig+0x120>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d01b      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	4a29      	ldr	r2, [pc, #164]	; (800b474 <TIM_Base_SetConfig+0x124>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d017      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	4a28      	ldr	r2, [pc, #160]	; (800b478 <TIM_Base_SetConfig+0x128>)
 800b3d6:	4293      	cmp	r3, r2
 800b3d8:	d013      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	4a27      	ldr	r2, [pc, #156]	; (800b47c <TIM_Base_SetConfig+0x12c>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d00f      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4a26      	ldr	r2, [pc, #152]	; (800b480 <TIM_Base_SetConfig+0x130>)
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	d00b      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	4a25      	ldr	r2, [pc, #148]	; (800b484 <TIM_Base_SetConfig+0x134>)
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d007      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	4a24      	ldr	r2, [pc, #144]	; (800b488 <TIM_Base_SetConfig+0x138>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d003      	beq.n	800b402 <TIM_Base_SetConfig+0xb2>
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	4a23      	ldr	r2, [pc, #140]	; (800b48c <TIM_Base_SetConfig+0x13c>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d108      	bne.n	800b414 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	68db      	ldr	r3, [r3, #12]
 800b40e:	68fa      	ldr	r2, [r7, #12]
 800b410:	4313      	orrs	r3, r2
 800b412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	695b      	ldr	r3, [r3, #20]
 800b41e:	4313      	orrs	r3, r2
 800b420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	689a      	ldr	r2, [r3, #8]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	4a0a      	ldr	r2, [pc, #40]	; (800b464 <TIM_Base_SetConfig+0x114>)
 800b43c:	4293      	cmp	r3, r2
 800b43e:	d003      	beq.n	800b448 <TIM_Base_SetConfig+0xf8>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	4a0c      	ldr	r2, [pc, #48]	; (800b474 <TIM_Base_SetConfig+0x124>)
 800b444:	4293      	cmp	r3, r2
 800b446:	d103      	bne.n	800b450 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	691a      	ldr	r2, [r3, #16]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2201      	movs	r2, #1
 800b454:	615a      	str	r2, [r3, #20]
}
 800b456:	bf00      	nop
 800b458:	3714      	adds	r7, #20
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr
 800b462:	bf00      	nop
 800b464:	40010000 	.word	0x40010000
 800b468:	40000400 	.word	0x40000400
 800b46c:	40000800 	.word	0x40000800
 800b470:	40000c00 	.word	0x40000c00
 800b474:	40010400 	.word	0x40010400
 800b478:	40014000 	.word	0x40014000
 800b47c:	40014400 	.word	0x40014400
 800b480:	40014800 	.word	0x40014800
 800b484:	40001800 	.word	0x40001800
 800b488:	40001c00 	.word	0x40001c00
 800b48c:	40002000 	.word	0x40002000

0800b490 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b490:	b480      	push	{r7}
 800b492:	b087      	sub	sp, #28
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	6a1b      	ldr	r3, [r3, #32]
 800b4a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6a1b      	ldr	r3, [r3, #32]
 800b4a6:	f023 0201 	bic.w	r2, r3, #1
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	699b      	ldr	r3, [r3, #24]
 800b4b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b4ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	011b      	lsls	r3, r3, #4
 800b4c0:	693a      	ldr	r2, [r7, #16]
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	f023 030a 	bic.w	r3, r3, #10
 800b4cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b4ce:	697a      	ldr	r2, [r7, #20]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	693a      	ldr	r2, [r7, #16]
 800b4da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	621a      	str	r2, [r3, #32]
}
 800b4e2:	bf00      	nop
 800b4e4:	371c      	adds	r7, #28
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr

0800b4ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	b087      	sub	sp, #28
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	60f8      	str	r0, [r7, #12]
 800b4f6:	60b9      	str	r1, [r7, #8]
 800b4f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	6a1b      	ldr	r3, [r3, #32]
 800b4fe:	f023 0210 	bic.w	r2, r3, #16
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	699b      	ldr	r3, [r3, #24]
 800b50a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	6a1b      	ldr	r3, [r3, #32]
 800b510:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b518:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	031b      	lsls	r3, r3, #12
 800b51e:	697a      	ldr	r2, [r7, #20]
 800b520:	4313      	orrs	r3, r2
 800b522:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b52a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	011b      	lsls	r3, r3, #4
 800b530:	693a      	ldr	r2, [r7, #16]
 800b532:	4313      	orrs	r3, r2
 800b534:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	697a      	ldr	r2, [r7, #20]
 800b53a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	693a      	ldr	r2, [r7, #16]
 800b540:	621a      	str	r2, [r3, #32]
}
 800b542:	bf00      	nop
 800b544:	371c      	adds	r7, #28
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b54e:	b480      	push	{r7}
 800b550:	b085      	sub	sp, #20
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
 800b556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b564:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b566:	683a      	ldr	r2, [r7, #0]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	4313      	orrs	r3, r2
 800b56c:	f043 0307 	orr.w	r3, r3, #7
 800b570:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	68fa      	ldr	r2, [r7, #12]
 800b576:	609a      	str	r2, [r3, #8]
}
 800b578:	bf00      	nop
 800b57a:	3714      	adds	r7, #20
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b584:	b480      	push	{r7}
 800b586:	b087      	sub	sp, #28
 800b588:	af00      	add	r7, sp, #0
 800b58a:	60f8      	str	r0, [r7, #12]
 800b58c:	60b9      	str	r1, [r7, #8]
 800b58e:	607a      	str	r2, [r7, #4]
 800b590:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b59e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	021a      	lsls	r2, r3, #8
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	431a      	orrs	r2, r3
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	697a      	ldr	r2, [r7, #20]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	697a      	ldr	r2, [r7, #20]
 800b5b6:	609a      	str	r2, [r3, #8]
}
 800b5b8:	bf00      	nop
 800b5ba:	371c      	adds	r7, #28
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d101      	bne.n	800b5dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b5d8:	2302      	movs	r3, #2
 800b5da:	e05a      	b.n	800b692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2202      	movs	r2, #2
 800b5e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	68fa      	ldr	r2, [r7, #12]
 800b60a:	4313      	orrs	r3, r2
 800b60c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	68fa      	ldr	r2, [r7, #12]
 800b614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a21      	ldr	r2, [pc, #132]	; (800b6a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d022      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b628:	d01d      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4a1d      	ldr	r2, [pc, #116]	; (800b6a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b630:	4293      	cmp	r3, r2
 800b632:	d018      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4a1b      	ldr	r2, [pc, #108]	; (800b6a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d013      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	4a1a      	ldr	r2, [pc, #104]	; (800b6ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d00e      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a18      	ldr	r2, [pc, #96]	; (800b6b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d009      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a17      	ldr	r2, [pc, #92]	; (800b6b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d004      	beq.n	800b666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a15      	ldr	r2, [pc, #84]	; (800b6b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d10c      	bne.n	800b680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b66c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	68ba      	ldr	r2, [r7, #8]
 800b674:	4313      	orrs	r3, r2
 800b676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	3714      	adds	r7, #20
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr
 800b69e:	bf00      	nop
 800b6a0:	40010000 	.word	0x40010000
 800b6a4:	40000400 	.word	0x40000400
 800b6a8:	40000800 	.word	0x40000800
 800b6ac:	40000c00 	.word	0x40000c00
 800b6b0:	40010400 	.word	0x40010400
 800b6b4:	40014000 	.word	0x40014000
 800b6b8:	40001800 	.word	0x40001800

0800b6bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b083      	sub	sp, #12
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b083      	sub	sp, #12
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b6d8:	bf00      	nop
 800b6da:	370c      	adds	r7, #12
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b6e4:	b084      	sub	sp, #16
 800b6e6:	b580      	push	{r7, lr}
 800b6e8:	b084      	sub	sp, #16
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
 800b6ee:	f107 001c 	add.w	r0, r7, #28
 800b6f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d122      	bne.n	800b742 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b700:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b714:	687a      	ldr	r2, [r7, #4]
 800b716:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b726:	2b01      	cmp	r3, #1
 800b728:	d105      	bne.n	800b736 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	68db      	ldr	r3, [r3, #12]
 800b72e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f001 fb1c 	bl	800cd74 <USB_CoreReset>
 800b73c:	4603      	mov	r3, r0
 800b73e:	73fb      	strb	r3, [r7, #15]
 800b740:	e01a      	b.n	800b778 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	68db      	ldr	r3, [r3, #12]
 800b746:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f001 fb10 	bl	800cd74 <USB_CoreReset>
 800b754:	4603      	mov	r3, r0
 800b756:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b758:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d106      	bne.n	800b76c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b762:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	639a      	str	r2, [r3, #56]	; 0x38
 800b76a:	e005      	b.n	800b778 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b770:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	d10b      	bne.n	800b796 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	f043 0206 	orr.w	r2, r3, #6
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	f043 0220 	orr.w	r2, r3, #32
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b796:	7bfb      	ldrb	r3, [r7, #15]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3710      	adds	r7, #16
 800b79c:	46bd      	mov	sp, r7
 800b79e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b7a2:	b004      	add	sp, #16
 800b7a4:	4770      	bx	lr
	...

0800b7a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b087      	sub	sp, #28
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b7b6:	79fb      	ldrb	r3, [r7, #7]
 800b7b8:	2b02      	cmp	r3, #2
 800b7ba:	d165      	bne.n	800b888 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	4a41      	ldr	r2, [pc, #260]	; (800b8c4 <USB_SetTurnaroundTime+0x11c>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d906      	bls.n	800b7d2 <USB_SetTurnaroundTime+0x2a>
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	4a40      	ldr	r2, [pc, #256]	; (800b8c8 <USB_SetTurnaroundTime+0x120>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d202      	bcs.n	800b7d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b7cc:	230f      	movs	r3, #15
 800b7ce:	617b      	str	r3, [r7, #20]
 800b7d0:	e062      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	4a3c      	ldr	r2, [pc, #240]	; (800b8c8 <USB_SetTurnaroundTime+0x120>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d306      	bcc.n	800b7e8 <USB_SetTurnaroundTime+0x40>
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	4a3b      	ldr	r2, [pc, #236]	; (800b8cc <USB_SetTurnaroundTime+0x124>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d202      	bcs.n	800b7e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b7e2:	230e      	movs	r3, #14
 800b7e4:	617b      	str	r3, [r7, #20]
 800b7e6:	e057      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	4a38      	ldr	r2, [pc, #224]	; (800b8cc <USB_SetTurnaroundTime+0x124>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d306      	bcc.n	800b7fe <USB_SetTurnaroundTime+0x56>
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	4a37      	ldr	r2, [pc, #220]	; (800b8d0 <USB_SetTurnaroundTime+0x128>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d202      	bcs.n	800b7fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b7f8:	230d      	movs	r3, #13
 800b7fa:	617b      	str	r3, [r7, #20]
 800b7fc:	e04c      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	4a33      	ldr	r2, [pc, #204]	; (800b8d0 <USB_SetTurnaroundTime+0x128>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d306      	bcc.n	800b814 <USB_SetTurnaroundTime+0x6c>
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	4a32      	ldr	r2, [pc, #200]	; (800b8d4 <USB_SetTurnaroundTime+0x12c>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d802      	bhi.n	800b814 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b80e:	230c      	movs	r3, #12
 800b810:	617b      	str	r3, [r7, #20]
 800b812:	e041      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	4a2f      	ldr	r2, [pc, #188]	; (800b8d4 <USB_SetTurnaroundTime+0x12c>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d906      	bls.n	800b82a <USB_SetTurnaroundTime+0x82>
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	4a2e      	ldr	r2, [pc, #184]	; (800b8d8 <USB_SetTurnaroundTime+0x130>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d802      	bhi.n	800b82a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b824:	230b      	movs	r3, #11
 800b826:	617b      	str	r3, [r7, #20]
 800b828:	e036      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	4a2a      	ldr	r2, [pc, #168]	; (800b8d8 <USB_SetTurnaroundTime+0x130>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d906      	bls.n	800b840 <USB_SetTurnaroundTime+0x98>
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	4a29      	ldr	r2, [pc, #164]	; (800b8dc <USB_SetTurnaroundTime+0x134>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d802      	bhi.n	800b840 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b83a:	230a      	movs	r3, #10
 800b83c:	617b      	str	r3, [r7, #20]
 800b83e:	e02b      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	4a26      	ldr	r2, [pc, #152]	; (800b8dc <USB_SetTurnaroundTime+0x134>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d906      	bls.n	800b856 <USB_SetTurnaroundTime+0xae>
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	4a25      	ldr	r2, [pc, #148]	; (800b8e0 <USB_SetTurnaroundTime+0x138>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d202      	bcs.n	800b856 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b850:	2309      	movs	r3, #9
 800b852:	617b      	str	r3, [r7, #20]
 800b854:	e020      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	4a21      	ldr	r2, [pc, #132]	; (800b8e0 <USB_SetTurnaroundTime+0x138>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d306      	bcc.n	800b86c <USB_SetTurnaroundTime+0xc4>
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	4a20      	ldr	r2, [pc, #128]	; (800b8e4 <USB_SetTurnaroundTime+0x13c>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d802      	bhi.n	800b86c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b866:	2308      	movs	r3, #8
 800b868:	617b      	str	r3, [r7, #20]
 800b86a:	e015      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	4a1d      	ldr	r2, [pc, #116]	; (800b8e4 <USB_SetTurnaroundTime+0x13c>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d906      	bls.n	800b882 <USB_SetTurnaroundTime+0xda>
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	4a1c      	ldr	r2, [pc, #112]	; (800b8e8 <USB_SetTurnaroundTime+0x140>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d202      	bcs.n	800b882 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b87c:	2307      	movs	r3, #7
 800b87e:	617b      	str	r3, [r7, #20]
 800b880:	e00a      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b882:	2306      	movs	r3, #6
 800b884:	617b      	str	r3, [r7, #20]
 800b886:	e007      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b888:	79fb      	ldrb	r3, [r7, #7]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d102      	bne.n	800b894 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b88e:	2309      	movs	r3, #9
 800b890:	617b      	str	r3, [r7, #20]
 800b892:	e001      	b.n	800b898 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b894:	2309      	movs	r3, #9
 800b896:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	68da      	ldr	r2, [r3, #12]
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	029b      	lsls	r3, r3, #10
 800b8ac:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b8b0:	431a      	orrs	r2, r3
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b8b6:	2300      	movs	r3, #0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	371c      	adds	r7, #28
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr
 800b8c4:	00d8acbf 	.word	0x00d8acbf
 800b8c8:	00e4e1c0 	.word	0x00e4e1c0
 800b8cc:	00f42400 	.word	0x00f42400
 800b8d0:	01067380 	.word	0x01067380
 800b8d4:	011a499f 	.word	0x011a499f
 800b8d8:	01312cff 	.word	0x01312cff
 800b8dc:	014ca43f 	.word	0x014ca43f
 800b8e0:	016e3600 	.word	0x016e3600
 800b8e4:	01a6ab1f 	.word	0x01a6ab1f
 800b8e8:	01e84800 	.word	0x01e84800

0800b8ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	f043 0201 	orr.w	r2, r3, #1
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b900:	2300      	movs	r3, #0
}
 800b902:	4618      	mov	r0, r3
 800b904:	370c      	adds	r7, #12
 800b906:	46bd      	mov	sp, r7
 800b908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90c:	4770      	bx	lr

0800b90e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b90e:	b480      	push	{r7}
 800b910:	b083      	sub	sp, #12
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	689b      	ldr	r3, [r3, #8]
 800b91a:	f023 0201 	bic.w	r2, r3, #1
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b922:	2300      	movs	r3, #0
}
 800b924:	4618      	mov	r0, r3
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	460b      	mov	r3, r1
 800b93a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b93c:	2300      	movs	r3, #0
 800b93e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	68db      	ldr	r3, [r3, #12]
 800b944:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b94c:	78fb      	ldrb	r3, [r7, #3]
 800b94e:	2b01      	cmp	r3, #1
 800b950:	d115      	bne.n	800b97e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b95e:	2001      	movs	r0, #1
 800b960:	f7fa f872 	bl	8005a48 <HAL_Delay>
      ms++;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	3301      	adds	r3, #1
 800b968:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f001 f972 	bl	800cc54 <USB_GetMode>
 800b970:	4603      	mov	r3, r0
 800b972:	2b01      	cmp	r3, #1
 800b974:	d01e      	beq.n	800b9b4 <USB_SetCurrentMode+0x84>
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2b31      	cmp	r3, #49	; 0x31
 800b97a:	d9f0      	bls.n	800b95e <USB_SetCurrentMode+0x2e>
 800b97c:	e01a      	b.n	800b9b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b97e:	78fb      	ldrb	r3, [r7, #3]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d115      	bne.n	800b9b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	68db      	ldr	r3, [r3, #12]
 800b988:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b990:	2001      	movs	r0, #1
 800b992:	f7fa f859 	bl	8005a48 <HAL_Delay>
      ms++;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	3301      	adds	r3, #1
 800b99a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f001 f959 	bl	800cc54 <USB_GetMode>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d005      	beq.n	800b9b4 <USB_SetCurrentMode+0x84>
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2b31      	cmp	r3, #49	; 0x31
 800b9ac:	d9f0      	bls.n	800b990 <USB_SetCurrentMode+0x60>
 800b9ae:	e001      	b.n	800b9b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e005      	b.n	800b9c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2b32      	cmp	r3, #50	; 0x32
 800b9b8:	d101      	bne.n	800b9be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e000      	b.n	800b9c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b9be:	2300      	movs	r3, #0
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b9c8:	b084      	sub	sp, #16
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b086      	sub	sp, #24
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b9d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	613b      	str	r3, [r7, #16]
 800b9e6:	e009      	b.n	800b9fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	3340      	adds	r3, #64	; 0x40
 800b9ee:	009b      	lsls	r3, r3, #2
 800b9f0:	4413      	add	r3, r2
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	613b      	str	r3, [r7, #16]
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	2b0e      	cmp	r3, #14
 800ba00:	d9f2      	bls.n	800b9e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ba02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d11c      	bne.n	800ba42 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba0e:	685b      	ldr	r3, [r3, #4]
 800ba10:	68fa      	ldr	r2, [r7, #12]
 800ba12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba16:	f043 0302 	orr.w	r3, r3, #2
 800ba1a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba2c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba38:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	639a      	str	r2, [r3, #56]	; 0x38
 800ba40:	e00b      	b.n	800ba5a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba46:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ba60:	461a      	mov	r2, r3
 800ba62:	2300      	movs	r3, #0
 800ba64:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba6c:	4619      	mov	r1, r3
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba74:	461a      	mov	r2, r3
 800ba76:	680b      	ldr	r3, [r1, #0]
 800ba78:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d10c      	bne.n	800ba9a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ba80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d104      	bne.n	800ba90 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ba86:	2100      	movs	r1, #0
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 f945 	bl	800bd18 <USB_SetDevSpeed>
 800ba8e:	e008      	b.n	800baa2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ba90:	2101      	movs	r1, #1
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f940 	bl	800bd18 <USB_SetDevSpeed>
 800ba98:	e003      	b.n	800baa2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ba9a:	2103      	movs	r1, #3
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 f93b 	bl	800bd18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800baa2:	2110      	movs	r1, #16
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 f8f3 	bl	800bc90 <USB_FlushTxFifo>
 800baaa:	4603      	mov	r3, r0
 800baac:	2b00      	cmp	r3, #0
 800baae:	d001      	beq.n	800bab4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 f90f 	bl	800bcd8 <USB_FlushRxFifo>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d001      	beq.n	800bac4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800baca:	461a      	mov	r2, r3
 800bacc:	2300      	movs	r3, #0
 800bace:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bad6:	461a      	mov	r2, r3
 800bad8:	2300      	movs	r3, #0
 800bada:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bae2:	461a      	mov	r2, r3
 800bae4:	2300      	movs	r3, #0
 800bae6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bae8:	2300      	movs	r3, #0
 800baea:	613b      	str	r3, [r7, #16]
 800baec:	e043      	b.n	800bb76 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	015a      	lsls	r2, r3, #5
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	4413      	add	r3, r2
 800baf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bb04:	d118      	bne.n	800bb38 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d10a      	bne.n	800bb22 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	015a      	lsls	r2, r3, #5
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	4413      	add	r3, r2
 800bb14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb18:	461a      	mov	r2, r3
 800bb1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bb1e:	6013      	str	r3, [r2, #0]
 800bb20:	e013      	b.n	800bb4a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	015a      	lsls	r2, r3, #5
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	4413      	add	r3, r2
 800bb2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb2e:	461a      	mov	r2, r3
 800bb30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bb34:	6013      	str	r3, [r2, #0]
 800bb36:	e008      	b.n	800bb4a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	015a      	lsls	r2, r3, #5
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	4413      	add	r3, r2
 800bb40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb44:	461a      	mov	r2, r3
 800bb46:	2300      	movs	r3, #0
 800bb48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	015a      	lsls	r2, r3, #5
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	4413      	add	r3, r2
 800bb52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb56:	461a      	mov	r2, r3
 800bb58:	2300      	movs	r3, #0
 800bb5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	015a      	lsls	r2, r3, #5
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	4413      	add	r3, r2
 800bb64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb68:	461a      	mov	r2, r3
 800bb6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bb6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb70:	693b      	ldr	r3, [r7, #16]
 800bb72:	3301      	adds	r3, #1
 800bb74:	613b      	str	r3, [r7, #16]
 800bb76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb78:	693a      	ldr	r2, [r7, #16]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d3b7      	bcc.n	800baee <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb7e:	2300      	movs	r3, #0
 800bb80:	613b      	str	r3, [r7, #16]
 800bb82:	e043      	b.n	800bc0c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	015a      	lsls	r2, r3, #5
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	4413      	add	r3, r2
 800bb8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bb9a:	d118      	bne.n	800bbce <USB_DevInit+0x206>
    {
      if (i == 0U)
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	015a      	lsls	r2, r3, #5
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	4413      	add	r3, r2
 800bbaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbae:	461a      	mov	r2, r3
 800bbb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bbb4:	6013      	str	r3, [r2, #0]
 800bbb6:	e013      	b.n	800bbe0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	015a      	lsls	r2, r3, #5
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bbca:	6013      	str	r3, [r2, #0]
 800bbcc:	e008      	b.n	800bbe0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	015a      	lsls	r2, r3, #5
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	4413      	add	r3, r2
 800bbd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbda:	461a      	mov	r2, r3
 800bbdc:	2300      	movs	r3, #0
 800bbde:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	015a      	lsls	r2, r3, #5
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	4413      	add	r3, r2
 800bbe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbec:	461a      	mov	r2, r3
 800bbee:	2300      	movs	r3, #0
 800bbf0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	015a      	lsls	r2, r3, #5
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbfe:	461a      	mov	r2, r3
 800bc00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bc04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	613b      	str	r3, [r7, #16]
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0e:	693a      	ldr	r2, [r7, #16]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d3b7      	bcc.n	800bb84 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc1a:	691b      	ldr	r3, [r3, #16]
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bc22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bc26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800bc34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d105      	bne.n	800bc48 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	f043 0210 	orr.w	r2, r3, #16
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	699a      	ldr	r2, [r3, #24]
 800bc4c:	4b0f      	ldr	r3, [pc, #60]	; (800bc8c <USB_DevInit+0x2c4>)
 800bc4e:	4313      	orrs	r3, r2
 800bc50:	687a      	ldr	r2, [r7, #4]
 800bc52:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bc54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d005      	beq.n	800bc66 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	699b      	ldr	r3, [r3, #24]
 800bc5e:	f043 0208 	orr.w	r2, r3, #8
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bc66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d107      	bne.n	800bc7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	699b      	ldr	r3, [r3, #24]
 800bc70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bc74:	f043 0304 	orr.w	r3, r3, #4
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bc7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3718      	adds	r7, #24
 800bc82:	46bd      	mov	sp, r7
 800bc84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc88:	b004      	add	sp, #16
 800bc8a:	4770      	bx	lr
 800bc8c:	803c3800 	.word	0x803c3800

0800bc90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b085      	sub	sp, #20
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	019b      	lsls	r3, r3, #6
 800bca2:	f043 0220 	orr.w	r2, r3, #32
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	3301      	adds	r3, #1
 800bcae:	60fb      	str	r3, [r7, #12]
 800bcb0:	4a08      	ldr	r2, [pc, #32]	; (800bcd4 <USB_FlushTxFifo+0x44>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d901      	bls.n	800bcba <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800bcb6:	2303      	movs	r3, #3
 800bcb8:	e006      	b.n	800bcc8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	691b      	ldr	r3, [r3, #16]
 800bcbe:	f003 0320 	and.w	r3, r3, #32
 800bcc2:	2b20      	cmp	r3, #32
 800bcc4:	d0f1      	beq.n	800bcaa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3714      	adds	r7, #20
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr
 800bcd4:	00030d40 	.word	0x00030d40

0800bcd8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2210      	movs	r2, #16
 800bce8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	3301      	adds	r3, #1
 800bcee:	60fb      	str	r3, [r7, #12]
 800bcf0:	4a08      	ldr	r2, [pc, #32]	; (800bd14 <USB_FlushRxFifo+0x3c>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d901      	bls.n	800bcfa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	e006      	b.n	800bd08 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	691b      	ldr	r3, [r3, #16]
 800bcfe:	f003 0310 	and.w	r3, r3, #16
 800bd02:	2b10      	cmp	r3, #16
 800bd04:	d0f1      	beq.n	800bcea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3714      	adds	r7, #20
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr
 800bd14:	00030d40 	.word	0x00030d40

0800bd18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b085      	sub	sp, #20
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	460b      	mov	r3, r1
 800bd22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd2e:	681a      	ldr	r2, [r3, #0]
 800bd30:	78fb      	ldrb	r3, [r7, #3]
 800bd32:	68f9      	ldr	r1, [r7, #12]
 800bd34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bd3c:	2300      	movs	r3, #0
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3714      	adds	r7, #20
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr

0800bd4a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bd4a:	b480      	push	{r7}
 800bd4c:	b087      	sub	sp, #28
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	f003 0306 	and.w	r3, r3, #6
 800bd62:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d102      	bne.n	800bd70 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	75fb      	strb	r3, [r7, #23]
 800bd6e:	e00a      	b.n	800bd86 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d002      	beq.n	800bd7c <USB_GetDevSpeed+0x32>
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2b06      	cmp	r3, #6
 800bd7a:	d102      	bne.n	800bd82 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	75fb      	strb	r3, [r7, #23]
 800bd80:	e001      	b.n	800bd86 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bd82:	230f      	movs	r3, #15
 800bd84:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bd86:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	371c      	adds	r7, #28
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b085      	sub	sp, #20
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
 800bd9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	785b      	ldrb	r3, [r3, #1]
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d13a      	bne.n	800be26 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdb6:	69da      	ldr	r2, [r3, #28]
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	f003 030f 	and.w	r3, r3, #15
 800bdc0:	2101      	movs	r1, #1
 800bdc2:	fa01 f303 	lsl.w	r3, r1, r3
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	68f9      	ldr	r1, [r7, #12]
 800bdca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	015a      	lsls	r2, r3, #5
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	4413      	add	r3, r2
 800bdda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d155      	bne.n	800be94 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	015a      	lsls	r2, r3, #5
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	4413      	add	r3, r2
 800bdf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	689b      	ldr	r3, [r3, #8]
 800bdfa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	78db      	ldrb	r3, [r3, #3]
 800be02:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800be04:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	059b      	lsls	r3, r3, #22
 800be0a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800be0c:	4313      	orrs	r3, r2
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	0151      	lsls	r1, r2, #5
 800be12:	68fa      	ldr	r2, [r7, #12]
 800be14:	440a      	add	r2, r1
 800be16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800be22:	6013      	str	r3, [r2, #0]
 800be24:	e036      	b.n	800be94 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be2c:	69da      	ldr	r2, [r3, #28]
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	f003 030f 	and.w	r3, r3, #15
 800be36:	2101      	movs	r1, #1
 800be38:	fa01 f303 	lsl.w	r3, r1, r3
 800be3c:	041b      	lsls	r3, r3, #16
 800be3e:	68f9      	ldr	r1, [r7, #12]
 800be40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be44:	4313      	orrs	r3, r2
 800be46:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	015a      	lsls	r2, r3, #5
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	4413      	add	r3, r2
 800be50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d11a      	bne.n	800be94 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	015a      	lsls	r2, r3, #5
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	4413      	add	r3, r2
 800be66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	78db      	ldrb	r3, [r3, #3]
 800be78:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be7a:	430b      	orrs	r3, r1
 800be7c:	4313      	orrs	r3, r2
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	0151      	lsls	r1, r2, #5
 800be82:	68fa      	ldr	r2, [r7, #12]
 800be84:	440a      	add	r2, r1
 800be86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800be92:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr
	...

0800bea4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b085      	sub	sp, #20
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	785b      	ldrb	r3, [r3, #1]
 800bebc:	2b01      	cmp	r3, #1
 800bebe:	d161      	bne.n	800bf84 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	015a      	lsls	r2, r3, #5
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	4413      	add	r3, r2
 800bec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bed2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bed6:	d11f      	bne.n	800bf18 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	015a      	lsls	r2, r3, #5
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	4413      	add	r3, r2
 800bee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	68ba      	ldr	r2, [r7, #8]
 800bee8:	0151      	lsls	r1, r2, #5
 800beea:	68fa      	ldr	r2, [r7, #12]
 800beec:	440a      	add	r2, r1
 800beee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bef2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bef6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	015a      	lsls	r2, r3, #5
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	4413      	add	r3, r2
 800bf00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	68ba      	ldr	r2, [r7, #8]
 800bf08:	0151      	lsls	r1, r2, #5
 800bf0a:	68fa      	ldr	r2, [r7, #12]
 800bf0c:	440a      	add	r2, r1
 800bf0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf12:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bf16:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	f003 030f 	and.w	r3, r3, #15
 800bf28:	2101      	movs	r1, #1
 800bf2a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf2e:	b29b      	uxth	r3, r3
 800bf30:	43db      	mvns	r3, r3
 800bf32:	68f9      	ldr	r1, [r7, #12]
 800bf34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf38:	4013      	ands	r3, r2
 800bf3a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf42:	69da      	ldr	r2, [r3, #28]
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	781b      	ldrb	r3, [r3, #0]
 800bf48:	f003 030f 	and.w	r3, r3, #15
 800bf4c:	2101      	movs	r1, #1
 800bf4e:	fa01 f303 	lsl.w	r3, r1, r3
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	43db      	mvns	r3, r3
 800bf56:	68f9      	ldr	r1, [r7, #12]
 800bf58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf5c:	4013      	ands	r3, r2
 800bf5e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	015a      	lsls	r2, r3, #5
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	4413      	add	r3, r2
 800bf68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf6c:	681a      	ldr	r2, [r3, #0]
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	0159      	lsls	r1, r3, #5
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	440b      	add	r3, r1
 800bf76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf7a:	4619      	mov	r1, r3
 800bf7c:	4b35      	ldr	r3, [pc, #212]	; (800c054 <USB_DeactivateEndpoint+0x1b0>)
 800bf7e:	4013      	ands	r3, r2
 800bf80:	600b      	str	r3, [r1, #0]
 800bf82:	e060      	b.n	800c046 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	015a      	lsls	r2, r3, #5
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	4413      	add	r3, r2
 800bf8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bf96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bf9a:	d11f      	bne.n	800bfdc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	015a      	lsls	r2, r3, #5
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	68ba      	ldr	r2, [r7, #8]
 800bfac:	0151      	lsls	r1, r2, #5
 800bfae:	68fa      	ldr	r2, [r7, #12]
 800bfb0:	440a      	add	r2, r1
 800bfb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bfb6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bfba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	015a      	lsls	r2, r3, #5
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	4413      	add	r3, r2
 800bfc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	0151      	lsls	r1, r2, #5
 800bfce:	68fa      	ldr	r2, [r7, #12]
 800bfd0:	440a      	add	r2, r1
 800bfd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bfd6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bfda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfe2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	781b      	ldrb	r3, [r3, #0]
 800bfe8:	f003 030f 	and.w	r3, r3, #15
 800bfec:	2101      	movs	r1, #1
 800bfee:	fa01 f303 	lsl.w	r3, r1, r3
 800bff2:	041b      	lsls	r3, r3, #16
 800bff4:	43db      	mvns	r3, r3
 800bff6:	68f9      	ldr	r1, [r7, #12]
 800bff8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bffc:	4013      	ands	r3, r2
 800bffe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c006:	69da      	ldr	r2, [r3, #28]
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	f003 030f 	and.w	r3, r3, #15
 800c010:	2101      	movs	r1, #1
 800c012:	fa01 f303 	lsl.w	r3, r1, r3
 800c016:	041b      	lsls	r3, r3, #16
 800c018:	43db      	mvns	r3, r3
 800c01a:	68f9      	ldr	r1, [r7, #12]
 800c01c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c020:	4013      	ands	r3, r2
 800c022:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	015a      	lsls	r2, r3, #5
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	4413      	add	r3, r2
 800c02c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	0159      	lsls	r1, r3, #5
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	440b      	add	r3, r1
 800c03a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c03e:	4619      	mov	r1, r3
 800c040:	4b05      	ldr	r3, [pc, #20]	; (800c058 <USB_DeactivateEndpoint+0x1b4>)
 800c042:	4013      	ands	r3, r2
 800c044:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c046:	2300      	movs	r3, #0
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3714      	adds	r7, #20
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	ec337800 	.word	0xec337800
 800c058:	eff37800 	.word	0xeff37800

0800c05c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b08a      	sub	sp, #40	; 0x28
 800c060:	af02      	add	r7, sp, #8
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	4613      	mov	r3, r2
 800c068:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	785b      	ldrb	r3, [r3, #1]
 800c078:	2b01      	cmp	r3, #1
 800c07a:	f040 815c 	bne.w	800c336 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	695b      	ldr	r3, [r3, #20]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d132      	bne.n	800c0ec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c086:	69bb      	ldr	r3, [r7, #24]
 800c088:	015a      	lsls	r2, r3, #5
 800c08a:	69fb      	ldr	r3, [r7, #28]
 800c08c:	4413      	add	r3, r2
 800c08e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c092:	691b      	ldr	r3, [r3, #16]
 800c094:	69ba      	ldr	r2, [r7, #24]
 800c096:	0151      	lsls	r1, r2, #5
 800c098:	69fa      	ldr	r2, [r7, #28]
 800c09a:	440a      	add	r2, r1
 800c09c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c0a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c0a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	015a      	lsls	r2, r3, #5
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	4413      	add	r3, r2
 800c0b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0b6:	691b      	ldr	r3, [r3, #16]
 800c0b8:	69ba      	ldr	r2, [r7, #24]
 800c0ba:	0151      	lsls	r1, r2, #5
 800c0bc:	69fa      	ldr	r2, [r7, #28]
 800c0be:	440a      	add	r2, r1
 800c0c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c0c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c0ca:	69bb      	ldr	r3, [r7, #24]
 800c0cc:	015a      	lsls	r2, r3, #5
 800c0ce:	69fb      	ldr	r3, [r7, #28]
 800c0d0:	4413      	add	r3, r2
 800c0d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0d6:	691b      	ldr	r3, [r3, #16]
 800c0d8:	69ba      	ldr	r2, [r7, #24]
 800c0da:	0151      	lsls	r1, r2, #5
 800c0dc:	69fa      	ldr	r2, [r7, #28]
 800c0de:	440a      	add	r2, r1
 800c0e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0e4:	0cdb      	lsrs	r3, r3, #19
 800c0e6:	04db      	lsls	r3, r3, #19
 800c0e8:	6113      	str	r3, [r2, #16]
 800c0ea:	e074      	b.n	800c1d6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c0ec:	69bb      	ldr	r3, [r7, #24]
 800c0ee:	015a      	lsls	r2, r3, #5
 800c0f0:	69fb      	ldr	r3, [r7, #28]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0f8:	691b      	ldr	r3, [r3, #16]
 800c0fa:	69ba      	ldr	r2, [r7, #24]
 800c0fc:	0151      	lsls	r1, r2, #5
 800c0fe:	69fa      	ldr	r2, [r7, #28]
 800c100:	440a      	add	r2, r1
 800c102:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c106:	0cdb      	lsrs	r3, r3, #19
 800c108:	04db      	lsls	r3, r3, #19
 800c10a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	015a      	lsls	r2, r3, #5
 800c110:	69fb      	ldr	r3, [r7, #28]
 800c112:	4413      	add	r3, r2
 800c114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c118:	691b      	ldr	r3, [r3, #16]
 800c11a:	69ba      	ldr	r2, [r7, #24]
 800c11c:	0151      	lsls	r1, r2, #5
 800c11e:	69fa      	ldr	r2, [r7, #28]
 800c120:	440a      	add	r2, r1
 800c122:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c126:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c12a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c12e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c130:	69bb      	ldr	r3, [r7, #24]
 800c132:	015a      	lsls	r2, r3, #5
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	4413      	add	r3, r2
 800c138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c13c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	6959      	ldr	r1, [r3, #20]
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	689b      	ldr	r3, [r3, #8]
 800c146:	440b      	add	r3, r1
 800c148:	1e59      	subs	r1, r3, #1
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	fbb1 f3f3 	udiv	r3, r1, r3
 800c152:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c154:	4b9d      	ldr	r3, [pc, #628]	; (800c3cc <USB_EPStartXfer+0x370>)
 800c156:	400b      	ands	r3, r1
 800c158:	69b9      	ldr	r1, [r7, #24]
 800c15a:	0148      	lsls	r0, r1, #5
 800c15c:	69f9      	ldr	r1, [r7, #28]
 800c15e:	4401      	add	r1, r0
 800c160:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c164:	4313      	orrs	r3, r2
 800c166:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c168:	69bb      	ldr	r3, [r7, #24]
 800c16a:	015a      	lsls	r2, r3, #5
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	4413      	add	r3, r2
 800c170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c174:	691a      	ldr	r2, [r3, #16]
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	695b      	ldr	r3, [r3, #20]
 800c17a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c17e:	69b9      	ldr	r1, [r7, #24]
 800c180:	0148      	lsls	r0, r1, #5
 800c182:	69f9      	ldr	r1, [r7, #28]
 800c184:	4401      	add	r1, r0
 800c186:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c18a:	4313      	orrs	r3, r2
 800c18c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	78db      	ldrb	r3, [r3, #3]
 800c192:	2b01      	cmp	r3, #1
 800c194:	d11f      	bne.n	800c1d6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c196:	69bb      	ldr	r3, [r7, #24]
 800c198:	015a      	lsls	r2, r3, #5
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	4413      	add	r3, r2
 800c19e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	69ba      	ldr	r2, [r7, #24]
 800c1a6:	0151      	lsls	r1, r2, #5
 800c1a8:	69fa      	ldr	r2, [r7, #28]
 800c1aa:	440a      	add	r2, r1
 800c1ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1b0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c1b4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c1b6:	69bb      	ldr	r3, [r7, #24]
 800c1b8:	015a      	lsls	r2, r3, #5
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	4413      	add	r3, r2
 800c1be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1c2:	691b      	ldr	r3, [r3, #16]
 800c1c4:	69ba      	ldr	r2, [r7, #24]
 800c1c6:	0151      	lsls	r1, r2, #5
 800c1c8:	69fa      	ldr	r2, [r7, #28]
 800c1ca:	440a      	add	r2, r1
 800c1cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c1d4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c1d6:	79fb      	ldrb	r3, [r7, #7]
 800c1d8:	2b01      	cmp	r3, #1
 800c1da:	d14b      	bne.n	800c274 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d009      	beq.n	800c1f8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c1e4:	69bb      	ldr	r3, [r7, #24]
 800c1e6:	015a      	lsls	r2, r3, #5
 800c1e8:	69fb      	ldr	r3, [r7, #28]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	691b      	ldr	r3, [r3, #16]
 800c1f6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	78db      	ldrb	r3, [r3, #3]
 800c1fc:	2b01      	cmp	r3, #1
 800c1fe:	d128      	bne.n	800c252 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c206:	689b      	ldr	r3, [r3, #8]
 800c208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d110      	bne.n	800c232 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c210:	69bb      	ldr	r3, [r7, #24]
 800c212:	015a      	lsls	r2, r3, #5
 800c214:	69fb      	ldr	r3, [r7, #28]
 800c216:	4413      	add	r3, r2
 800c218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	69ba      	ldr	r2, [r7, #24]
 800c220:	0151      	lsls	r1, r2, #5
 800c222:	69fa      	ldr	r2, [r7, #28]
 800c224:	440a      	add	r2, r1
 800c226:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c22a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c22e:	6013      	str	r3, [r2, #0]
 800c230:	e00f      	b.n	800c252 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c232:	69bb      	ldr	r3, [r7, #24]
 800c234:	015a      	lsls	r2, r3, #5
 800c236:	69fb      	ldr	r3, [r7, #28]
 800c238:	4413      	add	r3, r2
 800c23a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	69ba      	ldr	r2, [r7, #24]
 800c242:	0151      	lsls	r1, r2, #5
 800c244:	69fa      	ldr	r2, [r7, #28]
 800c246:	440a      	add	r2, r1
 800c248:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c24c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c250:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	015a      	lsls	r2, r3, #5
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	4413      	add	r3, r2
 800c25a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	69ba      	ldr	r2, [r7, #24]
 800c262:	0151      	lsls	r1, r2, #5
 800c264:	69fa      	ldr	r2, [r7, #28]
 800c266:	440a      	add	r2, r1
 800c268:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c26c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c270:	6013      	str	r3, [r2, #0]
 800c272:	e12f      	b.n	800c4d4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c274:	69bb      	ldr	r3, [r7, #24]
 800c276:	015a      	lsls	r2, r3, #5
 800c278:	69fb      	ldr	r3, [r7, #28]
 800c27a:	4413      	add	r3, r2
 800c27c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	69ba      	ldr	r2, [r7, #24]
 800c284:	0151      	lsls	r1, r2, #5
 800c286:	69fa      	ldr	r2, [r7, #28]
 800c288:	440a      	add	r2, r1
 800c28a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c28e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c292:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	78db      	ldrb	r3, [r3, #3]
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d015      	beq.n	800c2c8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	695b      	ldr	r3, [r3, #20]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 8117 	beq.w	800c4d4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c2a6:	69fb      	ldr	r3, [r7, #28]
 800c2a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	781b      	ldrb	r3, [r3, #0]
 800c2b2:	f003 030f 	and.w	r3, r3, #15
 800c2b6:	2101      	movs	r1, #1
 800c2b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c2bc:	69f9      	ldr	r1, [r7, #28]
 800c2be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	634b      	str	r3, [r1, #52]	; 0x34
 800c2c6:	e105      	b.n	800c4d4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c2c8:	69fb      	ldr	r3, [r7, #28]
 800c2ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d110      	bne.n	800c2fa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c2d8:	69bb      	ldr	r3, [r7, #24]
 800c2da:	015a      	lsls	r2, r3, #5
 800c2dc:	69fb      	ldr	r3, [r7, #28]
 800c2de:	4413      	add	r3, r2
 800c2e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	69ba      	ldr	r2, [r7, #24]
 800c2e8:	0151      	lsls	r1, r2, #5
 800c2ea:	69fa      	ldr	r2, [r7, #28]
 800c2ec:	440a      	add	r2, r1
 800c2ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c2f6:	6013      	str	r3, [r2, #0]
 800c2f8:	e00f      	b.n	800c31a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	015a      	lsls	r2, r3, #5
 800c2fe:	69fb      	ldr	r3, [r7, #28]
 800c300:	4413      	add	r3, r2
 800c302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	69ba      	ldr	r2, [r7, #24]
 800c30a:	0151      	lsls	r1, r2, #5
 800c30c:	69fa      	ldr	r2, [r7, #28]
 800c30e:	440a      	add	r2, r1
 800c310:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c318:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	68d9      	ldr	r1, [r3, #12]
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	781a      	ldrb	r2, [r3, #0]
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	695b      	ldr	r3, [r3, #20]
 800c326:	b298      	uxth	r0, r3
 800c328:	79fb      	ldrb	r3, [r7, #7]
 800c32a:	9300      	str	r3, [sp, #0]
 800c32c:	4603      	mov	r3, r0
 800c32e:	68f8      	ldr	r0, [r7, #12]
 800c330:	f000 fa2b 	bl	800c78a <USB_WritePacket>
 800c334:	e0ce      	b.n	800c4d4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	015a      	lsls	r2, r3, #5
 800c33a:	69fb      	ldr	r3, [r7, #28]
 800c33c:	4413      	add	r3, r2
 800c33e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c342:	691b      	ldr	r3, [r3, #16]
 800c344:	69ba      	ldr	r2, [r7, #24]
 800c346:	0151      	lsls	r1, r2, #5
 800c348:	69fa      	ldr	r2, [r7, #28]
 800c34a:	440a      	add	r2, r1
 800c34c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c350:	0cdb      	lsrs	r3, r3, #19
 800c352:	04db      	lsls	r3, r3, #19
 800c354:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c356:	69bb      	ldr	r3, [r7, #24]
 800c358:	015a      	lsls	r2, r3, #5
 800c35a:	69fb      	ldr	r3, [r7, #28]
 800c35c:	4413      	add	r3, r2
 800c35e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	69ba      	ldr	r2, [r7, #24]
 800c366:	0151      	lsls	r1, r2, #5
 800c368:	69fa      	ldr	r2, [r7, #28]
 800c36a:	440a      	add	r2, r1
 800c36c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c370:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c374:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c378:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	695b      	ldr	r3, [r3, #20]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d126      	bne.n	800c3d0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	015a      	lsls	r2, r3, #5
 800c386:	69fb      	ldr	r3, [r7, #28]
 800c388:	4413      	add	r3, r2
 800c38a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c38e:	691a      	ldr	r2, [r3, #16]
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	689b      	ldr	r3, [r3, #8]
 800c394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c398:	69b9      	ldr	r1, [r7, #24]
 800c39a:	0148      	lsls	r0, r1, #5
 800c39c:	69f9      	ldr	r1, [r7, #28]
 800c39e:	4401      	add	r1, r0
 800c3a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c3a4:	4313      	orrs	r3, r2
 800c3a6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c3a8:	69bb      	ldr	r3, [r7, #24]
 800c3aa:	015a      	lsls	r2, r3, #5
 800c3ac:	69fb      	ldr	r3, [r7, #28]
 800c3ae:	4413      	add	r3, r2
 800c3b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	69ba      	ldr	r2, [r7, #24]
 800c3b8:	0151      	lsls	r1, r2, #5
 800c3ba:	69fa      	ldr	r2, [r7, #28]
 800c3bc:	440a      	add	r2, r1
 800c3be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c3c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c3c6:	6113      	str	r3, [r2, #16]
 800c3c8:	e036      	b.n	800c438 <USB_EPStartXfer+0x3dc>
 800c3ca:	bf00      	nop
 800c3cc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	695a      	ldr	r2, [r3, #20]
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	4413      	add	r3, r2
 800c3da:	1e5a      	subs	r2, r3, #1
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3e4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	015a      	lsls	r2, r3, #5
 800c3ea:	69fb      	ldr	r3, [r7, #28]
 800c3ec:	4413      	add	r3, r2
 800c3ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f2:	691a      	ldr	r2, [r3, #16]
 800c3f4:	8afb      	ldrh	r3, [r7, #22]
 800c3f6:	04d9      	lsls	r1, r3, #19
 800c3f8:	4b39      	ldr	r3, [pc, #228]	; (800c4e0 <USB_EPStartXfer+0x484>)
 800c3fa:	400b      	ands	r3, r1
 800c3fc:	69b9      	ldr	r1, [r7, #24]
 800c3fe:	0148      	lsls	r0, r1, #5
 800c400:	69f9      	ldr	r1, [r7, #28]
 800c402:	4401      	add	r1, r0
 800c404:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c408:	4313      	orrs	r3, r2
 800c40a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	015a      	lsls	r2, r3, #5
 800c410:	69fb      	ldr	r3, [r7, #28]
 800c412:	4413      	add	r3, r2
 800c414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c418:	691a      	ldr	r2, [r3, #16]
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	689b      	ldr	r3, [r3, #8]
 800c41e:	8af9      	ldrh	r1, [r7, #22]
 800c420:	fb01 f303 	mul.w	r3, r1, r3
 800c424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c428:	69b9      	ldr	r1, [r7, #24]
 800c42a:	0148      	lsls	r0, r1, #5
 800c42c:	69f9      	ldr	r1, [r7, #28]
 800c42e:	4401      	add	r1, r0
 800c430:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c434:	4313      	orrs	r3, r2
 800c436:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c438:	79fb      	ldrb	r3, [r7, #7]
 800c43a:	2b01      	cmp	r3, #1
 800c43c:	d10d      	bne.n	800c45a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	68db      	ldr	r3, [r3, #12]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d009      	beq.n	800c45a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	68d9      	ldr	r1, [r3, #12]
 800c44a:	69bb      	ldr	r3, [r7, #24]
 800c44c:	015a      	lsls	r2, r3, #5
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	4413      	add	r3, r2
 800c452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c456:	460a      	mov	r2, r1
 800c458:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	78db      	ldrb	r3, [r3, #3]
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d128      	bne.n	800c4b4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c462:	69fb      	ldr	r3, [r7, #28]
 800c464:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c468:	689b      	ldr	r3, [r3, #8]
 800c46a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d110      	bne.n	800c494 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c472:	69bb      	ldr	r3, [r7, #24]
 800c474:	015a      	lsls	r2, r3, #5
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	4413      	add	r3, r2
 800c47a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	69ba      	ldr	r2, [r7, #24]
 800c482:	0151      	lsls	r1, r2, #5
 800c484:	69fa      	ldr	r2, [r7, #28]
 800c486:	440a      	add	r2, r1
 800c488:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c48c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c490:	6013      	str	r3, [r2, #0]
 800c492:	e00f      	b.n	800c4b4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c494:	69bb      	ldr	r3, [r7, #24]
 800c496:	015a      	lsls	r2, r3, #5
 800c498:	69fb      	ldr	r3, [r7, #28]
 800c49a:	4413      	add	r3, r2
 800c49c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	69ba      	ldr	r2, [r7, #24]
 800c4a4:	0151      	lsls	r1, r2, #5
 800c4a6:	69fa      	ldr	r2, [r7, #28]
 800c4a8:	440a      	add	r2, r1
 800c4aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4b2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c4b4:	69bb      	ldr	r3, [r7, #24]
 800c4b6:	015a      	lsls	r2, r3, #5
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	69ba      	ldr	r2, [r7, #24]
 800c4c4:	0151      	lsls	r1, r2, #5
 800c4c6:	69fa      	ldr	r2, [r7, #28]
 800c4c8:	440a      	add	r2, r1
 800c4ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c4d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4d4:	2300      	movs	r3, #0
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3720      	adds	r7, #32
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	1ff80000 	.word	0x1ff80000

0800c4e4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b087      	sub	sp, #28
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	785b      	ldrb	r3, [r3, #1]
 800c500:	2b01      	cmp	r3, #1
 800c502:	f040 80cd 	bne.w	800c6a0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	695b      	ldr	r3, [r3, #20]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d132      	bne.n	800c574 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	015a      	lsls	r2, r3, #5
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	4413      	add	r3, r2
 800c516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c51a:	691b      	ldr	r3, [r3, #16]
 800c51c:	693a      	ldr	r2, [r7, #16]
 800c51e:	0151      	lsls	r1, r2, #5
 800c520:	697a      	ldr	r2, [r7, #20]
 800c522:	440a      	add	r2, r1
 800c524:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c528:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c52c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c530:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	015a      	lsls	r2, r3, #5
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	4413      	add	r3, r2
 800c53a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c53e:	691b      	ldr	r3, [r3, #16]
 800c540:	693a      	ldr	r2, [r7, #16]
 800c542:	0151      	lsls	r1, r2, #5
 800c544:	697a      	ldr	r2, [r7, #20]
 800c546:	440a      	add	r2, r1
 800c548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c54c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c550:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	015a      	lsls	r2, r3, #5
 800c556:	697b      	ldr	r3, [r7, #20]
 800c558:	4413      	add	r3, r2
 800c55a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c55e:	691b      	ldr	r3, [r3, #16]
 800c560:	693a      	ldr	r2, [r7, #16]
 800c562:	0151      	lsls	r1, r2, #5
 800c564:	697a      	ldr	r2, [r7, #20]
 800c566:	440a      	add	r2, r1
 800c568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c56c:	0cdb      	lsrs	r3, r3, #19
 800c56e:	04db      	lsls	r3, r3, #19
 800c570:	6113      	str	r3, [r2, #16]
 800c572:	e04e      	b.n	800c612 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c574:	693b      	ldr	r3, [r7, #16]
 800c576:	015a      	lsls	r2, r3, #5
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	4413      	add	r3, r2
 800c57c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c580:	691b      	ldr	r3, [r3, #16]
 800c582:	693a      	ldr	r2, [r7, #16]
 800c584:	0151      	lsls	r1, r2, #5
 800c586:	697a      	ldr	r2, [r7, #20]
 800c588:	440a      	add	r2, r1
 800c58a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c58e:	0cdb      	lsrs	r3, r3, #19
 800c590:	04db      	lsls	r3, r3, #19
 800c592:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	015a      	lsls	r2, r3, #5
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	4413      	add	r3, r2
 800c59c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	693a      	ldr	r2, [r7, #16]
 800c5a4:	0151      	lsls	r1, r2, #5
 800c5a6:	697a      	ldr	r2, [r7, #20]
 800c5a8:	440a      	add	r2, r1
 800c5aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c5b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c5b6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	695a      	ldr	r2, [r3, #20]
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	429a      	cmp	r2, r3
 800c5c2:	d903      	bls.n	800c5cc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	689a      	ldr	r2, [r3, #8]
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c5cc:	693b      	ldr	r3, [r7, #16]
 800c5ce:	015a      	lsls	r2, r3, #5
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	693a      	ldr	r2, [r7, #16]
 800c5dc:	0151      	lsls	r1, r2, #5
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	440a      	add	r2, r1
 800c5e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c5ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	015a      	lsls	r2, r3, #5
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	4413      	add	r3, r2
 800c5f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5f8:	691a      	ldr	r2, [r3, #16]
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	695b      	ldr	r3, [r3, #20]
 800c5fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c602:	6939      	ldr	r1, [r7, #16]
 800c604:	0148      	lsls	r0, r1, #5
 800c606:	6979      	ldr	r1, [r7, #20]
 800c608:	4401      	add	r1, r0
 800c60a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c60e:	4313      	orrs	r3, r2
 800c610:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c612:	79fb      	ldrb	r3, [r7, #7]
 800c614:	2b01      	cmp	r3, #1
 800c616:	d11e      	bne.n	800c656 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	691b      	ldr	r3, [r3, #16]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d009      	beq.n	800c634 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	015a      	lsls	r2, r3, #5
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	4413      	add	r3, r2
 800c628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c62c:	461a      	mov	r2, r3
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	691b      	ldr	r3, [r3, #16]
 800c632:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	015a      	lsls	r2, r3, #5
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	4413      	add	r3, r2
 800c63c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	693a      	ldr	r2, [r7, #16]
 800c644:	0151      	lsls	r1, r2, #5
 800c646:	697a      	ldr	r2, [r7, #20]
 800c648:	440a      	add	r2, r1
 800c64a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c64e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c652:	6013      	str	r3, [r2, #0]
 800c654:	e092      	b.n	800c77c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	015a      	lsls	r2, r3, #5
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	4413      	add	r3, r2
 800c65e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	693a      	ldr	r2, [r7, #16]
 800c666:	0151      	lsls	r1, r2, #5
 800c668:	697a      	ldr	r2, [r7, #20]
 800c66a:	440a      	add	r2, r1
 800c66c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c670:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c674:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	695b      	ldr	r3, [r3, #20]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d07e      	beq.n	800c77c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c684:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	f003 030f 	and.w	r3, r3, #15
 800c68e:	2101      	movs	r1, #1
 800c690:	fa01 f303 	lsl.w	r3, r1, r3
 800c694:	6979      	ldr	r1, [r7, #20]
 800c696:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c69a:	4313      	orrs	r3, r2
 800c69c:	634b      	str	r3, [r1, #52]	; 0x34
 800c69e:	e06d      	b.n	800c77c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	015a      	lsls	r2, r3, #5
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	693a      	ldr	r2, [r7, #16]
 800c6b0:	0151      	lsls	r1, r2, #5
 800c6b2:	697a      	ldr	r2, [r7, #20]
 800c6b4:	440a      	add	r2, r1
 800c6b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6ba:	0cdb      	lsrs	r3, r3, #19
 800c6bc:	04db      	lsls	r3, r3, #19
 800c6be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	015a      	lsls	r2, r3, #5
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	4413      	add	r3, r2
 800c6c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6cc:	691b      	ldr	r3, [r3, #16]
 800c6ce:	693a      	ldr	r2, [r7, #16]
 800c6d0:	0151      	lsls	r1, r2, #5
 800c6d2:	697a      	ldr	r2, [r7, #20]
 800c6d4:	440a      	add	r2, r1
 800c6d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6da:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c6de:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c6e2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	695b      	ldr	r3, [r3, #20]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d003      	beq.n	800c6f4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	689a      	ldr	r2, [r3, #8]
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	015a      	lsls	r2, r3, #5
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c700:	691b      	ldr	r3, [r3, #16]
 800c702:	693a      	ldr	r2, [r7, #16]
 800c704:	0151      	lsls	r1, r2, #5
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	440a      	add	r2, r1
 800c70a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c70e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c712:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	015a      	lsls	r2, r3, #5
 800c718:	697b      	ldr	r3, [r7, #20]
 800c71a:	4413      	add	r3, r2
 800c71c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c720:	691a      	ldr	r2, [r3, #16]
 800c722:	68bb      	ldr	r3, [r7, #8]
 800c724:	689b      	ldr	r3, [r3, #8]
 800c726:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c72a:	6939      	ldr	r1, [r7, #16]
 800c72c:	0148      	lsls	r0, r1, #5
 800c72e:	6979      	ldr	r1, [r7, #20]
 800c730:	4401      	add	r1, r0
 800c732:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c736:	4313      	orrs	r3, r2
 800c738:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c73a:	79fb      	ldrb	r3, [r7, #7]
 800c73c:	2b01      	cmp	r3, #1
 800c73e:	d10d      	bne.n	800c75c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	68db      	ldr	r3, [r3, #12]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d009      	beq.n	800c75c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	68d9      	ldr	r1, [r3, #12]
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	015a      	lsls	r2, r3, #5
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	4413      	add	r3, r2
 800c754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c758:	460a      	mov	r2, r1
 800c75a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	015a      	lsls	r2, r3, #5
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	4413      	add	r3, r2
 800c764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	693a      	ldr	r2, [r7, #16]
 800c76c:	0151      	lsls	r1, r2, #5
 800c76e:	697a      	ldr	r2, [r7, #20]
 800c770:	440a      	add	r2, r1
 800c772:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c776:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c77a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c77c:	2300      	movs	r3, #0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	371c      	adds	r7, #28
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr

0800c78a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c78a:	b480      	push	{r7}
 800c78c:	b089      	sub	sp, #36	; 0x24
 800c78e:	af00      	add	r7, sp, #0
 800c790:	60f8      	str	r0, [r7, #12]
 800c792:	60b9      	str	r1, [r7, #8]
 800c794:	4611      	mov	r1, r2
 800c796:	461a      	mov	r2, r3
 800c798:	460b      	mov	r3, r1
 800c79a:	71fb      	strb	r3, [r7, #7]
 800c79c:	4613      	mov	r3, r2
 800c79e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c7a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d123      	bne.n	800c7f8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c7b0:	88bb      	ldrh	r3, [r7, #4]
 800c7b2:	3303      	adds	r3, #3
 800c7b4:	089b      	lsrs	r3, r3, #2
 800c7b6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	61bb      	str	r3, [r7, #24]
 800c7bc:	e018      	b.n	800c7f0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c7be:	79fb      	ldrb	r3, [r7, #7]
 800c7c0:	031a      	lsls	r2, r3, #12
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	69fb      	ldr	r3, [r7, #28]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c7d8:	69fb      	ldr	r3, [r7, #28]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c7ea:	69bb      	ldr	r3, [r7, #24]
 800c7ec:	3301      	adds	r3, #1
 800c7ee:	61bb      	str	r3, [r7, #24]
 800c7f0:	69ba      	ldr	r2, [r7, #24]
 800c7f2:	693b      	ldr	r3, [r7, #16]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d3e2      	bcc.n	800c7be <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c7f8:	2300      	movs	r3, #0
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3724      	adds	r7, #36	; 0x24
 800c7fe:	46bd      	mov	sp, r7
 800c800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c804:	4770      	bx	lr

0800c806 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c806:	b480      	push	{r7}
 800c808:	b08b      	sub	sp, #44	; 0x2c
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	60f8      	str	r0, [r7, #12]
 800c80e:	60b9      	str	r1, [r7, #8]
 800c810:	4613      	mov	r3, r2
 800c812:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c81c:	88fb      	ldrh	r3, [r7, #6]
 800c81e:	089b      	lsrs	r3, r3, #2
 800c820:	b29b      	uxth	r3, r3
 800c822:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c824:	88fb      	ldrh	r3, [r7, #6]
 800c826:	f003 0303 	and.w	r3, r3, #3
 800c82a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c82c:	2300      	movs	r3, #0
 800c82e:	623b      	str	r3, [r7, #32]
 800c830:	e014      	b.n	800c85c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c838:	681a      	ldr	r2, [r3, #0]
 800c83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83c:	601a      	str	r2, [r3, #0]
    pDest++;
 800c83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c840:	3301      	adds	r3, #1
 800c842:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c846:	3301      	adds	r3, #1
 800c848:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84c:	3301      	adds	r3, #1
 800c84e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c852:	3301      	adds	r3, #1
 800c854:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800c856:	6a3b      	ldr	r3, [r7, #32]
 800c858:	3301      	adds	r3, #1
 800c85a:	623b      	str	r3, [r7, #32]
 800c85c:	6a3a      	ldr	r2, [r7, #32]
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	429a      	cmp	r2, r3
 800c862:	d3e6      	bcc.n	800c832 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c864:	8bfb      	ldrh	r3, [r7, #30]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d01e      	beq.n	800c8a8 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c86a:	2300      	movs	r3, #0
 800c86c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c874:	461a      	mov	r2, r3
 800c876:	f107 0310 	add.w	r3, r7, #16
 800c87a:	6812      	ldr	r2, [r2, #0]
 800c87c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	6a3b      	ldr	r3, [r7, #32]
 800c882:	b2db      	uxtb	r3, r3
 800c884:	00db      	lsls	r3, r3, #3
 800c886:	fa22 f303 	lsr.w	r3, r2, r3
 800c88a:	b2da      	uxtb	r2, r3
 800c88c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c88e:	701a      	strb	r2, [r3, #0]
      i++;
 800c890:	6a3b      	ldr	r3, [r7, #32]
 800c892:	3301      	adds	r3, #1
 800c894:	623b      	str	r3, [r7, #32]
      pDest++;
 800c896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c898:	3301      	adds	r3, #1
 800c89a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800c89c:	8bfb      	ldrh	r3, [r7, #30]
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c8a2:	8bfb      	ldrh	r3, [r7, #30]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d1ea      	bne.n	800c87e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	372c      	adds	r7, #44	; 0x2c
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b4:	4770      	bx	lr

0800c8b6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c8b6:	b480      	push	{r7}
 800c8b8:	b085      	sub	sp, #20
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	6078      	str	r0, [r7, #4]
 800c8be:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	781b      	ldrb	r3, [r3, #0]
 800c8c8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	785b      	ldrb	r3, [r3, #1]
 800c8ce:	2b01      	cmp	r3, #1
 800c8d0:	d12c      	bne.n	800c92c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	015a      	lsls	r2, r3, #5
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	4413      	add	r3, r2
 800c8da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	db12      	blt.n	800c90a <USB_EPSetStall+0x54>
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00f      	beq.n	800c90a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	015a      	lsls	r2, r3, #5
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	68ba      	ldr	r2, [r7, #8]
 800c8fa:	0151      	lsls	r1, r2, #5
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	440a      	add	r2, r1
 800c900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c904:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c908:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	015a      	lsls	r2, r3, #5
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	4413      	add	r3, r2
 800c912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	0151      	lsls	r1, r2, #5
 800c91c:	68fa      	ldr	r2, [r7, #12]
 800c91e:	440a      	add	r2, r1
 800c920:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c924:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c928:	6013      	str	r3, [r2, #0]
 800c92a:	e02b      	b.n	800c984 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	015a      	lsls	r2, r3, #5
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	4413      	add	r3, r2
 800c934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	db12      	blt.n	800c964 <USB_EPSetStall+0xae>
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00f      	beq.n	800c964 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	015a      	lsls	r2, r3, #5
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	4413      	add	r3, r2
 800c94c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	68ba      	ldr	r2, [r7, #8]
 800c954:	0151      	lsls	r1, r2, #5
 800c956:	68fa      	ldr	r2, [r7, #12]
 800c958:	440a      	add	r2, r1
 800c95a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c95e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c962:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	015a      	lsls	r2, r3, #5
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	4413      	add	r3, r2
 800c96c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	68ba      	ldr	r2, [r7, #8]
 800c974:	0151      	lsls	r1, r2, #5
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	440a      	add	r2, r1
 800c97a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c97e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c982:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c984:	2300      	movs	r3, #0
}
 800c986:	4618      	mov	r0, r3
 800c988:	3714      	adds	r7, #20
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr

0800c992 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c992:	b480      	push	{r7}
 800c994:	b085      	sub	sp, #20
 800c996:	af00      	add	r7, sp, #0
 800c998:	6078      	str	r0, [r7, #4]
 800c99a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	781b      	ldrb	r3, [r3, #0]
 800c9a4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	785b      	ldrb	r3, [r3, #1]
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d128      	bne.n	800ca00 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	015a      	lsls	r2, r3, #5
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	68ba      	ldr	r2, [r7, #8]
 800c9be:	0151      	lsls	r1, r2, #5
 800c9c0:	68fa      	ldr	r2, [r7, #12]
 800c9c2:	440a      	add	r2, r1
 800c9c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c9cc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	78db      	ldrb	r3, [r3, #3]
 800c9d2:	2b03      	cmp	r3, #3
 800c9d4:	d003      	beq.n	800c9de <USB_EPClearStall+0x4c>
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	78db      	ldrb	r3, [r3, #3]
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d138      	bne.n	800ca50 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	015a      	lsls	r2, r3, #5
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	68ba      	ldr	r2, [r7, #8]
 800c9ee:	0151      	lsls	r1, r2, #5
 800c9f0:	68fa      	ldr	r2, [r7, #12]
 800c9f2:	440a      	add	r2, r1
 800c9f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9fc:	6013      	str	r3, [r2, #0]
 800c9fe:	e027      	b.n	800ca50 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	015a      	lsls	r2, r3, #5
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	4413      	add	r3, r2
 800ca08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	68ba      	ldr	r2, [r7, #8]
 800ca10:	0151      	lsls	r1, r2, #5
 800ca12:	68fa      	ldr	r2, [r7, #12]
 800ca14:	440a      	add	r2, r1
 800ca16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ca1e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	78db      	ldrb	r3, [r3, #3]
 800ca24:	2b03      	cmp	r3, #3
 800ca26:	d003      	beq.n	800ca30 <USB_EPClearStall+0x9e>
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	78db      	ldrb	r3, [r3, #3]
 800ca2c:	2b02      	cmp	r3, #2
 800ca2e:	d10f      	bne.n	800ca50 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ca30:	68bb      	ldr	r3, [r7, #8]
 800ca32:	015a      	lsls	r2, r3, #5
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	4413      	add	r3, r2
 800ca38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	68ba      	ldr	r2, [r7, #8]
 800ca40:	0151      	lsls	r1, r2, #5
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	440a      	add	r2, r1
 800ca46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ca4e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ca50:	2300      	movs	r3, #0
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3714      	adds	r7, #20
 800ca56:	46bd      	mov	sp, r7
 800ca58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5c:	4770      	bx	lr

0800ca5e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ca5e:	b480      	push	{r7}
 800ca60:	b085      	sub	sp, #20
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
 800ca66:	460b      	mov	r3, r1
 800ca68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	68fa      	ldr	r2, [r7, #12]
 800ca78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca7c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ca80:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	78fb      	ldrb	r3, [r7, #3]
 800ca8c:	011b      	lsls	r3, r3, #4
 800ca8e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ca92:	68f9      	ldr	r1, [r7, #12]
 800ca94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ca9c:	2300      	movs	r3, #0
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3714      	adds	r7, #20
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800caaa:	b480      	push	{r7}
 800caac:	b085      	sub	sp, #20
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	68fa      	ldr	r2, [r7, #12]
 800cac0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cac4:	f023 0303 	bic.w	r3, r3, #3
 800cac8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cad0:	685b      	ldr	r3, [r3, #4]
 800cad2:	68fa      	ldr	r2, [r7, #12]
 800cad4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cad8:	f023 0302 	bic.w	r3, r3, #2
 800cadc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cade:	2300      	movs	r3, #0
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3714      	adds	r7, #20
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr

0800caec <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800caec:	b480      	push	{r7}
 800caee:	b085      	sub	sp, #20
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cb06:	f023 0303 	bic.w	r3, r3, #3
 800cb0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb12:	685b      	ldr	r3, [r3, #4]
 800cb14:	68fa      	ldr	r2, [r7, #12]
 800cb16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cb1a:	f043 0302 	orr.w	r3, r3, #2
 800cb1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cb20:	2300      	movs	r3, #0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3714      	adds	r7, #20
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr

0800cb2e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800cb2e:	b480      	push	{r7}
 800cb30:	b085      	sub	sp, #20
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	695b      	ldr	r3, [r3, #20]
 800cb3a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	699b      	ldr	r3, [r3, #24]
 800cb40:	68fa      	ldr	r2, [r7, #12]
 800cb42:	4013      	ands	r3, r2
 800cb44:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cb46:	68fb      	ldr	r3, [r7, #12]
}
 800cb48:	4618      	mov	r0, r3
 800cb4a:	3714      	adds	r7, #20
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb52:	4770      	bx	lr

0800cb54 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b085      	sub	sp, #20
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb66:	699b      	ldr	r3, [r3, #24]
 800cb68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb70:	69db      	ldr	r3, [r3, #28]
 800cb72:	68ba      	ldr	r2, [r7, #8]
 800cb74:	4013      	ands	r3, r2
 800cb76:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	0c1b      	lsrs	r3, r3, #16
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	3714      	adds	r7, #20
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr

0800cb88 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb9a:	699b      	ldr	r3, [r3, #24]
 800cb9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cba4:	69db      	ldr	r3, [r3, #28]
 800cba6:	68ba      	ldr	r2, [r7, #8]
 800cba8:	4013      	ands	r3, r2
 800cbaa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	b29b      	uxth	r3, r3
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3714      	adds	r7, #20
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr

0800cbbc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b085      	sub	sp, #20
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cbcc:	78fb      	ldrb	r3, [r7, #3]
 800cbce:	015a      	lsls	r2, r3, #5
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	4413      	add	r3, r2
 800cbd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbe2:	695b      	ldr	r3, [r3, #20]
 800cbe4:	68ba      	ldr	r2, [r7, #8]
 800cbe6:	4013      	ands	r3, r2
 800cbe8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cbea:	68bb      	ldr	r3, [r7, #8]
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3714      	adds	r7, #20
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b087      	sub	sp, #28
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	460b      	mov	r3, r1
 800cc02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc0e:	691b      	ldr	r3, [r3, #16]
 800cc10:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc1a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cc1c:	78fb      	ldrb	r3, [r7, #3]
 800cc1e:	f003 030f 	and.w	r3, r3, #15
 800cc22:	68fa      	ldr	r2, [r7, #12]
 800cc24:	fa22 f303 	lsr.w	r3, r2, r3
 800cc28:	01db      	lsls	r3, r3, #7
 800cc2a:	b2db      	uxtb	r3, r3
 800cc2c:	693a      	ldr	r2, [r7, #16]
 800cc2e:	4313      	orrs	r3, r2
 800cc30:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cc32:	78fb      	ldrb	r3, [r7, #3]
 800cc34:	015a      	lsls	r2, r3, #5
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	4413      	add	r3, r2
 800cc3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	693a      	ldr	r2, [r7, #16]
 800cc42:	4013      	ands	r3, r2
 800cc44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cc46:	68bb      	ldr	r3, [r7, #8]
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	371c      	adds	r7, #28
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr

0800cc54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800cc54:	b480      	push	{r7}
 800cc56:	b083      	sub	sp, #12
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	695b      	ldr	r3, [r3, #20]
 800cc60:	f003 0301 	and.w	r3, r3, #1
}
 800cc64:	4618      	mov	r0, r3
 800cc66:	370c      	adds	r7, #12
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6e:	4770      	bx	lr

0800cc70 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b085      	sub	sp, #20
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	68fa      	ldr	r2, [r7, #12]
 800cc86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800cc8e:	f023 0307 	bic.w	r3, r3, #7
 800cc92:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	68fa      	ldr	r2, [r7, #12]
 800cc9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cca6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cca8:	2300      	movs	r3, #0
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3714      	adds	r7, #20
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb4:	4770      	bx	lr
	...

0800ccb8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b087      	sub	sp, #28
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	460b      	mov	r3, r1
 800ccc2:	607a      	str	r2, [r7, #4]
 800ccc4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	333c      	adds	r3, #60	; 0x3c
 800ccce:	3304      	adds	r3, #4
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	4a26      	ldr	r2, [pc, #152]	; (800cd70 <USB_EP0_OutStart+0xb8>)
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d90a      	bls.n	800ccf2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cce8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ccec:	d101      	bne.n	800ccf2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ccee:	2300      	movs	r3, #0
 800ccf0:	e037      	b.n	800cd62 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd04:	691b      	ldr	r3, [r3, #16]
 800cd06:	697a      	ldr	r2, [r7, #20]
 800cd08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cd10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	697a      	ldr	r2, [r7, #20]
 800cd1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd20:	f043 0318 	orr.w	r3, r3, #24
 800cd24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd2c:	691b      	ldr	r3, [r3, #16]
 800cd2e:	697a      	ldr	r2, [r7, #20]
 800cd30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd34:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800cd38:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cd3a:	7afb      	ldrb	r3, [r7, #11]
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d10f      	bne.n	800cd60 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd46:	461a      	mov	r2, r3
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	697a      	ldr	r2, [r7, #20]
 800cd56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd5a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800cd5e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cd60:	2300      	movs	r3, #0
}
 800cd62:	4618      	mov	r0, r3
 800cd64:	371c      	adds	r7, #28
 800cd66:	46bd      	mov	sp, r7
 800cd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6c:	4770      	bx	lr
 800cd6e:	bf00      	nop
 800cd70:	4f54300a 	.word	0x4f54300a

0800cd74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cd74:	b480      	push	{r7}
 800cd76:	b085      	sub	sp, #20
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	3301      	adds	r3, #1
 800cd84:	60fb      	str	r3, [r7, #12]
 800cd86:	4a13      	ldr	r2, [pc, #76]	; (800cdd4 <USB_CoreReset+0x60>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d901      	bls.n	800cd90 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800cd8c:	2303      	movs	r3, #3
 800cd8e:	e01a      	b.n	800cdc6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	691b      	ldr	r3, [r3, #16]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	daf3      	bge.n	800cd80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	691b      	ldr	r3, [r3, #16]
 800cda0:	f043 0201 	orr.w	r2, r3, #1
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	3301      	adds	r3, #1
 800cdac:	60fb      	str	r3, [r7, #12]
 800cdae:	4a09      	ldr	r2, [pc, #36]	; (800cdd4 <USB_CoreReset+0x60>)
 800cdb0:	4293      	cmp	r3, r2
 800cdb2:	d901      	bls.n	800cdb8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800cdb4:	2303      	movs	r3, #3
 800cdb6:	e006      	b.n	800cdc6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	691b      	ldr	r3, [r3, #16]
 800cdbc:	f003 0301 	and.w	r3, r3, #1
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	d0f1      	beq.n	800cda8 <USB_CoreReset+0x34>

  return HAL_OK;
 800cdc4:	2300      	movs	r3, #0
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3714      	adds	r7, #20
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
 800cdd2:	bf00      	nop
 800cdd4:	00030d40 	.word	0x00030d40

0800cdd8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800cddc:	4904      	ldr	r1, [pc, #16]	; (800cdf0 <MX_FATFS_Init+0x18>)
 800cdde:	4805      	ldr	r0, [pc, #20]	; (800cdf4 <MX_FATFS_Init+0x1c>)
 800cde0:	f004 ff38 	bl	8011c54 <FATFS_LinkDriver>
 800cde4:	4603      	mov	r3, r0
 800cde6:	461a      	mov	r2, r3
 800cde8:	4b03      	ldr	r3, [pc, #12]	; (800cdf8 <MX_FATFS_Init+0x20>)
 800cdea:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cdec:	bf00      	nop
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	200196bc 	.word	0x200196bc
 800cdf4:	20000038 	.word	0x20000038
 800cdf8:	200196c0 	.word	0x200196c0

0800cdfc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ce00:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b082      	sub	sp, #8
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	4603      	mov	r3, r0
 800ce14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize (pdrv);
 800ce16:	79fb      	ldrb	r3, [r7, #7]
 800ce18:	4618      	mov	r0, r3
 800ce1a:	f7f5 fe49 	bl	8002ab0 <SD_disk_initialize>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	b2db      	uxtb	r3, r3

  /* USER CODE END INIT */
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3708      	adds	r7, #8
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}

0800ce2a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ce2a:	b580      	push	{r7, lr}
 800ce2c:	b082      	sub	sp, #8
 800ce2e:	af00      	add	r7, sp, #0
 800ce30:	4603      	mov	r3, r0
 800ce32:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status (pdrv);
 800ce34:	79fb      	ldrb	r3, [r7, #7]
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7f5 ff24 	bl	8002c84 <SD_disk_status>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3708      	adds	r7, #8
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	60b9      	str	r1, [r7, #8]
 800ce50:	607a      	str	r2, [r7, #4]
 800ce52:	603b      	str	r3, [r7, #0]
 800ce54:	4603      	mov	r3, r0
 800ce56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800ce58:	7bf8      	ldrb	r0, [r7, #15]
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	687a      	ldr	r2, [r7, #4]
 800ce5e:	68b9      	ldr	r1, [r7, #8]
 800ce60:	f7f5 ff26 	bl	8002cb0 <SD_disk_read>
 800ce64:	4603      	mov	r3, r0
 800ce66:	b2db      	uxtb	r3, r3
   // return RES_OK;
  /* USER CODE END READ */
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3710      	adds	r7, #16
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	60b9      	str	r1, [r7, #8]
 800ce78:	607a      	str	r2, [r7, #4]
 800ce7a:	603b      	str	r3, [r7, #0]
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
   // return RES_OK;
	return SD_disk_write (pdrv, buff, sector, count);
 800ce80:	7bf8      	ldrb	r0, [r7, #15]
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	687a      	ldr	r2, [r7, #4]
 800ce86:	68b9      	ldr	r1, [r7, #8]
 800ce88:	f7f5 ff7c 	bl	8002d84 <SD_disk_write>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3710      	adds	r7, #16
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b082      	sub	sp, #8
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	4603      	mov	r3, r0
 800cea0:	603a      	str	r2, [r7, #0]
 800cea2:	71fb      	strb	r3, [r7, #7]
 800cea4:	460b      	mov	r3, r1
 800cea6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl (pdrv,cmd, buff);
 800cea8:	79fb      	ldrb	r3, [r7, #7]
 800ceaa:	79b9      	ldrb	r1, [r7, #6]
 800ceac:	683a      	ldr	r2, [r7, #0]
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f7f5 ffec 	bl	8002e8c <SD_disk_ioctl>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3708      	adds	r7, #8
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	460b      	mov	r3, r1
 800ceca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cecc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ced0:	f009 fc54 	bl	801677c <USBD_static_malloc>
 800ced4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d105      	bne.n	800cee8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2200      	movs	r2, #0
 800cee0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800cee4:	2302      	movs	r3, #2
 800cee6:	e066      	b.n	800cfb6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	68fa      	ldr	r2, [r7, #12]
 800ceec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	7c1b      	ldrb	r3, [r3, #16]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d119      	bne.n	800cf2c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cef8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cefc:	2202      	movs	r2, #2
 800cefe:	2181      	movs	r1, #129	; 0x81
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f009 fb18 	bl	8016536 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2201      	movs	r2, #1
 800cf0a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf10:	2202      	movs	r2, #2
 800cf12:	2101      	movs	r1, #1
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f009 fb0e 	bl	8016536 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2210      	movs	r2, #16
 800cf26:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800cf2a:	e016      	b.n	800cf5a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf2c:	2340      	movs	r3, #64	; 0x40
 800cf2e:	2202      	movs	r2, #2
 800cf30:	2181      	movs	r1, #129	; 0x81
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f009 faff 	bl	8016536 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf3e:	2340      	movs	r3, #64	; 0x40
 800cf40:	2202      	movs	r2, #2
 800cf42:	2101      	movs	r1, #1
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f009 faf6 	bl	8016536 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2201      	movs	r2, #1
 800cf4e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2210      	movs	r2, #16
 800cf56:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cf5a:	2308      	movs	r3, #8
 800cf5c:	2203      	movs	r2, #3
 800cf5e:	2182      	movs	r1, #130	; 0x82
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f009 fae8 	bl	8016536 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	2201      	movs	r2, #1
 800cf6a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	7c1b      	ldrb	r3, [r3, #16]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d109      	bne.n	800cfa4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cf96:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf9a:	2101      	movs	r1, #1
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f009 fbb9 	bl	8016714 <USBD_LL_PrepareReceive>
 800cfa2:	e007      	b.n	800cfb4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cfaa:	2340      	movs	r3, #64	; 0x40
 800cfac:	2101      	movs	r1, #1
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f009 fbb0 	bl	8016714 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3710      	adds	r7, #16
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}

0800cfbe <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cfbe:	b580      	push	{r7, lr}
 800cfc0:	b082      	sub	sp, #8
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	6078      	str	r0, [r7, #4]
 800cfc6:	460b      	mov	r3, r1
 800cfc8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800cfca:	2181      	movs	r1, #129	; 0x81
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f009 fad8 	bl	8016582 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800cfd8:	2101      	movs	r1, #1
 800cfda:	6878      	ldr	r0, [r7, #4]
 800cfdc:	f009 fad1 	bl	8016582 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800cfe8:	2182      	movs	r1, #130	; 0x82
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f009 fac9 	bl	8016582 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2200      	movs	r2, #0
 800cffc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d006:	2b00      	cmp	r3, #0
 800d008:	d00e      	beq.n	800d028 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d01a:	4618      	mov	r0, r3
 800d01c:	f009 fbbc 	bl	8016798 <USBD_static_free>
    pdev->pClassData = NULL;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2200      	movs	r2, #0
 800d024:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d028:	2300      	movs	r3, #0
}
 800d02a:	4618      	mov	r0, r3
 800d02c:	3708      	adds	r7, #8
 800d02e:	46bd      	mov	sp, r7
 800d030:	bd80      	pop	{r7, pc}
	...

0800d034 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b086      	sub	sp, #24
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d044:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d046:	2300      	movs	r3, #0
 800d048:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d04a:	2300      	movs	r3, #0
 800d04c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d04e:	2300      	movs	r3, #0
 800d050:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d101      	bne.n	800d05c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d058:	2303      	movs	r3, #3
 800d05a:	e0af      	b.n	800d1bc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d064:	2b00      	cmp	r3, #0
 800d066:	d03f      	beq.n	800d0e8 <USBD_CDC_Setup+0xb4>
 800d068:	2b20      	cmp	r3, #32
 800d06a:	f040 809f 	bne.w	800d1ac <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	88db      	ldrh	r3, [r3, #6]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d02e      	beq.n	800d0d4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	781b      	ldrb	r3, [r3, #0]
 800d07a:	b25b      	sxtb	r3, r3
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	da16      	bge.n	800d0ae <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d086:	689b      	ldr	r3, [r3, #8]
 800d088:	683a      	ldr	r2, [r7, #0]
 800d08a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d08c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d08e:	683a      	ldr	r2, [r7, #0]
 800d090:	88d2      	ldrh	r2, [r2, #6]
 800d092:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	88db      	ldrh	r3, [r3, #6]
 800d098:	2b07      	cmp	r3, #7
 800d09a:	bf28      	it	cs
 800d09c:	2307      	movcs	r3, #7
 800d09e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	89fa      	ldrh	r2, [r7, #14]
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f001 fb19 	bl	800e6de <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d0ac:	e085      	b.n	800d1ba <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	785a      	ldrb	r2, [r3, #1]
 800d0b2:	693b      	ldr	r3, [r7, #16]
 800d0b4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	88db      	ldrh	r3, [r3, #6]
 800d0bc:	b2da      	uxtb	r2, r3
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d0c4:	6939      	ldr	r1, [r7, #16]
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	88db      	ldrh	r3, [r3, #6]
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f001 fb32 	bl	800e736 <USBD_CtlPrepareRx>
      break;
 800d0d2:	e072      	b.n	800d1ba <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d0da:	689b      	ldr	r3, [r3, #8]
 800d0dc:	683a      	ldr	r2, [r7, #0]
 800d0de:	7850      	ldrb	r0, [r2, #1]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	6839      	ldr	r1, [r7, #0]
 800d0e4:	4798      	blx	r3
      break;
 800d0e6:	e068      	b.n	800d1ba <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	785b      	ldrb	r3, [r3, #1]
 800d0ec:	2b0b      	cmp	r3, #11
 800d0ee:	d852      	bhi.n	800d196 <USBD_CDC_Setup+0x162>
 800d0f0:	a201      	add	r2, pc, #4	; (adr r2, 800d0f8 <USBD_CDC_Setup+0xc4>)
 800d0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0f6:	bf00      	nop
 800d0f8:	0800d129 	.word	0x0800d129
 800d0fc:	0800d1a5 	.word	0x0800d1a5
 800d100:	0800d197 	.word	0x0800d197
 800d104:	0800d197 	.word	0x0800d197
 800d108:	0800d197 	.word	0x0800d197
 800d10c:	0800d197 	.word	0x0800d197
 800d110:	0800d197 	.word	0x0800d197
 800d114:	0800d197 	.word	0x0800d197
 800d118:	0800d197 	.word	0x0800d197
 800d11c:	0800d197 	.word	0x0800d197
 800d120:	0800d153 	.word	0x0800d153
 800d124:	0800d17d 	.word	0x0800d17d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d12e:	b2db      	uxtb	r3, r3
 800d130:	2b03      	cmp	r3, #3
 800d132:	d107      	bne.n	800d144 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d134:	f107 030a 	add.w	r3, r7, #10
 800d138:	2202      	movs	r2, #2
 800d13a:	4619      	mov	r1, r3
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f001 face 	bl	800e6de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d142:	e032      	b.n	800d1aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d144:	6839      	ldr	r1, [r7, #0]
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f001 fa58 	bl	800e5fc <USBD_CtlError>
            ret = USBD_FAIL;
 800d14c:	2303      	movs	r3, #3
 800d14e:	75fb      	strb	r3, [r7, #23]
          break;
 800d150:	e02b      	b.n	800d1aa <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	2b03      	cmp	r3, #3
 800d15c:	d107      	bne.n	800d16e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d15e:	f107 030d 	add.w	r3, r7, #13
 800d162:	2201      	movs	r2, #1
 800d164:	4619      	mov	r1, r3
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f001 fab9 	bl	800e6de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d16c:	e01d      	b.n	800d1aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d16e:	6839      	ldr	r1, [r7, #0]
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f001 fa43 	bl	800e5fc <USBD_CtlError>
            ret = USBD_FAIL;
 800d176:	2303      	movs	r3, #3
 800d178:	75fb      	strb	r3, [r7, #23]
          break;
 800d17a:	e016      	b.n	800d1aa <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d182:	b2db      	uxtb	r3, r3
 800d184:	2b03      	cmp	r3, #3
 800d186:	d00f      	beq.n	800d1a8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d188:	6839      	ldr	r1, [r7, #0]
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 fa36 	bl	800e5fc <USBD_CtlError>
            ret = USBD_FAIL;
 800d190:	2303      	movs	r3, #3
 800d192:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d194:	e008      	b.n	800d1a8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d196:	6839      	ldr	r1, [r7, #0]
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f001 fa2f 	bl	800e5fc <USBD_CtlError>
          ret = USBD_FAIL;
 800d19e:	2303      	movs	r3, #3
 800d1a0:	75fb      	strb	r3, [r7, #23]
          break;
 800d1a2:	e002      	b.n	800d1aa <USBD_CDC_Setup+0x176>
          break;
 800d1a4:	bf00      	nop
 800d1a6:	e008      	b.n	800d1ba <USBD_CDC_Setup+0x186>
          break;
 800d1a8:	bf00      	nop
      }
      break;
 800d1aa:	e006      	b.n	800d1ba <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d1ac:	6839      	ldr	r1, [r7, #0]
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f001 fa24 	bl	800e5fc <USBD_CtlError>
      ret = USBD_FAIL;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	75fb      	strb	r3, [r7, #23]
      break;
 800d1b8:	bf00      	nop
  }

  return (uint8_t)ret;
 800d1ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3718      	adds	r7, #24
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}

0800d1c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b084      	sub	sp, #16
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d1d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d101      	bne.n	800d1e6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	e04f      	b.n	800d286 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d1ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d1ee:	78fa      	ldrb	r2, [r7, #3]
 800d1f0:	6879      	ldr	r1, [r7, #4]
 800d1f2:	4613      	mov	r3, r2
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	4413      	add	r3, r2
 800d1f8:	009b      	lsls	r3, r3, #2
 800d1fa:	440b      	add	r3, r1
 800d1fc:	3318      	adds	r3, #24
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d029      	beq.n	800d258 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d204:	78fa      	ldrb	r2, [r7, #3]
 800d206:	6879      	ldr	r1, [r7, #4]
 800d208:	4613      	mov	r3, r2
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	4413      	add	r3, r2
 800d20e:	009b      	lsls	r3, r3, #2
 800d210:	440b      	add	r3, r1
 800d212:	3318      	adds	r3, #24
 800d214:	681a      	ldr	r2, [r3, #0]
 800d216:	78f9      	ldrb	r1, [r7, #3]
 800d218:	68f8      	ldr	r0, [r7, #12]
 800d21a:	460b      	mov	r3, r1
 800d21c:	00db      	lsls	r3, r3, #3
 800d21e:	1a5b      	subs	r3, r3, r1
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	4403      	add	r3, r0
 800d224:	3344      	adds	r3, #68	; 0x44
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	fbb2 f1f3 	udiv	r1, r2, r3
 800d22c:	fb03 f301 	mul.w	r3, r3, r1
 800d230:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d232:	2b00      	cmp	r3, #0
 800d234:	d110      	bne.n	800d258 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d236:	78fa      	ldrb	r2, [r7, #3]
 800d238:	6879      	ldr	r1, [r7, #4]
 800d23a:	4613      	mov	r3, r2
 800d23c:	009b      	lsls	r3, r3, #2
 800d23e:	4413      	add	r3, r2
 800d240:	009b      	lsls	r3, r3, #2
 800d242:	440b      	add	r3, r1
 800d244:	3318      	adds	r3, #24
 800d246:	2200      	movs	r2, #0
 800d248:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d24a:	78f9      	ldrb	r1, [r7, #3]
 800d24c:	2300      	movs	r3, #0
 800d24e:	2200      	movs	r2, #0
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f009 fa3e 	bl	80166d2 <USBD_LL_Transmit>
 800d256:	e015      	b.n	800d284 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	2200      	movs	r2, #0
 800d25c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d266:	691b      	ldr	r3, [r3, #16]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00b      	beq.n	800d284 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d272:	691b      	ldr	r3, [r3, #16]
 800d274:	68ba      	ldr	r2, [r7, #8]
 800d276:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d27a:	68ba      	ldr	r2, [r7, #8]
 800d27c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d280:	78fa      	ldrb	r2, [r7, #3]
 800d282:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d284:	2300      	movs	r3, #0
}
 800d286:	4618      	mov	r0, r3
 800d288:	3710      	adds	r7, #16
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}

0800d28e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d28e:	b580      	push	{r7, lr}
 800d290:	b084      	sub	sp, #16
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
 800d296:	460b      	mov	r3, r1
 800d298:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2a0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d101      	bne.n	800d2b0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d2ac:	2303      	movs	r3, #3
 800d2ae:	e015      	b.n	800d2dc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d2b0:	78fb      	ldrb	r3, [r7, #3]
 800d2b2:	4619      	mov	r1, r3
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	f009 fa4e 	bl	8016756 <USBD_LL_GetRxDataSize>
 800d2ba:	4602      	mov	r2, r0
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d2c8:	68db      	ldr	r3, [r3, #12]
 800d2ca:	68fa      	ldr	r2, [r7, #12]
 800d2cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d2d0:	68fa      	ldr	r2, [r7, #12]
 800d2d2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d2da:	2300      	movs	r3, #0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3710      	adds	r7, #16
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}

0800d2e4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b084      	sub	sp, #16
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2f2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d101      	bne.n	800d2fe <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	e01b      	b.n	800d336 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d304:	2b00      	cmp	r3, #0
 800d306:	d015      	beq.n	800d334 <USBD_CDC_EP0_RxReady+0x50>
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d30e:	2bff      	cmp	r3, #255	; 0xff
 800d310:	d010      	beq.n	800d334 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d318:	689b      	ldr	r3, [r3, #8]
 800d31a:	68fa      	ldr	r2, [r7, #12]
 800d31c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d320:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d322:	68fa      	ldr	r2, [r7, #12]
 800d324:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d328:	b292      	uxth	r2, r2
 800d32a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	22ff      	movs	r2, #255	; 0xff
 800d330:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d334:	2300      	movs	r3, #0
}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
	...

0800d340 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2243      	movs	r2, #67	; 0x43
 800d34c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d34e:	4b03      	ldr	r3, [pc, #12]	; (800d35c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d350:	4618      	mov	r0, r3
 800d352:	370c      	adds	r7, #12
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr
 800d35c:	200000d4 	.word	0x200000d4

0800d360 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d360:	b480      	push	{r7}
 800d362:	b083      	sub	sp, #12
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2243      	movs	r2, #67	; 0x43
 800d36c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d36e:	4b03      	ldr	r3, [pc, #12]	; (800d37c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d370:	4618      	mov	r0, r3
 800d372:	370c      	adds	r7, #12
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr
 800d37c:	20000090 	.word	0x20000090

0800d380 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d380:	b480      	push	{r7}
 800d382:	b083      	sub	sp, #12
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2243      	movs	r2, #67	; 0x43
 800d38c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d38e:	4b03      	ldr	r3, [pc, #12]	; (800d39c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d390:	4618      	mov	r0, r3
 800d392:	370c      	adds	r7, #12
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr
 800d39c:	20000118 	.word	0x20000118

0800d3a0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d3a0:	b480      	push	{r7}
 800d3a2:	b083      	sub	sp, #12
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	220a      	movs	r2, #10
 800d3ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d3ae:	4b03      	ldr	r3, [pc, #12]	; (800d3bc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	370c      	adds	r7, #12
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ba:	4770      	bx	lr
 800d3bc:	2000004c 	.word	0x2000004c

0800d3c0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b083      	sub	sp, #12
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d101      	bne.n	800d3d4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d3d0:	2303      	movs	r3, #3
 800d3d2:	e004      	b.n	800d3de <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	683a      	ldr	r2, [r7, #0]
 800d3d8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d3dc:	2300      	movs	r3, #0
}
 800d3de:	4618      	mov	r0, r3
 800d3e0:	370c      	adds	r7, #12
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e8:	4770      	bx	lr

0800d3ea <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d3ea:	b480      	push	{r7}
 800d3ec:	b087      	sub	sp, #28
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	60f8      	str	r0, [r7, #12]
 800d3f2:	60b9      	str	r1, [r7, #8]
 800d3f4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d3fc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d101      	bne.n	800d408 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d404:	2303      	movs	r3, #3
 800d406:	e008      	b.n	800d41a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	68ba      	ldr	r2, [r7, #8]
 800d40c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d410:	697b      	ldr	r3, [r7, #20]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	371c      	adds	r7, #28
 800d41e:	46bd      	mov	sp, r7
 800d420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d424:	4770      	bx	lr

0800d426 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d426:	b480      	push	{r7}
 800d428:	b085      	sub	sp, #20
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
 800d42e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d436:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d101      	bne.n	800d442 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d43e:	2303      	movs	r3, #3
 800d440:	e004      	b.n	800d44c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	683a      	ldr	r2, [r7, #0]
 800d446:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d44a:	2300      	movs	r3, #0
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3714      	adds	r7, #20
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr

0800d458 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b084      	sub	sp, #16
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d466:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d468:	2301      	movs	r3, #1
 800d46a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d472:	2b00      	cmp	r3, #0
 800d474:	d101      	bne.n	800d47a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d476:	2303      	movs	r3, #3
 800d478:	e01a      	b.n	800d4b0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d480:	2b00      	cmp	r3, #0
 800d482:	d114      	bne.n	800d4ae <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	2201      	movs	r2, #1
 800d488:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800d4a2:	2181      	movs	r1, #129	; 0x81
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f009 f914 	bl	80166d2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3710      	adds	r7, #16
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}

0800d4b8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b084      	sub	sp, #16
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d101      	bne.n	800d4d6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d4d2:	2303      	movs	r3, #3
 800d4d4:	e016      	b.n	800d504 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	7c1b      	ldrb	r3, [r3, #16]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d109      	bne.n	800d4f2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d4e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d4e8:	2101      	movs	r1, #1
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f009 f912 	bl	8016714 <USBD_LL_PrepareReceive>
 800d4f0:	e007      	b.n	800d502 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d4f8:	2340      	movs	r3, #64	; 0x40
 800d4fa:	2101      	movs	r1, #1
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f009 f909 	bl	8016714 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d502:	2300      	movs	r3, #0
}
 800d504:	4618      	mov	r0, r3
 800d506:	3710      	adds	r7, #16
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b086      	sub	sp, #24
 800d510:	af00      	add	r7, sp, #0
 800d512:	60f8      	str	r0, [r7, #12]
 800d514:	60b9      	str	r1, [r7, #8]
 800d516:	4613      	mov	r3, r2
 800d518:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d101      	bne.n	800d524 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d520:	2303      	movs	r3, #3
 800d522:	e01f      	b.n	800d564 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2200      	movs	r2, #0
 800d528:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	2200      	movs	r2, #0
 800d530:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2200      	movs	r2, #0
 800d538:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d003      	beq.n	800d54a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	68ba      	ldr	r2, [r7, #8]
 800d546:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	2201      	movs	r2, #1
 800d54e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	79fa      	ldrb	r2, [r7, #7]
 800d556:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d558:	68f8      	ldr	r0, [r7, #12]
 800d55a:	f008 ff85 	bl	8016468 <USBD_LL_Init>
 800d55e:	4603      	mov	r3, r0
 800d560:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d562:	7dfb      	ldrb	r3, [r7, #23]
}
 800d564:	4618      	mov	r0, r3
 800d566:	3718      	adds	r7, #24
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b084      	sub	sp, #16
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
 800d574:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d576:	2300      	movs	r3, #0
 800d578:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d101      	bne.n	800d584 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d580:	2303      	movs	r3, #3
 800d582:	e016      	b.n	800d5b2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	683a      	ldr	r2, [r7, #0]
 800d588:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d594:	2b00      	cmp	r3, #0
 800d596:	d00b      	beq.n	800d5b0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5a0:	f107 020e 	add.w	r2, r7, #14
 800d5a4:	4610      	mov	r0, r2
 800d5a6:	4798      	blx	r3
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d5b0:	2300      	movs	r3, #0
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	3710      	adds	r7, #16
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}

0800d5ba <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d5ba:	b580      	push	{r7, lr}
 800d5bc:	b082      	sub	sp, #8
 800d5be:	af00      	add	r7, sp, #0
 800d5c0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f008 ff9c 	bl	8016500 <USBD_LL_Start>
 800d5c8:	4603      	mov	r3, r0
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3708      	adds	r7, #8
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}

0800d5d2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d5d2:	b480      	push	{r7}
 800d5d4:	b083      	sub	sp, #12
 800d5d6:	af00      	add	r7, sp, #0
 800d5d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d5da:	2300      	movs	r3, #0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	370c      	adds	r7, #12
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr

0800d5e8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d5f4:	2303      	movs	r3, #3
 800d5f6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d009      	beq.n	800d616 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	78fa      	ldrb	r2, [r7, #3]
 800d60c:	4611      	mov	r1, r2
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	4798      	blx	r3
 800d612:	4603      	mov	r3, r0
 800d614:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d616:	7bfb      	ldrb	r3, [r7, #15]
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3710      	adds	r7, #16
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
 800d628:	460b      	mov	r3, r1
 800d62a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d632:	2b00      	cmp	r3, #0
 800d634:	d007      	beq.n	800d646 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d63c:	685b      	ldr	r3, [r3, #4]
 800d63e:	78fa      	ldrb	r2, [r7, #3]
 800d640:	4611      	mov	r1, r2
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	4798      	blx	r3
  }

  return USBD_OK;
 800d646:	2300      	movs	r3, #0
}
 800d648:	4618      	mov	r0, r3
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b084      	sub	sp, #16
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d660:	6839      	ldr	r1, [r7, #0]
 800d662:	4618      	mov	r0, r3
 800d664:	f000 ff90 	bl	800e588 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2201      	movs	r2, #1
 800d66c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d676:	461a      	mov	r2, r3
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d684:	f003 031f 	and.w	r3, r3, #31
 800d688:	2b02      	cmp	r3, #2
 800d68a:	d01a      	beq.n	800d6c2 <USBD_LL_SetupStage+0x72>
 800d68c:	2b02      	cmp	r3, #2
 800d68e:	d822      	bhi.n	800d6d6 <USBD_LL_SetupStage+0x86>
 800d690:	2b00      	cmp	r3, #0
 800d692:	d002      	beq.n	800d69a <USBD_LL_SetupStage+0x4a>
 800d694:	2b01      	cmp	r3, #1
 800d696:	d00a      	beq.n	800d6ae <USBD_LL_SetupStage+0x5e>
 800d698:	e01d      	b.n	800d6d6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	6878      	ldr	r0, [r7, #4]
 800d6a4:	f000 fa62 	bl	800db6c <USBD_StdDevReq>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	73fb      	strb	r3, [r7, #15]
      break;
 800d6ac:	e020      	b.n	800d6f0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	6878      	ldr	r0, [r7, #4]
 800d6b8:	f000 fac6 	bl	800dc48 <USBD_StdItfReq>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	73fb      	strb	r3, [r7, #15]
      break;
 800d6c0:	e016      	b.n	800d6f0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 fb05 	bl	800dcda <USBD_StdEPReq>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	73fb      	strb	r3, [r7, #15]
      break;
 800d6d4:	e00c      	b.n	800d6f0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d6dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d6e0:	b2db      	uxtb	r3, r3
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f008 ff6b 	bl	80165c0 <USBD_LL_StallEP>
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	73fb      	strb	r3, [r7, #15]
      break;
 800d6ee:	bf00      	nop
  }

  return ret;
 800d6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	3710      	adds	r7, #16
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}

0800d6fa <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d6fa:	b580      	push	{r7, lr}
 800d6fc:	b086      	sub	sp, #24
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	60f8      	str	r0, [r7, #12]
 800d702:	460b      	mov	r3, r1
 800d704:	607a      	str	r2, [r7, #4]
 800d706:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d708:	7afb      	ldrb	r3, [r7, #11]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d138      	bne.n	800d780 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d714:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d71c:	2b03      	cmp	r3, #3
 800d71e:	d14a      	bne.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d720:	693b      	ldr	r3, [r7, #16]
 800d722:	689a      	ldr	r2, [r3, #8]
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	68db      	ldr	r3, [r3, #12]
 800d728:	429a      	cmp	r2, r3
 800d72a:	d913      	bls.n	800d754 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	689a      	ldr	r2, [r3, #8]
 800d730:	693b      	ldr	r3, [r7, #16]
 800d732:	68db      	ldr	r3, [r3, #12]
 800d734:	1ad2      	subs	r2, r2, r3
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d73a:	693b      	ldr	r3, [r7, #16]
 800d73c:	68da      	ldr	r2, [r3, #12]
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	4293      	cmp	r3, r2
 800d744:	bf28      	it	cs
 800d746:	4613      	movcs	r3, r2
 800d748:	461a      	mov	r2, r3
 800d74a:	6879      	ldr	r1, [r7, #4]
 800d74c:	68f8      	ldr	r0, [r7, #12]
 800d74e:	f001 f80f 	bl	800e770 <USBD_CtlContinueRx>
 800d752:	e030      	b.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d75a:	b2db      	uxtb	r3, r3
 800d75c:	2b03      	cmp	r3, #3
 800d75e:	d10b      	bne.n	800d778 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d766:	691b      	ldr	r3, [r3, #16]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d005      	beq.n	800d778 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d772:	691b      	ldr	r3, [r3, #16]
 800d774:	68f8      	ldr	r0, [r7, #12]
 800d776:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d778:	68f8      	ldr	r0, [r7, #12]
 800d77a:	f001 f80a 	bl	800e792 <USBD_CtlSendStatus>
 800d77e:	e01a      	b.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d786:	b2db      	uxtb	r3, r3
 800d788:	2b03      	cmp	r3, #3
 800d78a:	d114      	bne.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d792:	699b      	ldr	r3, [r3, #24]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d00e      	beq.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d79e:	699b      	ldr	r3, [r3, #24]
 800d7a0:	7afa      	ldrb	r2, [r7, #11]
 800d7a2:	4611      	mov	r1, r2
 800d7a4:	68f8      	ldr	r0, [r7, #12]
 800d7a6:	4798      	blx	r3
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d7ac:	7dfb      	ldrb	r3, [r7, #23]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d001      	beq.n	800d7b6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d7b2:	7dfb      	ldrb	r3, [r7, #23]
 800d7b4:	e000      	b.n	800d7b8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d7b6:	2300      	movs	r3, #0
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3718      	adds	r7, #24
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b086      	sub	sp, #24
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	60f8      	str	r0, [r7, #12]
 800d7c8:	460b      	mov	r3, r1
 800d7ca:	607a      	str	r2, [r7, #4]
 800d7cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d7ce:	7afb      	ldrb	r3, [r7, #11]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d16b      	bne.n	800d8ac <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	3314      	adds	r3, #20
 800d7d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d7e0:	2b02      	cmp	r3, #2
 800d7e2:	d156      	bne.n	800d892 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d7e4:	693b      	ldr	r3, [r7, #16]
 800d7e6:	689a      	ldr	r2, [r3, #8]
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	68db      	ldr	r3, [r3, #12]
 800d7ec:	429a      	cmp	r2, r3
 800d7ee:	d914      	bls.n	800d81a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	689a      	ldr	r2, [r3, #8]
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	68db      	ldr	r3, [r3, #12]
 800d7f8:	1ad2      	subs	r2, r2, r3
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	689b      	ldr	r3, [r3, #8]
 800d802:	461a      	mov	r2, r3
 800d804:	6879      	ldr	r1, [r7, #4]
 800d806:	68f8      	ldr	r0, [r7, #12]
 800d808:	f000 ff84 	bl	800e714 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d80c:	2300      	movs	r3, #0
 800d80e:	2200      	movs	r2, #0
 800d810:	2100      	movs	r1, #0
 800d812:	68f8      	ldr	r0, [r7, #12]
 800d814:	f008 ff7e 	bl	8016714 <USBD_LL_PrepareReceive>
 800d818:	e03b      	b.n	800d892 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d81a:	693b      	ldr	r3, [r7, #16]
 800d81c:	68da      	ldr	r2, [r3, #12]
 800d81e:	693b      	ldr	r3, [r7, #16]
 800d820:	689b      	ldr	r3, [r3, #8]
 800d822:	429a      	cmp	r2, r3
 800d824:	d11c      	bne.n	800d860 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d826:	693b      	ldr	r3, [r7, #16]
 800d828:	685a      	ldr	r2, [r3, #4]
 800d82a:	693b      	ldr	r3, [r7, #16]
 800d82c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d82e:	429a      	cmp	r2, r3
 800d830:	d316      	bcc.n	800d860 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	685a      	ldr	r2, [r3, #4]
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d20f      	bcs.n	800d860 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d840:	2200      	movs	r2, #0
 800d842:	2100      	movs	r1, #0
 800d844:	68f8      	ldr	r0, [r7, #12]
 800d846:	f000 ff65 	bl	800e714 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	2200      	movs	r2, #0
 800d84e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d852:	2300      	movs	r3, #0
 800d854:	2200      	movs	r2, #0
 800d856:	2100      	movs	r1, #0
 800d858:	68f8      	ldr	r0, [r7, #12]
 800d85a:	f008 ff5b 	bl	8016714 <USBD_LL_PrepareReceive>
 800d85e:	e018      	b.n	800d892 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d866:	b2db      	uxtb	r3, r3
 800d868:	2b03      	cmp	r3, #3
 800d86a:	d10b      	bne.n	800d884 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d872:	68db      	ldr	r3, [r3, #12]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d005      	beq.n	800d884 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d87e:	68db      	ldr	r3, [r3, #12]
 800d880:	68f8      	ldr	r0, [r7, #12]
 800d882:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d884:	2180      	movs	r1, #128	; 0x80
 800d886:	68f8      	ldr	r0, [r7, #12]
 800d888:	f008 fe9a 	bl	80165c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d88c:	68f8      	ldr	r0, [r7, #12]
 800d88e:	f000 ff93 	bl	800e7b8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d898:	2b01      	cmp	r3, #1
 800d89a:	d122      	bne.n	800d8e2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d89c:	68f8      	ldr	r0, [r7, #12]
 800d89e:	f7ff fe98 	bl	800d5d2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d8aa:	e01a      	b.n	800d8e2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	2b03      	cmp	r3, #3
 800d8b6:	d114      	bne.n	800d8e2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8be:	695b      	ldr	r3, [r3, #20]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d00e      	beq.n	800d8e2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8ca:	695b      	ldr	r3, [r3, #20]
 800d8cc:	7afa      	ldrb	r2, [r7, #11]
 800d8ce:	4611      	mov	r1, r2
 800d8d0:	68f8      	ldr	r0, [r7, #12]
 800d8d2:	4798      	blx	r3
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d8d8:	7dfb      	ldrb	r3, [r7, #23]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d001      	beq.n	800d8e2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d8de:	7dfb      	ldrb	r3, [r7, #23]
 800d8e0:	e000      	b.n	800d8e4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d8e2:	2300      	movs	r3, #0
}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	3718      	adds	r7, #24
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2200      	movs	r2, #0
 800d908:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2200      	movs	r2, #0
 800d90e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d101      	bne.n	800d920 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d91c:	2303      	movs	r3, #3
 800d91e:	e02f      	b.n	800d980 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d926:	2b00      	cmp	r3, #0
 800d928:	d00f      	beq.n	800d94a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d930:	685b      	ldr	r3, [r3, #4]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d009      	beq.n	800d94a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d93c:	685b      	ldr	r3, [r3, #4]
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	6852      	ldr	r2, [r2, #4]
 800d942:	b2d2      	uxtb	r2, r2
 800d944:	4611      	mov	r1, r2
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d94a:	2340      	movs	r3, #64	; 0x40
 800d94c:	2200      	movs	r2, #0
 800d94e:	2100      	movs	r1, #0
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f008 fdf0 	bl	8016536 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2201      	movs	r2, #1
 800d95a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2240      	movs	r2, #64	; 0x40
 800d962:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d966:	2340      	movs	r3, #64	; 0x40
 800d968:	2200      	movs	r2, #0
 800d96a:	2180      	movs	r1, #128	; 0x80
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f008 fde2 	bl	8016536 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2201      	movs	r2, #1
 800d976:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2240      	movs	r2, #64	; 0x40
 800d97c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d97e:	2300      	movs	r3, #0
}
 800d980:	4618      	mov	r0, r3
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d988:	b480      	push	{r7}
 800d98a:	b083      	sub	sp, #12
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	460b      	mov	r3, r1
 800d992:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	78fa      	ldrb	r2, [r7, #3]
 800d998:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d99a:	2300      	movs	r3, #0
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	370c      	adds	r7, #12
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a6:	4770      	bx	lr

0800d9a8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b083      	sub	sp, #12
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9b6:	b2da      	uxtb	r2, r3
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2204      	movs	r2, #4
 800d9c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9e2:	b2db      	uxtb	r3, r3
 800d9e4:	2b04      	cmp	r3, #4
 800d9e6:	d106      	bne.n	800d9f6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d9ee:	b2da      	uxtb	r2, r3
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b082      	sub	sp, #8
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da12:	2b00      	cmp	r3, #0
 800da14:	d101      	bne.n	800da1a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800da16:	2303      	movs	r3, #3
 800da18:	e012      	b.n	800da40 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da20:	b2db      	uxtb	r3, r3
 800da22:	2b03      	cmp	r3, #3
 800da24:	d10b      	bne.n	800da3e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da2c:	69db      	ldr	r3, [r3, #28]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d005      	beq.n	800da3e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da38:	69db      	ldr	r3, [r3, #28]
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	3708      	adds	r7, #8
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}

0800da48 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b082      	sub	sp, #8
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
 800da50:	460b      	mov	r3, r1
 800da52:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d101      	bne.n	800da62 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800da5e:	2303      	movs	r3, #3
 800da60:	e014      	b.n	800da8c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da68:	b2db      	uxtb	r3, r3
 800da6a:	2b03      	cmp	r3, #3
 800da6c:	d10d      	bne.n	800da8a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da74:	6a1b      	ldr	r3, [r3, #32]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d007      	beq.n	800da8a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da80:	6a1b      	ldr	r3, [r3, #32]
 800da82:	78fa      	ldrb	r2, [r7, #3]
 800da84:	4611      	mov	r1, r2
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800da8a:	2300      	movs	r3, #0
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3708      	adds	r7, #8
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}

0800da94 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b082      	sub	sp, #8
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	460b      	mov	r3, r1
 800da9e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d101      	bne.n	800daae <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800daaa:	2303      	movs	r3, #3
 800daac:	e014      	b.n	800dad8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	2b03      	cmp	r3, #3
 800dab8:	d10d      	bne.n	800dad6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d007      	beq.n	800dad6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dace:	78fa      	ldrb	r2, [r7, #3]
 800dad0:	4611      	mov	r1, r2
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dad6:	2300      	movs	r3, #0
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3708      	adds	r7, #8
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}

0800dae0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dae0:	b480      	push	{r7}
 800dae2:	b083      	sub	sp, #12
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dae8:	2300      	movs	r3, #0
}
 800daea:	4618      	mov	r0, r3
 800daec:	370c      	adds	r7, #12
 800daee:	46bd      	mov	sp, r7
 800daf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf4:	4770      	bx	lr

0800daf6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b082      	sub	sp, #8
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d009      	beq.n	800db24 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db16:	685b      	ldr	r3, [r3, #4]
 800db18:	687a      	ldr	r2, [r7, #4]
 800db1a:	6852      	ldr	r2, [r2, #4]
 800db1c:	b2d2      	uxtb	r2, r2
 800db1e:	4611      	mov	r1, r2
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	4798      	blx	r3
  }

  return USBD_OK;
 800db24:	2300      	movs	r3, #0
}
 800db26:	4618      	mov	r0, r3
 800db28:	3708      	adds	r7, #8
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}

0800db2e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800db2e:	b480      	push	{r7}
 800db30:	b087      	sub	sp, #28
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	3301      	adds	r3, #1
 800db44:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800db4c:	8a3b      	ldrh	r3, [r7, #16]
 800db4e:	021b      	lsls	r3, r3, #8
 800db50:	b21a      	sxth	r2, r3
 800db52:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800db56:	4313      	orrs	r3, r2
 800db58:	b21b      	sxth	r3, r3
 800db5a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800db5c:	89fb      	ldrh	r3, [r7, #14]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	371c      	adds	r7, #28
 800db62:	46bd      	mov	sp, r7
 800db64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db68:	4770      	bx	lr
	...

0800db6c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b084      	sub	sp, #16
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
 800db74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db76:	2300      	movs	r3, #0
 800db78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800db82:	2b40      	cmp	r3, #64	; 0x40
 800db84:	d005      	beq.n	800db92 <USBD_StdDevReq+0x26>
 800db86:	2b40      	cmp	r3, #64	; 0x40
 800db88:	d853      	bhi.n	800dc32 <USBD_StdDevReq+0xc6>
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d00b      	beq.n	800dba6 <USBD_StdDevReq+0x3a>
 800db8e:	2b20      	cmp	r3, #32
 800db90:	d14f      	bne.n	800dc32 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db98:	689b      	ldr	r3, [r3, #8]
 800db9a:	6839      	ldr	r1, [r7, #0]
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	4798      	blx	r3
 800dba0:	4603      	mov	r3, r0
 800dba2:	73fb      	strb	r3, [r7, #15]
      break;
 800dba4:	e04a      	b.n	800dc3c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	785b      	ldrb	r3, [r3, #1]
 800dbaa:	2b09      	cmp	r3, #9
 800dbac:	d83b      	bhi.n	800dc26 <USBD_StdDevReq+0xba>
 800dbae:	a201      	add	r2, pc, #4	; (adr r2, 800dbb4 <USBD_StdDevReq+0x48>)
 800dbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbb4:	0800dc09 	.word	0x0800dc09
 800dbb8:	0800dc1d 	.word	0x0800dc1d
 800dbbc:	0800dc27 	.word	0x0800dc27
 800dbc0:	0800dc13 	.word	0x0800dc13
 800dbc4:	0800dc27 	.word	0x0800dc27
 800dbc8:	0800dbe7 	.word	0x0800dbe7
 800dbcc:	0800dbdd 	.word	0x0800dbdd
 800dbd0:	0800dc27 	.word	0x0800dc27
 800dbd4:	0800dbff 	.word	0x0800dbff
 800dbd8:	0800dbf1 	.word	0x0800dbf1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dbdc:	6839      	ldr	r1, [r7, #0]
 800dbde:	6878      	ldr	r0, [r7, #4]
 800dbe0:	f000 f9de 	bl	800dfa0 <USBD_GetDescriptor>
          break;
 800dbe4:	e024      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dbe6:	6839      	ldr	r1, [r7, #0]
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 fb43 	bl	800e274 <USBD_SetAddress>
          break;
 800dbee:	e01f      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800dbf0:	6839      	ldr	r1, [r7, #0]
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f000 fb82 	bl	800e2fc <USBD_SetConfig>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	73fb      	strb	r3, [r7, #15]
          break;
 800dbfc:	e018      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dbfe:	6839      	ldr	r1, [r7, #0]
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 fc21 	bl	800e448 <USBD_GetConfig>
          break;
 800dc06:	e013      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dc08:	6839      	ldr	r1, [r7, #0]
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f000 fc52 	bl	800e4b4 <USBD_GetStatus>
          break;
 800dc10:	e00e      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dc12:	6839      	ldr	r1, [r7, #0]
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f000 fc81 	bl	800e51c <USBD_SetFeature>
          break;
 800dc1a:	e009      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dc1c:	6839      	ldr	r1, [r7, #0]
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f000 fc90 	bl	800e544 <USBD_ClrFeature>
          break;
 800dc24:	e004      	b.n	800dc30 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800dc26:	6839      	ldr	r1, [r7, #0]
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 fce7 	bl	800e5fc <USBD_CtlError>
          break;
 800dc2e:	bf00      	nop
      }
      break;
 800dc30:	e004      	b.n	800dc3c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800dc32:	6839      	ldr	r1, [r7, #0]
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f000 fce1 	bl	800e5fc <USBD_CtlError>
      break;
 800dc3a:	bf00      	nop
  }

  return ret;
 800dc3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3710      	adds	r7, #16
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop

0800dc48 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
 800dc50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc52:	2300      	movs	r3, #0
 800dc54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	781b      	ldrb	r3, [r3, #0]
 800dc5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dc5e:	2b40      	cmp	r3, #64	; 0x40
 800dc60:	d005      	beq.n	800dc6e <USBD_StdItfReq+0x26>
 800dc62:	2b40      	cmp	r3, #64	; 0x40
 800dc64:	d82f      	bhi.n	800dcc6 <USBD_StdItfReq+0x7e>
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d001      	beq.n	800dc6e <USBD_StdItfReq+0x26>
 800dc6a:	2b20      	cmp	r3, #32
 800dc6c:	d12b      	bne.n	800dcc6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc74:	b2db      	uxtb	r3, r3
 800dc76:	3b01      	subs	r3, #1
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	d81d      	bhi.n	800dcb8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	889b      	ldrh	r3, [r3, #4]
 800dc80:	b2db      	uxtb	r3, r3
 800dc82:	2b01      	cmp	r3, #1
 800dc84:	d813      	bhi.n	800dcae <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc8c:	689b      	ldr	r3, [r3, #8]
 800dc8e:	6839      	ldr	r1, [r7, #0]
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	4798      	blx	r3
 800dc94:	4603      	mov	r3, r0
 800dc96:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	88db      	ldrh	r3, [r3, #6]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d110      	bne.n	800dcc2 <USBD_StdItfReq+0x7a>
 800dca0:	7bfb      	ldrb	r3, [r7, #15]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d10d      	bne.n	800dcc2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f000 fd73 	bl	800e792 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dcac:	e009      	b.n	800dcc2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800dcae:	6839      	ldr	r1, [r7, #0]
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 fca3 	bl	800e5fc <USBD_CtlError>
          break;
 800dcb6:	e004      	b.n	800dcc2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800dcb8:	6839      	ldr	r1, [r7, #0]
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f000 fc9e 	bl	800e5fc <USBD_CtlError>
          break;
 800dcc0:	e000      	b.n	800dcc4 <USBD_StdItfReq+0x7c>
          break;
 800dcc2:	bf00      	nop
      }
      break;
 800dcc4:	e004      	b.n	800dcd0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800dcc6:	6839      	ldr	r1, [r7, #0]
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f000 fc97 	bl	800e5fc <USBD_CtlError>
      break;
 800dcce:	bf00      	nop
  }

  return ret;
 800dcd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	3710      	adds	r7, #16
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}

0800dcda <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcda:	b580      	push	{r7, lr}
 800dcdc:	b084      	sub	sp, #16
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	6078      	str	r0, [r7, #4]
 800dce2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dce4:	2300      	movs	r3, #0
 800dce6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	889b      	ldrh	r3, [r3, #4]
 800dcec:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dcf6:	2b40      	cmp	r3, #64	; 0x40
 800dcf8:	d007      	beq.n	800dd0a <USBD_StdEPReq+0x30>
 800dcfa:	2b40      	cmp	r3, #64	; 0x40
 800dcfc:	f200 8145 	bhi.w	800df8a <USBD_StdEPReq+0x2b0>
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d00c      	beq.n	800dd1e <USBD_StdEPReq+0x44>
 800dd04:	2b20      	cmp	r3, #32
 800dd06:	f040 8140 	bne.w	800df8a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd10:	689b      	ldr	r3, [r3, #8]
 800dd12:	6839      	ldr	r1, [r7, #0]
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	4798      	blx	r3
 800dd18:	4603      	mov	r3, r0
 800dd1a:	73fb      	strb	r3, [r7, #15]
      break;
 800dd1c:	e13a      	b.n	800df94 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	785b      	ldrb	r3, [r3, #1]
 800dd22:	2b03      	cmp	r3, #3
 800dd24:	d007      	beq.n	800dd36 <USBD_StdEPReq+0x5c>
 800dd26:	2b03      	cmp	r3, #3
 800dd28:	f300 8129 	bgt.w	800df7e <USBD_StdEPReq+0x2a4>
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d07f      	beq.n	800de30 <USBD_StdEPReq+0x156>
 800dd30:	2b01      	cmp	r3, #1
 800dd32:	d03c      	beq.n	800ddae <USBD_StdEPReq+0xd4>
 800dd34:	e123      	b.n	800df7e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd3c:	b2db      	uxtb	r3, r3
 800dd3e:	2b02      	cmp	r3, #2
 800dd40:	d002      	beq.n	800dd48 <USBD_StdEPReq+0x6e>
 800dd42:	2b03      	cmp	r3, #3
 800dd44:	d016      	beq.n	800dd74 <USBD_StdEPReq+0x9a>
 800dd46:	e02c      	b.n	800dda2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dd48:	7bbb      	ldrb	r3, [r7, #14]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d00d      	beq.n	800dd6a <USBD_StdEPReq+0x90>
 800dd4e:	7bbb      	ldrb	r3, [r7, #14]
 800dd50:	2b80      	cmp	r3, #128	; 0x80
 800dd52:	d00a      	beq.n	800dd6a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dd54:	7bbb      	ldrb	r3, [r7, #14]
 800dd56:	4619      	mov	r1, r3
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	f008 fc31 	bl	80165c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd5e:	2180      	movs	r1, #128	; 0x80
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f008 fc2d 	bl	80165c0 <USBD_LL_StallEP>
 800dd66:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dd68:	e020      	b.n	800ddac <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800dd6a:	6839      	ldr	r1, [r7, #0]
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f000 fc45 	bl	800e5fc <USBD_CtlError>
              break;
 800dd72:	e01b      	b.n	800ddac <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	885b      	ldrh	r3, [r3, #2]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d10e      	bne.n	800dd9a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dd7c:	7bbb      	ldrb	r3, [r7, #14]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d00b      	beq.n	800dd9a <USBD_StdEPReq+0xc0>
 800dd82:	7bbb      	ldrb	r3, [r7, #14]
 800dd84:	2b80      	cmp	r3, #128	; 0x80
 800dd86:	d008      	beq.n	800dd9a <USBD_StdEPReq+0xc0>
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	88db      	ldrh	r3, [r3, #6]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d104      	bne.n	800dd9a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dd90:	7bbb      	ldrb	r3, [r7, #14]
 800dd92:	4619      	mov	r1, r3
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f008 fc13 	bl	80165c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 fcf9 	bl	800e792 <USBD_CtlSendStatus>

              break;
 800dda0:	e004      	b.n	800ddac <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800dda2:	6839      	ldr	r1, [r7, #0]
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	f000 fc29 	bl	800e5fc <USBD_CtlError>
              break;
 800ddaa:	bf00      	nop
          }
          break;
 800ddac:	e0ec      	b.n	800df88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddb4:	b2db      	uxtb	r3, r3
 800ddb6:	2b02      	cmp	r3, #2
 800ddb8:	d002      	beq.n	800ddc0 <USBD_StdEPReq+0xe6>
 800ddba:	2b03      	cmp	r3, #3
 800ddbc:	d016      	beq.n	800ddec <USBD_StdEPReq+0x112>
 800ddbe:	e030      	b.n	800de22 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ddc0:	7bbb      	ldrb	r3, [r7, #14]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d00d      	beq.n	800dde2 <USBD_StdEPReq+0x108>
 800ddc6:	7bbb      	ldrb	r3, [r7, #14]
 800ddc8:	2b80      	cmp	r3, #128	; 0x80
 800ddca:	d00a      	beq.n	800dde2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ddcc:	7bbb      	ldrb	r3, [r7, #14]
 800ddce:	4619      	mov	r1, r3
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f008 fbf5 	bl	80165c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ddd6:	2180      	movs	r1, #128	; 0x80
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f008 fbf1 	bl	80165c0 <USBD_LL_StallEP>
 800ddde:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dde0:	e025      	b.n	800de2e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800dde2:	6839      	ldr	r1, [r7, #0]
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 fc09 	bl	800e5fc <USBD_CtlError>
              break;
 800ddea:	e020      	b.n	800de2e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	885b      	ldrh	r3, [r3, #2]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d11b      	bne.n	800de2c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ddf4:	7bbb      	ldrb	r3, [r7, #14]
 800ddf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d004      	beq.n	800de08 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ddfe:	7bbb      	ldrb	r3, [r7, #14]
 800de00:	4619      	mov	r1, r3
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f008 fbfb 	bl	80165fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f000 fcc2 	bl	800e792 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de14:	689b      	ldr	r3, [r3, #8]
 800de16:	6839      	ldr	r1, [r7, #0]
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	4798      	blx	r3
 800de1c:	4603      	mov	r3, r0
 800de1e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800de20:	e004      	b.n	800de2c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800de22:	6839      	ldr	r1, [r7, #0]
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f000 fbe9 	bl	800e5fc <USBD_CtlError>
              break;
 800de2a:	e000      	b.n	800de2e <USBD_StdEPReq+0x154>
              break;
 800de2c:	bf00      	nop
          }
          break;
 800de2e:	e0ab      	b.n	800df88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de36:	b2db      	uxtb	r3, r3
 800de38:	2b02      	cmp	r3, #2
 800de3a:	d002      	beq.n	800de42 <USBD_StdEPReq+0x168>
 800de3c:	2b03      	cmp	r3, #3
 800de3e:	d032      	beq.n	800dea6 <USBD_StdEPReq+0x1cc>
 800de40:	e097      	b.n	800df72 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de42:	7bbb      	ldrb	r3, [r7, #14]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d007      	beq.n	800de58 <USBD_StdEPReq+0x17e>
 800de48:	7bbb      	ldrb	r3, [r7, #14]
 800de4a:	2b80      	cmp	r3, #128	; 0x80
 800de4c:	d004      	beq.n	800de58 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800de4e:	6839      	ldr	r1, [r7, #0]
 800de50:	6878      	ldr	r0, [r7, #4]
 800de52:	f000 fbd3 	bl	800e5fc <USBD_CtlError>
                break;
 800de56:	e091      	b.n	800df7c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	da0b      	bge.n	800de78 <USBD_StdEPReq+0x19e>
 800de60:	7bbb      	ldrb	r3, [r7, #14]
 800de62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800de66:	4613      	mov	r3, r2
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	4413      	add	r3, r2
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	3310      	adds	r3, #16
 800de70:	687a      	ldr	r2, [r7, #4]
 800de72:	4413      	add	r3, r2
 800de74:	3304      	adds	r3, #4
 800de76:	e00b      	b.n	800de90 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800de78:	7bbb      	ldrb	r3, [r7, #14]
 800de7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de7e:	4613      	mov	r3, r2
 800de80:	009b      	lsls	r3, r3, #2
 800de82:	4413      	add	r3, r2
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800de8a:	687a      	ldr	r2, [r7, #4]
 800de8c:	4413      	add	r3, r2
 800de8e:	3304      	adds	r3, #4
 800de90:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	2200      	movs	r2, #0
 800de96:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	2202      	movs	r2, #2
 800de9c:	4619      	mov	r1, r3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 fc1d 	bl	800e6de <USBD_CtlSendData>
              break;
 800dea4:	e06a      	b.n	800df7c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dea6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	da11      	bge.n	800ded2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800deae:	7bbb      	ldrb	r3, [r7, #14]
 800deb0:	f003 020f 	and.w	r2, r3, #15
 800deb4:	6879      	ldr	r1, [r7, #4]
 800deb6:	4613      	mov	r3, r2
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	4413      	add	r3, r2
 800debc:	009b      	lsls	r3, r3, #2
 800debe:	440b      	add	r3, r1
 800dec0:	3324      	adds	r3, #36	; 0x24
 800dec2:	881b      	ldrh	r3, [r3, #0]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d117      	bne.n	800def8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dec8:	6839      	ldr	r1, [r7, #0]
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	f000 fb96 	bl	800e5fc <USBD_CtlError>
                  break;
 800ded0:	e054      	b.n	800df7c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ded2:	7bbb      	ldrb	r3, [r7, #14]
 800ded4:	f003 020f 	and.w	r2, r3, #15
 800ded8:	6879      	ldr	r1, [r7, #4]
 800deda:	4613      	mov	r3, r2
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	4413      	add	r3, r2
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	440b      	add	r3, r1
 800dee4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dee8:	881b      	ldrh	r3, [r3, #0]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d104      	bne.n	800def8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800deee:	6839      	ldr	r1, [r7, #0]
 800def0:	6878      	ldr	r0, [r7, #4]
 800def2:	f000 fb83 	bl	800e5fc <USBD_CtlError>
                  break;
 800def6:	e041      	b.n	800df7c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800def8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800defc:	2b00      	cmp	r3, #0
 800defe:	da0b      	bge.n	800df18 <USBD_StdEPReq+0x23e>
 800df00:	7bbb      	ldrb	r3, [r7, #14]
 800df02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df06:	4613      	mov	r3, r2
 800df08:	009b      	lsls	r3, r3, #2
 800df0a:	4413      	add	r3, r2
 800df0c:	009b      	lsls	r3, r3, #2
 800df0e:	3310      	adds	r3, #16
 800df10:	687a      	ldr	r2, [r7, #4]
 800df12:	4413      	add	r3, r2
 800df14:	3304      	adds	r3, #4
 800df16:	e00b      	b.n	800df30 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800df18:	7bbb      	ldrb	r3, [r7, #14]
 800df1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df1e:	4613      	mov	r3, r2
 800df20:	009b      	lsls	r3, r3, #2
 800df22:	4413      	add	r3, r2
 800df24:	009b      	lsls	r3, r3, #2
 800df26:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	4413      	add	r3, r2
 800df2e:	3304      	adds	r3, #4
 800df30:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800df32:	7bbb      	ldrb	r3, [r7, #14]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d002      	beq.n	800df3e <USBD_StdEPReq+0x264>
 800df38:	7bbb      	ldrb	r3, [r7, #14]
 800df3a:	2b80      	cmp	r3, #128	; 0x80
 800df3c:	d103      	bne.n	800df46 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800df3e:	68bb      	ldr	r3, [r7, #8]
 800df40:	2200      	movs	r2, #0
 800df42:	601a      	str	r2, [r3, #0]
 800df44:	e00e      	b.n	800df64 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800df46:	7bbb      	ldrb	r3, [r7, #14]
 800df48:	4619      	mov	r1, r3
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f008 fb76 	bl	801663c <USBD_LL_IsStallEP>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d003      	beq.n	800df5e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800df56:	68bb      	ldr	r3, [r7, #8]
 800df58:	2201      	movs	r2, #1
 800df5a:	601a      	str	r2, [r3, #0]
 800df5c:	e002      	b.n	800df64 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800df5e:	68bb      	ldr	r3, [r7, #8]
 800df60:	2200      	movs	r2, #0
 800df62:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	2202      	movs	r2, #2
 800df68:	4619      	mov	r1, r3
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 fbb7 	bl	800e6de <USBD_CtlSendData>
              break;
 800df70:	e004      	b.n	800df7c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800df72:	6839      	ldr	r1, [r7, #0]
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f000 fb41 	bl	800e5fc <USBD_CtlError>
              break;
 800df7a:	bf00      	nop
          }
          break;
 800df7c:	e004      	b.n	800df88 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800df7e:	6839      	ldr	r1, [r7, #0]
 800df80:	6878      	ldr	r0, [r7, #4]
 800df82:	f000 fb3b 	bl	800e5fc <USBD_CtlError>
          break;
 800df86:	bf00      	nop
      }
      break;
 800df88:	e004      	b.n	800df94 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800df8a:	6839      	ldr	r1, [r7, #0]
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f000 fb35 	bl	800e5fc <USBD_CtlError>
      break;
 800df92:	bf00      	nop
  }

  return ret;
 800df94:	7bfb      	ldrb	r3, [r7, #15]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3710      	adds	r7, #16
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
	...

0800dfa0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b084      	sub	sp, #16
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
 800dfa8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dfaa:	2300      	movs	r3, #0
 800dfac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dfae:	2300      	movs	r3, #0
 800dfb0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	885b      	ldrh	r3, [r3, #2]
 800dfba:	0a1b      	lsrs	r3, r3, #8
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	3b01      	subs	r3, #1
 800dfc0:	2b06      	cmp	r3, #6
 800dfc2:	f200 8128 	bhi.w	800e216 <USBD_GetDescriptor+0x276>
 800dfc6:	a201      	add	r2, pc, #4	; (adr r2, 800dfcc <USBD_GetDescriptor+0x2c>)
 800dfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfcc:	0800dfe9 	.word	0x0800dfe9
 800dfd0:	0800e001 	.word	0x0800e001
 800dfd4:	0800e041 	.word	0x0800e041
 800dfd8:	0800e217 	.word	0x0800e217
 800dfdc:	0800e217 	.word	0x0800e217
 800dfe0:	0800e1b7 	.word	0x0800e1b7
 800dfe4:	0800e1e3 	.word	0x0800e1e3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	687a      	ldr	r2, [r7, #4]
 800dff2:	7c12      	ldrb	r2, [r2, #16]
 800dff4:	f107 0108 	add.w	r1, r7, #8
 800dff8:	4610      	mov	r0, r2
 800dffa:	4798      	blx	r3
 800dffc:	60f8      	str	r0, [r7, #12]
      break;
 800dffe:	e112      	b.n	800e226 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	7c1b      	ldrb	r3, [r3, #16]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d10d      	bne.n	800e024 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e010:	f107 0208 	add.w	r2, r7, #8
 800e014:	4610      	mov	r0, r2
 800e016:	4798      	blx	r3
 800e018:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	3301      	adds	r3, #1
 800e01e:	2202      	movs	r2, #2
 800e020:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e022:	e100      	b.n	800e226 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e02a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e02c:	f107 0208 	add.w	r2, r7, #8
 800e030:	4610      	mov	r0, r2
 800e032:	4798      	blx	r3
 800e034:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	3301      	adds	r3, #1
 800e03a:	2202      	movs	r2, #2
 800e03c:	701a      	strb	r2, [r3, #0]
      break;
 800e03e:	e0f2      	b.n	800e226 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	885b      	ldrh	r3, [r3, #2]
 800e044:	b2db      	uxtb	r3, r3
 800e046:	2b05      	cmp	r3, #5
 800e048:	f200 80ac 	bhi.w	800e1a4 <USBD_GetDescriptor+0x204>
 800e04c:	a201      	add	r2, pc, #4	; (adr r2, 800e054 <USBD_GetDescriptor+0xb4>)
 800e04e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e052:	bf00      	nop
 800e054:	0800e06d 	.word	0x0800e06d
 800e058:	0800e0a1 	.word	0x0800e0a1
 800e05c:	0800e0d5 	.word	0x0800e0d5
 800e060:	0800e109 	.word	0x0800e109
 800e064:	0800e13d 	.word	0x0800e13d
 800e068:	0800e171 	.word	0x0800e171
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d00b      	beq.n	800e090 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e07e:	685b      	ldr	r3, [r3, #4]
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	7c12      	ldrb	r2, [r2, #16]
 800e084:	f107 0108 	add.w	r1, r7, #8
 800e088:	4610      	mov	r0, r2
 800e08a:	4798      	blx	r3
 800e08c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e08e:	e091      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e090:	6839      	ldr	r1, [r7, #0]
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f000 fab2 	bl	800e5fc <USBD_CtlError>
            err++;
 800e098:	7afb      	ldrb	r3, [r7, #11]
 800e09a:	3301      	adds	r3, #1
 800e09c:	72fb      	strb	r3, [r7, #11]
          break;
 800e09e:	e089      	b.n	800e1b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0a6:	689b      	ldr	r3, [r3, #8]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d00b      	beq.n	800e0c4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0b2:	689b      	ldr	r3, [r3, #8]
 800e0b4:	687a      	ldr	r2, [r7, #4]
 800e0b6:	7c12      	ldrb	r2, [r2, #16]
 800e0b8:	f107 0108 	add.w	r1, r7, #8
 800e0bc:	4610      	mov	r0, r2
 800e0be:	4798      	blx	r3
 800e0c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0c2:	e077      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e0c4:	6839      	ldr	r1, [r7, #0]
 800e0c6:	6878      	ldr	r0, [r7, #4]
 800e0c8:	f000 fa98 	bl	800e5fc <USBD_CtlError>
            err++;
 800e0cc:	7afb      	ldrb	r3, [r7, #11]
 800e0ce:	3301      	adds	r3, #1
 800e0d0:	72fb      	strb	r3, [r7, #11]
          break;
 800e0d2:	e06f      	b.n	800e1b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0da:	68db      	ldr	r3, [r3, #12]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d00b      	beq.n	800e0f8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0e6:	68db      	ldr	r3, [r3, #12]
 800e0e8:	687a      	ldr	r2, [r7, #4]
 800e0ea:	7c12      	ldrb	r2, [r2, #16]
 800e0ec:	f107 0108 	add.w	r1, r7, #8
 800e0f0:	4610      	mov	r0, r2
 800e0f2:	4798      	blx	r3
 800e0f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0f6:	e05d      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e0f8:	6839      	ldr	r1, [r7, #0]
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f000 fa7e 	bl	800e5fc <USBD_CtlError>
            err++;
 800e100:	7afb      	ldrb	r3, [r7, #11]
 800e102:	3301      	adds	r3, #1
 800e104:	72fb      	strb	r3, [r7, #11]
          break;
 800e106:	e055      	b.n	800e1b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e10e:	691b      	ldr	r3, [r3, #16]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d00b      	beq.n	800e12c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e11a:	691b      	ldr	r3, [r3, #16]
 800e11c:	687a      	ldr	r2, [r7, #4]
 800e11e:	7c12      	ldrb	r2, [r2, #16]
 800e120:	f107 0108 	add.w	r1, r7, #8
 800e124:	4610      	mov	r0, r2
 800e126:	4798      	blx	r3
 800e128:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e12a:	e043      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e12c:	6839      	ldr	r1, [r7, #0]
 800e12e:	6878      	ldr	r0, [r7, #4]
 800e130:	f000 fa64 	bl	800e5fc <USBD_CtlError>
            err++;
 800e134:	7afb      	ldrb	r3, [r7, #11]
 800e136:	3301      	adds	r3, #1
 800e138:	72fb      	strb	r3, [r7, #11]
          break;
 800e13a:	e03b      	b.n	800e1b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e142:	695b      	ldr	r3, [r3, #20]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d00b      	beq.n	800e160 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e14e:	695b      	ldr	r3, [r3, #20]
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	7c12      	ldrb	r2, [r2, #16]
 800e154:	f107 0108 	add.w	r1, r7, #8
 800e158:	4610      	mov	r0, r2
 800e15a:	4798      	blx	r3
 800e15c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e15e:	e029      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e160:	6839      	ldr	r1, [r7, #0]
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 fa4a 	bl	800e5fc <USBD_CtlError>
            err++;
 800e168:	7afb      	ldrb	r3, [r7, #11]
 800e16a:	3301      	adds	r3, #1
 800e16c:	72fb      	strb	r3, [r7, #11]
          break;
 800e16e:	e021      	b.n	800e1b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e176:	699b      	ldr	r3, [r3, #24]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d00b      	beq.n	800e194 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e182:	699b      	ldr	r3, [r3, #24]
 800e184:	687a      	ldr	r2, [r7, #4]
 800e186:	7c12      	ldrb	r2, [r2, #16]
 800e188:	f107 0108 	add.w	r1, r7, #8
 800e18c:	4610      	mov	r0, r2
 800e18e:	4798      	blx	r3
 800e190:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e192:	e00f      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e194:	6839      	ldr	r1, [r7, #0]
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f000 fa30 	bl	800e5fc <USBD_CtlError>
            err++;
 800e19c:	7afb      	ldrb	r3, [r7, #11]
 800e19e:	3301      	adds	r3, #1
 800e1a0:	72fb      	strb	r3, [r7, #11]
          break;
 800e1a2:	e007      	b.n	800e1b4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e1a4:	6839      	ldr	r1, [r7, #0]
 800e1a6:	6878      	ldr	r0, [r7, #4]
 800e1a8:	f000 fa28 	bl	800e5fc <USBD_CtlError>
          err++;
 800e1ac:	7afb      	ldrb	r3, [r7, #11]
 800e1ae:	3301      	adds	r3, #1
 800e1b0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e1b2:	bf00      	nop
      }
      break;
 800e1b4:	e037      	b.n	800e226 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	7c1b      	ldrb	r3, [r3, #16]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d109      	bne.n	800e1d2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1c6:	f107 0208 	add.w	r2, r7, #8
 800e1ca:	4610      	mov	r0, r2
 800e1cc:	4798      	blx	r3
 800e1ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e1d0:	e029      	b.n	800e226 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fa11 	bl	800e5fc <USBD_CtlError>
        err++;
 800e1da:	7afb      	ldrb	r3, [r7, #11]
 800e1dc:	3301      	adds	r3, #1
 800e1de:	72fb      	strb	r3, [r7, #11]
      break;
 800e1e0:	e021      	b.n	800e226 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	7c1b      	ldrb	r3, [r3, #16]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d10d      	bne.n	800e206 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1f2:	f107 0208 	add.w	r2, r7, #8
 800e1f6:	4610      	mov	r0, r2
 800e1f8:	4798      	blx	r3
 800e1fa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	3301      	adds	r3, #1
 800e200:	2207      	movs	r2, #7
 800e202:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e204:	e00f      	b.n	800e226 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e206:	6839      	ldr	r1, [r7, #0]
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f000 f9f7 	bl	800e5fc <USBD_CtlError>
        err++;
 800e20e:	7afb      	ldrb	r3, [r7, #11]
 800e210:	3301      	adds	r3, #1
 800e212:	72fb      	strb	r3, [r7, #11]
      break;
 800e214:	e007      	b.n	800e226 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e216:	6839      	ldr	r1, [r7, #0]
 800e218:	6878      	ldr	r0, [r7, #4]
 800e21a:	f000 f9ef 	bl	800e5fc <USBD_CtlError>
      err++;
 800e21e:	7afb      	ldrb	r3, [r7, #11]
 800e220:	3301      	adds	r3, #1
 800e222:	72fb      	strb	r3, [r7, #11]
      break;
 800e224:	bf00      	nop
  }

  if (err != 0U)
 800e226:	7afb      	ldrb	r3, [r7, #11]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d11e      	bne.n	800e26a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	88db      	ldrh	r3, [r3, #6]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d016      	beq.n	800e262 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e234:	893b      	ldrh	r3, [r7, #8]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d00e      	beq.n	800e258 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	88da      	ldrh	r2, [r3, #6]
 800e23e:	893b      	ldrh	r3, [r7, #8]
 800e240:	4293      	cmp	r3, r2
 800e242:	bf28      	it	cs
 800e244:	4613      	movcs	r3, r2
 800e246:	b29b      	uxth	r3, r3
 800e248:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e24a:	893b      	ldrh	r3, [r7, #8]
 800e24c:	461a      	mov	r2, r3
 800e24e:	68f9      	ldr	r1, [r7, #12]
 800e250:	6878      	ldr	r0, [r7, #4]
 800e252:	f000 fa44 	bl	800e6de <USBD_CtlSendData>
 800e256:	e009      	b.n	800e26c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e258:	6839      	ldr	r1, [r7, #0]
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 f9ce 	bl	800e5fc <USBD_CtlError>
 800e260:	e004      	b.n	800e26c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e262:	6878      	ldr	r0, [r7, #4]
 800e264:	f000 fa95 	bl	800e792 <USBD_CtlSendStatus>
 800e268:	e000      	b.n	800e26c <USBD_GetDescriptor+0x2cc>
    return;
 800e26a:	bf00      	nop
  }
}
 800e26c:	3710      	adds	r7, #16
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop

0800e274 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	889b      	ldrh	r3, [r3, #4]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d131      	bne.n	800e2ea <USBD_SetAddress+0x76>
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	88db      	ldrh	r3, [r3, #6]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d12d      	bne.n	800e2ea <USBD_SetAddress+0x76>
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	885b      	ldrh	r3, [r3, #2]
 800e292:	2b7f      	cmp	r3, #127	; 0x7f
 800e294:	d829      	bhi.n	800e2ea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	885b      	ldrh	r3, [r3, #2]
 800e29a:	b2db      	uxtb	r3, r3
 800e29c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2a8:	b2db      	uxtb	r3, r3
 800e2aa:	2b03      	cmp	r3, #3
 800e2ac:	d104      	bne.n	800e2b8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e2ae:	6839      	ldr	r1, [r7, #0]
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f000 f9a3 	bl	800e5fc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2b6:	e01d      	b.n	800e2f4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	7bfa      	ldrb	r2, [r7, #15]
 800e2bc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e2c0:	7bfb      	ldrb	r3, [r7, #15]
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f008 f9e5 	bl	8016694 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f000 fa61 	bl	800e792 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e2d0:	7bfb      	ldrb	r3, [r7, #15]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d004      	beq.n	800e2e0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	2202      	movs	r2, #2
 800e2da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2de:	e009      	b.n	800e2f4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2e8:	e004      	b.n	800e2f4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e2ea:	6839      	ldr	r1, [r7, #0]
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f000 f985 	bl	800e5fc <USBD_CtlError>
  }
}
 800e2f2:	bf00      	nop
 800e2f4:	bf00      	nop
 800e2f6:	3710      	adds	r7, #16
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}

0800e2fc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b084      	sub	sp, #16
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
 800e304:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e306:	2300      	movs	r3, #0
 800e308:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	885b      	ldrh	r3, [r3, #2]
 800e30e:	b2da      	uxtb	r2, r3
 800e310:	4b4c      	ldr	r3, [pc, #304]	; (800e444 <USBD_SetConfig+0x148>)
 800e312:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e314:	4b4b      	ldr	r3, [pc, #300]	; (800e444 <USBD_SetConfig+0x148>)
 800e316:	781b      	ldrb	r3, [r3, #0]
 800e318:	2b01      	cmp	r3, #1
 800e31a:	d905      	bls.n	800e328 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e31c:	6839      	ldr	r1, [r7, #0]
 800e31e:	6878      	ldr	r0, [r7, #4]
 800e320:	f000 f96c 	bl	800e5fc <USBD_CtlError>
    return USBD_FAIL;
 800e324:	2303      	movs	r3, #3
 800e326:	e088      	b.n	800e43a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e32e:	b2db      	uxtb	r3, r3
 800e330:	2b02      	cmp	r3, #2
 800e332:	d002      	beq.n	800e33a <USBD_SetConfig+0x3e>
 800e334:	2b03      	cmp	r3, #3
 800e336:	d025      	beq.n	800e384 <USBD_SetConfig+0x88>
 800e338:	e071      	b.n	800e41e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e33a:	4b42      	ldr	r3, [pc, #264]	; (800e444 <USBD_SetConfig+0x148>)
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d01c      	beq.n	800e37c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e342:	4b40      	ldr	r3, [pc, #256]	; (800e444 <USBD_SetConfig+0x148>)
 800e344:	781b      	ldrb	r3, [r3, #0]
 800e346:	461a      	mov	r2, r3
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e34c:	4b3d      	ldr	r3, [pc, #244]	; (800e444 <USBD_SetConfig+0x148>)
 800e34e:	781b      	ldrb	r3, [r3, #0]
 800e350:	4619      	mov	r1, r3
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	f7ff f948 	bl	800d5e8 <USBD_SetClassConfig>
 800e358:	4603      	mov	r3, r0
 800e35a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e35c:	7bfb      	ldrb	r3, [r7, #15]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d004      	beq.n	800e36c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e362:	6839      	ldr	r1, [r7, #0]
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f000 f949 	bl	800e5fc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e36a:	e065      	b.n	800e438 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e36c:	6878      	ldr	r0, [r7, #4]
 800e36e:	f000 fa10 	bl	800e792 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2203      	movs	r2, #3
 800e376:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e37a:	e05d      	b.n	800e438 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f000 fa08 	bl	800e792 <USBD_CtlSendStatus>
      break;
 800e382:	e059      	b.n	800e438 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e384:	4b2f      	ldr	r3, [pc, #188]	; (800e444 <USBD_SetConfig+0x148>)
 800e386:	781b      	ldrb	r3, [r3, #0]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d112      	bne.n	800e3b2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2202      	movs	r2, #2
 800e390:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e394:	4b2b      	ldr	r3, [pc, #172]	; (800e444 <USBD_SetConfig+0x148>)
 800e396:	781b      	ldrb	r3, [r3, #0]
 800e398:	461a      	mov	r2, r3
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e39e:	4b29      	ldr	r3, [pc, #164]	; (800e444 <USBD_SetConfig+0x148>)
 800e3a0:	781b      	ldrb	r3, [r3, #0]
 800e3a2:	4619      	mov	r1, r3
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f7ff f93b 	bl	800d620 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e3aa:	6878      	ldr	r0, [r7, #4]
 800e3ac:	f000 f9f1 	bl	800e792 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e3b0:	e042      	b.n	800e438 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e3b2:	4b24      	ldr	r3, [pc, #144]	; (800e444 <USBD_SetConfig+0x148>)
 800e3b4:	781b      	ldrb	r3, [r3, #0]
 800e3b6:	461a      	mov	r2, r3
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	685b      	ldr	r3, [r3, #4]
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d02a      	beq.n	800e416 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	685b      	ldr	r3, [r3, #4]
 800e3c4:	b2db      	uxtb	r3, r3
 800e3c6:	4619      	mov	r1, r3
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f7ff f929 	bl	800d620 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e3ce:	4b1d      	ldr	r3, [pc, #116]	; (800e444 <USBD_SetConfig+0x148>)
 800e3d0:	781b      	ldrb	r3, [r3, #0]
 800e3d2:	461a      	mov	r2, r3
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e3d8:	4b1a      	ldr	r3, [pc, #104]	; (800e444 <USBD_SetConfig+0x148>)
 800e3da:	781b      	ldrb	r3, [r3, #0]
 800e3dc:	4619      	mov	r1, r3
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f7ff f902 	bl	800d5e8 <USBD_SetClassConfig>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e3e8:	7bfb      	ldrb	r3, [r7, #15]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d00f      	beq.n	800e40e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e3ee:	6839      	ldr	r1, [r7, #0]
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 f903 	bl	800e5fc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	685b      	ldr	r3, [r3, #4]
 800e3fa:	b2db      	uxtb	r3, r3
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	6878      	ldr	r0, [r7, #4]
 800e400:	f7ff f90e 	bl	800d620 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2202      	movs	r2, #2
 800e408:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e40c:	e014      	b.n	800e438 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f000 f9bf 	bl	800e792 <USBD_CtlSendStatus>
      break;
 800e414:	e010      	b.n	800e438 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e416:	6878      	ldr	r0, [r7, #4]
 800e418:	f000 f9bb 	bl	800e792 <USBD_CtlSendStatus>
      break;
 800e41c:	e00c      	b.n	800e438 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e41e:	6839      	ldr	r1, [r7, #0]
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f000 f8eb 	bl	800e5fc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e426:	4b07      	ldr	r3, [pc, #28]	; (800e444 <USBD_SetConfig+0x148>)
 800e428:	781b      	ldrb	r3, [r3, #0]
 800e42a:	4619      	mov	r1, r3
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f7ff f8f7 	bl	800d620 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e432:	2303      	movs	r3, #3
 800e434:	73fb      	strb	r3, [r7, #15]
      break;
 800e436:	bf00      	nop
  }

  return ret;
 800e438:	7bfb      	ldrb	r3, [r7, #15]
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3710      	adds	r7, #16
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	200007b0 	.word	0x200007b0

0800e448 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	88db      	ldrh	r3, [r3, #6]
 800e456:	2b01      	cmp	r3, #1
 800e458:	d004      	beq.n	800e464 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e45a:	6839      	ldr	r1, [r7, #0]
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f000 f8cd 	bl	800e5fc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e462:	e023      	b.n	800e4ac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e46a:	b2db      	uxtb	r3, r3
 800e46c:	2b02      	cmp	r3, #2
 800e46e:	dc02      	bgt.n	800e476 <USBD_GetConfig+0x2e>
 800e470:	2b00      	cmp	r3, #0
 800e472:	dc03      	bgt.n	800e47c <USBD_GetConfig+0x34>
 800e474:	e015      	b.n	800e4a2 <USBD_GetConfig+0x5a>
 800e476:	2b03      	cmp	r3, #3
 800e478:	d00b      	beq.n	800e492 <USBD_GetConfig+0x4a>
 800e47a:	e012      	b.n	800e4a2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	2200      	movs	r2, #0
 800e480:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	3308      	adds	r3, #8
 800e486:	2201      	movs	r2, #1
 800e488:	4619      	mov	r1, r3
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	f000 f927 	bl	800e6de <USBD_CtlSendData>
        break;
 800e490:	e00c      	b.n	800e4ac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	3304      	adds	r3, #4
 800e496:	2201      	movs	r2, #1
 800e498:	4619      	mov	r1, r3
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f000 f91f 	bl	800e6de <USBD_CtlSendData>
        break;
 800e4a0:	e004      	b.n	800e4ac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e4a2:	6839      	ldr	r1, [r7, #0]
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f000 f8a9 	bl	800e5fc <USBD_CtlError>
        break;
 800e4aa:	bf00      	nop
}
 800e4ac:	bf00      	nop
 800e4ae:	3708      	adds	r7, #8
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	bd80      	pop	{r7, pc}

0800e4b4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b082      	sub	sp, #8
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
 800e4bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4c4:	b2db      	uxtb	r3, r3
 800e4c6:	3b01      	subs	r3, #1
 800e4c8:	2b02      	cmp	r3, #2
 800e4ca:	d81e      	bhi.n	800e50a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	88db      	ldrh	r3, [r3, #6]
 800e4d0:	2b02      	cmp	r3, #2
 800e4d2:	d004      	beq.n	800e4de <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e4d4:	6839      	ldr	r1, [r7, #0]
 800e4d6:	6878      	ldr	r0, [r7, #4]
 800e4d8:	f000 f890 	bl	800e5fc <USBD_CtlError>
        break;
 800e4dc:	e01a      	b.n	800e514 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2201      	movs	r2, #1
 800e4e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d005      	beq.n	800e4fa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	68db      	ldr	r3, [r3, #12]
 800e4f2:	f043 0202 	orr.w	r2, r3, #2
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	330c      	adds	r3, #12
 800e4fe:	2202      	movs	r2, #2
 800e500:	4619      	mov	r1, r3
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 f8eb 	bl	800e6de <USBD_CtlSendData>
      break;
 800e508:	e004      	b.n	800e514 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e50a:	6839      	ldr	r1, [r7, #0]
 800e50c:	6878      	ldr	r0, [r7, #4]
 800e50e:	f000 f875 	bl	800e5fc <USBD_CtlError>
      break;
 800e512:	bf00      	nop
  }
}
 800e514:	bf00      	nop
 800e516:	3708      	adds	r7, #8
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b082      	sub	sp, #8
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	885b      	ldrh	r3, [r3, #2]
 800e52a:	2b01      	cmp	r3, #1
 800e52c:	d106      	bne.n	800e53c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2201      	movs	r2, #1
 800e532:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f000 f92b 	bl	800e792 <USBD_CtlSendStatus>
  }
}
 800e53c:	bf00      	nop
 800e53e:	3708      	adds	r7, #8
 800e540:	46bd      	mov	sp, r7
 800e542:	bd80      	pop	{r7, pc}

0800e544 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b082      	sub	sp, #8
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e554:	b2db      	uxtb	r3, r3
 800e556:	3b01      	subs	r3, #1
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d80b      	bhi.n	800e574 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	885b      	ldrh	r3, [r3, #2]
 800e560:	2b01      	cmp	r3, #1
 800e562:	d10c      	bne.n	800e57e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2200      	movs	r2, #0
 800e568:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f000 f910 	bl	800e792 <USBD_CtlSendStatus>
      }
      break;
 800e572:	e004      	b.n	800e57e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e574:	6839      	ldr	r1, [r7, #0]
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	f000 f840 	bl	800e5fc <USBD_CtlError>
      break;
 800e57c:	e000      	b.n	800e580 <USBD_ClrFeature+0x3c>
      break;
 800e57e:	bf00      	nop
  }
}
 800e580:	bf00      	nop
 800e582:	3708      	adds	r7, #8
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}

0800e588 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b084      	sub	sp, #16
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	781a      	ldrb	r2, [r3, #0]
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	3301      	adds	r3, #1
 800e5a2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	781a      	ldrb	r2, [r3, #0]
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	f7ff fabb 	bl	800db2e <SWAPBYTE>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	3301      	adds	r3, #1
 800e5ca:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e5cc:	68f8      	ldr	r0, [r7, #12]
 800e5ce:	f7ff faae 	bl	800db2e <SWAPBYTE>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	461a      	mov	r2, r3
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	3301      	adds	r3, #1
 800e5de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	3301      	adds	r3, #1
 800e5e4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e5e6:	68f8      	ldr	r0, [r7, #12]
 800e5e8:	f7ff faa1 	bl	800db2e <SWAPBYTE>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	80da      	strh	r2, [r3, #6]
}
 800e5f4:	bf00      	nop
 800e5f6:	3710      	adds	r7, #16
 800e5f8:	46bd      	mov	sp, r7
 800e5fa:	bd80      	pop	{r7, pc}

0800e5fc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b082      	sub	sp, #8
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
 800e604:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e606:	2180      	movs	r1, #128	; 0x80
 800e608:	6878      	ldr	r0, [r7, #4]
 800e60a:	f007 ffd9 	bl	80165c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e60e:	2100      	movs	r1, #0
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f007 ffd5 	bl	80165c0 <USBD_LL_StallEP>
}
 800e616:	bf00      	nop
 800e618:	3708      	adds	r7, #8
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}

0800e61e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e61e:	b580      	push	{r7, lr}
 800e620:	b086      	sub	sp, #24
 800e622:	af00      	add	r7, sp, #0
 800e624:	60f8      	str	r0, [r7, #12]
 800e626:	60b9      	str	r1, [r7, #8]
 800e628:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e62a:	2300      	movs	r3, #0
 800e62c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d036      	beq.n	800e6a2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e638:	6938      	ldr	r0, [r7, #16]
 800e63a:	f000 f836 	bl	800e6aa <USBD_GetLen>
 800e63e:	4603      	mov	r3, r0
 800e640:	3301      	adds	r3, #1
 800e642:	b29b      	uxth	r3, r3
 800e644:	005b      	lsls	r3, r3, #1
 800e646:	b29a      	uxth	r2, r3
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e64c:	7dfb      	ldrb	r3, [r7, #23]
 800e64e:	68ba      	ldr	r2, [r7, #8]
 800e650:	4413      	add	r3, r2
 800e652:	687a      	ldr	r2, [r7, #4]
 800e654:	7812      	ldrb	r2, [r2, #0]
 800e656:	701a      	strb	r2, [r3, #0]
  idx++;
 800e658:	7dfb      	ldrb	r3, [r7, #23]
 800e65a:	3301      	adds	r3, #1
 800e65c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e65e:	7dfb      	ldrb	r3, [r7, #23]
 800e660:	68ba      	ldr	r2, [r7, #8]
 800e662:	4413      	add	r3, r2
 800e664:	2203      	movs	r2, #3
 800e666:	701a      	strb	r2, [r3, #0]
  idx++;
 800e668:	7dfb      	ldrb	r3, [r7, #23]
 800e66a:	3301      	adds	r3, #1
 800e66c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e66e:	e013      	b.n	800e698 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e670:	7dfb      	ldrb	r3, [r7, #23]
 800e672:	68ba      	ldr	r2, [r7, #8]
 800e674:	4413      	add	r3, r2
 800e676:	693a      	ldr	r2, [r7, #16]
 800e678:	7812      	ldrb	r2, [r2, #0]
 800e67a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e67c:	693b      	ldr	r3, [r7, #16]
 800e67e:	3301      	adds	r3, #1
 800e680:	613b      	str	r3, [r7, #16]
    idx++;
 800e682:	7dfb      	ldrb	r3, [r7, #23]
 800e684:	3301      	adds	r3, #1
 800e686:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e688:	7dfb      	ldrb	r3, [r7, #23]
 800e68a:	68ba      	ldr	r2, [r7, #8]
 800e68c:	4413      	add	r3, r2
 800e68e:	2200      	movs	r2, #0
 800e690:	701a      	strb	r2, [r3, #0]
    idx++;
 800e692:	7dfb      	ldrb	r3, [r7, #23]
 800e694:	3301      	adds	r3, #1
 800e696:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d1e7      	bne.n	800e670 <USBD_GetString+0x52>
 800e6a0:	e000      	b.n	800e6a4 <USBD_GetString+0x86>
    return;
 800e6a2:	bf00      	nop
  }
}
 800e6a4:	3718      	adds	r7, #24
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}

0800e6aa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e6aa:	b480      	push	{r7}
 800e6ac:	b085      	sub	sp, #20
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e6ba:	e005      	b.n	800e6c8 <USBD_GetLen+0x1e>
  {
    len++;
 800e6bc:	7bfb      	ldrb	r3, [r7, #15]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e6c2:	68bb      	ldr	r3, [r7, #8]
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d1f5      	bne.n	800e6bc <USBD_GetLen+0x12>
  }

  return len;
 800e6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	3714      	adds	r7, #20
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6dc:	4770      	bx	lr

0800e6de <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e6de:	b580      	push	{r7, lr}
 800e6e0:	b084      	sub	sp, #16
 800e6e2:	af00      	add	r7, sp, #0
 800e6e4:	60f8      	str	r0, [r7, #12]
 800e6e6:	60b9      	str	r1, [r7, #8]
 800e6e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	2202      	movs	r2, #2
 800e6ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	687a      	ldr	r2, [r7, #4]
 800e6fc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	68ba      	ldr	r2, [r7, #8]
 800e702:	2100      	movs	r1, #0
 800e704:	68f8      	ldr	r0, [r7, #12]
 800e706:	f007 ffe4 	bl	80166d2 <USBD_LL_Transmit>

  return USBD_OK;
 800e70a:	2300      	movs	r3, #0
}
 800e70c:	4618      	mov	r0, r3
 800e70e:	3710      	adds	r7, #16
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}

0800e714 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	60f8      	str	r0, [r7, #12]
 800e71c:	60b9      	str	r1, [r7, #8]
 800e71e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	68ba      	ldr	r2, [r7, #8]
 800e724:	2100      	movs	r1, #0
 800e726:	68f8      	ldr	r0, [r7, #12]
 800e728:	f007 ffd3 	bl	80166d2 <USBD_LL_Transmit>

  return USBD_OK;
 800e72c:	2300      	movs	r3, #0
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3710      	adds	r7, #16
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}

0800e736 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e736:	b580      	push	{r7, lr}
 800e738:	b084      	sub	sp, #16
 800e73a:	af00      	add	r7, sp, #0
 800e73c:	60f8      	str	r0, [r7, #12]
 800e73e:	60b9      	str	r1, [r7, #8]
 800e740:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	2203      	movs	r2, #3
 800e746:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	687a      	ldr	r2, [r7, #4]
 800e74e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	687a      	ldr	r2, [r7, #4]
 800e756:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	68ba      	ldr	r2, [r7, #8]
 800e75e:	2100      	movs	r1, #0
 800e760:	68f8      	ldr	r0, [r7, #12]
 800e762:	f007 ffd7 	bl	8016714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e766:	2300      	movs	r3, #0
}
 800e768:	4618      	mov	r0, r3
 800e76a:	3710      	adds	r7, #16
 800e76c:	46bd      	mov	sp, r7
 800e76e:	bd80      	pop	{r7, pc}

0800e770 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b084      	sub	sp, #16
 800e774:	af00      	add	r7, sp, #0
 800e776:	60f8      	str	r0, [r7, #12]
 800e778:	60b9      	str	r1, [r7, #8]
 800e77a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	68ba      	ldr	r2, [r7, #8]
 800e780:	2100      	movs	r1, #0
 800e782:	68f8      	ldr	r0, [r7, #12]
 800e784:	f007 ffc6 	bl	8016714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e788:	2300      	movs	r3, #0
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3710      	adds	r7, #16
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}

0800e792 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e792:	b580      	push	{r7, lr}
 800e794:	b082      	sub	sp, #8
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2204      	movs	r2, #4
 800e79e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	2100      	movs	r1, #0
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f007 ff92 	bl	80166d2 <USBD_LL_Transmit>

  return USBD_OK;
 800e7ae:	2300      	movs	r3, #0
}
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	3708      	adds	r7, #8
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}

0800e7b8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b082      	sub	sp, #8
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2205      	movs	r2, #5
 800e7c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	2100      	movs	r1, #0
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f007 ffa0 	bl	8016714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e7d4:	2300      	movs	r3, #0
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	3708      	adds	r7, #8
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
	...

0800e7e0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b084      	sub	sp, #16
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e7ea:	79fb      	ldrb	r3, [r7, #7]
 800e7ec:	4a08      	ldr	r2, [pc, #32]	; (800e810 <disk_status+0x30>)
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	4413      	add	r3, r2
 800e7f2:	685b      	ldr	r3, [r3, #4]
 800e7f4:	685b      	ldr	r3, [r3, #4]
 800e7f6:	79fa      	ldrb	r2, [r7, #7]
 800e7f8:	4905      	ldr	r1, [pc, #20]	; (800e810 <disk_status+0x30>)
 800e7fa:	440a      	add	r2, r1
 800e7fc:	7a12      	ldrb	r2, [r2, #8]
 800e7fe:	4610      	mov	r0, r2
 800e800:	4798      	blx	r3
 800e802:	4603      	mov	r3, r0
 800e804:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e806:	7bfb      	ldrb	r3, [r7, #15]
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3710      	adds	r7, #16
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}
 800e810:	200007dc 	.word	0x200007dc

0800e814 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	4603      	mov	r3, r0
 800e81c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e81e:	2300      	movs	r3, #0
 800e820:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e822:	79fb      	ldrb	r3, [r7, #7]
 800e824:	4a0d      	ldr	r2, [pc, #52]	; (800e85c <disk_initialize+0x48>)
 800e826:	5cd3      	ldrb	r3, [r2, r3]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d111      	bne.n	800e850 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e82c:	79fb      	ldrb	r3, [r7, #7]
 800e82e:	4a0b      	ldr	r2, [pc, #44]	; (800e85c <disk_initialize+0x48>)
 800e830:	2101      	movs	r1, #1
 800e832:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e834:	79fb      	ldrb	r3, [r7, #7]
 800e836:	4a09      	ldr	r2, [pc, #36]	; (800e85c <disk_initialize+0x48>)
 800e838:	009b      	lsls	r3, r3, #2
 800e83a:	4413      	add	r3, r2
 800e83c:	685b      	ldr	r3, [r3, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	79fa      	ldrb	r2, [r7, #7]
 800e842:	4906      	ldr	r1, [pc, #24]	; (800e85c <disk_initialize+0x48>)
 800e844:	440a      	add	r2, r1
 800e846:	7a12      	ldrb	r2, [r2, #8]
 800e848:	4610      	mov	r0, r2
 800e84a:	4798      	blx	r3
 800e84c:	4603      	mov	r3, r0
 800e84e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e850:	7bfb      	ldrb	r3, [r7, #15]
}
 800e852:	4618      	mov	r0, r3
 800e854:	3710      	adds	r7, #16
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	200007dc 	.word	0x200007dc

0800e860 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e860:	b590      	push	{r4, r7, lr}
 800e862:	b087      	sub	sp, #28
 800e864:	af00      	add	r7, sp, #0
 800e866:	60b9      	str	r1, [r7, #8]
 800e868:	607a      	str	r2, [r7, #4]
 800e86a:	603b      	str	r3, [r7, #0]
 800e86c:	4603      	mov	r3, r0
 800e86e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e870:	7bfb      	ldrb	r3, [r7, #15]
 800e872:	4a0a      	ldr	r2, [pc, #40]	; (800e89c <disk_read+0x3c>)
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	4413      	add	r3, r2
 800e878:	685b      	ldr	r3, [r3, #4]
 800e87a:	689c      	ldr	r4, [r3, #8]
 800e87c:	7bfb      	ldrb	r3, [r7, #15]
 800e87e:	4a07      	ldr	r2, [pc, #28]	; (800e89c <disk_read+0x3c>)
 800e880:	4413      	add	r3, r2
 800e882:	7a18      	ldrb	r0, [r3, #8]
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	687a      	ldr	r2, [r7, #4]
 800e888:	68b9      	ldr	r1, [r7, #8]
 800e88a:	47a0      	blx	r4
 800e88c:	4603      	mov	r3, r0
 800e88e:	75fb      	strb	r3, [r7, #23]
  return res;
 800e890:	7dfb      	ldrb	r3, [r7, #23]
}
 800e892:	4618      	mov	r0, r3
 800e894:	371c      	adds	r7, #28
 800e896:	46bd      	mov	sp, r7
 800e898:	bd90      	pop	{r4, r7, pc}
 800e89a:	bf00      	nop
 800e89c:	200007dc 	.word	0x200007dc

0800e8a0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e8a0:	b590      	push	{r4, r7, lr}
 800e8a2:	b087      	sub	sp, #28
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	60b9      	str	r1, [r7, #8]
 800e8a8:	607a      	str	r2, [r7, #4]
 800e8aa:	603b      	str	r3, [r7, #0]
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e8b0:	7bfb      	ldrb	r3, [r7, #15]
 800e8b2:	4a0a      	ldr	r2, [pc, #40]	; (800e8dc <disk_write+0x3c>)
 800e8b4:	009b      	lsls	r3, r3, #2
 800e8b6:	4413      	add	r3, r2
 800e8b8:	685b      	ldr	r3, [r3, #4]
 800e8ba:	68dc      	ldr	r4, [r3, #12]
 800e8bc:	7bfb      	ldrb	r3, [r7, #15]
 800e8be:	4a07      	ldr	r2, [pc, #28]	; (800e8dc <disk_write+0x3c>)
 800e8c0:	4413      	add	r3, r2
 800e8c2:	7a18      	ldrb	r0, [r3, #8]
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	68b9      	ldr	r1, [r7, #8]
 800e8ca:	47a0      	blx	r4
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	75fb      	strb	r3, [r7, #23]
  return res;
 800e8d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	371c      	adds	r7, #28
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd90      	pop	{r4, r7, pc}
 800e8da:	bf00      	nop
 800e8dc:	200007dc 	.word	0x200007dc

0800e8e0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	603a      	str	r2, [r7, #0]
 800e8ea:	71fb      	strb	r3, [r7, #7]
 800e8ec:	460b      	mov	r3, r1
 800e8ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e8f0:	79fb      	ldrb	r3, [r7, #7]
 800e8f2:	4a09      	ldr	r2, [pc, #36]	; (800e918 <disk_ioctl+0x38>)
 800e8f4:	009b      	lsls	r3, r3, #2
 800e8f6:	4413      	add	r3, r2
 800e8f8:	685b      	ldr	r3, [r3, #4]
 800e8fa:	691b      	ldr	r3, [r3, #16]
 800e8fc:	79fa      	ldrb	r2, [r7, #7]
 800e8fe:	4906      	ldr	r1, [pc, #24]	; (800e918 <disk_ioctl+0x38>)
 800e900:	440a      	add	r2, r1
 800e902:	7a10      	ldrb	r0, [r2, #8]
 800e904:	79b9      	ldrb	r1, [r7, #6]
 800e906:	683a      	ldr	r2, [r7, #0]
 800e908:	4798      	blx	r3
 800e90a:	4603      	mov	r3, r0
 800e90c:	73fb      	strb	r3, [r7, #15]
  return res;
 800e90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e910:	4618      	mov	r0, r3
 800e912:	3710      	adds	r7, #16
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}
 800e918:	200007dc 	.word	0x200007dc

0800e91c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e91c:	b480      	push	{r7}
 800e91e:	b085      	sub	sp, #20
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	3301      	adds	r3, #1
 800e928:	781b      	ldrb	r3, [r3, #0]
 800e92a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e92c:	89fb      	ldrh	r3, [r7, #14]
 800e92e:	021b      	lsls	r3, r3, #8
 800e930:	b21a      	sxth	r2, r3
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	781b      	ldrb	r3, [r3, #0]
 800e936:	b21b      	sxth	r3, r3
 800e938:	4313      	orrs	r3, r2
 800e93a:	b21b      	sxth	r3, r3
 800e93c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e93e:	89fb      	ldrh	r3, [r7, #14]
}
 800e940:	4618      	mov	r0, r3
 800e942:	3714      	adds	r7, #20
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr

0800e94c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e94c:	b480      	push	{r7}
 800e94e:	b085      	sub	sp, #20
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	3303      	adds	r3, #3
 800e958:	781b      	ldrb	r3, [r3, #0]
 800e95a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	021b      	lsls	r3, r3, #8
 800e960:	687a      	ldr	r2, [r7, #4]
 800e962:	3202      	adds	r2, #2
 800e964:	7812      	ldrb	r2, [r2, #0]
 800e966:	4313      	orrs	r3, r2
 800e968:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	021b      	lsls	r3, r3, #8
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	3201      	adds	r2, #1
 800e972:	7812      	ldrb	r2, [r2, #0]
 800e974:	4313      	orrs	r3, r2
 800e976:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	021b      	lsls	r3, r3, #8
 800e97c:	687a      	ldr	r2, [r7, #4]
 800e97e:	7812      	ldrb	r2, [r2, #0]
 800e980:	4313      	orrs	r3, r2
 800e982:	60fb      	str	r3, [r7, #12]
	return rv;
 800e984:	68fb      	ldr	r3, [r7, #12]
}
 800e986:	4618      	mov	r0, r3
 800e988:	3714      	adds	r7, #20
 800e98a:	46bd      	mov	sp, r7
 800e98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e990:	4770      	bx	lr

0800e992 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e992:	b480      	push	{r7}
 800e994:	b083      	sub	sp, #12
 800e996:	af00      	add	r7, sp, #0
 800e998:	6078      	str	r0, [r7, #4]
 800e99a:	460b      	mov	r3, r1
 800e99c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	1c5a      	adds	r2, r3, #1
 800e9a2:	607a      	str	r2, [r7, #4]
 800e9a4:	887a      	ldrh	r2, [r7, #2]
 800e9a6:	b2d2      	uxtb	r2, r2
 800e9a8:	701a      	strb	r2, [r3, #0]
 800e9aa:	887b      	ldrh	r3, [r7, #2]
 800e9ac:	0a1b      	lsrs	r3, r3, #8
 800e9ae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	1c5a      	adds	r2, r3, #1
 800e9b4:	607a      	str	r2, [r7, #4]
 800e9b6:	887a      	ldrh	r2, [r7, #2]
 800e9b8:	b2d2      	uxtb	r2, r2
 800e9ba:	701a      	strb	r2, [r3, #0]
}
 800e9bc:	bf00      	nop
 800e9be:	370c      	adds	r7, #12
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b083      	sub	sp, #12
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	1c5a      	adds	r2, r3, #1
 800e9d6:	607a      	str	r2, [r7, #4]
 800e9d8:	683a      	ldr	r2, [r7, #0]
 800e9da:	b2d2      	uxtb	r2, r2
 800e9dc:	701a      	strb	r2, [r3, #0]
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	0a1b      	lsrs	r3, r3, #8
 800e9e2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	1c5a      	adds	r2, r3, #1
 800e9e8:	607a      	str	r2, [r7, #4]
 800e9ea:	683a      	ldr	r2, [r7, #0]
 800e9ec:	b2d2      	uxtb	r2, r2
 800e9ee:	701a      	strb	r2, [r3, #0]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	0a1b      	lsrs	r3, r3, #8
 800e9f4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	1c5a      	adds	r2, r3, #1
 800e9fa:	607a      	str	r2, [r7, #4]
 800e9fc:	683a      	ldr	r2, [r7, #0]
 800e9fe:	b2d2      	uxtb	r2, r2
 800ea00:	701a      	strb	r2, [r3, #0]
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	0a1b      	lsrs	r3, r3, #8
 800ea06:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	1c5a      	adds	r2, r3, #1
 800ea0c:	607a      	str	r2, [r7, #4]
 800ea0e:	683a      	ldr	r2, [r7, #0]
 800ea10:	b2d2      	uxtb	r2, r2
 800ea12:	701a      	strb	r2, [r3, #0]
}
 800ea14:	bf00      	nop
 800ea16:	370c      	adds	r7, #12
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ea20:	b480      	push	{r7}
 800ea22:	b087      	sub	sp, #28
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	60f8      	str	r0, [r7, #12]
 800ea28:	60b9      	str	r1, [r7, #8]
 800ea2a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d00d      	beq.n	800ea56 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ea3a:	693a      	ldr	r2, [r7, #16]
 800ea3c:	1c53      	adds	r3, r2, #1
 800ea3e:	613b      	str	r3, [r7, #16]
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	1c59      	adds	r1, r3, #1
 800ea44:	6179      	str	r1, [r7, #20]
 800ea46:	7812      	ldrb	r2, [r2, #0]
 800ea48:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	3b01      	subs	r3, #1
 800ea4e:	607b      	str	r3, [r7, #4]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d1f1      	bne.n	800ea3a <mem_cpy+0x1a>
	}
}
 800ea56:	bf00      	nop
 800ea58:	371c      	adds	r7, #28
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea60:	4770      	bx	lr

0800ea62 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ea62:	b480      	push	{r7}
 800ea64:	b087      	sub	sp, #28
 800ea66:	af00      	add	r7, sp, #0
 800ea68:	60f8      	str	r0, [r7, #12]
 800ea6a:	60b9      	str	r1, [r7, #8]
 800ea6c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	1c5a      	adds	r2, r3, #1
 800ea76:	617a      	str	r2, [r7, #20]
 800ea78:	68ba      	ldr	r2, [r7, #8]
 800ea7a:	b2d2      	uxtb	r2, r2
 800ea7c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	3b01      	subs	r3, #1
 800ea82:	607b      	str	r3, [r7, #4]
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d1f3      	bne.n	800ea72 <mem_set+0x10>
}
 800ea8a:	bf00      	nop
 800ea8c:	bf00      	nop
 800ea8e:	371c      	adds	r7, #28
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr

0800ea98 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ea98:	b480      	push	{r7}
 800ea9a:	b089      	sub	sp, #36	; 0x24
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	60f8      	str	r0, [r7, #12]
 800eaa0:	60b9      	str	r1, [r7, #8]
 800eaa2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	61fb      	str	r3, [r7, #28]
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800eaac:	2300      	movs	r3, #0
 800eaae:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800eab0:	69fb      	ldr	r3, [r7, #28]
 800eab2:	1c5a      	adds	r2, r3, #1
 800eab4:	61fa      	str	r2, [r7, #28]
 800eab6:	781b      	ldrb	r3, [r3, #0]
 800eab8:	4619      	mov	r1, r3
 800eaba:	69bb      	ldr	r3, [r7, #24]
 800eabc:	1c5a      	adds	r2, r3, #1
 800eabe:	61ba      	str	r2, [r7, #24]
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	1acb      	subs	r3, r1, r3
 800eac4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	3b01      	subs	r3, #1
 800eaca:	607b      	str	r3, [r7, #4]
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d002      	beq.n	800ead8 <mem_cmp+0x40>
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d0eb      	beq.n	800eab0 <mem_cmp+0x18>

	return r;
 800ead8:	697b      	ldr	r3, [r7, #20]
}
 800eada:	4618      	mov	r0, r3
 800eadc:	3724      	adds	r7, #36	; 0x24
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr

0800eae6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800eae6:	b480      	push	{r7}
 800eae8:	b083      	sub	sp, #12
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
 800eaee:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800eaf0:	e002      	b.n	800eaf8 <chk_chr+0x12>
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	3301      	adds	r3, #1
 800eaf6:	607b      	str	r3, [r7, #4]
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d005      	beq.n	800eb0c <chk_chr+0x26>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	461a      	mov	r2, r3
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d1f2      	bne.n	800eaf2 <chk_chr+0xc>
	return *str;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	781b      	ldrb	r3, [r3, #0]
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	370c      	adds	r7, #12
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr

0800eb1c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b082      	sub	sp, #8
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d009      	beq.n	800eb3e <lock_fs+0x22>
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	695b      	ldr	r3, [r3, #20]
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f003 f98d 	bl	8011e4e <ff_req_grant>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d001      	beq.n	800eb3e <lock_fs+0x22>
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	e000      	b.n	800eb40 <lock_fs+0x24>
 800eb3e:	2300      	movs	r3, #0
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3708      	adds	r7, #8
 800eb44:	46bd      	mov	sp, r7
 800eb46:	bd80      	pop	{r7, pc}

0800eb48 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b082      	sub	sp, #8
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
 800eb50:	460b      	mov	r3, r1
 800eb52:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d00d      	beq.n	800eb76 <unlock_fs+0x2e>
 800eb5a:	78fb      	ldrb	r3, [r7, #3]
 800eb5c:	2b0c      	cmp	r3, #12
 800eb5e:	d00a      	beq.n	800eb76 <unlock_fs+0x2e>
 800eb60:	78fb      	ldrb	r3, [r7, #3]
 800eb62:	2b0b      	cmp	r3, #11
 800eb64:	d007      	beq.n	800eb76 <unlock_fs+0x2e>
 800eb66:	78fb      	ldrb	r3, [r7, #3]
 800eb68:	2b0f      	cmp	r3, #15
 800eb6a:	d004      	beq.n	800eb76 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	695b      	ldr	r3, [r3, #20]
 800eb70:	4618      	mov	r0, r3
 800eb72:	f003 f981 	bl	8011e78 <ff_rel_grant>
	}
}
 800eb76:	bf00      	nop
 800eb78:	3708      	adds	r7, #8
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}
	...

0800eb80 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eb80:	b480      	push	{r7}
 800eb82:	b085      	sub	sp, #20
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	60bb      	str	r3, [r7, #8]
 800eb8e:	68bb      	ldr	r3, [r7, #8]
 800eb90:	60fb      	str	r3, [r7, #12]
 800eb92:	e029      	b.n	800ebe8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800eb94:	4a27      	ldr	r2, [pc, #156]	; (800ec34 <chk_lock+0xb4>)
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	011b      	lsls	r3, r3, #4
 800eb9a:	4413      	add	r3, r2
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d01d      	beq.n	800ebde <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eba2:	4a24      	ldr	r2, [pc, #144]	; (800ec34 <chk_lock+0xb4>)
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	011b      	lsls	r3, r3, #4
 800eba8:	4413      	add	r3, r2
 800ebaa:	681a      	ldr	r2, [r3, #0]
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d116      	bne.n	800ebe2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ebb4:	4a1f      	ldr	r2, [pc, #124]	; (800ec34 <chk_lock+0xb4>)
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	011b      	lsls	r3, r3, #4
 800ebba:	4413      	add	r3, r2
 800ebbc:	3304      	adds	r3, #4
 800ebbe:	681a      	ldr	r2, [r3, #0]
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ebc4:	429a      	cmp	r2, r3
 800ebc6:	d10c      	bne.n	800ebe2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ebc8:	4a1a      	ldr	r2, [pc, #104]	; (800ec34 <chk_lock+0xb4>)
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	011b      	lsls	r3, r3, #4
 800ebce:	4413      	add	r3, r2
 800ebd0:	3308      	adds	r3, #8
 800ebd2:	681a      	ldr	r2, [r3, #0]
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d102      	bne.n	800ebe2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ebdc:	e007      	b.n	800ebee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ebde:	2301      	movs	r3, #1
 800ebe0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	3301      	adds	r3, #1
 800ebe6:	60fb      	str	r3, [r7, #12]
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2b01      	cmp	r3, #1
 800ebec:	d9d2      	bls.n	800eb94 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	2b02      	cmp	r3, #2
 800ebf2:	d109      	bne.n	800ec08 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d102      	bne.n	800ec00 <chk_lock+0x80>
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	2b02      	cmp	r3, #2
 800ebfe:	d101      	bne.n	800ec04 <chk_lock+0x84>
 800ec00:	2300      	movs	r3, #0
 800ec02:	e010      	b.n	800ec26 <chk_lock+0xa6>
 800ec04:	2312      	movs	r3, #18
 800ec06:	e00e      	b.n	800ec26 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d108      	bne.n	800ec20 <chk_lock+0xa0>
 800ec0e:	4a09      	ldr	r2, [pc, #36]	; (800ec34 <chk_lock+0xb4>)
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	011b      	lsls	r3, r3, #4
 800ec14:	4413      	add	r3, r2
 800ec16:	330c      	adds	r3, #12
 800ec18:	881b      	ldrh	r3, [r3, #0]
 800ec1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ec1e:	d101      	bne.n	800ec24 <chk_lock+0xa4>
 800ec20:	2310      	movs	r3, #16
 800ec22:	e000      	b.n	800ec26 <chk_lock+0xa6>
 800ec24:	2300      	movs	r3, #0
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3714      	adds	r7, #20
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec30:	4770      	bx	lr
 800ec32:	bf00      	nop
 800ec34:	200007bc 	.word	0x200007bc

0800ec38 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ec38:	b480      	push	{r7}
 800ec3a:	b083      	sub	sp, #12
 800ec3c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	607b      	str	r3, [r7, #4]
 800ec42:	e002      	b.n	800ec4a <enq_lock+0x12>
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	3301      	adds	r3, #1
 800ec48:	607b      	str	r3, [r7, #4]
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	2b01      	cmp	r3, #1
 800ec4e:	d806      	bhi.n	800ec5e <enq_lock+0x26>
 800ec50:	4a09      	ldr	r2, [pc, #36]	; (800ec78 <enq_lock+0x40>)
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	011b      	lsls	r3, r3, #4
 800ec56:	4413      	add	r3, r2
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d1f2      	bne.n	800ec44 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	bf14      	ite	ne
 800ec64:	2301      	movne	r3, #1
 800ec66:	2300      	moveq	r3, #0
 800ec68:	b2db      	uxtb	r3, r3
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	370c      	adds	r7, #12
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	200007bc 	.word	0x200007bc

0800ec7c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ec7c:	b480      	push	{r7}
 800ec7e:	b085      	sub	sp, #20
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
 800ec84:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ec86:	2300      	movs	r3, #0
 800ec88:	60fb      	str	r3, [r7, #12]
 800ec8a:	e01f      	b.n	800eccc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ec8c:	4a41      	ldr	r2, [pc, #260]	; (800ed94 <inc_lock+0x118>)
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	011b      	lsls	r3, r3, #4
 800ec92:	4413      	add	r3, r2
 800ec94:	681a      	ldr	r2, [r3, #0]
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	429a      	cmp	r2, r3
 800ec9c:	d113      	bne.n	800ecc6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ec9e:	4a3d      	ldr	r2, [pc, #244]	; (800ed94 <inc_lock+0x118>)
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	011b      	lsls	r3, r3, #4
 800eca4:	4413      	add	r3, r2
 800eca6:	3304      	adds	r3, #4
 800eca8:	681a      	ldr	r2, [r3, #0]
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d109      	bne.n	800ecc6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ecb2:	4a38      	ldr	r2, [pc, #224]	; (800ed94 <inc_lock+0x118>)
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	011b      	lsls	r3, r3, #4
 800ecb8:	4413      	add	r3, r2
 800ecba:	3308      	adds	r3, #8
 800ecbc:	681a      	ldr	r2, [r3, #0]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ecc2:	429a      	cmp	r2, r3
 800ecc4:	d006      	beq.n	800ecd4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	3301      	adds	r3, #1
 800ecca:	60fb      	str	r3, [r7, #12]
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d9dc      	bls.n	800ec8c <inc_lock+0x10>
 800ecd2:	e000      	b.n	800ecd6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ecd4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	2b02      	cmp	r3, #2
 800ecda:	d132      	bne.n	800ed42 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60fb      	str	r3, [r7, #12]
 800ece0:	e002      	b.n	800ece8 <inc_lock+0x6c>
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	3301      	adds	r3, #1
 800ece6:	60fb      	str	r3, [r7, #12]
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2b01      	cmp	r3, #1
 800ecec:	d806      	bhi.n	800ecfc <inc_lock+0x80>
 800ecee:	4a29      	ldr	r2, [pc, #164]	; (800ed94 <inc_lock+0x118>)
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	011b      	lsls	r3, r3, #4
 800ecf4:	4413      	add	r3, r2
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d1f2      	bne.n	800ece2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	2b02      	cmp	r3, #2
 800ed00:	d101      	bne.n	800ed06 <inc_lock+0x8a>
 800ed02:	2300      	movs	r3, #0
 800ed04:	e040      	b.n	800ed88 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681a      	ldr	r2, [r3, #0]
 800ed0a:	4922      	ldr	r1, [pc, #136]	; (800ed94 <inc_lock+0x118>)
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	011b      	lsls	r3, r3, #4
 800ed10:	440b      	add	r3, r1
 800ed12:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	689a      	ldr	r2, [r3, #8]
 800ed18:	491e      	ldr	r1, [pc, #120]	; (800ed94 <inc_lock+0x118>)
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	011b      	lsls	r3, r3, #4
 800ed1e:	440b      	add	r3, r1
 800ed20:	3304      	adds	r3, #4
 800ed22:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	695a      	ldr	r2, [r3, #20]
 800ed28:	491a      	ldr	r1, [pc, #104]	; (800ed94 <inc_lock+0x118>)
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	011b      	lsls	r3, r3, #4
 800ed2e:	440b      	add	r3, r1
 800ed30:	3308      	adds	r3, #8
 800ed32:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ed34:	4a17      	ldr	r2, [pc, #92]	; (800ed94 <inc_lock+0x118>)
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	011b      	lsls	r3, r3, #4
 800ed3a:	4413      	add	r3, r2
 800ed3c:	330c      	adds	r3, #12
 800ed3e:	2200      	movs	r2, #0
 800ed40:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d009      	beq.n	800ed5c <inc_lock+0xe0>
 800ed48:	4a12      	ldr	r2, [pc, #72]	; (800ed94 <inc_lock+0x118>)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	011b      	lsls	r3, r3, #4
 800ed4e:	4413      	add	r3, r2
 800ed50:	330c      	adds	r3, #12
 800ed52:	881b      	ldrh	r3, [r3, #0]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d001      	beq.n	800ed5c <inc_lock+0xe0>
 800ed58:	2300      	movs	r3, #0
 800ed5a:	e015      	b.n	800ed88 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d108      	bne.n	800ed74 <inc_lock+0xf8>
 800ed62:	4a0c      	ldr	r2, [pc, #48]	; (800ed94 <inc_lock+0x118>)
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	011b      	lsls	r3, r3, #4
 800ed68:	4413      	add	r3, r2
 800ed6a:	330c      	adds	r3, #12
 800ed6c:	881b      	ldrh	r3, [r3, #0]
 800ed6e:	3301      	adds	r3, #1
 800ed70:	b29a      	uxth	r2, r3
 800ed72:	e001      	b.n	800ed78 <inc_lock+0xfc>
 800ed74:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ed78:	4906      	ldr	r1, [pc, #24]	; (800ed94 <inc_lock+0x118>)
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	011b      	lsls	r3, r3, #4
 800ed7e:	440b      	add	r3, r1
 800ed80:	330c      	adds	r3, #12
 800ed82:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	3301      	adds	r3, #1
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3714      	adds	r7, #20
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr
 800ed94:	200007bc 	.word	0x200007bc

0800ed98 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ed98:	b480      	push	{r7}
 800ed9a:	b085      	sub	sp, #20
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	3b01      	subs	r3, #1
 800eda4:	607b      	str	r3, [r7, #4]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2b01      	cmp	r3, #1
 800edaa:	d825      	bhi.n	800edf8 <dec_lock+0x60>
		n = Files[i].ctr;
 800edac:	4a17      	ldr	r2, [pc, #92]	; (800ee0c <dec_lock+0x74>)
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	011b      	lsls	r3, r3, #4
 800edb2:	4413      	add	r3, r2
 800edb4:	330c      	adds	r3, #12
 800edb6:	881b      	ldrh	r3, [r3, #0]
 800edb8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800edba:	89fb      	ldrh	r3, [r7, #14]
 800edbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edc0:	d101      	bne.n	800edc6 <dec_lock+0x2e>
 800edc2:	2300      	movs	r3, #0
 800edc4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800edc6:	89fb      	ldrh	r3, [r7, #14]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d002      	beq.n	800edd2 <dec_lock+0x3a>
 800edcc:	89fb      	ldrh	r3, [r7, #14]
 800edce:	3b01      	subs	r3, #1
 800edd0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800edd2:	4a0e      	ldr	r2, [pc, #56]	; (800ee0c <dec_lock+0x74>)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	011b      	lsls	r3, r3, #4
 800edd8:	4413      	add	r3, r2
 800edda:	330c      	adds	r3, #12
 800eddc:	89fa      	ldrh	r2, [r7, #14]
 800edde:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ede0:	89fb      	ldrh	r3, [r7, #14]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d105      	bne.n	800edf2 <dec_lock+0x5a>
 800ede6:	4a09      	ldr	r2, [pc, #36]	; (800ee0c <dec_lock+0x74>)
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	011b      	lsls	r3, r3, #4
 800edec:	4413      	add	r3, r2
 800edee:	2200      	movs	r2, #0
 800edf0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800edf2:	2300      	movs	r3, #0
 800edf4:	737b      	strb	r3, [r7, #13]
 800edf6:	e001      	b.n	800edfc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800edf8:	2302      	movs	r3, #2
 800edfa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800edfc:	7b7b      	ldrb	r3, [r7, #13]
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3714      	adds	r7, #20
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr
 800ee0a:	bf00      	nop
 800ee0c:	200007bc 	.word	0x200007bc

0800ee10 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ee10:	b480      	push	{r7}
 800ee12:	b085      	sub	sp, #20
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ee18:	2300      	movs	r3, #0
 800ee1a:	60fb      	str	r3, [r7, #12]
 800ee1c:	e010      	b.n	800ee40 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ee1e:	4a0d      	ldr	r2, [pc, #52]	; (800ee54 <clear_lock+0x44>)
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	011b      	lsls	r3, r3, #4
 800ee24:	4413      	add	r3, r2
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	687a      	ldr	r2, [r7, #4]
 800ee2a:	429a      	cmp	r2, r3
 800ee2c:	d105      	bne.n	800ee3a <clear_lock+0x2a>
 800ee2e:	4a09      	ldr	r2, [pc, #36]	; (800ee54 <clear_lock+0x44>)
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	011b      	lsls	r3, r3, #4
 800ee34:	4413      	add	r3, r2
 800ee36:	2200      	movs	r2, #0
 800ee38:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	60fb      	str	r3, [r7, #12]
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2b01      	cmp	r3, #1
 800ee44:	d9eb      	bls.n	800ee1e <clear_lock+0xe>
	}
}
 800ee46:	bf00      	nop
 800ee48:	bf00      	nop
 800ee4a:	3714      	adds	r7, #20
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee52:	4770      	bx	lr
 800ee54:	200007bc 	.word	0x200007bc

0800ee58 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b086      	sub	sp, #24
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ee60:	2300      	movs	r3, #0
 800ee62:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	78db      	ldrb	r3, [r3, #3]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d034      	beq.n	800eed6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee70:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	7858      	ldrb	r0, [r3, #1]
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	697a      	ldr	r2, [r7, #20]
 800ee80:	f7ff fd0e 	bl	800e8a0 <disk_write>
 800ee84:	4603      	mov	r3, r0
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d002      	beq.n	800ee90 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ee8a:	2301      	movs	r3, #1
 800ee8c:	73fb      	strb	r3, [r7, #15]
 800ee8e:	e022      	b.n	800eed6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2200      	movs	r2, #0
 800ee94:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee9a:	697a      	ldr	r2, [r7, #20]
 800ee9c:	1ad2      	subs	r2, r2, r3
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eea2:	429a      	cmp	r2, r3
 800eea4:	d217      	bcs.n	800eed6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	789b      	ldrb	r3, [r3, #2]
 800eeaa:	613b      	str	r3, [r7, #16]
 800eeac:	e010      	b.n	800eed0 <sync_window+0x78>
					wsect += fs->fsize;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eeb2:	697a      	ldr	r2, [r7, #20]
 800eeb4:	4413      	add	r3, r2
 800eeb6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	7858      	ldrb	r0, [r3, #1]
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800eec2:	2301      	movs	r3, #1
 800eec4:	697a      	ldr	r2, [r7, #20]
 800eec6:	f7ff fceb 	bl	800e8a0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	3b01      	subs	r3, #1
 800eece:	613b      	str	r3, [r7, #16]
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	2b01      	cmp	r3, #1
 800eed4:	d8eb      	bhi.n	800eeae <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800eed6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3718      	adds	r7, #24
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}

0800eee0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b084      	sub	sp, #16
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800eeea:	2300      	movs	r3, #0
 800eeec:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eef2:	683a      	ldr	r2, [r7, #0]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d01b      	beq.n	800ef30 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800eef8:	6878      	ldr	r0, [r7, #4]
 800eefa:	f7ff ffad 	bl	800ee58 <sync_window>
 800eefe:	4603      	mov	r3, r0
 800ef00:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ef02:	7bfb      	ldrb	r3, [r7, #15]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d113      	bne.n	800ef30 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	7858      	ldrb	r0, [r3, #1]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800ef12:	2301      	movs	r3, #1
 800ef14:	683a      	ldr	r2, [r7, #0]
 800ef16:	f7ff fca3 	bl	800e860 <disk_read>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d004      	beq.n	800ef2a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ef20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ef24:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ef26:	2301      	movs	r3, #1
 800ef28:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	683a      	ldr	r2, [r7, #0]
 800ef2e:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800ef30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3710      	adds	r7, #16
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bd80      	pop	{r7, pc}
	...

0800ef3c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b084      	sub	sp, #16
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f7ff ff87 	bl	800ee58 <sync_window>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ef4e:	7bfb      	ldrb	r3, [r7, #15]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d159      	bne.n	800f008 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	2b03      	cmp	r3, #3
 800ef5a:	d149      	bne.n	800eff0 <sync_fs+0xb4>
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	791b      	ldrb	r3, [r3, #4]
 800ef60:	2b01      	cmp	r3, #1
 800ef62:	d145      	bne.n	800eff0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	899b      	ldrh	r3, [r3, #12]
 800ef6e:	461a      	mov	r2, r3
 800ef70:	2100      	movs	r1, #0
 800ef72:	f7ff fd76 	bl	800ea62 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	333c      	adds	r3, #60	; 0x3c
 800ef7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ef7e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ef82:	4618      	mov	r0, r3
 800ef84:	f7ff fd05 	bl	800e992 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	333c      	adds	r3, #60	; 0x3c
 800ef8c:	4921      	ldr	r1, [pc, #132]	; (800f014 <sync_fs+0xd8>)
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7ff fd1a 	bl	800e9c8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	333c      	adds	r3, #60	; 0x3c
 800ef98:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ef9c:	491e      	ldr	r1, [pc, #120]	; (800f018 <sync_fs+0xdc>)
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f7ff fd12 	bl	800e9c8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	333c      	adds	r3, #60	; 0x3c
 800efa8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	69db      	ldr	r3, [r3, #28]
 800efb0:	4619      	mov	r1, r3
 800efb2:	4610      	mov	r0, r2
 800efb4:	f7ff fd08 	bl	800e9c8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	333c      	adds	r3, #60	; 0x3c
 800efbc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	699b      	ldr	r3, [r3, #24]
 800efc4:	4619      	mov	r1, r3
 800efc6:	4610      	mov	r0, r2
 800efc8:	f7ff fcfe 	bl	800e9c8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efd0:	1c5a      	adds	r2, r3, #1
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	7858      	ldrb	r0, [r3, #1]
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800efe4:	2301      	movs	r3, #1
 800efe6:	f7ff fc5b 	bl	800e8a0 <disk_write>
			fs->fsi_flag = 0;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	2200      	movs	r2, #0
 800efee:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	785b      	ldrb	r3, [r3, #1]
 800eff4:	2200      	movs	r2, #0
 800eff6:	2100      	movs	r1, #0
 800eff8:	4618      	mov	r0, r3
 800effa:	f7ff fc71 	bl	800e8e0 <disk_ioctl>
 800effe:	4603      	mov	r3, r0
 800f000:	2b00      	cmp	r3, #0
 800f002:	d001      	beq.n	800f008 <sync_fs+0xcc>
 800f004:	2301      	movs	r3, #1
 800f006:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f008:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3710      	adds	r7, #16
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	41615252 	.word	0x41615252
 800f018:	61417272 	.word	0x61417272

0800f01c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b083      	sub	sp, #12
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f026:	683b      	ldr	r3, [r7, #0]
 800f028:	3b02      	subs	r3, #2
 800f02a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6a1b      	ldr	r3, [r3, #32]
 800f030:	3b02      	subs	r3, #2
 800f032:	683a      	ldr	r2, [r7, #0]
 800f034:	429a      	cmp	r2, r3
 800f036:	d301      	bcc.n	800f03c <clust2sect+0x20>
 800f038:	2300      	movs	r3, #0
 800f03a:	e008      	b.n	800f04e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	895b      	ldrh	r3, [r3, #10]
 800f040:	461a      	mov	r2, r3
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	fb03 f202 	mul.w	r2, r3, r2
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f04c:	4413      	add	r3, r2
}
 800f04e:	4618      	mov	r0, r3
 800f050:	370c      	adds	r7, #12
 800f052:	46bd      	mov	sp, r7
 800f054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f058:	4770      	bx	lr

0800f05a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f05a:	b580      	push	{r7, lr}
 800f05c:	b086      	sub	sp, #24
 800f05e:	af00      	add	r7, sp, #0
 800f060:	6078      	str	r0, [r7, #4]
 800f062:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	2b01      	cmp	r3, #1
 800f06e:	d904      	bls.n	800f07a <get_fat+0x20>
 800f070:	693b      	ldr	r3, [r7, #16]
 800f072:	6a1b      	ldr	r3, [r3, #32]
 800f074:	683a      	ldr	r2, [r7, #0]
 800f076:	429a      	cmp	r2, r3
 800f078:	d302      	bcc.n	800f080 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f07a:	2301      	movs	r3, #1
 800f07c:	617b      	str	r3, [r7, #20]
 800f07e:	e0bb      	b.n	800f1f8 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f084:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f086:	693b      	ldr	r3, [r7, #16]
 800f088:	781b      	ldrb	r3, [r3, #0]
 800f08a:	2b03      	cmp	r3, #3
 800f08c:	f000 8083 	beq.w	800f196 <get_fat+0x13c>
 800f090:	2b03      	cmp	r3, #3
 800f092:	f300 80a7 	bgt.w	800f1e4 <get_fat+0x18a>
 800f096:	2b01      	cmp	r3, #1
 800f098:	d002      	beq.n	800f0a0 <get_fat+0x46>
 800f09a:	2b02      	cmp	r3, #2
 800f09c:	d056      	beq.n	800f14c <get_fat+0xf2>
 800f09e:	e0a1      	b.n	800f1e4 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	60fb      	str	r3, [r7, #12]
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	085b      	lsrs	r3, r3, #1
 800f0a8:	68fa      	ldr	r2, [r7, #12]
 800f0aa:	4413      	add	r3, r2
 800f0ac:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	899b      	ldrh	r3, [r3, #12]
 800f0b6:	4619      	mov	r1, r3
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	fbb3 f3f1 	udiv	r3, r3, r1
 800f0be:	4413      	add	r3, r2
 800f0c0:	4619      	mov	r1, r3
 800f0c2:	6938      	ldr	r0, [r7, #16]
 800f0c4:	f7ff ff0c 	bl	800eee0 <move_window>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	f040 808d 	bne.w	800f1ea <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	1c5a      	adds	r2, r3, #1
 800f0d4:	60fa      	str	r2, [r7, #12]
 800f0d6:	693a      	ldr	r2, [r7, #16]
 800f0d8:	8992      	ldrh	r2, [r2, #12]
 800f0da:	fbb3 f1f2 	udiv	r1, r3, r2
 800f0de:	fb02 f201 	mul.w	r2, r2, r1
 800f0e2:	1a9b      	subs	r3, r3, r2
 800f0e4:	693a      	ldr	r2, [r7, #16]
 800f0e6:	4413      	add	r3, r2
 800f0e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f0ec:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0ee:	693b      	ldr	r3, [r7, #16]
 800f0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0f2:	693b      	ldr	r3, [r7, #16]
 800f0f4:	899b      	ldrh	r3, [r3, #12]
 800f0f6:	4619      	mov	r1, r3
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	fbb3 f3f1 	udiv	r3, r3, r1
 800f0fe:	4413      	add	r3, r2
 800f100:	4619      	mov	r1, r3
 800f102:	6938      	ldr	r0, [r7, #16]
 800f104:	f7ff feec 	bl	800eee0 <move_window>
 800f108:	4603      	mov	r3, r0
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d16f      	bne.n	800f1ee <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f10e:	693b      	ldr	r3, [r7, #16]
 800f110:	899b      	ldrh	r3, [r3, #12]
 800f112:	461a      	mov	r2, r3
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	fbb3 f1f2 	udiv	r1, r3, r2
 800f11a:	fb02 f201 	mul.w	r2, r2, r1
 800f11e:	1a9b      	subs	r3, r3, r2
 800f120:	693a      	ldr	r2, [r7, #16]
 800f122:	4413      	add	r3, r2
 800f124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f128:	021b      	lsls	r3, r3, #8
 800f12a:	461a      	mov	r2, r3
 800f12c:	68bb      	ldr	r3, [r7, #8]
 800f12e:	4313      	orrs	r3, r2
 800f130:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	f003 0301 	and.w	r3, r3, #1
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d002      	beq.n	800f142 <get_fat+0xe8>
 800f13c:	68bb      	ldr	r3, [r7, #8]
 800f13e:	091b      	lsrs	r3, r3, #4
 800f140:	e002      	b.n	800f148 <get_fat+0xee>
 800f142:	68bb      	ldr	r3, [r7, #8]
 800f144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f148:	617b      	str	r3, [r7, #20]
			break;
 800f14a:	e055      	b.n	800f1f8 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f14c:	693b      	ldr	r3, [r7, #16]
 800f14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f150:	693b      	ldr	r3, [r7, #16]
 800f152:	899b      	ldrh	r3, [r3, #12]
 800f154:	085b      	lsrs	r3, r3, #1
 800f156:	b29b      	uxth	r3, r3
 800f158:	4619      	mov	r1, r3
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	fbb3 f3f1 	udiv	r3, r3, r1
 800f160:	4413      	add	r3, r2
 800f162:	4619      	mov	r1, r3
 800f164:	6938      	ldr	r0, [r7, #16]
 800f166:	f7ff febb 	bl	800eee0 <move_window>
 800f16a:	4603      	mov	r3, r0
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d140      	bne.n	800f1f2 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f170:	693b      	ldr	r3, [r7, #16]
 800f172:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	005b      	lsls	r3, r3, #1
 800f17a:	693a      	ldr	r2, [r7, #16]
 800f17c:	8992      	ldrh	r2, [r2, #12]
 800f17e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f182:	fb02 f200 	mul.w	r2, r2, r0
 800f186:	1a9b      	subs	r3, r3, r2
 800f188:	440b      	add	r3, r1
 800f18a:	4618      	mov	r0, r3
 800f18c:	f7ff fbc6 	bl	800e91c <ld_word>
 800f190:	4603      	mov	r3, r0
 800f192:	617b      	str	r3, [r7, #20]
			break;
 800f194:	e030      	b.n	800f1f8 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f196:	693b      	ldr	r3, [r7, #16]
 800f198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f19a:	693b      	ldr	r3, [r7, #16]
 800f19c:	899b      	ldrh	r3, [r3, #12]
 800f19e:	089b      	lsrs	r3, r3, #2
 800f1a0:	b29b      	uxth	r3, r3
 800f1a2:	4619      	mov	r1, r3
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800f1aa:	4413      	add	r3, r2
 800f1ac:	4619      	mov	r1, r3
 800f1ae:	6938      	ldr	r0, [r7, #16]
 800f1b0:	f7ff fe96 	bl	800eee0 <move_window>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d11d      	bne.n	800f1f6 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	009b      	lsls	r3, r3, #2
 800f1c4:	693a      	ldr	r2, [r7, #16]
 800f1c6:	8992      	ldrh	r2, [r2, #12]
 800f1c8:	fbb3 f0f2 	udiv	r0, r3, r2
 800f1cc:	fb02 f200 	mul.w	r2, r2, r0
 800f1d0:	1a9b      	subs	r3, r3, r2
 800f1d2:	440b      	add	r3, r1
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	f7ff fbb9 	bl	800e94c <ld_dword>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f1e0:	617b      	str	r3, [r7, #20]
			break;
 800f1e2:	e009      	b.n	800f1f8 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	617b      	str	r3, [r7, #20]
 800f1e8:	e006      	b.n	800f1f8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f1ea:	bf00      	nop
 800f1ec:	e004      	b.n	800f1f8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f1ee:	bf00      	nop
 800f1f0:	e002      	b.n	800f1f8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f1f2:	bf00      	nop
 800f1f4:	e000      	b.n	800f1f8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f1f6:	bf00      	nop
		}
	}

	return val;
 800f1f8:	697b      	ldr	r3, [r7, #20]
}
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	3718      	adds	r7, #24
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}

0800f202 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f202:	b590      	push	{r4, r7, lr}
 800f204:	b089      	sub	sp, #36	; 0x24
 800f206:	af00      	add	r7, sp, #0
 800f208:	60f8      	str	r0, [r7, #12]
 800f20a:	60b9      	str	r1, [r7, #8]
 800f20c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f20e:	2302      	movs	r3, #2
 800f210:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	2b01      	cmp	r3, #1
 800f216:	f240 8102 	bls.w	800f41e <put_fat+0x21c>
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	6a1b      	ldr	r3, [r3, #32]
 800f21e:	68ba      	ldr	r2, [r7, #8]
 800f220:	429a      	cmp	r2, r3
 800f222:	f080 80fc 	bcs.w	800f41e <put_fat+0x21c>
		switch (fs->fs_type) {
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	781b      	ldrb	r3, [r3, #0]
 800f22a:	2b03      	cmp	r3, #3
 800f22c:	f000 80b6 	beq.w	800f39c <put_fat+0x19a>
 800f230:	2b03      	cmp	r3, #3
 800f232:	f300 80fd 	bgt.w	800f430 <put_fat+0x22e>
 800f236:	2b01      	cmp	r3, #1
 800f238:	d003      	beq.n	800f242 <put_fat+0x40>
 800f23a:	2b02      	cmp	r3, #2
 800f23c:	f000 8083 	beq.w	800f346 <put_fat+0x144>
 800f240:	e0f6      	b.n	800f430 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	61bb      	str	r3, [r7, #24]
 800f246:	69bb      	ldr	r3, [r7, #24]
 800f248:	085b      	lsrs	r3, r3, #1
 800f24a:	69ba      	ldr	r2, [r7, #24]
 800f24c:	4413      	add	r3, r2
 800f24e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	899b      	ldrh	r3, [r3, #12]
 800f258:	4619      	mov	r1, r3
 800f25a:	69bb      	ldr	r3, [r7, #24]
 800f25c:	fbb3 f3f1 	udiv	r3, r3, r1
 800f260:	4413      	add	r3, r2
 800f262:	4619      	mov	r1, r3
 800f264:	68f8      	ldr	r0, [r7, #12]
 800f266:	f7ff fe3b 	bl	800eee0 <move_window>
 800f26a:	4603      	mov	r3, r0
 800f26c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f26e:	7ffb      	ldrb	r3, [r7, #31]
 800f270:	2b00      	cmp	r3, #0
 800f272:	f040 80d6 	bne.w	800f422 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f27c:	69bb      	ldr	r3, [r7, #24]
 800f27e:	1c5a      	adds	r2, r3, #1
 800f280:	61ba      	str	r2, [r7, #24]
 800f282:	68fa      	ldr	r2, [r7, #12]
 800f284:	8992      	ldrh	r2, [r2, #12]
 800f286:	fbb3 f0f2 	udiv	r0, r3, r2
 800f28a:	fb02 f200 	mul.w	r2, r2, r0
 800f28e:	1a9b      	subs	r3, r3, r2
 800f290:	440b      	add	r3, r1
 800f292:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	f003 0301 	and.w	r3, r3, #1
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d00d      	beq.n	800f2ba <put_fat+0xb8>
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	b25b      	sxtb	r3, r3
 800f2a4:	f003 030f 	and.w	r3, r3, #15
 800f2a8:	b25a      	sxtb	r2, r3
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	b2db      	uxtb	r3, r3
 800f2ae:	011b      	lsls	r3, r3, #4
 800f2b0:	b25b      	sxtb	r3, r3
 800f2b2:	4313      	orrs	r3, r2
 800f2b4:	b25b      	sxtb	r3, r3
 800f2b6:	b2db      	uxtb	r3, r3
 800f2b8:	e001      	b.n	800f2be <put_fat+0xbc>
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	b2db      	uxtb	r3, r3
 800f2be:	697a      	ldr	r2, [r7, #20]
 800f2c0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	899b      	ldrh	r3, [r3, #12]
 800f2d0:	4619      	mov	r1, r3
 800f2d2:	69bb      	ldr	r3, [r7, #24]
 800f2d4:	fbb3 f3f1 	udiv	r3, r3, r1
 800f2d8:	4413      	add	r3, r2
 800f2da:	4619      	mov	r1, r3
 800f2dc:	68f8      	ldr	r0, [r7, #12]
 800f2de:	f7ff fdff 	bl	800eee0 <move_window>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f2e6:	7ffb      	ldrb	r3, [r7, #31]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	f040 809c 	bne.w	800f426 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	899b      	ldrh	r3, [r3, #12]
 800f2f8:	461a      	mov	r2, r3
 800f2fa:	69bb      	ldr	r3, [r7, #24]
 800f2fc:	fbb3 f0f2 	udiv	r0, r3, r2
 800f300:	fb02 f200 	mul.w	r2, r2, r0
 800f304:	1a9b      	subs	r3, r3, r2
 800f306:	440b      	add	r3, r1
 800f308:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	f003 0301 	and.w	r3, r3, #1
 800f310:	2b00      	cmp	r3, #0
 800f312:	d003      	beq.n	800f31c <put_fat+0x11a>
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	091b      	lsrs	r3, r3, #4
 800f318:	b2db      	uxtb	r3, r3
 800f31a:	e00e      	b.n	800f33a <put_fat+0x138>
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	b25b      	sxtb	r3, r3
 800f322:	f023 030f 	bic.w	r3, r3, #15
 800f326:	b25a      	sxtb	r2, r3
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	0a1b      	lsrs	r3, r3, #8
 800f32c:	b25b      	sxtb	r3, r3
 800f32e:	f003 030f 	and.w	r3, r3, #15
 800f332:	b25b      	sxtb	r3, r3
 800f334:	4313      	orrs	r3, r2
 800f336:	b25b      	sxtb	r3, r3
 800f338:	b2db      	uxtb	r3, r3
 800f33a:	697a      	ldr	r2, [r7, #20]
 800f33c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	2201      	movs	r2, #1
 800f342:	70da      	strb	r2, [r3, #3]
			break;
 800f344:	e074      	b.n	800f430 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	899b      	ldrh	r3, [r3, #12]
 800f34e:	085b      	lsrs	r3, r3, #1
 800f350:	b29b      	uxth	r3, r3
 800f352:	4619      	mov	r1, r3
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	fbb3 f3f1 	udiv	r3, r3, r1
 800f35a:	4413      	add	r3, r2
 800f35c:	4619      	mov	r1, r3
 800f35e:	68f8      	ldr	r0, [r7, #12]
 800f360:	f7ff fdbe 	bl	800eee0 <move_window>
 800f364:	4603      	mov	r3, r0
 800f366:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f368:	7ffb      	ldrb	r3, [r7, #31]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d15d      	bne.n	800f42a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	005b      	lsls	r3, r3, #1
 800f378:	68fa      	ldr	r2, [r7, #12]
 800f37a:	8992      	ldrh	r2, [r2, #12]
 800f37c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f380:	fb02 f200 	mul.w	r2, r2, r0
 800f384:	1a9b      	subs	r3, r3, r2
 800f386:	440b      	add	r3, r1
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	b292      	uxth	r2, r2
 800f38c:	4611      	mov	r1, r2
 800f38e:	4618      	mov	r0, r3
 800f390:	f7ff faff 	bl	800e992 <st_word>
			fs->wflag = 1;
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	2201      	movs	r2, #1
 800f398:	70da      	strb	r2, [r3, #3]
			break;
 800f39a:	e049      	b.n	800f430 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	899b      	ldrh	r3, [r3, #12]
 800f3a4:	089b      	lsrs	r3, r3, #2
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	4619      	mov	r1, r3
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	fbb3 f3f1 	udiv	r3, r3, r1
 800f3b0:	4413      	add	r3, r2
 800f3b2:	4619      	mov	r1, r3
 800f3b4:	68f8      	ldr	r0, [r7, #12]
 800f3b6:	f7ff fd93 	bl	800eee0 <move_window>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f3be:	7ffb      	ldrb	r3, [r7, #31]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d134      	bne.n	800f42e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f3d0:	68bb      	ldr	r3, [r7, #8]
 800f3d2:	009b      	lsls	r3, r3, #2
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	8992      	ldrh	r2, [r2, #12]
 800f3d8:	fbb3 f0f2 	udiv	r0, r3, r2
 800f3dc:	fb02 f200 	mul.w	r2, r2, r0
 800f3e0:	1a9b      	subs	r3, r3, r2
 800f3e2:	440b      	add	r3, r1
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	f7ff fab1 	bl	800e94c <ld_dword>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f3f0:	4323      	orrs	r3, r4
 800f3f2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	009b      	lsls	r3, r3, #2
 800f3fe:	68fa      	ldr	r2, [r7, #12]
 800f400:	8992      	ldrh	r2, [r2, #12]
 800f402:	fbb3 f0f2 	udiv	r0, r3, r2
 800f406:	fb02 f200 	mul.w	r2, r2, r0
 800f40a:	1a9b      	subs	r3, r3, r2
 800f40c:	440b      	add	r3, r1
 800f40e:	6879      	ldr	r1, [r7, #4]
 800f410:	4618      	mov	r0, r3
 800f412:	f7ff fad9 	bl	800e9c8 <st_dword>
			fs->wflag = 1;
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	2201      	movs	r2, #1
 800f41a:	70da      	strb	r2, [r3, #3]
			break;
 800f41c:	e008      	b.n	800f430 <put_fat+0x22e>
		}
	}
 800f41e:	bf00      	nop
 800f420:	e006      	b.n	800f430 <put_fat+0x22e>
			if (res != FR_OK) break;
 800f422:	bf00      	nop
 800f424:	e004      	b.n	800f430 <put_fat+0x22e>
			if (res != FR_OK) break;
 800f426:	bf00      	nop
 800f428:	e002      	b.n	800f430 <put_fat+0x22e>
			if (res != FR_OK) break;
 800f42a:	bf00      	nop
 800f42c:	e000      	b.n	800f430 <put_fat+0x22e>
			if (res != FR_OK) break;
 800f42e:	bf00      	nop
	return res;
 800f430:	7ffb      	ldrb	r3, [r7, #31]
}
 800f432:	4618      	mov	r0, r3
 800f434:	3724      	adds	r7, #36	; 0x24
 800f436:	46bd      	mov	sp, r7
 800f438:	bd90      	pop	{r4, r7, pc}

0800f43a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f43a:	b580      	push	{r7, lr}
 800f43c:	b088      	sub	sp, #32
 800f43e:	af00      	add	r7, sp, #0
 800f440:	60f8      	str	r0, [r7, #12]
 800f442:	60b9      	str	r1, [r7, #8]
 800f444:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f446:	2300      	movs	r3, #0
 800f448:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f450:	68bb      	ldr	r3, [r7, #8]
 800f452:	2b01      	cmp	r3, #1
 800f454:	d904      	bls.n	800f460 <remove_chain+0x26>
 800f456:	69bb      	ldr	r3, [r7, #24]
 800f458:	6a1b      	ldr	r3, [r3, #32]
 800f45a:	68ba      	ldr	r2, [r7, #8]
 800f45c:	429a      	cmp	r2, r3
 800f45e:	d301      	bcc.n	800f464 <remove_chain+0x2a>
 800f460:	2302      	movs	r3, #2
 800f462:	e04b      	b.n	800f4fc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d00c      	beq.n	800f484 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f46a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f46e:	6879      	ldr	r1, [r7, #4]
 800f470:	69b8      	ldr	r0, [r7, #24]
 800f472:	f7ff fec6 	bl	800f202 <put_fat>
 800f476:	4603      	mov	r3, r0
 800f478:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f47a:	7ffb      	ldrb	r3, [r7, #31]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d001      	beq.n	800f484 <remove_chain+0x4a>
 800f480:	7ffb      	ldrb	r3, [r7, #31]
 800f482:	e03b      	b.n	800f4fc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f484:	68b9      	ldr	r1, [r7, #8]
 800f486:	68f8      	ldr	r0, [r7, #12]
 800f488:	f7ff fde7 	bl	800f05a <get_fat>
 800f48c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f48e:	697b      	ldr	r3, [r7, #20]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d031      	beq.n	800f4f8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	2b01      	cmp	r3, #1
 800f498:	d101      	bne.n	800f49e <remove_chain+0x64>
 800f49a:	2302      	movs	r3, #2
 800f49c:	e02e      	b.n	800f4fc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f4a4:	d101      	bne.n	800f4aa <remove_chain+0x70>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e028      	b.n	800f4fc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	68b9      	ldr	r1, [r7, #8]
 800f4ae:	69b8      	ldr	r0, [r7, #24]
 800f4b0:	f7ff fea7 	bl	800f202 <put_fat>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f4b8:	7ffb      	ldrb	r3, [r7, #31]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d001      	beq.n	800f4c2 <remove_chain+0x88>
 800f4be:	7ffb      	ldrb	r3, [r7, #31]
 800f4c0:	e01c      	b.n	800f4fc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f4c2:	69bb      	ldr	r3, [r7, #24]
 800f4c4:	69da      	ldr	r2, [r3, #28]
 800f4c6:	69bb      	ldr	r3, [r7, #24]
 800f4c8:	6a1b      	ldr	r3, [r3, #32]
 800f4ca:	3b02      	subs	r3, #2
 800f4cc:	429a      	cmp	r2, r3
 800f4ce:	d20b      	bcs.n	800f4e8 <remove_chain+0xae>
			fs->free_clst++;
 800f4d0:	69bb      	ldr	r3, [r7, #24]
 800f4d2:	69db      	ldr	r3, [r3, #28]
 800f4d4:	1c5a      	adds	r2, r3, #1
 800f4d6:	69bb      	ldr	r3, [r7, #24]
 800f4d8:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 800f4da:	69bb      	ldr	r3, [r7, #24]
 800f4dc:	791b      	ldrb	r3, [r3, #4]
 800f4de:	f043 0301 	orr.w	r3, r3, #1
 800f4e2:	b2da      	uxtb	r2, r3
 800f4e4:	69bb      	ldr	r3, [r7, #24]
 800f4e6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f4e8:	697b      	ldr	r3, [r7, #20]
 800f4ea:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f4ec:	69bb      	ldr	r3, [r7, #24]
 800f4ee:	6a1b      	ldr	r3, [r3, #32]
 800f4f0:	68ba      	ldr	r2, [r7, #8]
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d3c6      	bcc.n	800f484 <remove_chain+0x4a>
 800f4f6:	e000      	b.n	800f4fa <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f4f8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f4fa:	2300      	movs	r3, #0
}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	3720      	adds	r7, #32
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}

0800f504 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b088      	sub	sp, #32
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
 800f50c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d10d      	bne.n	800f536 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f51a:	693b      	ldr	r3, [r7, #16]
 800f51c:	699b      	ldr	r3, [r3, #24]
 800f51e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f520:	69bb      	ldr	r3, [r7, #24]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d004      	beq.n	800f530 <create_chain+0x2c>
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	6a1b      	ldr	r3, [r3, #32]
 800f52a:	69ba      	ldr	r2, [r7, #24]
 800f52c:	429a      	cmp	r2, r3
 800f52e:	d31b      	bcc.n	800f568 <create_chain+0x64>
 800f530:	2301      	movs	r3, #1
 800f532:	61bb      	str	r3, [r7, #24]
 800f534:	e018      	b.n	800f568 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f536:	6839      	ldr	r1, [r7, #0]
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f7ff fd8e 	bl	800f05a <get_fat>
 800f53e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	2b01      	cmp	r3, #1
 800f544:	d801      	bhi.n	800f54a <create_chain+0x46>
 800f546:	2301      	movs	r3, #1
 800f548:	e070      	b.n	800f62c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f550:	d101      	bne.n	800f556 <create_chain+0x52>
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	e06a      	b.n	800f62c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	6a1b      	ldr	r3, [r3, #32]
 800f55a:	68fa      	ldr	r2, [r7, #12]
 800f55c:	429a      	cmp	r2, r3
 800f55e:	d201      	bcs.n	800f564 <create_chain+0x60>
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	e063      	b.n	800f62c <create_chain+0x128>
		scl = clst;
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f56c:	69fb      	ldr	r3, [r7, #28]
 800f56e:	3301      	adds	r3, #1
 800f570:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f572:	693b      	ldr	r3, [r7, #16]
 800f574:	6a1b      	ldr	r3, [r3, #32]
 800f576:	69fa      	ldr	r2, [r7, #28]
 800f578:	429a      	cmp	r2, r3
 800f57a:	d307      	bcc.n	800f58c <create_chain+0x88>
				ncl = 2;
 800f57c:	2302      	movs	r3, #2
 800f57e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f580:	69fa      	ldr	r2, [r7, #28]
 800f582:	69bb      	ldr	r3, [r7, #24]
 800f584:	429a      	cmp	r2, r3
 800f586:	d901      	bls.n	800f58c <create_chain+0x88>
 800f588:	2300      	movs	r3, #0
 800f58a:	e04f      	b.n	800f62c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f58c:	69f9      	ldr	r1, [r7, #28]
 800f58e:	6878      	ldr	r0, [r7, #4]
 800f590:	f7ff fd63 	bl	800f05a <get_fat>
 800f594:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d00e      	beq.n	800f5ba <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	2b01      	cmp	r3, #1
 800f5a0:	d003      	beq.n	800f5aa <create_chain+0xa6>
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5a8:	d101      	bne.n	800f5ae <create_chain+0xaa>
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	e03e      	b.n	800f62c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f5ae:	69fa      	ldr	r2, [r7, #28]
 800f5b0:	69bb      	ldr	r3, [r7, #24]
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d1da      	bne.n	800f56c <create_chain+0x68>
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	e038      	b.n	800f62c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f5ba:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f5bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f5c0:	69f9      	ldr	r1, [r7, #28]
 800f5c2:	6938      	ldr	r0, [r7, #16]
 800f5c4:	f7ff fe1d 	bl	800f202 <put_fat>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f5cc:	7dfb      	ldrb	r3, [r7, #23]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d109      	bne.n	800f5e6 <create_chain+0xe2>
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d006      	beq.n	800f5e6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f5d8:	69fa      	ldr	r2, [r7, #28]
 800f5da:	6839      	ldr	r1, [r7, #0]
 800f5dc:	6938      	ldr	r0, [r7, #16]
 800f5de:	f7ff fe10 	bl	800f202 <put_fat>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f5e6:	7dfb      	ldrb	r3, [r7, #23]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d116      	bne.n	800f61a <create_chain+0x116>
		fs->last_clst = ncl;
 800f5ec:	693b      	ldr	r3, [r7, #16]
 800f5ee:	69fa      	ldr	r2, [r7, #28]
 800f5f0:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	69da      	ldr	r2, [r3, #28]
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	6a1b      	ldr	r3, [r3, #32]
 800f5fa:	3b02      	subs	r3, #2
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d804      	bhi.n	800f60a <create_chain+0x106>
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	69db      	ldr	r3, [r3, #28]
 800f604:	1e5a      	subs	r2, r3, #1
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	791b      	ldrb	r3, [r3, #4]
 800f60e:	f043 0301 	orr.w	r3, r3, #1
 800f612:	b2da      	uxtb	r2, r3
 800f614:	693b      	ldr	r3, [r7, #16]
 800f616:	711a      	strb	r2, [r3, #4]
 800f618:	e007      	b.n	800f62a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f61a:	7dfb      	ldrb	r3, [r7, #23]
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	d102      	bne.n	800f626 <create_chain+0x122>
 800f620:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f624:	e000      	b.n	800f628 <create_chain+0x124>
 800f626:	2301      	movs	r3, #1
 800f628:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f62a:	69fb      	ldr	r3, [r7, #28]
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3720      	adds	r7, #32
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}

0800f634 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f634:	b480      	push	{r7}
 800f636:	b087      	sub	sp, #28
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
 800f63c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f648:	3304      	adds	r3, #4
 800f64a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	899b      	ldrh	r3, [r3, #12]
 800f650:	461a      	mov	r2, r3
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	fbb3 f3f2 	udiv	r3, r3, r2
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	8952      	ldrh	r2, [r2, #10]
 800f65c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f660:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	1d1a      	adds	r2, r3, #4
 800f666:	613a      	str	r2, [r7, #16]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d101      	bne.n	800f676 <clmt_clust+0x42>
 800f672:	2300      	movs	r3, #0
 800f674:	e010      	b.n	800f698 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f676:	697a      	ldr	r2, [r7, #20]
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	429a      	cmp	r2, r3
 800f67c:	d307      	bcc.n	800f68e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f67e:	697a      	ldr	r2, [r7, #20]
 800f680:	68bb      	ldr	r3, [r7, #8]
 800f682:	1ad3      	subs	r3, r2, r3
 800f684:	617b      	str	r3, [r7, #20]
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	3304      	adds	r3, #4
 800f68a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f68c:	e7e9      	b.n	800f662 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f68e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	681a      	ldr	r2, [r3, #0]
 800f694:	697b      	ldr	r3, [r7, #20]
 800f696:	4413      	add	r3, r2
}
 800f698:	4618      	mov	r0, r3
 800f69a:	371c      	adds	r7, #28
 800f69c:	46bd      	mov	sp, r7
 800f69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a2:	4770      	bx	lr

0800f6a4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b086      	sub	sp, #24
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f6ba:	d204      	bcs.n	800f6c6 <dir_sdi+0x22>
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	f003 031f 	and.w	r3, r3, #31
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d001      	beq.n	800f6ca <dir_sdi+0x26>
		return FR_INT_ERR;
 800f6c6:	2302      	movs	r3, #2
 800f6c8:	e071      	b.n	800f7ae <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	683a      	ldr	r2, [r7, #0]
 800f6ce:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	689b      	ldr	r3, [r3, #8]
 800f6d4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d106      	bne.n	800f6ea <dir_sdi+0x46>
 800f6dc:	693b      	ldr	r3, [r7, #16]
 800f6de:	781b      	ldrb	r3, [r3, #0]
 800f6e0:	2b02      	cmp	r3, #2
 800f6e2:	d902      	bls.n	800f6ea <dir_sdi+0x46>
		clst = fs->dirbase;
 800f6e4:	693b      	ldr	r3, [r7, #16]
 800f6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6e8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d10c      	bne.n	800f70a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	095b      	lsrs	r3, r3, #5
 800f6f4:	693a      	ldr	r2, [r7, #16]
 800f6f6:	8912      	ldrh	r2, [r2, #8]
 800f6f8:	4293      	cmp	r3, r2
 800f6fa:	d301      	bcc.n	800f700 <dir_sdi+0x5c>
 800f6fc:	2302      	movs	r3, #2
 800f6fe:	e056      	b.n	800f7ae <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	61da      	str	r2, [r3, #28]
 800f708:	e02d      	b.n	800f766 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f70a:	693b      	ldr	r3, [r7, #16]
 800f70c:	895b      	ldrh	r3, [r3, #10]
 800f70e:	461a      	mov	r2, r3
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	899b      	ldrh	r3, [r3, #12]
 800f714:	fb03 f302 	mul.w	r3, r3, r2
 800f718:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f71a:	e019      	b.n	800f750 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	6979      	ldr	r1, [r7, #20]
 800f720:	4618      	mov	r0, r3
 800f722:	f7ff fc9a 	bl	800f05a <get_fat>
 800f726:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f72e:	d101      	bne.n	800f734 <dir_sdi+0x90>
 800f730:	2301      	movs	r3, #1
 800f732:	e03c      	b.n	800f7ae <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	2b01      	cmp	r3, #1
 800f738:	d904      	bls.n	800f744 <dir_sdi+0xa0>
 800f73a:	693b      	ldr	r3, [r7, #16]
 800f73c:	6a1b      	ldr	r3, [r3, #32]
 800f73e:	697a      	ldr	r2, [r7, #20]
 800f740:	429a      	cmp	r2, r3
 800f742:	d301      	bcc.n	800f748 <dir_sdi+0xa4>
 800f744:	2302      	movs	r3, #2
 800f746:	e032      	b.n	800f7ae <dir_sdi+0x10a>
			ofs -= csz;
 800f748:	683a      	ldr	r2, [r7, #0]
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	1ad3      	subs	r3, r2, r3
 800f74e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f750:	683a      	ldr	r2, [r7, #0]
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	429a      	cmp	r2, r3
 800f756:	d2e1      	bcs.n	800f71c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f758:	6979      	ldr	r1, [r7, #20]
 800f75a:	6938      	ldr	r0, [r7, #16]
 800f75c:	f7ff fc5e 	bl	800f01c <clust2sect>
 800f760:	4602      	mov	r2, r0
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	697a      	ldr	r2, [r7, #20]
 800f76a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	69db      	ldr	r3, [r3, #28]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d101      	bne.n	800f778 <dir_sdi+0xd4>
 800f774:	2302      	movs	r3, #2
 800f776:	e01a      	b.n	800f7ae <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	69da      	ldr	r2, [r3, #28]
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	899b      	ldrh	r3, [r3, #12]
 800f780:	4619      	mov	r1, r3
 800f782:	683b      	ldr	r3, [r7, #0]
 800f784:	fbb3 f3f1 	udiv	r3, r3, r1
 800f788:	441a      	add	r2, r3
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f78e:	693b      	ldr	r3, [r7, #16]
 800f790:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	899b      	ldrh	r3, [r3, #12]
 800f798:	461a      	mov	r2, r3
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f7a0:	fb02 f200 	mul.w	r2, r2, r0
 800f7a4:	1a9b      	subs	r3, r3, r2
 800f7a6:	18ca      	adds	r2, r1, r3
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f7ac:	2300      	movs	r3, #0
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3718      	adds	r7, #24
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}

0800f7b6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b086      	sub	sp, #24
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
 800f7be:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	695b      	ldr	r3, [r3, #20]
 800f7ca:	3320      	adds	r3, #32
 800f7cc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	69db      	ldr	r3, [r3, #28]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d003      	beq.n	800f7de <dir_next+0x28>
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f7dc:	d301      	bcc.n	800f7e2 <dir_next+0x2c>
 800f7de:	2304      	movs	r3, #4
 800f7e0:	e0bb      	b.n	800f95a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	899b      	ldrh	r3, [r3, #12]
 800f7e6:	461a      	mov	r2, r3
 800f7e8:	68bb      	ldr	r3, [r7, #8]
 800f7ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800f7ee:	fb02 f201 	mul.w	r2, r2, r1
 800f7f2:	1a9b      	subs	r3, r3, r2
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	f040 809d 	bne.w	800f934 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	69db      	ldr	r3, [r3, #28]
 800f7fe:	1c5a      	adds	r2, r3, #1
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	699b      	ldr	r3, [r3, #24]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d10b      	bne.n	800f824 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	095b      	lsrs	r3, r3, #5
 800f810:	68fa      	ldr	r2, [r7, #12]
 800f812:	8912      	ldrh	r2, [r2, #8]
 800f814:	4293      	cmp	r3, r2
 800f816:	f0c0 808d 	bcc.w	800f934 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	2200      	movs	r2, #0
 800f81e:	61da      	str	r2, [r3, #28]
 800f820:	2304      	movs	r3, #4
 800f822:	e09a      	b.n	800f95a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	899b      	ldrh	r3, [r3, #12]
 800f828:	461a      	mov	r2, r3
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f830:	68fa      	ldr	r2, [r7, #12]
 800f832:	8952      	ldrh	r2, [r2, #10]
 800f834:	3a01      	subs	r2, #1
 800f836:	4013      	ands	r3, r2
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d17b      	bne.n	800f934 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f83c:	687a      	ldr	r2, [r7, #4]
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	699b      	ldr	r3, [r3, #24]
 800f842:	4619      	mov	r1, r3
 800f844:	4610      	mov	r0, r2
 800f846:	f7ff fc08 	bl	800f05a <get_fat>
 800f84a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	2b01      	cmp	r3, #1
 800f850:	d801      	bhi.n	800f856 <dir_next+0xa0>
 800f852:	2302      	movs	r3, #2
 800f854:	e081      	b.n	800f95a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f85c:	d101      	bne.n	800f862 <dir_next+0xac>
 800f85e:	2301      	movs	r3, #1
 800f860:	e07b      	b.n	800f95a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	6a1b      	ldr	r3, [r3, #32]
 800f866:	697a      	ldr	r2, [r7, #20]
 800f868:	429a      	cmp	r2, r3
 800f86a:	d359      	bcc.n	800f920 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d104      	bne.n	800f87c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2200      	movs	r2, #0
 800f876:	61da      	str	r2, [r3, #28]
 800f878:	2304      	movs	r3, #4
 800f87a:	e06e      	b.n	800f95a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f87c:	687a      	ldr	r2, [r7, #4]
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	699b      	ldr	r3, [r3, #24]
 800f882:	4619      	mov	r1, r3
 800f884:	4610      	mov	r0, r2
 800f886:	f7ff fe3d 	bl	800f504 <create_chain>
 800f88a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d101      	bne.n	800f896 <dir_next+0xe0>
 800f892:	2307      	movs	r3, #7
 800f894:	e061      	b.n	800f95a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	2b01      	cmp	r3, #1
 800f89a:	d101      	bne.n	800f8a0 <dir_next+0xea>
 800f89c:	2302      	movs	r3, #2
 800f89e:	e05c      	b.n	800f95a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f8a6:	d101      	bne.n	800f8ac <dir_next+0xf6>
 800f8a8:	2301      	movs	r3, #1
 800f8aa:	e056      	b.n	800f95a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f8ac:	68f8      	ldr	r0, [r7, #12]
 800f8ae:	f7ff fad3 	bl	800ee58 <sync_window>
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d001      	beq.n	800f8bc <dir_next+0x106>
 800f8b8:	2301      	movs	r3, #1
 800f8ba:	e04e      	b.n	800f95a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	899b      	ldrh	r3, [r3, #12]
 800f8c6:	461a      	mov	r2, r3
 800f8c8:	2100      	movs	r1, #0
 800f8ca:	f7ff f8ca 	bl	800ea62 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	613b      	str	r3, [r7, #16]
 800f8d2:	6979      	ldr	r1, [r7, #20]
 800f8d4:	68f8      	ldr	r0, [r7, #12]
 800f8d6:	f7ff fba1 	bl	800f01c <clust2sect>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	639a      	str	r2, [r3, #56]	; 0x38
 800f8e0:	e012      	b.n	800f908 <dir_next+0x152>
						fs->wflag = 1;
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	2201      	movs	r2, #1
 800f8e6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f8e8:	68f8      	ldr	r0, [r7, #12]
 800f8ea:	f7ff fab5 	bl	800ee58 <sync_window>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <dir_next+0x142>
 800f8f4:	2301      	movs	r3, #1
 800f8f6:	e030      	b.n	800f95a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f8f8:	693b      	ldr	r3, [r7, #16]
 800f8fa:	3301      	adds	r3, #1
 800f8fc:	613b      	str	r3, [r7, #16]
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f902:	1c5a      	adds	r2, r3, #1
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	639a      	str	r2, [r3, #56]	; 0x38
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	895b      	ldrh	r3, [r3, #10]
 800f90c:	461a      	mov	r2, r3
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	4293      	cmp	r3, r2
 800f912:	d3e6      	bcc.n	800f8e2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	1ad2      	subs	r2, r2, r3
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	697a      	ldr	r2, [r7, #20]
 800f924:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f926:	6979      	ldr	r1, [r7, #20]
 800f928:	68f8      	ldr	r0, [r7, #12]
 800f92a:	f7ff fb77 	bl	800f01c <clust2sect>
 800f92e:	4602      	mov	r2, r0
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	68ba      	ldr	r2, [r7, #8]
 800f938:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	899b      	ldrh	r3, [r3, #12]
 800f944:	461a      	mov	r2, r3
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	fbb3 f0f2 	udiv	r0, r3, r2
 800f94c:	fb02 f200 	mul.w	r2, r2, r0
 800f950:	1a9b      	subs	r3, r3, r2
 800f952:	18ca      	adds	r2, r1, r3
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f958:	2300      	movs	r3, #0
}
 800f95a:	4618      	mov	r0, r3
 800f95c:	3718      	adds	r7, #24
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}

0800f962 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f962:	b580      	push	{r7, lr}
 800f964:	b086      	sub	sp, #24
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
 800f96a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f972:	2100      	movs	r1, #0
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7ff fe95 	bl	800f6a4 <dir_sdi>
 800f97a:	4603      	mov	r3, r0
 800f97c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f97e:	7dfb      	ldrb	r3, [r7, #23]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d12b      	bne.n	800f9dc <dir_alloc+0x7a>
		n = 0;
 800f984:	2300      	movs	r3, #0
 800f986:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	69db      	ldr	r3, [r3, #28]
 800f98c:	4619      	mov	r1, r3
 800f98e:	68f8      	ldr	r0, [r7, #12]
 800f990:	f7ff faa6 	bl	800eee0 <move_window>
 800f994:	4603      	mov	r3, r0
 800f996:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f998:	7dfb      	ldrb	r3, [r7, #23]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d11d      	bne.n	800f9da <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	6a1b      	ldr	r3, [r3, #32]
 800f9a2:	781b      	ldrb	r3, [r3, #0]
 800f9a4:	2be5      	cmp	r3, #229	; 0xe5
 800f9a6:	d004      	beq.n	800f9b2 <dir_alloc+0x50>
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	6a1b      	ldr	r3, [r3, #32]
 800f9ac:	781b      	ldrb	r3, [r3, #0]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d107      	bne.n	800f9c2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f9b2:	693b      	ldr	r3, [r7, #16]
 800f9b4:	3301      	adds	r3, #1
 800f9b6:	613b      	str	r3, [r7, #16]
 800f9b8:	693a      	ldr	r2, [r7, #16]
 800f9ba:	683b      	ldr	r3, [r7, #0]
 800f9bc:	429a      	cmp	r2, r3
 800f9be:	d102      	bne.n	800f9c6 <dir_alloc+0x64>
 800f9c0:	e00c      	b.n	800f9dc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f9c6:	2101      	movs	r1, #1
 800f9c8:	6878      	ldr	r0, [r7, #4]
 800f9ca:	f7ff fef4 	bl	800f7b6 <dir_next>
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f9d2:	7dfb      	ldrb	r3, [r7, #23]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d0d7      	beq.n	800f988 <dir_alloc+0x26>
 800f9d8:	e000      	b.n	800f9dc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f9da:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f9dc:	7dfb      	ldrb	r3, [r7, #23]
 800f9de:	2b04      	cmp	r3, #4
 800f9e0:	d101      	bne.n	800f9e6 <dir_alloc+0x84>
 800f9e2:	2307      	movs	r3, #7
 800f9e4:	75fb      	strb	r3, [r7, #23]
	return res;
 800f9e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	3718      	adds	r7, #24
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	bd80      	pop	{r7, pc}

0800f9f0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	331a      	adds	r3, #26
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f7fe ff8c 	bl	800e91c <ld_word>
 800fa04:	4603      	mov	r3, r0
 800fa06:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	781b      	ldrb	r3, [r3, #0]
 800fa0c:	2b03      	cmp	r3, #3
 800fa0e:	d109      	bne.n	800fa24 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	3314      	adds	r3, #20
 800fa14:	4618      	mov	r0, r3
 800fa16:	f7fe ff81 	bl	800e91c <ld_word>
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	041b      	lsls	r3, r3, #16
 800fa1e:	68fa      	ldr	r2, [r7, #12]
 800fa20:	4313      	orrs	r3, r2
 800fa22:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800fa24:	68fb      	ldr	r3, [r7, #12]
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	3710      	adds	r7, #16
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	bd80      	pop	{r7, pc}

0800fa2e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800fa2e:	b580      	push	{r7, lr}
 800fa30:	b084      	sub	sp, #16
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	60f8      	str	r0, [r7, #12]
 800fa36:	60b9      	str	r1, [r7, #8]
 800fa38:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	331a      	adds	r3, #26
 800fa3e:	687a      	ldr	r2, [r7, #4]
 800fa40:	b292      	uxth	r2, r2
 800fa42:	4611      	mov	r1, r2
 800fa44:	4618      	mov	r0, r3
 800fa46:	f7fe ffa4 	bl	800e992 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	781b      	ldrb	r3, [r3, #0]
 800fa4e:	2b03      	cmp	r3, #3
 800fa50:	d109      	bne.n	800fa66 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	f103 0214 	add.w	r2, r3, #20
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	0c1b      	lsrs	r3, r3, #16
 800fa5c:	b29b      	uxth	r3, r3
 800fa5e:	4619      	mov	r1, r3
 800fa60:	4610      	mov	r0, r2
 800fa62:	f7fe ff96 	bl	800e992 <st_word>
	}
}
 800fa66:	bf00      	nop
 800fa68:	3710      	adds	r7, #16
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}
	...

0800fa70 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800fa70:	b590      	push	{r4, r7, lr}
 800fa72:	b087      	sub	sp, #28
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
 800fa78:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800fa7a:	683b      	ldr	r3, [r7, #0]
 800fa7c:	331a      	adds	r3, #26
 800fa7e:	4618      	mov	r0, r3
 800fa80:	f7fe ff4c 	bl	800e91c <ld_word>
 800fa84:	4603      	mov	r3, r0
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d001      	beq.n	800fa8e <cmp_lfn+0x1e>
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	e059      	b.n	800fb42 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	781b      	ldrb	r3, [r3, #0]
 800fa92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fa96:	1e5a      	subs	r2, r3, #1
 800fa98:	4613      	mov	r3, r2
 800fa9a:	005b      	lsls	r3, r3, #1
 800fa9c:	4413      	add	r3, r2
 800fa9e:	009b      	lsls	r3, r3, #2
 800faa0:	4413      	add	r3, r2
 800faa2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800faa4:	2301      	movs	r3, #1
 800faa6:	81fb      	strh	r3, [r7, #14]
 800faa8:	2300      	movs	r3, #0
 800faaa:	613b      	str	r3, [r7, #16]
 800faac:	e033      	b.n	800fb16 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800faae:	4a27      	ldr	r2, [pc, #156]	; (800fb4c <cmp_lfn+0xdc>)
 800fab0:	693b      	ldr	r3, [r7, #16]
 800fab2:	4413      	add	r3, r2
 800fab4:	781b      	ldrb	r3, [r3, #0]
 800fab6:	461a      	mov	r2, r3
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	4413      	add	r3, r2
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7fe ff2d 	bl	800e91c <ld_word>
 800fac2:	4603      	mov	r3, r0
 800fac4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800fac6:	89fb      	ldrh	r3, [r7, #14]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d01a      	beq.n	800fb02 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800facc:	697b      	ldr	r3, [r7, #20]
 800face:	2bfe      	cmp	r3, #254	; 0xfe
 800fad0:	d812      	bhi.n	800faf8 <cmp_lfn+0x88>
 800fad2:	89bb      	ldrh	r3, [r7, #12]
 800fad4:	4618      	mov	r0, r3
 800fad6:	f002 f909 	bl	8011cec <ff_wtoupper>
 800fada:	4603      	mov	r3, r0
 800fadc:	461c      	mov	r4, r3
 800fade:	697b      	ldr	r3, [r7, #20]
 800fae0:	1c5a      	adds	r2, r3, #1
 800fae2:	617a      	str	r2, [r7, #20]
 800fae4:	005b      	lsls	r3, r3, #1
 800fae6:	687a      	ldr	r2, [r7, #4]
 800fae8:	4413      	add	r3, r2
 800faea:	881b      	ldrh	r3, [r3, #0]
 800faec:	4618      	mov	r0, r3
 800faee:	f002 f8fd 	bl	8011cec <ff_wtoupper>
 800faf2:	4603      	mov	r3, r0
 800faf4:	429c      	cmp	r4, r3
 800faf6:	d001      	beq.n	800fafc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800faf8:	2300      	movs	r3, #0
 800fafa:	e022      	b.n	800fb42 <cmp_lfn+0xd2>
			}
			wc = uc;
 800fafc:	89bb      	ldrh	r3, [r7, #12]
 800fafe:	81fb      	strh	r3, [r7, #14]
 800fb00:	e006      	b.n	800fb10 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800fb02:	89bb      	ldrh	r3, [r7, #12]
 800fb04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fb08:	4293      	cmp	r3, r2
 800fb0a:	d001      	beq.n	800fb10 <cmp_lfn+0xa0>
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	e018      	b.n	800fb42 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	3301      	adds	r3, #1
 800fb14:	613b      	str	r3, [r7, #16]
 800fb16:	693b      	ldr	r3, [r7, #16]
 800fb18:	2b0c      	cmp	r3, #12
 800fb1a:	d9c8      	bls.n	800faae <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	781b      	ldrb	r3, [r3, #0]
 800fb20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d00b      	beq.n	800fb40 <cmp_lfn+0xd0>
 800fb28:	89fb      	ldrh	r3, [r7, #14]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d008      	beq.n	800fb40 <cmp_lfn+0xd0>
 800fb2e:	697b      	ldr	r3, [r7, #20]
 800fb30:	005b      	lsls	r3, r3, #1
 800fb32:	687a      	ldr	r2, [r7, #4]
 800fb34:	4413      	add	r3, r2
 800fb36:	881b      	ldrh	r3, [r3, #0]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d001      	beq.n	800fb40 <cmp_lfn+0xd0>
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	e000      	b.n	800fb42 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800fb40:	2301      	movs	r3, #1
}
 800fb42:	4618      	mov	r0, r3
 800fb44:	371c      	adds	r7, #28
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd90      	pop	{r4, r7, pc}
 800fb4a:	bf00      	nop
 800fb4c:	0801dd48 	.word	0x0801dd48

0800fb50 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b088      	sub	sp, #32
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	60f8      	str	r0, [r7, #12]
 800fb58:	60b9      	str	r1, [r7, #8]
 800fb5a:	4611      	mov	r1, r2
 800fb5c:	461a      	mov	r2, r3
 800fb5e:	460b      	mov	r3, r1
 800fb60:	71fb      	strb	r3, [r7, #7]
 800fb62:	4613      	mov	r3, r2
 800fb64:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800fb66:	68bb      	ldr	r3, [r7, #8]
 800fb68:	330d      	adds	r3, #13
 800fb6a:	79ba      	ldrb	r2, [r7, #6]
 800fb6c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	330b      	adds	r3, #11
 800fb72:	220f      	movs	r2, #15
 800fb74:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	330c      	adds	r3, #12
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800fb7e:	68bb      	ldr	r3, [r7, #8]
 800fb80:	331a      	adds	r3, #26
 800fb82:	2100      	movs	r1, #0
 800fb84:	4618      	mov	r0, r3
 800fb86:	f7fe ff04 	bl	800e992 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800fb8a:	79fb      	ldrb	r3, [r7, #7]
 800fb8c:	1e5a      	subs	r2, r3, #1
 800fb8e:	4613      	mov	r3, r2
 800fb90:	005b      	lsls	r3, r3, #1
 800fb92:	4413      	add	r3, r2
 800fb94:	009b      	lsls	r3, r3, #2
 800fb96:	4413      	add	r3, r2
 800fb98:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	82fb      	strh	r3, [r7, #22]
 800fb9e:	2300      	movs	r3, #0
 800fba0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800fba2:	8afb      	ldrh	r3, [r7, #22]
 800fba4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d007      	beq.n	800fbbc <put_lfn+0x6c>
 800fbac:	69fb      	ldr	r3, [r7, #28]
 800fbae:	1c5a      	adds	r2, r3, #1
 800fbb0:	61fa      	str	r2, [r7, #28]
 800fbb2:	005b      	lsls	r3, r3, #1
 800fbb4:	68fa      	ldr	r2, [r7, #12]
 800fbb6:	4413      	add	r3, r2
 800fbb8:	881b      	ldrh	r3, [r3, #0]
 800fbba:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800fbbc:	4a17      	ldr	r2, [pc, #92]	; (800fc1c <put_lfn+0xcc>)
 800fbbe:	69bb      	ldr	r3, [r7, #24]
 800fbc0:	4413      	add	r3, r2
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	68bb      	ldr	r3, [r7, #8]
 800fbc8:	4413      	add	r3, r2
 800fbca:	8afa      	ldrh	r2, [r7, #22]
 800fbcc:	4611      	mov	r1, r2
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7fe fedf 	bl	800e992 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800fbd4:	8afb      	ldrh	r3, [r7, #22]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d102      	bne.n	800fbe0 <put_lfn+0x90>
 800fbda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fbde:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800fbe0:	69bb      	ldr	r3, [r7, #24]
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	61bb      	str	r3, [r7, #24]
 800fbe6:	69bb      	ldr	r3, [r7, #24]
 800fbe8:	2b0c      	cmp	r3, #12
 800fbea:	d9da      	bls.n	800fba2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800fbec:	8afb      	ldrh	r3, [r7, #22]
 800fbee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d006      	beq.n	800fc04 <put_lfn+0xb4>
 800fbf6:	69fb      	ldr	r3, [r7, #28]
 800fbf8:	005b      	lsls	r3, r3, #1
 800fbfa:	68fa      	ldr	r2, [r7, #12]
 800fbfc:	4413      	add	r3, r2
 800fbfe:	881b      	ldrh	r3, [r3, #0]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d103      	bne.n	800fc0c <put_lfn+0xbc>
 800fc04:	79fb      	ldrb	r3, [r7, #7]
 800fc06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc0a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	79fa      	ldrb	r2, [r7, #7]
 800fc10:	701a      	strb	r2, [r3, #0]
}
 800fc12:	bf00      	nop
 800fc14:	3720      	adds	r7, #32
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}
 800fc1a:	bf00      	nop
 800fc1c:	0801dd48 	.word	0x0801dd48

0800fc20 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b08c      	sub	sp, #48	; 0x30
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	60f8      	str	r0, [r7, #12]
 800fc28:	60b9      	str	r1, [r7, #8]
 800fc2a:	607a      	str	r2, [r7, #4]
 800fc2c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800fc2e:	220b      	movs	r2, #11
 800fc30:	68b9      	ldr	r1, [r7, #8]
 800fc32:	68f8      	ldr	r0, [r7, #12]
 800fc34:	f7fe fef4 	bl	800ea20 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	2b05      	cmp	r3, #5
 800fc3c:	d92b      	bls.n	800fc96 <gen_numname+0x76>
		sr = seq;
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800fc42:	e022      	b.n	800fc8a <gen_numname+0x6a>
			wc = *lfn++;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	1c9a      	adds	r2, r3, #2
 800fc48:	607a      	str	r2, [r7, #4]
 800fc4a:	881b      	ldrh	r3, [r3, #0]
 800fc4c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800fc4e:	2300      	movs	r3, #0
 800fc50:	62bb      	str	r3, [r7, #40]	; 0x28
 800fc52:	e017      	b.n	800fc84 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800fc54:	69fb      	ldr	r3, [r7, #28]
 800fc56:	005a      	lsls	r2, r3, #1
 800fc58:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc5a:	f003 0301 	and.w	r3, r3, #1
 800fc5e:	4413      	add	r3, r2
 800fc60:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800fc62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc64:	085b      	lsrs	r3, r3, #1
 800fc66:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800fc68:	69fb      	ldr	r3, [r7, #28]
 800fc6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d005      	beq.n	800fc7e <gen_numname+0x5e>
 800fc72:	69fb      	ldr	r3, [r7, #28]
 800fc74:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800fc78:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800fc7c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800fc7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc80:	3301      	adds	r3, #1
 800fc82:	62bb      	str	r3, [r7, #40]	; 0x28
 800fc84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc86:	2b0f      	cmp	r3, #15
 800fc88:	d9e4      	bls.n	800fc54 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	881b      	ldrh	r3, [r3, #0]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1d8      	bne.n	800fc44 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800fc92:	69fb      	ldr	r3, [r7, #28]
 800fc94:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800fc96:	2307      	movs	r3, #7
 800fc98:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800fc9a:	683b      	ldr	r3, [r7, #0]
 800fc9c:	b2db      	uxtb	r3, r3
 800fc9e:	f003 030f 	and.w	r3, r3, #15
 800fca2:	b2db      	uxtb	r3, r3
 800fca4:	3330      	adds	r3, #48	; 0x30
 800fca6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800fcaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fcae:	2b39      	cmp	r3, #57	; 0x39
 800fcb0:	d904      	bls.n	800fcbc <gen_numname+0x9c>
 800fcb2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fcb6:	3307      	adds	r3, #7
 800fcb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800fcbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcbe:	1e5a      	subs	r2, r3, #1
 800fcc0:	62ba      	str	r2, [r7, #40]	; 0x28
 800fcc2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800fcc6:	4413      	add	r3, r2
 800fcc8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800fccc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800fcd0:	683b      	ldr	r3, [r7, #0]
 800fcd2:	091b      	lsrs	r3, r3, #4
 800fcd4:	603b      	str	r3, [r7, #0]
	} while (seq);
 800fcd6:	683b      	ldr	r3, [r7, #0]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d1de      	bne.n	800fc9a <gen_numname+0x7a>
	ns[i] = '~';
 800fcdc:	f107 0214 	add.w	r2, r7, #20
 800fce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fce2:	4413      	add	r3, r2
 800fce4:	227e      	movs	r2, #126	; 0x7e
 800fce6:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800fce8:	2300      	movs	r3, #0
 800fcea:	627b      	str	r3, [r7, #36]	; 0x24
 800fcec:	e002      	b.n	800fcf4 <gen_numname+0xd4>
 800fcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcf0:	3301      	adds	r3, #1
 800fcf2:	627b      	str	r3, [r7, #36]	; 0x24
 800fcf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fcf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d205      	bcs.n	800fd08 <gen_numname+0xe8>
 800fcfc:	68fa      	ldr	r2, [r7, #12]
 800fcfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd00:	4413      	add	r3, r2
 800fd02:	781b      	ldrb	r3, [r3, #0]
 800fd04:	2b20      	cmp	r3, #32
 800fd06:	d1f2      	bne.n	800fcee <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800fd08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd0a:	2b07      	cmp	r3, #7
 800fd0c:	d808      	bhi.n	800fd20 <gen_numname+0x100>
 800fd0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd10:	1c5a      	adds	r2, r3, #1
 800fd12:	62ba      	str	r2, [r7, #40]	; 0x28
 800fd14:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800fd18:	4413      	add	r3, r2
 800fd1a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800fd1e:	e000      	b.n	800fd22 <gen_numname+0x102>
 800fd20:	2120      	movs	r1, #32
 800fd22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd24:	1c5a      	adds	r2, r3, #1
 800fd26:	627a      	str	r2, [r7, #36]	; 0x24
 800fd28:	68fa      	ldr	r2, [r7, #12]
 800fd2a:	4413      	add	r3, r2
 800fd2c:	460a      	mov	r2, r1
 800fd2e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800fd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd32:	2b07      	cmp	r3, #7
 800fd34:	d9e8      	bls.n	800fd08 <gen_numname+0xe8>
}
 800fd36:	bf00      	nop
 800fd38:	bf00      	nop
 800fd3a:	3730      	adds	r7, #48	; 0x30
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}

0800fd40 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800fd40:	b480      	push	{r7}
 800fd42:	b085      	sub	sp, #20
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800fd48:	2300      	movs	r3, #0
 800fd4a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800fd4c:	230b      	movs	r3, #11
 800fd4e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800fd50:	7bfb      	ldrb	r3, [r7, #15]
 800fd52:	b2da      	uxtb	r2, r3
 800fd54:	0852      	lsrs	r2, r2, #1
 800fd56:	01db      	lsls	r3, r3, #7
 800fd58:	4313      	orrs	r3, r2
 800fd5a:	b2da      	uxtb	r2, r3
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	1c59      	adds	r1, r3, #1
 800fd60:	6079      	str	r1, [r7, #4]
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	4413      	add	r3, r2
 800fd66:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800fd68:	68bb      	ldr	r3, [r7, #8]
 800fd6a:	3b01      	subs	r3, #1
 800fd6c:	60bb      	str	r3, [r7, #8]
 800fd6e:	68bb      	ldr	r3, [r7, #8]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d1ed      	bne.n	800fd50 <sum_sfn+0x10>
	return sum;
 800fd74:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3714      	adds	r7, #20
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd80:	4770      	bx	lr

0800fd82 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fd82:	b580      	push	{r7, lr}
 800fd84:	b086      	sub	sp, #24
 800fd86:	af00      	add	r7, sp, #0
 800fd88:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fd90:	2100      	movs	r1, #0
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f7ff fc86 	bl	800f6a4 <dir_sdi>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fd9c:	7dfb      	ldrb	r3, [r7, #23]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d001      	beq.n	800fda6 <dir_find+0x24>
 800fda2:	7dfb      	ldrb	r3, [r7, #23]
 800fda4:	e0a9      	b.n	800fefa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fda6:	23ff      	movs	r3, #255	; 0xff
 800fda8:	753b      	strb	r3, [r7, #20]
 800fdaa:	7d3b      	ldrb	r3, [r7, #20]
 800fdac:	757b      	strb	r3, [r7, #21]
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fdb4:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	69db      	ldr	r3, [r3, #28]
 800fdba:	4619      	mov	r1, r3
 800fdbc:	6938      	ldr	r0, [r7, #16]
 800fdbe:	f7ff f88f 	bl	800eee0 <move_window>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fdc6:	7dfb      	ldrb	r3, [r7, #23]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	f040 8090 	bne.w	800feee <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	6a1b      	ldr	r3, [r3, #32]
 800fdd2:	781b      	ldrb	r3, [r3, #0]
 800fdd4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fdd6:	7dbb      	ldrb	r3, [r7, #22]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d102      	bne.n	800fde2 <dir_find+0x60>
 800fddc:	2304      	movs	r3, #4
 800fdde:	75fb      	strb	r3, [r7, #23]
 800fde0:	e08a      	b.n	800fef8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a1b      	ldr	r3, [r3, #32]
 800fde6:	330b      	adds	r3, #11
 800fde8:	781b      	ldrb	r3, [r3, #0]
 800fdea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fdee:	73fb      	strb	r3, [r7, #15]
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	7bfa      	ldrb	r2, [r7, #15]
 800fdf4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800fdf6:	7dbb      	ldrb	r3, [r7, #22]
 800fdf8:	2be5      	cmp	r3, #229	; 0xe5
 800fdfa:	d007      	beq.n	800fe0c <dir_find+0x8a>
 800fdfc:	7bfb      	ldrb	r3, [r7, #15]
 800fdfe:	f003 0308 	and.w	r3, r3, #8
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d009      	beq.n	800fe1a <dir_find+0x98>
 800fe06:	7bfb      	ldrb	r3, [r7, #15]
 800fe08:	2b0f      	cmp	r3, #15
 800fe0a:	d006      	beq.n	800fe1a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fe0c:	23ff      	movs	r3, #255	; 0xff
 800fe0e:	757b      	strb	r3, [r7, #21]
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fe16:	631a      	str	r2, [r3, #48]	; 0x30
 800fe18:	e05e      	b.n	800fed8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800fe1a:	7bfb      	ldrb	r3, [r7, #15]
 800fe1c:	2b0f      	cmp	r3, #15
 800fe1e:	d136      	bne.n	800fe8e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fe26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d154      	bne.n	800fed8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800fe2e:	7dbb      	ldrb	r3, [r7, #22]
 800fe30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d00d      	beq.n	800fe54 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	6a1b      	ldr	r3, [r3, #32]
 800fe3c:	7b5b      	ldrb	r3, [r3, #13]
 800fe3e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800fe40:	7dbb      	ldrb	r3, [r7, #22]
 800fe42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fe46:	75bb      	strb	r3, [r7, #22]
 800fe48:	7dbb      	ldrb	r3, [r7, #22]
 800fe4a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	695a      	ldr	r2, [r3, #20]
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800fe54:	7dba      	ldrb	r2, [r7, #22]
 800fe56:	7d7b      	ldrb	r3, [r7, #21]
 800fe58:	429a      	cmp	r2, r3
 800fe5a:	d115      	bne.n	800fe88 <dir_find+0x106>
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	6a1b      	ldr	r3, [r3, #32]
 800fe60:	330d      	adds	r3, #13
 800fe62:	781b      	ldrb	r3, [r3, #0]
 800fe64:	7d3a      	ldrb	r2, [r7, #20]
 800fe66:	429a      	cmp	r2, r3
 800fe68:	d10e      	bne.n	800fe88 <dir_find+0x106>
 800fe6a:	693b      	ldr	r3, [r7, #16]
 800fe6c:	691a      	ldr	r2, [r3, #16]
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6a1b      	ldr	r3, [r3, #32]
 800fe72:	4619      	mov	r1, r3
 800fe74:	4610      	mov	r0, r2
 800fe76:	f7ff fdfb 	bl	800fa70 <cmp_lfn>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d003      	beq.n	800fe88 <dir_find+0x106>
 800fe80:	7d7b      	ldrb	r3, [r7, #21]
 800fe82:	3b01      	subs	r3, #1
 800fe84:	b2db      	uxtb	r3, r3
 800fe86:	e000      	b.n	800fe8a <dir_find+0x108>
 800fe88:	23ff      	movs	r3, #255	; 0xff
 800fe8a:	757b      	strb	r3, [r7, #21]
 800fe8c:	e024      	b.n	800fed8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800fe8e:	7d7b      	ldrb	r3, [r7, #21]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d109      	bne.n	800fea8 <dir_find+0x126>
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	6a1b      	ldr	r3, [r3, #32]
 800fe98:	4618      	mov	r0, r3
 800fe9a:	f7ff ff51 	bl	800fd40 <sum_sfn>
 800fe9e:	4603      	mov	r3, r0
 800fea0:	461a      	mov	r2, r3
 800fea2:	7d3b      	ldrb	r3, [r7, #20]
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d024      	beq.n	800fef2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800feae:	f003 0301 	and.w	r3, r3, #1
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d10a      	bne.n	800fecc <dir_find+0x14a>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6a18      	ldr	r0, [r3, #32]
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	3324      	adds	r3, #36	; 0x24
 800febe:	220b      	movs	r2, #11
 800fec0:	4619      	mov	r1, r3
 800fec2:	f7fe fde9 	bl	800ea98 <mem_cmp>
 800fec6:	4603      	mov	r3, r0
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d014      	beq.n	800fef6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fecc:	23ff      	movs	r3, #255	; 0xff
 800fece:	757b      	strb	r3, [r7, #21]
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fed6:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fed8:	2100      	movs	r1, #0
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	f7ff fc6b 	bl	800f7b6 <dir_next>
 800fee0:	4603      	mov	r3, r0
 800fee2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fee4:	7dfb      	ldrb	r3, [r7, #23]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	f43f af65 	beq.w	800fdb6 <dir_find+0x34>
 800feec:	e004      	b.n	800fef8 <dir_find+0x176>
		if (res != FR_OK) break;
 800feee:	bf00      	nop
 800fef0:	e002      	b.n	800fef8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800fef2:	bf00      	nop
 800fef4:	e000      	b.n	800fef8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800fef6:	bf00      	nop

	return res;
 800fef8:	7dfb      	ldrb	r3, [r7, #23]
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3718      	adds	r7, #24
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
	...

0800ff04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b08c      	sub	sp, #48	; 0x30
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ff18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d001      	beq.n	800ff24 <dir_register+0x20>
 800ff20:	2306      	movs	r3, #6
 800ff22:	e0e0      	b.n	80100e6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ff24:	2300      	movs	r3, #0
 800ff26:	627b      	str	r3, [r7, #36]	; 0x24
 800ff28:	e002      	b.n	800ff30 <dir_register+0x2c>
 800ff2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2c:	3301      	adds	r3, #1
 800ff2e:	627b      	str	r3, [r7, #36]	; 0x24
 800ff30:	69fb      	ldr	r3, [r7, #28]
 800ff32:	691a      	ldr	r2, [r3, #16]
 800ff34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff36:	005b      	lsls	r3, r3, #1
 800ff38:	4413      	add	r3, r2
 800ff3a:	881b      	ldrh	r3, [r3, #0]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d1f4      	bne.n	800ff2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800ff46:	f107 030c 	add.w	r3, r7, #12
 800ff4a:	220c      	movs	r2, #12
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f7fe fd67 	bl	800ea20 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ff52:	7dfb      	ldrb	r3, [r7, #23]
 800ff54:	f003 0301 	and.w	r3, r3, #1
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d032      	beq.n	800ffc2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	2240      	movs	r2, #64	; 0x40
 800ff60:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800ff64:	2301      	movs	r3, #1
 800ff66:	62bb      	str	r3, [r7, #40]	; 0x28
 800ff68:	e016      	b.n	800ff98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800ff70:	69fb      	ldr	r3, [r7, #28]
 800ff72:	691a      	ldr	r2, [r3, #16]
 800ff74:	f107 010c 	add.w	r1, r7, #12
 800ff78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff7a:	f7ff fe51 	bl	800fc20 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f7ff feff 	bl	800fd82 <dir_find>
 800ff84:	4603      	mov	r3, r0
 800ff86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800ff8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d106      	bne.n	800ffa0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ff92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff94:	3301      	adds	r3, #1
 800ff96:	62bb      	str	r3, [r7, #40]	; 0x28
 800ff98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff9a:	2b63      	cmp	r3, #99	; 0x63
 800ff9c:	d9e5      	bls.n	800ff6a <dir_register+0x66>
 800ff9e:	e000      	b.n	800ffa2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800ffa0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ffa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffa4:	2b64      	cmp	r3, #100	; 0x64
 800ffa6:	d101      	bne.n	800ffac <dir_register+0xa8>
 800ffa8:	2307      	movs	r3, #7
 800ffaa:	e09c      	b.n	80100e6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ffac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ffb0:	2b04      	cmp	r3, #4
 800ffb2:	d002      	beq.n	800ffba <dir_register+0xb6>
 800ffb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ffb8:	e095      	b.n	80100e6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ffba:	7dfa      	ldrb	r2, [r7, #23]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ffc2:	7dfb      	ldrb	r3, [r7, #23]
 800ffc4:	f003 0302 	and.w	r3, r3, #2
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d007      	beq.n	800ffdc <dir_register+0xd8>
 800ffcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffce:	330c      	adds	r3, #12
 800ffd0:	4a47      	ldr	r2, [pc, #284]	; (80100f0 <dir_register+0x1ec>)
 800ffd2:	fba2 2303 	umull	r2, r3, r2, r3
 800ffd6:	089b      	lsrs	r3, r3, #2
 800ffd8:	3301      	adds	r3, #1
 800ffda:	e000      	b.n	800ffde <dir_register+0xda>
 800ffdc:	2301      	movs	r3, #1
 800ffde:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ffe0:	6a39      	ldr	r1, [r7, #32]
 800ffe2:	6878      	ldr	r0, [r7, #4]
 800ffe4:	f7ff fcbd 	bl	800f962 <dir_alloc>
 800ffe8:	4603      	mov	r3, r0
 800ffea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ffee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d148      	bne.n	8010088 <dir_register+0x184>
 800fff6:	6a3b      	ldr	r3, [r7, #32]
 800fff8:	3b01      	subs	r3, #1
 800fffa:	623b      	str	r3, [r7, #32]
 800fffc:	6a3b      	ldr	r3, [r7, #32]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d042      	beq.n	8010088 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	695a      	ldr	r2, [r3, #20]
 8010006:	6a3b      	ldr	r3, [r7, #32]
 8010008:	015b      	lsls	r3, r3, #5
 801000a:	1ad3      	subs	r3, r2, r3
 801000c:	4619      	mov	r1, r3
 801000e:	6878      	ldr	r0, [r7, #4]
 8010010:	f7ff fb48 	bl	800f6a4 <dir_sdi>
 8010014:	4603      	mov	r3, r0
 8010016:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801001a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801001e:	2b00      	cmp	r3, #0
 8010020:	d132      	bne.n	8010088 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	3324      	adds	r3, #36	; 0x24
 8010026:	4618      	mov	r0, r3
 8010028:	f7ff fe8a 	bl	800fd40 <sum_sfn>
 801002c:	4603      	mov	r3, r0
 801002e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	69db      	ldr	r3, [r3, #28]
 8010034:	4619      	mov	r1, r3
 8010036:	69f8      	ldr	r0, [r7, #28]
 8010038:	f7fe ff52 	bl	800eee0 <move_window>
 801003c:	4603      	mov	r3, r0
 801003e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8010042:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010046:	2b00      	cmp	r3, #0
 8010048:	d11d      	bne.n	8010086 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801004a:	69fb      	ldr	r3, [r7, #28]
 801004c:	6918      	ldr	r0, [r3, #16]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	6a19      	ldr	r1, [r3, #32]
 8010052:	6a3b      	ldr	r3, [r7, #32]
 8010054:	b2da      	uxtb	r2, r3
 8010056:	7efb      	ldrb	r3, [r7, #27]
 8010058:	f7ff fd7a 	bl	800fb50 <put_lfn>
				fs->wflag = 1;
 801005c:	69fb      	ldr	r3, [r7, #28]
 801005e:	2201      	movs	r2, #1
 8010060:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8010062:	2100      	movs	r1, #0
 8010064:	6878      	ldr	r0, [r7, #4]
 8010066:	f7ff fba6 	bl	800f7b6 <dir_next>
 801006a:	4603      	mov	r3, r0
 801006c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8010070:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010074:	2b00      	cmp	r3, #0
 8010076:	d107      	bne.n	8010088 <dir_register+0x184>
 8010078:	6a3b      	ldr	r3, [r7, #32]
 801007a:	3b01      	subs	r3, #1
 801007c:	623b      	str	r3, [r7, #32]
 801007e:	6a3b      	ldr	r3, [r7, #32]
 8010080:	2b00      	cmp	r3, #0
 8010082:	d1d5      	bne.n	8010030 <dir_register+0x12c>
 8010084:	e000      	b.n	8010088 <dir_register+0x184>
				if (res != FR_OK) break;
 8010086:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010088:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801008c:	2b00      	cmp	r3, #0
 801008e:	d128      	bne.n	80100e2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	69db      	ldr	r3, [r3, #28]
 8010094:	4619      	mov	r1, r3
 8010096:	69f8      	ldr	r0, [r7, #28]
 8010098:	f7fe ff22 	bl	800eee0 <move_window>
 801009c:	4603      	mov	r3, r0
 801009e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80100a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d11b      	bne.n	80100e2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6a1b      	ldr	r3, [r3, #32]
 80100ae:	2220      	movs	r2, #32
 80100b0:	2100      	movs	r1, #0
 80100b2:	4618      	mov	r0, r3
 80100b4:	f7fe fcd5 	bl	800ea62 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6a18      	ldr	r0, [r3, #32]
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	3324      	adds	r3, #36	; 0x24
 80100c0:	220b      	movs	r2, #11
 80100c2:	4619      	mov	r1, r3
 80100c4:	f7fe fcac 	bl	800ea20 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6a1b      	ldr	r3, [r3, #32]
 80100d2:	330c      	adds	r3, #12
 80100d4:	f002 0218 	and.w	r2, r2, #24
 80100d8:	b2d2      	uxtb	r2, r2
 80100da:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80100dc:	69fb      	ldr	r3, [r7, #28]
 80100de:	2201      	movs	r2, #1
 80100e0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80100e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80100e6:	4618      	mov	r0, r3
 80100e8:	3730      	adds	r7, #48	; 0x30
 80100ea:	46bd      	mov	sp, r7
 80100ec:	bd80      	pop	{r7, pc}
 80100ee:	bf00      	nop
 80100f0:	4ec4ec4f 	.word	0x4ec4ec4f

080100f4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b088      	sub	sp, #32
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
 80100fc:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	2200      	movs	r2, #0
 8010108:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	69db      	ldr	r3, [r3, #28]
 801010e:	2b00      	cmp	r3, #0
 8010110:	f000 80c9 	beq.w	80102a6 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010118:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801011c:	d032      	beq.n	8010184 <get_fileinfo+0x90>
			i = j = 0;
 801011e:	2300      	movs	r3, #0
 8010120:	61bb      	str	r3, [r7, #24]
 8010122:	69bb      	ldr	r3, [r7, #24]
 8010124:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8010126:	e01b      	b.n	8010160 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8010128:	89fb      	ldrh	r3, [r7, #14]
 801012a:	2100      	movs	r1, #0
 801012c:	4618      	mov	r0, r3
 801012e:	f001 fda1 	bl	8011c74 <ff_convert>
 8010132:	4603      	mov	r3, r0
 8010134:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8010136:	89fb      	ldrh	r3, [r7, #14]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d102      	bne.n	8010142 <get_fileinfo+0x4e>
 801013c:	2300      	movs	r3, #0
 801013e:	61fb      	str	r3, [r7, #28]
 8010140:	e01a      	b.n	8010178 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8010142:	69fb      	ldr	r3, [r7, #28]
 8010144:	2bfe      	cmp	r3, #254	; 0xfe
 8010146:	d902      	bls.n	801014e <get_fileinfo+0x5a>
 8010148:	2300      	movs	r3, #0
 801014a:	61fb      	str	r3, [r7, #28]
 801014c:	e014      	b.n	8010178 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 801014e:	69fb      	ldr	r3, [r7, #28]
 8010150:	1c5a      	adds	r2, r3, #1
 8010152:	61fa      	str	r2, [r7, #28]
 8010154:	89fa      	ldrh	r2, [r7, #14]
 8010156:	b2d1      	uxtb	r1, r2
 8010158:	683a      	ldr	r2, [r7, #0]
 801015a:	4413      	add	r3, r2
 801015c:	460a      	mov	r2, r1
 801015e:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8010160:	693b      	ldr	r3, [r7, #16]
 8010162:	691a      	ldr	r2, [r3, #16]
 8010164:	69bb      	ldr	r3, [r7, #24]
 8010166:	1c59      	adds	r1, r3, #1
 8010168:	61b9      	str	r1, [r7, #24]
 801016a:	005b      	lsls	r3, r3, #1
 801016c:	4413      	add	r3, r2
 801016e:	881b      	ldrh	r3, [r3, #0]
 8010170:	81fb      	strh	r3, [r7, #14]
 8010172:	89fb      	ldrh	r3, [r7, #14]
 8010174:	2b00      	cmp	r3, #0
 8010176:	d1d7      	bne.n	8010128 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8010178:	683a      	ldr	r2, [r7, #0]
 801017a:	69fb      	ldr	r3, [r7, #28]
 801017c:	4413      	add	r3, r2
 801017e:	3316      	adds	r3, #22
 8010180:	2200      	movs	r2, #0
 8010182:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8010184:	2300      	movs	r3, #0
 8010186:	61bb      	str	r3, [r7, #24]
 8010188:	69bb      	ldr	r3, [r7, #24]
 801018a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 801018c:	683a      	ldr	r2, [r7, #0]
 801018e:	69fb      	ldr	r3, [r7, #28]
 8010190:	4413      	add	r3, r2
 8010192:	3316      	adds	r3, #22
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8010198:	e04c      	b.n	8010234 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6a1a      	ldr	r2, [r3, #32]
 801019e:	69fb      	ldr	r3, [r7, #28]
 80101a0:	1c59      	adds	r1, r3, #1
 80101a2:	61f9      	str	r1, [r7, #28]
 80101a4:	4413      	add	r3, r2
 80101a6:	781b      	ldrb	r3, [r3, #0]
 80101a8:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 80101aa:	7dfb      	ldrb	r3, [r7, #23]
 80101ac:	2b20      	cmp	r3, #32
 80101ae:	d100      	bne.n	80101b2 <get_fileinfo+0xbe>
 80101b0:	e040      	b.n	8010234 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80101b2:	7dfb      	ldrb	r3, [r7, #23]
 80101b4:	2b05      	cmp	r3, #5
 80101b6:	d101      	bne.n	80101bc <get_fileinfo+0xc8>
 80101b8:	23e5      	movs	r3, #229	; 0xe5
 80101ba:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 80101bc:	69fb      	ldr	r3, [r7, #28]
 80101be:	2b09      	cmp	r3, #9
 80101c0:	d10f      	bne.n	80101e2 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 80101c2:	89bb      	ldrh	r3, [r7, #12]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d105      	bne.n	80101d4 <get_fileinfo+0xe0>
 80101c8:	683a      	ldr	r2, [r7, #0]
 80101ca:	69bb      	ldr	r3, [r7, #24]
 80101cc:	4413      	add	r3, r2
 80101ce:	3316      	adds	r3, #22
 80101d0:	222e      	movs	r2, #46	; 0x2e
 80101d2:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 80101d4:	69bb      	ldr	r3, [r7, #24]
 80101d6:	1c5a      	adds	r2, r3, #1
 80101d8:	61ba      	str	r2, [r7, #24]
 80101da:	683a      	ldr	r2, [r7, #0]
 80101dc:	4413      	add	r3, r2
 80101de:	222e      	movs	r2, #46	; 0x2e
 80101e0:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 80101e2:	683a      	ldr	r2, [r7, #0]
 80101e4:	69bb      	ldr	r3, [r7, #24]
 80101e6:	4413      	add	r3, r2
 80101e8:	3309      	adds	r3, #9
 80101ea:	7dfa      	ldrb	r2, [r7, #23]
 80101ec:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 80101ee:	89bb      	ldrh	r3, [r7, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d11c      	bne.n	801022e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 80101f4:	7dfb      	ldrb	r3, [r7, #23]
 80101f6:	2b40      	cmp	r3, #64	; 0x40
 80101f8:	d913      	bls.n	8010222 <get_fileinfo+0x12e>
 80101fa:	7dfb      	ldrb	r3, [r7, #23]
 80101fc:	2b5a      	cmp	r3, #90	; 0x5a
 80101fe:	d810      	bhi.n	8010222 <get_fileinfo+0x12e>
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a1b      	ldr	r3, [r3, #32]
 8010204:	330c      	adds	r3, #12
 8010206:	781b      	ldrb	r3, [r3, #0]
 8010208:	461a      	mov	r2, r3
 801020a:	69fb      	ldr	r3, [r7, #28]
 801020c:	2b08      	cmp	r3, #8
 801020e:	d901      	bls.n	8010214 <get_fileinfo+0x120>
 8010210:	2310      	movs	r3, #16
 8010212:	e000      	b.n	8010216 <get_fileinfo+0x122>
 8010214:	2308      	movs	r3, #8
 8010216:	4013      	ands	r3, r2
 8010218:	2b00      	cmp	r3, #0
 801021a:	d002      	beq.n	8010222 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 801021c:	7dfb      	ldrb	r3, [r7, #23]
 801021e:	3320      	adds	r3, #32
 8010220:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8010222:	683a      	ldr	r2, [r7, #0]
 8010224:	69bb      	ldr	r3, [r7, #24]
 8010226:	4413      	add	r3, r2
 8010228:	3316      	adds	r3, #22
 801022a:	7dfa      	ldrb	r2, [r7, #23]
 801022c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 801022e:	69bb      	ldr	r3, [r7, #24]
 8010230:	3301      	adds	r3, #1
 8010232:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8010234:	69fb      	ldr	r3, [r7, #28]
 8010236:	2b0a      	cmp	r3, #10
 8010238:	d9af      	bls.n	801019a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 801023a:	89bb      	ldrh	r3, [r7, #12]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d10d      	bne.n	801025c <get_fileinfo+0x168>
		fno->fname[j] = 0;
 8010240:	683a      	ldr	r2, [r7, #0]
 8010242:	69bb      	ldr	r3, [r7, #24]
 8010244:	4413      	add	r3, r2
 8010246:	3316      	adds	r3, #22
 8010248:	2200      	movs	r2, #0
 801024a:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	6a1b      	ldr	r3, [r3, #32]
 8010250:	330c      	adds	r3, #12
 8010252:	781b      	ldrb	r3, [r3, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d101      	bne.n	801025c <get_fileinfo+0x168>
 8010258:	2300      	movs	r3, #0
 801025a:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 801025c:	683a      	ldr	r2, [r7, #0]
 801025e:	69bb      	ldr	r3, [r7, #24]
 8010260:	4413      	add	r3, r2
 8010262:	3309      	adds	r3, #9
 8010264:	2200      	movs	r2, #0
 8010266:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	6a1b      	ldr	r3, [r3, #32]
 801026c:	7ada      	ldrb	r2, [r3, #11]
 801026e:	683b      	ldr	r3, [r7, #0]
 8010270:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6a1b      	ldr	r3, [r3, #32]
 8010276:	331c      	adds	r3, #28
 8010278:	4618      	mov	r0, r3
 801027a:	f7fe fb67 	bl	800e94c <ld_dword>
 801027e:	4602      	mov	r2, r0
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	6a1b      	ldr	r3, [r3, #32]
 8010288:	3316      	adds	r3, #22
 801028a:	4618      	mov	r0, r3
 801028c:	f7fe fb5e 	bl	800e94c <ld_dword>
 8010290:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	b29a      	uxth	r2, r3
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	80da      	strh	r2, [r3, #6]
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	0c1b      	lsrs	r3, r3, #16
 801029e:	b29a      	uxth	r2, r3
 80102a0:	683b      	ldr	r3, [r7, #0]
 80102a2:	809a      	strh	r2, [r3, #4]
 80102a4:	e000      	b.n	80102a8 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80102a6:	bf00      	nop
}
 80102a8:	3720      	adds	r7, #32
 80102aa:	46bd      	mov	sp, r7
 80102ac:	bd80      	pop	{r7, pc}
	...

080102b0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b08a      	sub	sp, #40	; 0x28
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80102ba:	683b      	ldr	r3, [r7, #0]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	613b      	str	r3, [r7, #16]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	691b      	ldr	r3, [r3, #16]
 80102c6:	60fb      	str	r3, [r7, #12]
 80102c8:	2300      	movs	r3, #0
 80102ca:	617b      	str	r3, [r7, #20]
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80102d0:	69bb      	ldr	r3, [r7, #24]
 80102d2:	1c5a      	adds	r2, r3, #1
 80102d4:	61ba      	str	r2, [r7, #24]
 80102d6:	693a      	ldr	r2, [r7, #16]
 80102d8:	4413      	add	r3, r2
 80102da:	781b      	ldrb	r3, [r3, #0]
 80102dc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80102de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102e0:	2b1f      	cmp	r3, #31
 80102e2:	d940      	bls.n	8010366 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80102e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102e6:	2b2f      	cmp	r3, #47	; 0x2f
 80102e8:	d006      	beq.n	80102f8 <create_name+0x48>
 80102ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102ec:	2b5c      	cmp	r3, #92	; 0x5c
 80102ee:	d110      	bne.n	8010312 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80102f0:	e002      	b.n	80102f8 <create_name+0x48>
 80102f2:	69bb      	ldr	r3, [r7, #24]
 80102f4:	3301      	adds	r3, #1
 80102f6:	61bb      	str	r3, [r7, #24]
 80102f8:	693a      	ldr	r2, [r7, #16]
 80102fa:	69bb      	ldr	r3, [r7, #24]
 80102fc:	4413      	add	r3, r2
 80102fe:	781b      	ldrb	r3, [r3, #0]
 8010300:	2b2f      	cmp	r3, #47	; 0x2f
 8010302:	d0f6      	beq.n	80102f2 <create_name+0x42>
 8010304:	693a      	ldr	r2, [r7, #16]
 8010306:	69bb      	ldr	r3, [r7, #24]
 8010308:	4413      	add	r3, r2
 801030a:	781b      	ldrb	r3, [r3, #0]
 801030c:	2b5c      	cmp	r3, #92	; 0x5c
 801030e:	d0f0      	beq.n	80102f2 <create_name+0x42>
			break;
 8010310:	e02a      	b.n	8010368 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	2bfe      	cmp	r3, #254	; 0xfe
 8010316:	d901      	bls.n	801031c <create_name+0x6c>
 8010318:	2306      	movs	r3, #6
 801031a:	e177      	b.n	801060c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 801031c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801031e:	b2db      	uxtb	r3, r3
 8010320:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8010322:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010324:	2101      	movs	r1, #1
 8010326:	4618      	mov	r0, r3
 8010328:	f001 fca4 	bl	8011c74 <ff_convert>
 801032c:	4603      	mov	r3, r0
 801032e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8010330:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010332:	2b00      	cmp	r3, #0
 8010334:	d101      	bne.n	801033a <create_name+0x8a>
 8010336:	2306      	movs	r3, #6
 8010338:	e168      	b.n	801060c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801033a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801033c:	2b7f      	cmp	r3, #127	; 0x7f
 801033e:	d809      	bhi.n	8010354 <create_name+0xa4>
 8010340:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010342:	4619      	mov	r1, r3
 8010344:	48b3      	ldr	r0, [pc, #716]	; (8010614 <create_name+0x364>)
 8010346:	f7fe fbce 	bl	800eae6 <chk_chr>
 801034a:	4603      	mov	r3, r0
 801034c:	2b00      	cmp	r3, #0
 801034e:	d001      	beq.n	8010354 <create_name+0xa4>
 8010350:	2306      	movs	r3, #6
 8010352:	e15b      	b.n	801060c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8010354:	697b      	ldr	r3, [r7, #20]
 8010356:	1c5a      	adds	r2, r3, #1
 8010358:	617a      	str	r2, [r7, #20]
 801035a:	005b      	lsls	r3, r3, #1
 801035c:	68fa      	ldr	r2, [r7, #12]
 801035e:	4413      	add	r3, r2
 8010360:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010362:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8010364:	e7b4      	b.n	80102d0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8010366:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8010368:	693a      	ldr	r2, [r7, #16]
 801036a:	69bb      	ldr	r3, [r7, #24]
 801036c:	441a      	add	r2, r3
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010372:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010374:	2b1f      	cmp	r3, #31
 8010376:	d801      	bhi.n	801037c <create_name+0xcc>
 8010378:	2304      	movs	r3, #4
 801037a:	e000      	b.n	801037e <create_name+0xce>
 801037c:	2300      	movs	r3, #0
 801037e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010382:	e011      	b.n	80103a8 <create_name+0xf8>
		w = lfn[di - 1];
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801038a:	3b01      	subs	r3, #1
 801038c:	005b      	lsls	r3, r3, #1
 801038e:	68fa      	ldr	r2, [r7, #12]
 8010390:	4413      	add	r3, r2
 8010392:	881b      	ldrh	r3, [r3, #0]
 8010394:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8010396:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010398:	2b20      	cmp	r3, #32
 801039a:	d002      	beq.n	80103a2 <create_name+0xf2>
 801039c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801039e:	2b2e      	cmp	r3, #46	; 0x2e
 80103a0:	d106      	bne.n	80103b0 <create_name+0x100>
		di--;
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	3b01      	subs	r3, #1
 80103a6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80103a8:	697b      	ldr	r3, [r7, #20]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d1ea      	bne.n	8010384 <create_name+0xd4>
 80103ae:	e000      	b.n	80103b2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80103b0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	005b      	lsls	r3, r3, #1
 80103b6:	68fa      	ldr	r2, [r7, #12]
 80103b8:	4413      	add	r3, r2
 80103ba:	2200      	movs	r2, #0
 80103bc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d101      	bne.n	80103c8 <create_name+0x118>
 80103c4:	2306      	movs	r3, #6
 80103c6:	e121      	b.n	801060c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	3324      	adds	r3, #36	; 0x24
 80103cc:	220b      	movs	r2, #11
 80103ce:	2120      	movs	r1, #32
 80103d0:	4618      	mov	r0, r3
 80103d2:	f7fe fb46 	bl	800ea62 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80103d6:	2300      	movs	r3, #0
 80103d8:	61bb      	str	r3, [r7, #24]
 80103da:	e002      	b.n	80103e2 <create_name+0x132>
 80103dc:	69bb      	ldr	r3, [r7, #24]
 80103de:	3301      	adds	r3, #1
 80103e0:	61bb      	str	r3, [r7, #24]
 80103e2:	69bb      	ldr	r3, [r7, #24]
 80103e4:	005b      	lsls	r3, r3, #1
 80103e6:	68fa      	ldr	r2, [r7, #12]
 80103e8:	4413      	add	r3, r2
 80103ea:	881b      	ldrh	r3, [r3, #0]
 80103ec:	2b20      	cmp	r3, #32
 80103ee:	d0f5      	beq.n	80103dc <create_name+0x12c>
 80103f0:	69bb      	ldr	r3, [r7, #24]
 80103f2:	005b      	lsls	r3, r3, #1
 80103f4:	68fa      	ldr	r2, [r7, #12]
 80103f6:	4413      	add	r3, r2
 80103f8:	881b      	ldrh	r3, [r3, #0]
 80103fa:	2b2e      	cmp	r3, #46	; 0x2e
 80103fc:	d0ee      	beq.n	80103dc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80103fe:	69bb      	ldr	r3, [r7, #24]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d009      	beq.n	8010418 <create_name+0x168>
 8010404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010408:	f043 0303 	orr.w	r3, r3, #3
 801040c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8010410:	e002      	b.n	8010418 <create_name+0x168>
 8010412:	697b      	ldr	r3, [r7, #20]
 8010414:	3b01      	subs	r3, #1
 8010416:	617b      	str	r3, [r7, #20]
 8010418:	697b      	ldr	r3, [r7, #20]
 801041a:	2b00      	cmp	r3, #0
 801041c:	d009      	beq.n	8010432 <create_name+0x182>
 801041e:	697b      	ldr	r3, [r7, #20]
 8010420:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010424:	3b01      	subs	r3, #1
 8010426:	005b      	lsls	r3, r3, #1
 8010428:	68fa      	ldr	r2, [r7, #12]
 801042a:	4413      	add	r3, r2
 801042c:	881b      	ldrh	r3, [r3, #0]
 801042e:	2b2e      	cmp	r3, #46	; 0x2e
 8010430:	d1ef      	bne.n	8010412 <create_name+0x162>

	i = b = 0; ni = 8;
 8010432:	2300      	movs	r3, #0
 8010434:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010438:	2300      	movs	r3, #0
 801043a:	623b      	str	r3, [r7, #32]
 801043c:	2308      	movs	r3, #8
 801043e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8010440:	69bb      	ldr	r3, [r7, #24]
 8010442:	1c5a      	adds	r2, r3, #1
 8010444:	61ba      	str	r2, [r7, #24]
 8010446:	005b      	lsls	r3, r3, #1
 8010448:	68fa      	ldr	r2, [r7, #12]
 801044a:	4413      	add	r3, r2
 801044c:	881b      	ldrh	r3, [r3, #0]
 801044e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8010450:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010452:	2b00      	cmp	r3, #0
 8010454:	f000 8090 	beq.w	8010578 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8010458:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801045a:	2b20      	cmp	r3, #32
 801045c:	d006      	beq.n	801046c <create_name+0x1bc>
 801045e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010460:	2b2e      	cmp	r3, #46	; 0x2e
 8010462:	d10a      	bne.n	801047a <create_name+0x1ca>
 8010464:	69ba      	ldr	r2, [r7, #24]
 8010466:	697b      	ldr	r3, [r7, #20]
 8010468:	429a      	cmp	r2, r3
 801046a:	d006      	beq.n	801047a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801046c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010470:	f043 0303 	orr.w	r3, r3, #3
 8010474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010478:	e07d      	b.n	8010576 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801047a:	6a3a      	ldr	r2, [r7, #32]
 801047c:	69fb      	ldr	r3, [r7, #28]
 801047e:	429a      	cmp	r2, r3
 8010480:	d203      	bcs.n	801048a <create_name+0x1da>
 8010482:	69ba      	ldr	r2, [r7, #24]
 8010484:	697b      	ldr	r3, [r7, #20]
 8010486:	429a      	cmp	r2, r3
 8010488:	d123      	bne.n	80104d2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801048a:	69fb      	ldr	r3, [r7, #28]
 801048c:	2b0b      	cmp	r3, #11
 801048e:	d106      	bne.n	801049e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8010490:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010494:	f043 0303 	orr.w	r3, r3, #3
 8010498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801049c:	e06f      	b.n	801057e <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801049e:	69ba      	ldr	r2, [r7, #24]
 80104a0:	697b      	ldr	r3, [r7, #20]
 80104a2:	429a      	cmp	r2, r3
 80104a4:	d005      	beq.n	80104b2 <create_name+0x202>
 80104a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104aa:	f043 0303 	orr.w	r3, r3, #3
 80104ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80104b2:	69ba      	ldr	r2, [r7, #24]
 80104b4:	697b      	ldr	r3, [r7, #20]
 80104b6:	429a      	cmp	r2, r3
 80104b8:	d860      	bhi.n	801057c <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80104ba:	697b      	ldr	r3, [r7, #20]
 80104bc:	61bb      	str	r3, [r7, #24]
 80104be:	2308      	movs	r3, #8
 80104c0:	623b      	str	r3, [r7, #32]
 80104c2:	230b      	movs	r3, #11
 80104c4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80104c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80104d0:	e051      	b.n	8010576 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80104d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104d4:	2b7f      	cmp	r3, #127	; 0x7f
 80104d6:	d914      	bls.n	8010502 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80104d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104da:	2100      	movs	r1, #0
 80104dc:	4618      	mov	r0, r3
 80104de:	f001 fbc9 	bl	8011c74 <ff_convert>
 80104e2:	4603      	mov	r3, r0
 80104e4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80104e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d004      	beq.n	80104f6 <create_name+0x246>
 80104ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104ee:	3b80      	subs	r3, #128	; 0x80
 80104f0:	4a49      	ldr	r2, [pc, #292]	; (8010618 <create_name+0x368>)
 80104f2:	5cd3      	ldrb	r3, [r2, r3]
 80104f4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80104f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104fa:	f043 0302 	orr.w	r3, r3, #2
 80104fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8010502:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010504:	2b00      	cmp	r3, #0
 8010506:	d007      	beq.n	8010518 <create_name+0x268>
 8010508:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801050a:	4619      	mov	r1, r3
 801050c:	4843      	ldr	r0, [pc, #268]	; (801061c <create_name+0x36c>)
 801050e:	f7fe faea 	bl	800eae6 <chk_chr>
 8010512:	4603      	mov	r3, r0
 8010514:	2b00      	cmp	r3, #0
 8010516:	d008      	beq.n	801052a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8010518:	235f      	movs	r3, #95	; 0x5f
 801051a:	84bb      	strh	r3, [r7, #36]	; 0x24
 801051c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010520:	f043 0303 	orr.w	r3, r3, #3
 8010524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010528:	e01b      	b.n	8010562 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801052a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801052c:	2b40      	cmp	r3, #64	; 0x40
 801052e:	d909      	bls.n	8010544 <create_name+0x294>
 8010530:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010532:	2b5a      	cmp	r3, #90	; 0x5a
 8010534:	d806      	bhi.n	8010544 <create_name+0x294>
					b |= 2;
 8010536:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801053a:	f043 0302 	orr.w	r3, r3, #2
 801053e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010542:	e00e      	b.n	8010562 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8010544:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010546:	2b60      	cmp	r3, #96	; 0x60
 8010548:	d90b      	bls.n	8010562 <create_name+0x2b2>
 801054a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801054c:	2b7a      	cmp	r3, #122	; 0x7a
 801054e:	d808      	bhi.n	8010562 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8010550:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010554:	f043 0301 	orr.w	r3, r3, #1
 8010558:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801055c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801055e:	3b20      	subs	r3, #32
 8010560:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8010562:	6a3b      	ldr	r3, [r7, #32]
 8010564:	1c5a      	adds	r2, r3, #1
 8010566:	623a      	str	r2, [r7, #32]
 8010568:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801056a:	b2d1      	uxtb	r1, r2
 801056c:	687a      	ldr	r2, [r7, #4]
 801056e:	4413      	add	r3, r2
 8010570:	460a      	mov	r2, r1
 8010572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8010576:	e763      	b.n	8010440 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8010578:	bf00      	nop
 801057a:	e000      	b.n	801057e <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 801057c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010584:	2be5      	cmp	r3, #229	; 0xe5
 8010586:	d103      	bne.n	8010590 <create_name+0x2e0>
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2205      	movs	r2, #5
 801058c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	2b08      	cmp	r3, #8
 8010594:	d104      	bne.n	80105a0 <create_name+0x2f0>
 8010596:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801059a:	009b      	lsls	r3, r3, #2
 801059c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80105a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80105a4:	f003 030c 	and.w	r3, r3, #12
 80105a8:	2b0c      	cmp	r3, #12
 80105aa:	d005      	beq.n	80105b8 <create_name+0x308>
 80105ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80105b0:	f003 0303 	and.w	r3, r3, #3
 80105b4:	2b03      	cmp	r3, #3
 80105b6:	d105      	bne.n	80105c4 <create_name+0x314>
 80105b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105bc:	f043 0302 	orr.w	r3, r3, #2
 80105c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80105c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105c8:	f003 0302 	and.w	r3, r3, #2
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d117      	bne.n	8010600 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80105d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80105d4:	f003 0303 	and.w	r3, r3, #3
 80105d8:	2b01      	cmp	r3, #1
 80105da:	d105      	bne.n	80105e8 <create_name+0x338>
 80105dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105e0:	f043 0310 	orr.w	r3, r3, #16
 80105e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80105e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80105ec:	f003 030c 	and.w	r3, r3, #12
 80105f0:	2b04      	cmp	r3, #4
 80105f2:	d105      	bne.n	8010600 <create_name+0x350>
 80105f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105f8:	f043 0308 	orr.w	r3, r3, #8
 80105fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8010606:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 801060a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801060c:	4618      	mov	r0, r3
 801060e:	3728      	adds	r7, #40	; 0x28
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	08019dc4 	.word	0x08019dc4
 8010618:	0801dcc8 	.word	0x0801dcc8
 801061c:	08019dd0 	.word	0x08019dd0

08010620 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010620:	b580      	push	{r7, lr}
 8010622:	b086      	sub	sp, #24
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
 8010628:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010634:	e002      	b.n	801063c <follow_path+0x1c>
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	3301      	adds	r3, #1
 801063a:	603b      	str	r3, [r7, #0]
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	781b      	ldrb	r3, [r3, #0]
 8010640:	2b2f      	cmp	r3, #47	; 0x2f
 8010642:	d0f8      	beq.n	8010636 <follow_path+0x16>
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2b5c      	cmp	r3, #92	; 0x5c
 801064a:	d0f4      	beq.n	8010636 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801064c:	693b      	ldr	r3, [r7, #16]
 801064e:	2200      	movs	r2, #0
 8010650:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	2b1f      	cmp	r3, #31
 8010658:	d80a      	bhi.n	8010670 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2280      	movs	r2, #128	; 0x80
 801065e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010662:	2100      	movs	r1, #0
 8010664:	6878      	ldr	r0, [r7, #4]
 8010666:	f7ff f81d 	bl	800f6a4 <dir_sdi>
 801066a:	4603      	mov	r3, r0
 801066c:	75fb      	strb	r3, [r7, #23]
 801066e:	e048      	b.n	8010702 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010670:	463b      	mov	r3, r7
 8010672:	4619      	mov	r1, r3
 8010674:	6878      	ldr	r0, [r7, #4]
 8010676:	f7ff fe1b 	bl	80102b0 <create_name>
 801067a:	4603      	mov	r3, r0
 801067c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801067e:	7dfb      	ldrb	r3, [r7, #23]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d139      	bne.n	80106f8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f7ff fb7c 	bl	800fd82 <dir_find>
 801068a:	4603      	mov	r3, r0
 801068c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010694:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010696:	7dfb      	ldrb	r3, [r7, #23]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d00a      	beq.n	80106b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801069c:	7dfb      	ldrb	r3, [r7, #23]
 801069e:	2b04      	cmp	r3, #4
 80106a0:	d12c      	bne.n	80106fc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80106a2:	7afb      	ldrb	r3, [r7, #11]
 80106a4:	f003 0304 	and.w	r3, r3, #4
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d127      	bne.n	80106fc <follow_path+0xdc>
 80106ac:	2305      	movs	r3, #5
 80106ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80106b0:	e024      	b.n	80106fc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80106b2:	7afb      	ldrb	r3, [r7, #11]
 80106b4:	f003 0304 	and.w	r3, r3, #4
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d121      	bne.n	8010700 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80106bc:	693b      	ldr	r3, [r7, #16]
 80106be:	799b      	ldrb	r3, [r3, #6]
 80106c0:	f003 0310 	and.w	r3, r3, #16
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d102      	bne.n	80106ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 80106c8:	2305      	movs	r3, #5
 80106ca:	75fb      	strb	r3, [r7, #23]
 80106cc:	e019      	b.n	8010702 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	695b      	ldr	r3, [r3, #20]
 80106d8:	68fa      	ldr	r2, [r7, #12]
 80106da:	8992      	ldrh	r2, [r2, #12]
 80106dc:	fbb3 f0f2 	udiv	r0, r3, r2
 80106e0:	fb02 f200 	mul.w	r2, r2, r0
 80106e4:	1a9b      	subs	r3, r3, r2
 80106e6:	440b      	add	r3, r1
 80106e8:	4619      	mov	r1, r3
 80106ea:	68f8      	ldr	r0, [r7, #12]
 80106ec:	f7ff f980 	bl	800f9f0 <ld_clust>
 80106f0:	4602      	mov	r2, r0
 80106f2:	693b      	ldr	r3, [r7, #16]
 80106f4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80106f6:	e7bb      	b.n	8010670 <follow_path+0x50>
			if (res != FR_OK) break;
 80106f8:	bf00      	nop
 80106fa:	e002      	b.n	8010702 <follow_path+0xe2>
				break;
 80106fc:	bf00      	nop
 80106fe:	e000      	b.n	8010702 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010700:	bf00      	nop
			}
		}
	}

	return res;
 8010702:	7dfb      	ldrb	r3, [r7, #23]
}
 8010704:	4618      	mov	r0, r3
 8010706:	3718      	adds	r7, #24
 8010708:	46bd      	mov	sp, r7
 801070a:	bd80      	pop	{r7, pc}

0801070c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801070c:	b480      	push	{r7}
 801070e:	b087      	sub	sp, #28
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010714:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010718:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d031      	beq.n	8010786 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	617b      	str	r3, [r7, #20]
 8010728:	e002      	b.n	8010730 <get_ldnumber+0x24>
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	3301      	adds	r3, #1
 801072e:	617b      	str	r3, [r7, #20]
 8010730:	697b      	ldr	r3, [r7, #20]
 8010732:	781b      	ldrb	r3, [r3, #0]
 8010734:	2b1f      	cmp	r3, #31
 8010736:	d903      	bls.n	8010740 <get_ldnumber+0x34>
 8010738:	697b      	ldr	r3, [r7, #20]
 801073a:	781b      	ldrb	r3, [r3, #0]
 801073c:	2b3a      	cmp	r3, #58	; 0x3a
 801073e:	d1f4      	bne.n	801072a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	2b3a      	cmp	r3, #58	; 0x3a
 8010746:	d11c      	bne.n	8010782 <get_ldnumber+0x76>
			tp = *path;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	1c5a      	adds	r2, r3, #1
 8010752:	60fa      	str	r2, [r7, #12]
 8010754:	781b      	ldrb	r3, [r3, #0]
 8010756:	3b30      	subs	r3, #48	; 0x30
 8010758:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801075a:	68bb      	ldr	r3, [r7, #8]
 801075c:	2b09      	cmp	r3, #9
 801075e:	d80e      	bhi.n	801077e <get_ldnumber+0x72>
 8010760:	68fa      	ldr	r2, [r7, #12]
 8010762:	697b      	ldr	r3, [r7, #20]
 8010764:	429a      	cmp	r2, r3
 8010766:	d10a      	bne.n	801077e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010768:	68bb      	ldr	r3, [r7, #8]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d107      	bne.n	801077e <get_ldnumber+0x72>
					vol = (int)i;
 801076e:	68bb      	ldr	r3, [r7, #8]
 8010770:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010772:	697b      	ldr	r3, [r7, #20]
 8010774:	3301      	adds	r3, #1
 8010776:	617b      	str	r3, [r7, #20]
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	697a      	ldr	r2, [r7, #20]
 801077c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	e002      	b.n	8010788 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010782:	2300      	movs	r3, #0
 8010784:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010786:	693b      	ldr	r3, [r7, #16]
}
 8010788:	4618      	mov	r0, r3
 801078a:	371c      	adds	r7, #28
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr

08010794 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b082      	sub	sp, #8
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2200      	movs	r2, #0
 80107a2:	70da      	strb	r2, [r3, #3]
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80107aa:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80107ac:	6839      	ldr	r1, [r7, #0]
 80107ae:	6878      	ldr	r0, [r7, #4]
 80107b0:	f7fe fb96 	bl	800eee0 <move_window>
 80107b4:	4603      	mov	r3, r0
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d001      	beq.n	80107be <check_fs+0x2a>
 80107ba:	2304      	movs	r3, #4
 80107bc:	e038      	b.n	8010830 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	333c      	adds	r3, #60	; 0x3c
 80107c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80107c6:	4618      	mov	r0, r3
 80107c8:	f7fe f8a8 	bl	800e91c <ld_word>
 80107cc:	4603      	mov	r3, r0
 80107ce:	461a      	mov	r2, r3
 80107d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80107d4:	429a      	cmp	r2, r3
 80107d6:	d001      	beq.n	80107dc <check_fs+0x48>
 80107d8:	2303      	movs	r3, #3
 80107da:	e029      	b.n	8010830 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80107e2:	2be9      	cmp	r3, #233	; 0xe9
 80107e4:	d009      	beq.n	80107fa <check_fs+0x66>
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80107ec:	2beb      	cmp	r3, #235	; 0xeb
 80107ee:	d11e      	bne.n	801082e <check_fs+0x9a>
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80107f6:	2b90      	cmp	r3, #144	; 0x90
 80107f8:	d119      	bne.n	801082e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	333c      	adds	r3, #60	; 0x3c
 80107fe:	3336      	adds	r3, #54	; 0x36
 8010800:	4618      	mov	r0, r3
 8010802:	f7fe f8a3 	bl	800e94c <ld_dword>
 8010806:	4603      	mov	r3, r0
 8010808:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801080c:	4a0a      	ldr	r2, [pc, #40]	; (8010838 <check_fs+0xa4>)
 801080e:	4293      	cmp	r3, r2
 8010810:	d101      	bne.n	8010816 <check_fs+0x82>
 8010812:	2300      	movs	r3, #0
 8010814:	e00c      	b.n	8010830 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	333c      	adds	r3, #60	; 0x3c
 801081a:	3352      	adds	r3, #82	; 0x52
 801081c:	4618      	mov	r0, r3
 801081e:	f7fe f895 	bl	800e94c <ld_dword>
 8010822:	4603      	mov	r3, r0
 8010824:	4a05      	ldr	r2, [pc, #20]	; (801083c <check_fs+0xa8>)
 8010826:	4293      	cmp	r3, r2
 8010828:	d101      	bne.n	801082e <check_fs+0x9a>
 801082a:	2300      	movs	r3, #0
 801082c:	e000      	b.n	8010830 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801082e:	2302      	movs	r3, #2
}
 8010830:	4618      	mov	r0, r3
 8010832:	3708      	adds	r7, #8
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}
 8010838:	00544146 	.word	0x00544146
 801083c:	33544146 	.word	0x33544146

08010840 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b096      	sub	sp, #88	; 0x58
 8010844:	af00      	add	r7, sp, #0
 8010846:	60f8      	str	r0, [r7, #12]
 8010848:	60b9      	str	r1, [r7, #8]
 801084a:	4613      	mov	r3, r2
 801084c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	2200      	movs	r2, #0
 8010852:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010854:	68f8      	ldr	r0, [r7, #12]
 8010856:	f7ff ff59 	bl	801070c <get_ldnumber>
 801085a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801085c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801085e:	2b00      	cmp	r3, #0
 8010860:	da01      	bge.n	8010866 <find_volume+0x26>
 8010862:	230b      	movs	r3, #11
 8010864:	e26c      	b.n	8010d40 <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010866:	4aa4      	ldr	r2, [pc, #656]	; (8010af8 <find_volume+0x2b8>)
 8010868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801086a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801086e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010872:	2b00      	cmp	r3, #0
 8010874:	d101      	bne.n	801087a <find_volume+0x3a>
 8010876:	230c      	movs	r3, #12
 8010878:	e262      	b.n	8010d40 <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 801087a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801087c:	f7fe f94e 	bl	800eb1c <lock_fs>
 8010880:	4603      	mov	r3, r0
 8010882:	2b00      	cmp	r3, #0
 8010884:	d101      	bne.n	801088a <find_volume+0x4a>
 8010886:	230f      	movs	r3, #15
 8010888:	e25a      	b.n	8010d40 <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 801088a:	68bb      	ldr	r3, [r7, #8]
 801088c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801088e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010890:	79fb      	ldrb	r3, [r7, #7]
 8010892:	f023 0301 	bic.w	r3, r3, #1
 8010896:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801089a:	781b      	ldrb	r3, [r3, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d01a      	beq.n	80108d6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 80108a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a2:	785b      	ldrb	r3, [r3, #1]
 80108a4:	4618      	mov	r0, r3
 80108a6:	f7fd ff9b 	bl	800e7e0 <disk_status>
 80108aa:	4603      	mov	r3, r0
 80108ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80108b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80108b4:	f003 0301 	and.w	r3, r3, #1
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d10c      	bne.n	80108d6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80108bc:	79fb      	ldrb	r3, [r7, #7]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d007      	beq.n	80108d2 <find_volume+0x92>
 80108c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80108c6:	f003 0304 	and.w	r3, r3, #4
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d001      	beq.n	80108d2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80108ce:	230a      	movs	r3, #10
 80108d0:	e236      	b.n	8010d40 <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 80108d2:	2300      	movs	r3, #0
 80108d4:	e234      	b.n	8010d40 <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80108d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108d8:	2200      	movs	r2, #0
 80108da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80108dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80108de:	b2da      	uxtb	r2, r3
 80108e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80108e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e6:	785b      	ldrb	r3, [r3, #1]
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7fd ff93 	bl	800e814 <disk_initialize>
 80108ee:	4603      	mov	r3, r0
 80108f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80108f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80108f8:	f003 0301 	and.w	r3, r3, #1
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d001      	beq.n	8010904 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010900:	2303      	movs	r3, #3
 8010902:	e21d      	b.n	8010d40 <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010904:	79fb      	ldrb	r3, [r7, #7]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d007      	beq.n	801091a <find_volume+0xda>
 801090a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801090e:	f003 0304 	and.w	r3, r3, #4
 8010912:	2b00      	cmp	r3, #0
 8010914:	d001      	beq.n	801091a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8010916:	230a      	movs	r3, #10
 8010918:	e212      	b.n	8010d40 <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801091a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801091c:	7858      	ldrb	r0, [r3, #1]
 801091e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010920:	330c      	adds	r3, #12
 8010922:	461a      	mov	r2, r3
 8010924:	2102      	movs	r1, #2
 8010926:	f7fd ffdb 	bl	800e8e0 <disk_ioctl>
 801092a:	4603      	mov	r3, r0
 801092c:	2b00      	cmp	r3, #0
 801092e:	d001      	beq.n	8010934 <find_volume+0xf4>
 8010930:	2301      	movs	r3, #1
 8010932:	e205      	b.n	8010d40 <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8010934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010936:	899b      	ldrh	r3, [r3, #12]
 8010938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801093c:	d80d      	bhi.n	801095a <find_volume+0x11a>
 801093e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010940:	899b      	ldrh	r3, [r3, #12]
 8010942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010946:	d308      	bcc.n	801095a <find_volume+0x11a>
 8010948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801094a:	899b      	ldrh	r3, [r3, #12]
 801094c:	461a      	mov	r2, r3
 801094e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010950:	899b      	ldrh	r3, [r3, #12]
 8010952:	3b01      	subs	r3, #1
 8010954:	4013      	ands	r3, r2
 8010956:	2b00      	cmp	r3, #0
 8010958:	d001      	beq.n	801095e <find_volume+0x11e>
 801095a:	2301      	movs	r3, #1
 801095c:	e1f0      	b.n	8010d40 <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801095e:	2300      	movs	r3, #0
 8010960:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010962:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010964:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010966:	f7ff ff15 	bl	8010794 <check_fs>
 801096a:	4603      	mov	r3, r0
 801096c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010970:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010974:	2b02      	cmp	r3, #2
 8010976:	d14b      	bne.n	8010a10 <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010978:	2300      	movs	r3, #0
 801097a:	643b      	str	r3, [r7, #64]	; 0x40
 801097c:	e01f      	b.n	80109be <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801097e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010980:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8010984:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010986:	011b      	lsls	r3, r3, #4
 8010988:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801098c:	4413      	add	r3, r2
 801098e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010992:	3304      	adds	r3, #4
 8010994:	781b      	ldrb	r3, [r3, #0]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d006      	beq.n	80109a8 <find_volume+0x168>
 801099a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801099c:	3308      	adds	r3, #8
 801099e:	4618      	mov	r0, r3
 80109a0:	f7fd ffd4 	bl	800e94c <ld_dword>
 80109a4:	4602      	mov	r2, r0
 80109a6:	e000      	b.n	80109aa <find_volume+0x16a>
 80109a8:	2200      	movs	r2, #0
 80109aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109ac:	009b      	lsls	r3, r3, #2
 80109ae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80109b2:	440b      	add	r3, r1
 80109b4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80109b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109ba:	3301      	adds	r3, #1
 80109bc:	643b      	str	r3, [r7, #64]	; 0x40
 80109be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109c0:	2b03      	cmp	r3, #3
 80109c2:	d9dc      	bls.n	801097e <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80109c4:	2300      	movs	r3, #0
 80109c6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80109c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d002      	beq.n	80109d4 <find_volume+0x194>
 80109ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109d0:	3b01      	subs	r3, #1
 80109d2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80109d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109d6:	009b      	lsls	r3, r3, #2
 80109d8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80109dc:	4413      	add	r3, r2
 80109de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80109e2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80109e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d005      	beq.n	80109f6 <find_volume+0x1b6>
 80109ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80109ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80109ee:	f7ff fed1 	bl	8010794 <check_fs>
 80109f2:	4603      	mov	r3, r0
 80109f4:	e000      	b.n	80109f8 <find_volume+0x1b8>
 80109f6:	2303      	movs	r3, #3
 80109f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80109fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a00:	2b01      	cmp	r3, #1
 8010a02:	d905      	bls.n	8010a10 <find_volume+0x1d0>
 8010a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a06:	3301      	adds	r3, #1
 8010a08:	643b      	str	r3, [r7, #64]	; 0x40
 8010a0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a0c:	2b03      	cmp	r3, #3
 8010a0e:	d9e1      	bls.n	80109d4 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010a10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a14:	2b04      	cmp	r3, #4
 8010a16:	d101      	bne.n	8010a1c <find_volume+0x1dc>
 8010a18:	2301      	movs	r3, #1
 8010a1a:	e191      	b.n	8010d40 <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010a1c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a20:	2b01      	cmp	r3, #1
 8010a22:	d901      	bls.n	8010a28 <find_volume+0x1e8>
 8010a24:	230d      	movs	r3, #13
 8010a26:	e18b      	b.n	8010d40 <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a2a:	333c      	adds	r3, #60	; 0x3c
 8010a2c:	330b      	adds	r3, #11
 8010a2e:	4618      	mov	r0, r3
 8010a30:	f7fd ff74 	bl	800e91c <ld_word>
 8010a34:	4603      	mov	r3, r0
 8010a36:	461a      	mov	r2, r3
 8010a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a3a:	899b      	ldrh	r3, [r3, #12]
 8010a3c:	429a      	cmp	r2, r3
 8010a3e:	d001      	beq.n	8010a44 <find_volume+0x204>
 8010a40:	230d      	movs	r3, #13
 8010a42:	e17d      	b.n	8010d40 <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a46:	333c      	adds	r3, #60	; 0x3c
 8010a48:	3316      	adds	r3, #22
 8010a4a:	4618      	mov	r0, r3
 8010a4c:	f7fd ff66 	bl	800e91c <ld_word>
 8010a50:	4603      	mov	r3, r0
 8010a52:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d106      	bne.n	8010a68 <find_volume+0x228>
 8010a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a5c:	333c      	adds	r3, #60	; 0x3c
 8010a5e:	3324      	adds	r3, #36	; 0x24
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7fd ff73 	bl	800e94c <ld_dword>
 8010a66:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010a6c:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a70:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8010a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a76:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a7a:	789b      	ldrb	r3, [r3, #2]
 8010a7c:	2b01      	cmp	r3, #1
 8010a7e:	d005      	beq.n	8010a8c <find_volume+0x24c>
 8010a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a82:	789b      	ldrb	r3, [r3, #2]
 8010a84:	2b02      	cmp	r3, #2
 8010a86:	d001      	beq.n	8010a8c <find_volume+0x24c>
 8010a88:	230d      	movs	r3, #13
 8010a8a:	e159      	b.n	8010d40 <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a8e:	789b      	ldrb	r3, [r3, #2]
 8010a90:	461a      	mov	r2, r3
 8010a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a94:	fb02 f303 	mul.w	r3, r2, r3
 8010a98:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a9c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8010aa0:	b29a      	uxth	r2, r3
 8010aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aa4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aa8:	895b      	ldrh	r3, [r3, #10]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d008      	beq.n	8010ac0 <find_volume+0x280>
 8010aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab0:	895b      	ldrh	r3, [r3, #10]
 8010ab2:	461a      	mov	r2, r3
 8010ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab6:	895b      	ldrh	r3, [r3, #10]
 8010ab8:	3b01      	subs	r3, #1
 8010aba:	4013      	ands	r3, r2
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d001      	beq.n	8010ac4 <find_volume+0x284>
 8010ac0:	230d      	movs	r3, #13
 8010ac2:	e13d      	b.n	8010d40 <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac6:	333c      	adds	r3, #60	; 0x3c
 8010ac8:	3311      	adds	r3, #17
 8010aca:	4618      	mov	r0, r3
 8010acc:	f7fd ff26 	bl	800e91c <ld_word>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	461a      	mov	r2, r3
 8010ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ad6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ada:	891b      	ldrh	r3, [r3, #8]
 8010adc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ade:	8992      	ldrh	r2, [r2, #12]
 8010ae0:	0952      	lsrs	r2, r2, #5
 8010ae2:	b292      	uxth	r2, r2
 8010ae4:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ae8:	fb02 f201 	mul.w	r2, r2, r1
 8010aec:	1a9b      	subs	r3, r3, r2
 8010aee:	b29b      	uxth	r3, r3
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d003      	beq.n	8010afc <find_volume+0x2bc>
 8010af4:	230d      	movs	r3, #13
 8010af6:	e123      	b.n	8010d40 <find_volume+0x500>
 8010af8:	200007b4 	.word	0x200007b4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010afe:	333c      	adds	r3, #60	; 0x3c
 8010b00:	3313      	adds	r3, #19
 8010b02:	4618      	mov	r0, r3
 8010b04:	f7fd ff0a 	bl	800e91c <ld_word>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010b0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d106      	bne.n	8010b20 <find_volume+0x2e0>
 8010b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b14:	333c      	adds	r3, #60	; 0x3c
 8010b16:	3320      	adds	r3, #32
 8010b18:	4618      	mov	r0, r3
 8010b1a:	f7fd ff17 	bl	800e94c <ld_dword>
 8010b1e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b22:	333c      	adds	r3, #60	; 0x3c
 8010b24:	330e      	adds	r3, #14
 8010b26:	4618      	mov	r0, r3
 8010b28:	f7fd fef8 	bl	800e91c <ld_word>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010b30:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d101      	bne.n	8010b3a <find_volume+0x2fa>
 8010b36:	230d      	movs	r3, #13
 8010b38:	e102      	b.n	8010d40 <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010b3a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b3e:	4413      	add	r3, r2
 8010b40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b42:	8911      	ldrh	r1, [r2, #8]
 8010b44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b46:	8992      	ldrh	r2, [r2, #12]
 8010b48:	0952      	lsrs	r2, r2, #5
 8010b4a:	b292      	uxth	r2, r2
 8010b4c:	fbb1 f2f2 	udiv	r2, r1, r2
 8010b50:	b292      	uxth	r2, r2
 8010b52:	4413      	add	r3, r2
 8010b54:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010b56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b5a:	429a      	cmp	r2, r3
 8010b5c:	d201      	bcs.n	8010b62 <find_volume+0x322>
 8010b5e:	230d      	movs	r3, #13
 8010b60:	e0ee      	b.n	8010d40 <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010b62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b66:	1ad3      	subs	r3, r2, r3
 8010b68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b6a:	8952      	ldrh	r2, [r2, #10]
 8010b6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b70:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d101      	bne.n	8010b7c <find_volume+0x33c>
 8010b78:	230d      	movs	r3, #13
 8010b7a:	e0e1      	b.n	8010d40 <find_volume+0x500>
		fmt = FS_FAT32;
 8010b7c:	2303      	movs	r3, #3
 8010b7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b84:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010b88:	4293      	cmp	r3, r2
 8010b8a:	d802      	bhi.n	8010b92 <find_volume+0x352>
 8010b8c:	2302      	movs	r3, #2
 8010b8e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b94:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010b98:	4293      	cmp	r3, r2
 8010b9a:	d802      	bhi.n	8010ba2 <find_volume+0x362>
 8010b9c:	2301      	movs	r3, #1
 8010b9e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ba4:	1c9a      	adds	r2, r3, #2
 8010ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba8:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 8010baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010bae:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010bb0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010bb4:	441a      	add	r2, r3
 8010bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bb8:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 8010bba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bbe:	441a      	add	r2, r3
 8010bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bc2:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 8010bc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010bc8:	2b03      	cmp	r3, #3
 8010bca:	d11e      	bne.n	8010c0a <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bce:	333c      	adds	r3, #60	; 0x3c
 8010bd0:	332a      	adds	r3, #42	; 0x2a
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7fd fea2 	bl	800e91c <ld_word>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d001      	beq.n	8010be2 <find_volume+0x3a2>
 8010bde:	230d      	movs	r3, #13
 8010be0:	e0ae      	b.n	8010d40 <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be4:	891b      	ldrh	r3, [r3, #8]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d001      	beq.n	8010bee <find_volume+0x3ae>
 8010bea:	230d      	movs	r3, #13
 8010bec:	e0a8      	b.n	8010d40 <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bf0:	333c      	adds	r3, #60	; 0x3c
 8010bf2:	332c      	adds	r3, #44	; 0x2c
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	f7fd fea9 	bl	800e94c <ld_dword>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bfe:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c02:	6a1b      	ldr	r3, [r3, #32]
 8010c04:	009b      	lsls	r3, r3, #2
 8010c06:	647b      	str	r3, [r7, #68]	; 0x44
 8010c08:	e01f      	b.n	8010c4a <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c0c:	891b      	ldrh	r3, [r3, #8]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d101      	bne.n	8010c16 <find_volume+0x3d6>
 8010c12:	230d      	movs	r3, #13
 8010c14:	e094      	b.n	8010d40 <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c1c:	441a      	add	r2, r3
 8010c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c20:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010c22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c26:	2b02      	cmp	r3, #2
 8010c28:	d103      	bne.n	8010c32 <find_volume+0x3f2>
 8010c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c2c:	6a1b      	ldr	r3, [r3, #32]
 8010c2e:	005b      	lsls	r3, r3, #1
 8010c30:	e00a      	b.n	8010c48 <find_volume+0x408>
 8010c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c34:	6a1a      	ldr	r2, [r3, #32]
 8010c36:	4613      	mov	r3, r2
 8010c38:	005b      	lsls	r3, r3, #1
 8010c3a:	4413      	add	r3, r2
 8010c3c:	085a      	lsrs	r2, r3, #1
 8010c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c40:	6a1b      	ldr	r3, [r3, #32]
 8010c42:	f003 0301 	and.w	r3, r3, #1
 8010c46:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010c48:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c50:	899b      	ldrh	r3, [r3, #12]
 8010c52:	4619      	mov	r1, r3
 8010c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c56:	440b      	add	r3, r1
 8010c58:	3b01      	subs	r3, #1
 8010c5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010c5c:	8989      	ldrh	r1, [r1, #12]
 8010c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8010c62:	429a      	cmp	r2, r3
 8010c64:	d201      	bcs.n	8010c6a <find_volume+0x42a>
 8010c66:	230d      	movs	r3, #13
 8010c68:	e06a      	b.n	8010d40 <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010c70:	61da      	str	r2, [r3, #28]
 8010c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c74:	69da      	ldr	r2, [r3, #28]
 8010c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c78:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 8010c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c7c:	2280      	movs	r2, #128	; 0x80
 8010c7e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010c80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c84:	2b03      	cmp	r3, #3
 8010c86:	d149      	bne.n	8010d1c <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c8a:	333c      	adds	r3, #60	; 0x3c
 8010c8c:	3330      	adds	r3, #48	; 0x30
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7fd fe44 	bl	800e91c <ld_word>
 8010c94:	4603      	mov	r3, r0
 8010c96:	2b01      	cmp	r3, #1
 8010c98:	d140      	bne.n	8010d1c <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c9c:	3301      	adds	r3, #1
 8010c9e:	4619      	mov	r1, r3
 8010ca0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ca2:	f7fe f91d 	bl	800eee0 <move_window>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d137      	bne.n	8010d1c <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 8010cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cae:	2200      	movs	r2, #0
 8010cb0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb4:	333c      	adds	r3, #60	; 0x3c
 8010cb6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7fd fe2e 	bl	800e91c <ld_word>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	461a      	mov	r2, r3
 8010cc4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010cc8:	429a      	cmp	r2, r3
 8010cca:	d127      	bne.n	8010d1c <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cce:	333c      	adds	r3, #60	; 0x3c
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f7fd fe3b 	bl	800e94c <ld_dword>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	4a1b      	ldr	r2, [pc, #108]	; (8010d48 <find_volume+0x508>)
 8010cda:	4293      	cmp	r3, r2
 8010cdc:	d11e      	bne.n	8010d1c <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ce0:	333c      	adds	r3, #60	; 0x3c
 8010ce2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	f7fd fe30 	bl	800e94c <ld_dword>
 8010cec:	4603      	mov	r3, r0
 8010cee:	4a17      	ldr	r2, [pc, #92]	; (8010d4c <find_volume+0x50c>)
 8010cf0:	4293      	cmp	r3, r2
 8010cf2:	d113      	bne.n	8010d1c <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf6:	333c      	adds	r3, #60	; 0x3c
 8010cf8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7fd fe25 	bl	800e94c <ld_dword>
 8010d02:	4602      	mov	r2, r0
 8010d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d06:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d0a:	333c      	adds	r3, #60	; 0x3c
 8010d0c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010d10:	4618      	mov	r0, r3
 8010d12:	f7fd fe1b 	bl	800e94c <ld_dword>
 8010d16:	4602      	mov	r2, r0
 8010d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1a:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010d22:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010d24:	4b0a      	ldr	r3, [pc, #40]	; (8010d50 <find_volume+0x510>)
 8010d26:	881b      	ldrh	r3, [r3, #0]
 8010d28:	3301      	adds	r3, #1
 8010d2a:	b29a      	uxth	r2, r3
 8010d2c:	4b08      	ldr	r3, [pc, #32]	; (8010d50 <find_volume+0x510>)
 8010d2e:	801a      	strh	r2, [r3, #0]
 8010d30:	4b07      	ldr	r3, [pc, #28]	; (8010d50 <find_volume+0x510>)
 8010d32:	881a      	ldrh	r2, [r3, #0]
 8010d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d36:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010d38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010d3a:	f7fe f869 	bl	800ee10 <clear_lock>
#endif
	return FR_OK;
 8010d3e:	2300      	movs	r3, #0
}
 8010d40:	4618      	mov	r0, r3
 8010d42:	3758      	adds	r7, #88	; 0x58
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	41615252 	.word	0x41615252
 8010d4c:	61417272 	.word	0x61417272
 8010d50:	200007b8 	.word	0x200007b8

08010d54 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b084      	sub	sp, #16
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
 8010d5c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010d5e:	2309      	movs	r3, #9
 8010d60:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d02e      	beq.n	8010dc6 <validate+0x72>
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d02a      	beq.n	8010dc6 <validate+0x72>
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	781b      	ldrb	r3, [r3, #0]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d025      	beq.n	8010dc6 <validate+0x72>
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	889a      	ldrh	r2, [r3, #4]
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	88db      	ldrh	r3, [r3, #6]
 8010d84:	429a      	cmp	r2, r3
 8010d86:	d11e      	bne.n	8010dc6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7fd fec5 	bl	800eb1c <lock_fs>
 8010d92:	4603      	mov	r3, r0
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d014      	beq.n	8010dc2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	785b      	ldrb	r3, [r3, #1]
 8010d9e:	4618      	mov	r0, r3
 8010da0:	f7fd fd1e 	bl	800e7e0 <disk_status>
 8010da4:	4603      	mov	r3, r0
 8010da6:	f003 0301 	and.w	r3, r3, #1
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d102      	bne.n	8010db4 <validate+0x60>
				res = FR_OK;
 8010dae:	2300      	movs	r3, #0
 8010db0:	73fb      	strb	r3, [r7, #15]
 8010db2:	e008      	b.n	8010dc6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	2100      	movs	r1, #0
 8010dba:	4618      	mov	r0, r3
 8010dbc:	f7fd fec4 	bl	800eb48 <unlock_fs>
 8010dc0:	e001      	b.n	8010dc6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8010dc2:	230f      	movs	r3, #15
 8010dc4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010dc6:	7bfb      	ldrb	r3, [r7, #15]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d102      	bne.n	8010dd2 <validate+0x7e>
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	e000      	b.n	8010dd4 <validate+0x80>
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	683a      	ldr	r2, [r7, #0]
 8010dd6:	6013      	str	r3, [r2, #0]
	return res;
 8010dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	3710      	adds	r7, #16
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
	...

08010de4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b088      	sub	sp, #32
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	60f8      	str	r0, [r7, #12]
 8010dec:	60b9      	str	r1, [r7, #8]
 8010dee:	4613      	mov	r3, r2
 8010df0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010df2:	68bb      	ldr	r3, [r7, #8]
 8010df4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010df6:	f107 0310 	add.w	r3, r7, #16
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	f7ff fc86 	bl	801070c <get_ldnumber>
 8010e00:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010e02:	69fb      	ldr	r3, [r7, #28]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	da01      	bge.n	8010e0c <f_mount+0x28>
 8010e08:	230b      	movs	r3, #11
 8010e0a:	e048      	b.n	8010e9e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010e0c:	4a26      	ldr	r2, [pc, #152]	; (8010ea8 <f_mount+0xc4>)
 8010e0e:	69fb      	ldr	r3, [r7, #28]
 8010e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e14:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010e16:	69bb      	ldr	r3, [r7, #24]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d00f      	beq.n	8010e3c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010e1c:	69b8      	ldr	r0, [r7, #24]
 8010e1e:	f7fd fff7 	bl	800ee10 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8010e22:	69bb      	ldr	r3, [r7, #24]
 8010e24:	695b      	ldr	r3, [r3, #20]
 8010e26:	4618      	mov	r0, r3
 8010e28:	f001 f805 	bl	8011e36 <ff_del_syncobj>
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d101      	bne.n	8010e36 <f_mount+0x52>
 8010e32:	2302      	movs	r3, #2
 8010e34:	e033      	b.n	8010e9e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010e36:	69bb      	ldr	r3, [r7, #24]
 8010e38:	2200      	movs	r2, #0
 8010e3a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d00f      	beq.n	8010e62 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	2200      	movs	r2, #0
 8010e46:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8010e48:	69fb      	ldr	r3, [r7, #28]
 8010e4a:	b2da      	uxtb	r2, r3
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	3314      	adds	r3, #20
 8010e50:	4619      	mov	r1, r3
 8010e52:	4610      	mov	r0, r2
 8010e54:	f000 ffd4 	bl	8011e00 <ff_cre_syncobj>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d101      	bne.n	8010e62 <f_mount+0x7e>
 8010e5e:	2302      	movs	r3, #2
 8010e60:	e01d      	b.n	8010e9e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010e62:	68fa      	ldr	r2, [r7, #12]
 8010e64:	4910      	ldr	r1, [pc, #64]	; (8010ea8 <f_mount+0xc4>)
 8010e66:	69fb      	ldr	r3, [r7, #28]
 8010e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d002      	beq.n	8010e78 <f_mount+0x94>
 8010e72:	79fb      	ldrb	r3, [r7, #7]
 8010e74:	2b01      	cmp	r3, #1
 8010e76:	d001      	beq.n	8010e7c <f_mount+0x98>
 8010e78:	2300      	movs	r3, #0
 8010e7a:	e010      	b.n	8010e9e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010e7c:	f107 010c 	add.w	r1, r7, #12
 8010e80:	f107 0308 	add.w	r3, r7, #8
 8010e84:	2200      	movs	r2, #0
 8010e86:	4618      	mov	r0, r3
 8010e88:	f7ff fcda 	bl	8010840 <find_volume>
 8010e8c:	4603      	mov	r3, r0
 8010e8e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	7dfa      	ldrb	r2, [r7, #23]
 8010e94:	4611      	mov	r1, r2
 8010e96:	4618      	mov	r0, r3
 8010e98:	f7fd fe56 	bl	800eb48 <unlock_fs>
 8010e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3720      	adds	r7, #32
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}
 8010ea6:	bf00      	nop
 8010ea8:	200007b4 	.word	0x200007b4

08010eac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	f107 030c 	add.w	r3, r7, #12
 8010eb8:	6018      	str	r0, [r3, #0]
 8010eba:	f107 0308 	add.w	r3, r7, #8
 8010ebe:	6019      	str	r1, [r3, #0]
 8010ec0:	1dfb      	adds	r3, r7, #7
 8010ec2:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010ec4:	f107 030c 	add.w	r3, r7, #12
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d101      	bne.n	8010ed2 <f_open+0x26>
 8010ece:	2309      	movs	r3, #9
 8010ed0:	e24a      	b.n	8011368 <f_open+0x4bc>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010ed2:	1dfb      	adds	r3, r7, #7
 8010ed4:	1dfa      	adds	r2, r7, #7
 8010ed6:	7812      	ldrb	r2, [r2, #0]
 8010ed8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8010edc:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8010ede:	1dfb      	adds	r3, r7, #7
 8010ee0:	781a      	ldrb	r2, [r3, #0]
 8010ee2:	f507 7105 	add.w	r1, r7, #532	; 0x214
 8010ee6:	f107 0308 	add.w	r3, r7, #8
 8010eea:	4618      	mov	r0, r3
 8010eec:	f7ff fca8 	bl	8010840 <find_volume>
 8010ef0:	4603      	mov	r3, r0
 8010ef2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 8010ef6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	f040 8221 	bne.w	8011342 <f_open+0x496>
		dj.obj.fs = fs;
 8010f00:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8010f04:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 8010f08:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8010f0c:	f107 0214 	add.w	r2, r7, #20
 8010f10:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8010f12:	f107 0308 	add.w	r3, r7, #8
 8010f16:	681a      	ldr	r2, [r3, #0]
 8010f18:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8010f1c:	4611      	mov	r1, r2
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f7ff fb7e 	bl	8010620 <follow_path>
 8010f24:	4603      	mov	r3, r0
 8010f26:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010f2a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d11b      	bne.n	8010f6a <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010f32:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 8010f36:	b25b      	sxtb	r3, r3
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	da03      	bge.n	8010f44 <f_open+0x98>
				res = FR_INVALID_NAME;
 8010f3c:	2306      	movs	r3, #6
 8010f3e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8010f42:	e012      	b.n	8010f6a <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010f44:	1dfb      	adds	r3, r7, #7
 8010f46:	781b      	ldrb	r3, [r3, #0]
 8010f48:	f023 0301 	bic.w	r3, r3, #1
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	bf14      	ite	ne
 8010f50:	2301      	movne	r3, #1
 8010f52:	2300      	moveq	r3, #0
 8010f54:	b2db      	uxtb	r3, r3
 8010f56:	461a      	mov	r2, r3
 8010f58:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8010f5c:	4611      	mov	r1, r2
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f7fd fe0e 	bl	800eb80 <chk_lock>
 8010f64:	4603      	mov	r3, r0
 8010f66:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010f6a:	1dfb      	adds	r3, r7, #7
 8010f6c:	781b      	ldrb	r3, [r3, #0]
 8010f6e:	f003 031c 	and.w	r3, r3, #28
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	f000 809b 	beq.w	80110ae <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 8010f78:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d019      	beq.n	8010fb4 <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010f80:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8010f84:	2b04      	cmp	r3, #4
 8010f86:	d10e      	bne.n	8010fa6 <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010f88:	f7fd fe56 	bl	800ec38 <enq_lock>
 8010f8c:	4603      	mov	r3, r0
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d006      	beq.n	8010fa0 <f_open+0xf4>
 8010f92:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8010f96:	4618      	mov	r0, r3
 8010f98:	f7fe ffb4 	bl	800ff04 <dir_register>
 8010f9c:	4603      	mov	r3, r0
 8010f9e:	e000      	b.n	8010fa2 <f_open+0xf6>
 8010fa0:	2312      	movs	r3, #18
 8010fa2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010fa6:	1dfb      	adds	r3, r7, #7
 8010fa8:	1dfa      	adds	r2, r7, #7
 8010faa:	7812      	ldrb	r2, [r2, #0]
 8010fac:	f042 0208 	orr.w	r2, r2, #8
 8010fb0:	701a      	strb	r2, [r3, #0]
 8010fb2:	e012      	b.n	8010fda <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010fb4:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8010fb8:	f003 0311 	and.w	r3, r3, #17
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d003      	beq.n	8010fc8 <f_open+0x11c>
					res = FR_DENIED;
 8010fc0:	2307      	movs	r3, #7
 8010fc2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8010fc6:	e008      	b.n	8010fda <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010fc8:	1dfb      	adds	r3, r7, #7
 8010fca:	781b      	ldrb	r3, [r3, #0]
 8010fcc:	f003 0304 	and.w	r3, r3, #4
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d002      	beq.n	8010fda <f_open+0x12e>
 8010fd4:	2308      	movs	r3, #8
 8010fd6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010fda:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	f040 8082 	bne.w	80110e8 <f_open+0x23c>
 8010fe4:	1dfb      	adds	r3, r7, #7
 8010fe6:	781b      	ldrb	r3, [r3, #0]
 8010fe8:	f003 0308 	and.w	r3, r3, #8
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d07b      	beq.n	80110e8 <f_open+0x23c>
				dw = GET_FATTIME();
 8010ff0:	f7fb ff04 	bl	800cdfc <get_fattime>
 8010ff4:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010ff8:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8010ffc:	330e      	adds	r3, #14
 8010ffe:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011002:	4618      	mov	r0, r3
 8011004:	f7fd fce0 	bl	800e9c8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011008:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 801100c:	3316      	adds	r3, #22
 801100e:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011012:	4618      	mov	r0, r3
 8011014:	f7fd fcd8 	bl	800e9c8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011018:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 801101c:	330b      	adds	r3, #11
 801101e:	2220      	movs	r2, #32
 8011020:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011022:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011026:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 801102a:	4611      	mov	r1, r2
 801102c:	4618      	mov	r0, r3
 801102e:	f7fe fcdf 	bl	800f9f0 <ld_clust>
 8011032:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011036:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 801103a:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 801103e:	2200      	movs	r2, #0
 8011040:	4618      	mov	r0, r3
 8011042:	f7fe fcf4 	bl	800fa2e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011046:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 801104a:	331c      	adds	r3, #28
 801104c:	2100      	movs	r1, #0
 801104e:	4618      	mov	r0, r3
 8011050:	f7fd fcba 	bl	800e9c8 <st_dword>
					fs->wflag = 1;
 8011054:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011058:	2201      	movs	r2, #1
 801105a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801105c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8011060:	2b00      	cmp	r3, #0
 8011062:	d041      	beq.n	80110e8 <f_open+0x23c>
						dw = fs->winsect;
 8011064:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801106a:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 801106e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011072:	2200      	movs	r2, #0
 8011074:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8011078:	4618      	mov	r0, r3
 801107a:	f7fe f9de 	bl	800f43a <remove_chain>
 801107e:	4603      	mov	r3, r0
 8011080:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 8011084:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011088:	2b00      	cmp	r3, #0
 801108a:	d12d      	bne.n	80110e8 <f_open+0x23c>
							res = move_window(fs, dw);
 801108c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011090:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011094:	4618      	mov	r0, r3
 8011096:	f7fd ff23 	bl	800eee0 <move_window>
 801109a:	4603      	mov	r3, r0
 801109c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80110a0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80110a4:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80110a8:	3a01      	subs	r2, #1
 80110aa:	619a      	str	r2, [r3, #24]
 80110ac:	e01c      	b.n	80110e8 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80110ae:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d118      	bne.n	80110e8 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80110b6:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 80110ba:	f003 0310 	and.w	r3, r3, #16
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d003      	beq.n	80110ca <f_open+0x21e>
					res = FR_NO_FILE;
 80110c2:	2304      	movs	r3, #4
 80110c4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80110c8:	e00e      	b.n	80110e8 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80110ca:	1dfb      	adds	r3, r7, #7
 80110cc:	781b      	ldrb	r3, [r3, #0]
 80110ce:	f003 0302 	and.w	r3, r3, #2
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d008      	beq.n	80110e8 <f_open+0x23c>
 80110d6:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 80110da:	f003 0301 	and.w	r3, r3, #1
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d002      	beq.n	80110e8 <f_open+0x23c>
						res = FR_DENIED;
 80110e2:	2307      	movs	r3, #7
 80110e4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 80110e8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d136      	bne.n	801115e <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80110f0:	1dfb      	adds	r3, r7, #7
 80110f2:	781b      	ldrb	r3, [r3, #0]
 80110f4:	f003 0308 	and.w	r3, r3, #8
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d005      	beq.n	8011108 <f_open+0x25c>
				mode |= FA_MODIFIED;
 80110fc:	1dfb      	adds	r3, r7, #7
 80110fe:	1dfa      	adds	r2, r7, #7
 8011100:	7812      	ldrb	r2, [r2, #0]
 8011102:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011106:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011108:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 801110c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801110e:	f107 030c 	add.w	r3, r7, #12
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011116:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 801111a:	f107 030c 	add.w	r3, r7, #12
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011122:	1dfb      	adds	r3, r7, #7
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	f023 0301 	bic.w	r3, r3, #1
 801112a:	2b00      	cmp	r3, #0
 801112c:	bf14      	ite	ne
 801112e:	2301      	movne	r3, #1
 8011130:	2300      	moveq	r3, #0
 8011132:	b2db      	uxtb	r3, r3
 8011134:	461a      	mov	r2, r3
 8011136:	f507 7306 	add.w	r3, r7, #536	; 0x218
 801113a:	4611      	mov	r1, r2
 801113c:	4618      	mov	r0, r3
 801113e:	f7fd fd9d 	bl	800ec7c <inc_lock>
 8011142:	4602      	mov	r2, r0
 8011144:	f107 030c 	add.w	r3, r7, #12
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801114c:	f107 030c 	add.w	r3, r7, #12
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	691b      	ldr	r3, [r3, #16]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d102      	bne.n	801115e <f_open+0x2b2>
 8011158:	2302      	movs	r3, #2
 801115a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 801115e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011162:	2b00      	cmp	r3, #0
 8011164:	f040 80ed 	bne.w	8011342 <f_open+0x496>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011168:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 801116c:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8011170:	4611      	mov	r1, r2
 8011172:	4618      	mov	r0, r3
 8011174:	f7fe fc3c 	bl	800f9f0 <ld_clust>
 8011178:	4602      	mov	r2, r0
 801117a:	f107 030c 	add.w	r3, r7, #12
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011182:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011186:	331c      	adds	r3, #28
 8011188:	4618      	mov	r0, r3
 801118a:	f7fd fbdf 	bl	800e94c <ld_dword>
 801118e:	4602      	mov	r2, r0
 8011190:	f107 030c 	add.w	r3, r7, #12
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011198:	f107 030c 	add.w	r3, r7, #12
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	2200      	movs	r2, #0
 80111a0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80111a2:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80111a6:	f107 030c 	add.w	r3, r7, #12
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80111ae:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80111b2:	88da      	ldrh	r2, [r3, #6]
 80111b4:	f107 030c 	add.w	r3, r7, #12
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80111bc:	f107 030c 	add.w	r3, r7, #12
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	1dfa      	adds	r2, r7, #7
 80111c4:	7812      	ldrb	r2, [r2, #0]
 80111c6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80111c8:	f107 030c 	add.w	r3, r7, #12
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	2200      	movs	r2, #0
 80111d0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80111d2:	f107 030c 	add.w	r3, r7, #12
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	2200      	movs	r2, #0
 80111da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80111dc:	f107 030c 	add.w	r3, r7, #12
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	2200      	movs	r2, #0
 80111e4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80111e6:	f107 030c 	add.w	r3, r7, #12
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	3330      	adds	r3, #48	; 0x30
 80111ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80111f2:	2100      	movs	r1, #0
 80111f4:	4618      	mov	r0, r3
 80111f6:	f7fd fc34 	bl	800ea62 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80111fa:	1dfb      	adds	r3, r7, #7
 80111fc:	781b      	ldrb	r3, [r3, #0]
 80111fe:	f003 0320 	and.w	r3, r3, #32
 8011202:	2b00      	cmp	r3, #0
 8011204:	f000 809d 	beq.w	8011342 <f_open+0x496>
 8011208:	f107 030c 	add.w	r3, r7, #12
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	2b00      	cmp	r3, #0
 8011212:	f000 8096 	beq.w	8011342 <f_open+0x496>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011216:	f107 030c 	add.w	r3, r7, #12
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	68da      	ldr	r2, [r3, #12]
 801121e:	f107 030c 	add.w	r3, r7, #12
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011226:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 801122a:	895b      	ldrh	r3, [r3, #10]
 801122c:	461a      	mov	r2, r3
 801122e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011232:	899b      	ldrh	r3, [r3, #12]
 8011234:	fb03 f302 	mul.w	r3, r3, r2
 8011238:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801123c:	f107 030c 	add.w	r3, r7, #12
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	689b      	ldr	r3, [r3, #8]
 8011244:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011248:	f107 030c 	add.w	r3, r7, #12
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	68db      	ldr	r3, [r3, #12]
 8011250:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8011254:	e01f      	b.n	8011296 <f_open+0x3ea>
					clst = get_fat(&fp->obj, clst);
 8011256:	f107 030c 	add.w	r3, r7, #12
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 8011260:	4618      	mov	r0, r3
 8011262:	f7fd fefa 	bl	800f05a <get_fat>
 8011266:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 801126a:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 801126e:	2b01      	cmp	r3, #1
 8011270:	d802      	bhi.n	8011278 <f_open+0x3cc>
 8011272:	2302      	movs	r3, #2
 8011274:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011278:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 801127c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011280:	d102      	bne.n	8011288 <f_open+0x3dc>
 8011282:	2301      	movs	r3, #1
 8011284:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011288:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 801128c:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8011290:	1ad3      	subs	r3, r2, r3
 8011292:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8011296:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 801129a:	2b00      	cmp	r3, #0
 801129c:	d105      	bne.n	80112aa <f_open+0x3fe>
 801129e:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 80112a2:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80112a6:	429a      	cmp	r2, r3
 80112a8:	d8d5      	bhi.n	8011256 <f_open+0x3aa>
				}
				fp->clust = clst;
 80112aa:	f107 030c 	add.w	r3, r7, #12
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 80112b4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80112b6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d141      	bne.n	8011342 <f_open+0x496>
 80112be:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80112c2:	899b      	ldrh	r3, [r3, #12]
 80112c4:	461a      	mov	r2, r3
 80112c6:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 80112ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80112ce:	fb02 f201 	mul.w	r2, r2, r1
 80112d2:	1a9b      	subs	r3, r3, r2
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d034      	beq.n	8011342 <f_open+0x496>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80112d8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80112dc:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 80112e0:	4618      	mov	r0, r3
 80112e2:	f7fd fe9b 	bl	800f01c <clust2sect>
 80112e6:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 80112ea:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d103      	bne.n	80112fa <f_open+0x44e>
						res = FR_INT_ERR;
 80112f2:	2302      	movs	r3, #2
 80112f4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80112f8:	e023      	b.n	8011342 <f_open+0x496>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80112fa:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80112fe:	899b      	ldrh	r3, [r3, #12]
 8011300:	461a      	mov	r2, r3
 8011302:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8011306:	fbb3 f2f2 	udiv	r2, r3, r2
 801130a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 801130e:	441a      	add	r2, r3
 8011310:	f107 030c 	add.w	r3, r7, #12
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011318:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 801131c:	7858      	ldrb	r0, [r3, #1]
 801131e:	f107 030c 	add.w	r3, r7, #12
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011328:	f107 030c 	add.w	r3, r7, #12
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	6a1a      	ldr	r2, [r3, #32]
 8011330:	2301      	movs	r3, #1
 8011332:	f7fd fa95 	bl	800e860 <disk_read>
 8011336:	4603      	mov	r3, r0
 8011338:	2b00      	cmp	r3, #0
 801133a:	d002      	beq.n	8011342 <f_open+0x496>
 801133c:	2301      	movs	r3, #1
 801133e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011342:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011346:	2b00      	cmp	r3, #0
 8011348:	d004      	beq.n	8011354 <f_open+0x4a8>
 801134a:	f107 030c 	add.w	r3, r7, #12
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	2200      	movs	r2, #0
 8011352:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011354:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011358:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 801135c:	4611      	mov	r1, r2
 801135e:	4618      	mov	r0, r3
 8011360:	f7fd fbf2 	bl	800eb48 <unlock_fs>
 8011364:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 8011368:	4618      	mov	r0, r3
 801136a:	f507 771a 	add.w	r7, r7, #616	; 0x268
 801136e:	46bd      	mov	sp, r7
 8011370:	bd80      	pop	{r7, pc}

08011372 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011372:	b580      	push	{r7, lr}
 8011374:	b08c      	sub	sp, #48	; 0x30
 8011376:	af00      	add	r7, sp, #0
 8011378:	60f8      	str	r0, [r7, #12]
 801137a:	60b9      	str	r1, [r7, #8]
 801137c:	607a      	str	r2, [r7, #4]
 801137e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	2200      	movs	r2, #0
 8011388:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	f107 0210 	add.w	r2, r7, #16
 8011390:	4611      	mov	r1, r2
 8011392:	4618      	mov	r0, r3
 8011394:	f7ff fcde 	bl	8010d54 <validate>
 8011398:	4603      	mov	r3, r0
 801139a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801139e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d107      	bne.n	80113b6 <f_write+0x44>
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	7d5b      	ldrb	r3, [r3, #21]
 80113aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80113ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d009      	beq.n	80113ca <f_write+0x58>
 80113b6:	693b      	ldr	r3, [r7, #16]
 80113b8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80113bc:	4611      	mov	r1, r2
 80113be:	4618      	mov	r0, r3
 80113c0:	f7fd fbc2 	bl	800eb48 <unlock_fs>
 80113c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80113c8:	e192      	b.n	80116f0 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	7d1b      	ldrb	r3, [r3, #20]
 80113ce:	f003 0302 	and.w	r3, r3, #2
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d106      	bne.n	80113e4 <f_write+0x72>
 80113d6:	693b      	ldr	r3, [r7, #16]
 80113d8:	2107      	movs	r1, #7
 80113da:	4618      	mov	r0, r3
 80113dc:	f7fd fbb4 	bl	800eb48 <unlock_fs>
 80113e0:	2307      	movs	r3, #7
 80113e2:	e185      	b.n	80116f0 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	699a      	ldr	r2, [r3, #24]
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	441a      	add	r2, r3
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	699b      	ldr	r3, [r3, #24]
 80113f0:	429a      	cmp	r2, r3
 80113f2:	f080 816a 	bcs.w	80116ca <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	699b      	ldr	r3, [r3, #24]
 80113fa:	43db      	mvns	r3, r3
 80113fc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80113fe:	e164      	b.n	80116ca <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	699b      	ldr	r3, [r3, #24]
 8011404:	693a      	ldr	r2, [r7, #16]
 8011406:	8992      	ldrh	r2, [r2, #12]
 8011408:	fbb3 f1f2 	udiv	r1, r3, r2
 801140c:	fb02 f201 	mul.w	r2, r2, r1
 8011410:	1a9b      	subs	r3, r3, r2
 8011412:	2b00      	cmp	r3, #0
 8011414:	f040 810f 	bne.w	8011636 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	699b      	ldr	r3, [r3, #24]
 801141c:	693a      	ldr	r2, [r7, #16]
 801141e:	8992      	ldrh	r2, [r2, #12]
 8011420:	fbb3 f3f2 	udiv	r3, r3, r2
 8011424:	693a      	ldr	r2, [r7, #16]
 8011426:	8952      	ldrh	r2, [r2, #10]
 8011428:	3a01      	subs	r2, #1
 801142a:	4013      	ands	r3, r2
 801142c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801142e:	69bb      	ldr	r3, [r7, #24]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d14d      	bne.n	80114d0 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	699b      	ldr	r3, [r3, #24]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d10c      	bne.n	8011456 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	689b      	ldr	r3, [r3, #8]
 8011440:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8011442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011444:	2b00      	cmp	r3, #0
 8011446:	d11a      	bne.n	801147e <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	2100      	movs	r1, #0
 801144c:	4618      	mov	r0, r3
 801144e:	f7fe f859 	bl	800f504 <create_chain>
 8011452:	62b8      	str	r0, [r7, #40]	; 0x28
 8011454:	e013      	b.n	801147e <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801145a:	2b00      	cmp	r3, #0
 801145c:	d007      	beq.n	801146e <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	699b      	ldr	r3, [r3, #24]
 8011462:	4619      	mov	r1, r3
 8011464:	68f8      	ldr	r0, [r7, #12]
 8011466:	f7fe f8e5 	bl	800f634 <clmt_clust>
 801146a:	62b8      	str	r0, [r7, #40]	; 0x28
 801146c:	e007      	b.n	801147e <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801146e:	68fa      	ldr	r2, [r7, #12]
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	69db      	ldr	r3, [r3, #28]
 8011474:	4619      	mov	r1, r3
 8011476:	4610      	mov	r0, r2
 8011478:	f7fe f844 	bl	800f504 <create_chain>
 801147c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801147e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011480:	2b00      	cmp	r3, #0
 8011482:	f000 8127 	beq.w	80116d4 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011488:	2b01      	cmp	r3, #1
 801148a:	d109      	bne.n	80114a0 <f_write+0x12e>
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	2202      	movs	r2, #2
 8011490:	755a      	strb	r2, [r3, #21]
 8011492:	693b      	ldr	r3, [r7, #16]
 8011494:	2102      	movs	r1, #2
 8011496:	4618      	mov	r0, r3
 8011498:	f7fd fb56 	bl	800eb48 <unlock_fs>
 801149c:	2302      	movs	r3, #2
 801149e:	e127      	b.n	80116f0 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80114a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80114a6:	d109      	bne.n	80114bc <f_write+0x14a>
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	2201      	movs	r2, #1
 80114ac:	755a      	strb	r2, [r3, #21]
 80114ae:	693b      	ldr	r3, [r7, #16]
 80114b0:	2101      	movs	r1, #1
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7fd fb48 	bl	800eb48 <unlock_fs>
 80114b8:	2301      	movs	r3, #1
 80114ba:	e119      	b.n	80116f0 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80114c0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	689b      	ldr	r3, [r3, #8]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d102      	bne.n	80114d0 <f_write+0x15e>
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80114ce:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	7d1b      	ldrb	r3, [r3, #20]
 80114d4:	b25b      	sxtb	r3, r3
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	da1d      	bge.n	8011516 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80114da:	693b      	ldr	r3, [r7, #16]
 80114dc:	7858      	ldrb	r0, [r3, #1]
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	6a1a      	ldr	r2, [r3, #32]
 80114e8:	2301      	movs	r3, #1
 80114ea:	f7fd f9d9 	bl	800e8a0 <disk_write>
 80114ee:	4603      	mov	r3, r0
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d009      	beq.n	8011508 <f_write+0x196>
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	2201      	movs	r2, #1
 80114f8:	755a      	strb	r2, [r3, #21]
 80114fa:	693b      	ldr	r3, [r7, #16]
 80114fc:	2101      	movs	r1, #1
 80114fe:	4618      	mov	r0, r3
 8011500:	f7fd fb22 	bl	800eb48 <unlock_fs>
 8011504:	2301      	movs	r3, #1
 8011506:	e0f3      	b.n	80116f0 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	7d1b      	ldrb	r3, [r3, #20]
 801150c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011510:	b2da      	uxtb	r2, r3
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011516:	693a      	ldr	r2, [r7, #16]
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	69db      	ldr	r3, [r3, #28]
 801151c:	4619      	mov	r1, r3
 801151e:	4610      	mov	r0, r2
 8011520:	f7fd fd7c 	bl	800f01c <clust2sect>
 8011524:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011526:	697b      	ldr	r3, [r7, #20]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d109      	bne.n	8011540 <f_write+0x1ce>
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	2202      	movs	r2, #2
 8011530:	755a      	strb	r2, [r3, #21]
 8011532:	693b      	ldr	r3, [r7, #16]
 8011534:	2102      	movs	r1, #2
 8011536:	4618      	mov	r0, r3
 8011538:	f7fd fb06 	bl	800eb48 <unlock_fs>
 801153c:	2302      	movs	r3, #2
 801153e:	e0d7      	b.n	80116f0 <f_write+0x37e>
			sect += csect;
 8011540:	697a      	ldr	r2, [r7, #20]
 8011542:	69bb      	ldr	r3, [r7, #24]
 8011544:	4413      	add	r3, r2
 8011546:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011548:	693b      	ldr	r3, [r7, #16]
 801154a:	899b      	ldrh	r3, [r3, #12]
 801154c:	461a      	mov	r2, r3
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	fbb3 f3f2 	udiv	r3, r3, r2
 8011554:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011556:	6a3b      	ldr	r3, [r7, #32]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d048      	beq.n	80115ee <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801155c:	69ba      	ldr	r2, [r7, #24]
 801155e:	6a3b      	ldr	r3, [r7, #32]
 8011560:	4413      	add	r3, r2
 8011562:	693a      	ldr	r2, [r7, #16]
 8011564:	8952      	ldrh	r2, [r2, #10]
 8011566:	4293      	cmp	r3, r2
 8011568:	d905      	bls.n	8011576 <f_write+0x204>
					cc = fs->csize - csect;
 801156a:	693b      	ldr	r3, [r7, #16]
 801156c:	895b      	ldrh	r3, [r3, #10]
 801156e:	461a      	mov	r2, r3
 8011570:	69bb      	ldr	r3, [r7, #24]
 8011572:	1ad3      	subs	r3, r2, r3
 8011574:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011576:	693b      	ldr	r3, [r7, #16]
 8011578:	7858      	ldrb	r0, [r3, #1]
 801157a:	6a3b      	ldr	r3, [r7, #32]
 801157c:	697a      	ldr	r2, [r7, #20]
 801157e:	69f9      	ldr	r1, [r7, #28]
 8011580:	f7fd f98e 	bl	800e8a0 <disk_write>
 8011584:	4603      	mov	r3, r0
 8011586:	2b00      	cmp	r3, #0
 8011588:	d009      	beq.n	801159e <f_write+0x22c>
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2201      	movs	r2, #1
 801158e:	755a      	strb	r2, [r3, #21]
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	2101      	movs	r1, #1
 8011594:	4618      	mov	r0, r3
 8011596:	f7fd fad7 	bl	800eb48 <unlock_fs>
 801159a:	2301      	movs	r3, #1
 801159c:	e0a8      	b.n	80116f0 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	6a1a      	ldr	r2, [r3, #32]
 80115a2:	697b      	ldr	r3, [r7, #20]
 80115a4:	1ad3      	subs	r3, r2, r3
 80115a6:	6a3a      	ldr	r2, [r7, #32]
 80115a8:	429a      	cmp	r2, r3
 80115aa:	d918      	bls.n	80115de <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	6a1a      	ldr	r2, [r3, #32]
 80115b6:	697b      	ldr	r3, [r7, #20]
 80115b8:	1ad3      	subs	r3, r2, r3
 80115ba:	693a      	ldr	r2, [r7, #16]
 80115bc:	8992      	ldrh	r2, [r2, #12]
 80115be:	fb02 f303 	mul.w	r3, r2, r3
 80115c2:	69fa      	ldr	r2, [r7, #28]
 80115c4:	18d1      	adds	r1, r2, r3
 80115c6:	693b      	ldr	r3, [r7, #16]
 80115c8:	899b      	ldrh	r3, [r3, #12]
 80115ca:	461a      	mov	r2, r3
 80115cc:	f7fd fa28 	bl	800ea20 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	7d1b      	ldrb	r3, [r3, #20]
 80115d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80115d8:	b2da      	uxtb	r2, r3
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80115de:	693b      	ldr	r3, [r7, #16]
 80115e0:	899b      	ldrh	r3, [r3, #12]
 80115e2:	461a      	mov	r2, r3
 80115e4:	6a3b      	ldr	r3, [r7, #32]
 80115e6:	fb02 f303 	mul.w	r3, r2, r3
 80115ea:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80115ec:	e050      	b.n	8011690 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	6a1b      	ldr	r3, [r3, #32]
 80115f2:	697a      	ldr	r2, [r7, #20]
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d01b      	beq.n	8011630 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	699a      	ldr	r2, [r3, #24]
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011600:	429a      	cmp	r2, r3
 8011602:	d215      	bcs.n	8011630 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011604:	693b      	ldr	r3, [r7, #16]
 8011606:	7858      	ldrb	r0, [r3, #1]
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801160e:	2301      	movs	r3, #1
 8011610:	697a      	ldr	r2, [r7, #20]
 8011612:	f7fd f925 	bl	800e860 <disk_read>
 8011616:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011618:	2b00      	cmp	r3, #0
 801161a:	d009      	beq.n	8011630 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	2201      	movs	r2, #1
 8011620:	755a      	strb	r2, [r3, #21]
 8011622:	693b      	ldr	r3, [r7, #16]
 8011624:	2101      	movs	r1, #1
 8011626:	4618      	mov	r0, r3
 8011628:	f7fd fa8e 	bl	800eb48 <unlock_fs>
 801162c:	2301      	movs	r3, #1
 801162e:	e05f      	b.n	80116f0 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	697a      	ldr	r2, [r7, #20]
 8011634:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011636:	693b      	ldr	r3, [r7, #16]
 8011638:	899b      	ldrh	r3, [r3, #12]
 801163a:	4618      	mov	r0, r3
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	699b      	ldr	r3, [r3, #24]
 8011640:	693a      	ldr	r2, [r7, #16]
 8011642:	8992      	ldrh	r2, [r2, #12]
 8011644:	fbb3 f1f2 	udiv	r1, r3, r2
 8011648:	fb02 f201 	mul.w	r2, r2, r1
 801164c:	1a9b      	subs	r3, r3, r2
 801164e:	1ac3      	subs	r3, r0, r3
 8011650:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	429a      	cmp	r2, r3
 8011658:	d901      	bls.n	801165e <f_write+0x2ec>
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	699b      	ldr	r3, [r3, #24]
 8011668:	693a      	ldr	r2, [r7, #16]
 801166a:	8992      	ldrh	r2, [r2, #12]
 801166c:	fbb3 f0f2 	udiv	r0, r3, r2
 8011670:	fb02 f200 	mul.w	r2, r2, r0
 8011674:	1a9b      	subs	r3, r3, r2
 8011676:	440b      	add	r3, r1
 8011678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801167a:	69f9      	ldr	r1, [r7, #28]
 801167c:	4618      	mov	r0, r3
 801167e:	f7fd f9cf 	bl	800ea20 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	7d1b      	ldrb	r3, [r3, #20]
 8011686:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801168a:	b2da      	uxtb	r2, r3
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8011690:	69fa      	ldr	r2, [r7, #28]
 8011692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011694:	4413      	add	r3, r2
 8011696:	61fb      	str	r3, [r7, #28]
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	699a      	ldr	r2, [r3, #24]
 801169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801169e:	441a      	add	r2, r3
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	619a      	str	r2, [r3, #24]
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	68da      	ldr	r2, [r3, #12]
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	699b      	ldr	r3, [r3, #24]
 80116ac:	429a      	cmp	r2, r3
 80116ae:	bf38      	it	cc
 80116b0:	461a      	movcc	r2, r3
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	60da      	str	r2, [r3, #12]
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	681a      	ldr	r2, [r3, #0]
 80116ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116bc:	441a      	add	r2, r3
 80116be:	683b      	ldr	r3, [r7, #0]
 80116c0:	601a      	str	r2, [r3, #0]
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116c6:	1ad3      	subs	r3, r2, r3
 80116c8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	f47f ae97 	bne.w	8011400 <f_write+0x8e>
 80116d2:	e000      	b.n	80116d6 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80116d4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	7d1b      	ldrb	r3, [r3, #20]
 80116da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116de:	b2da      	uxtb	r2, r3
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80116e4:	693b      	ldr	r3, [r7, #16]
 80116e6:	2100      	movs	r1, #0
 80116e8:	4618      	mov	r0, r3
 80116ea:	f7fd fa2d 	bl	800eb48 <unlock_fs>
 80116ee:	2300      	movs	r3, #0
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3730      	adds	r7, #48	; 0x30
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}

080116f8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b086      	sub	sp, #24
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f107 0208 	add.w	r2, r7, #8
 8011706:	4611      	mov	r1, r2
 8011708:	4618      	mov	r0, r3
 801170a:	f7ff fb23 	bl	8010d54 <validate>
 801170e:	4603      	mov	r3, r0
 8011710:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011712:	7dfb      	ldrb	r3, [r7, #23]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d16d      	bne.n	80117f4 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	7d1b      	ldrb	r3, [r3, #20]
 801171c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011720:	2b00      	cmp	r3, #0
 8011722:	d067      	beq.n	80117f4 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	7d1b      	ldrb	r3, [r3, #20]
 8011728:	b25b      	sxtb	r3, r3
 801172a:	2b00      	cmp	r3, #0
 801172c:	da1a      	bge.n	8011764 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	7858      	ldrb	r0, [r3, #1]
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	6a1a      	ldr	r2, [r3, #32]
 801173c:	2301      	movs	r3, #1
 801173e:	f7fd f8af 	bl	800e8a0 <disk_write>
 8011742:	4603      	mov	r3, r0
 8011744:	2b00      	cmp	r3, #0
 8011746:	d006      	beq.n	8011756 <f_sync+0x5e>
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	2101      	movs	r1, #1
 801174c:	4618      	mov	r0, r3
 801174e:	f7fd f9fb 	bl	800eb48 <unlock_fs>
 8011752:	2301      	movs	r3, #1
 8011754:	e055      	b.n	8011802 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	7d1b      	ldrb	r3, [r3, #20]
 801175a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801175e:	b2da      	uxtb	r2, r3
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011764:	f7fb fb4a 	bl	800cdfc <get_fattime>
 8011768:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801176a:	68ba      	ldr	r2, [r7, #8]
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011770:	4619      	mov	r1, r3
 8011772:	4610      	mov	r0, r2
 8011774:	f7fd fbb4 	bl	800eee0 <move_window>
 8011778:	4603      	mov	r3, r0
 801177a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801177c:	7dfb      	ldrb	r3, [r7, #23]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d138      	bne.n	80117f4 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011786:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	330b      	adds	r3, #11
 801178c:	781a      	ldrb	r2, [r3, #0]
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	330b      	adds	r3, #11
 8011792:	f042 0220 	orr.w	r2, r2, #32
 8011796:	b2d2      	uxtb	r2, r2
 8011798:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	6818      	ldr	r0, [r3, #0]
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	689b      	ldr	r3, [r3, #8]
 80117a2:	461a      	mov	r2, r3
 80117a4:	68f9      	ldr	r1, [r7, #12]
 80117a6:	f7fe f942 	bl	800fa2e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	f103 021c 	add.w	r2, r3, #28
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	68db      	ldr	r3, [r3, #12]
 80117b4:	4619      	mov	r1, r3
 80117b6:	4610      	mov	r0, r2
 80117b8:	f7fd f906 	bl	800e9c8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	3316      	adds	r3, #22
 80117c0:	6939      	ldr	r1, [r7, #16]
 80117c2:	4618      	mov	r0, r3
 80117c4:	f7fd f900 	bl	800e9c8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	3312      	adds	r3, #18
 80117cc:	2100      	movs	r1, #0
 80117ce:	4618      	mov	r0, r3
 80117d0:	f7fd f8df 	bl	800e992 <st_word>
					fs->wflag = 1;
 80117d4:	68bb      	ldr	r3, [r7, #8]
 80117d6:	2201      	movs	r2, #1
 80117d8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	4618      	mov	r0, r3
 80117de:	f7fd fbad 	bl	800ef3c <sync_fs>
 80117e2:	4603      	mov	r3, r0
 80117e4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	7d1b      	ldrb	r3, [r3, #20]
 80117ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80117ee:	b2da      	uxtb	r2, r3
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80117f4:	68bb      	ldr	r3, [r7, #8]
 80117f6:	7dfa      	ldrb	r2, [r7, #23]
 80117f8:	4611      	mov	r1, r2
 80117fa:	4618      	mov	r0, r3
 80117fc:	f7fd f9a4 	bl	800eb48 <unlock_fs>
 8011800:	7dfb      	ldrb	r3, [r7, #23]
}
 8011802:	4618      	mov	r0, r3
 8011804:	3718      	adds	r7, #24
 8011806:	46bd      	mov	sp, r7
 8011808:	bd80      	pop	{r7, pc}

0801180a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801180a:	b580      	push	{r7, lr}
 801180c:	b084      	sub	sp, #16
 801180e:	af00      	add	r7, sp, #0
 8011810:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011812:	6878      	ldr	r0, [r7, #4]
 8011814:	f7ff ff70 	bl	80116f8 <f_sync>
 8011818:	4603      	mov	r3, r0
 801181a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801181c:	7bfb      	ldrb	r3, [r7, #15]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d11d      	bne.n	801185e <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	f107 0208 	add.w	r2, r7, #8
 8011828:	4611      	mov	r1, r2
 801182a:	4618      	mov	r0, r3
 801182c:	f7ff fa92 	bl	8010d54 <validate>
 8011830:	4603      	mov	r3, r0
 8011832:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011834:	7bfb      	ldrb	r3, [r7, #15]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d111      	bne.n	801185e <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	691b      	ldr	r3, [r3, #16]
 801183e:	4618      	mov	r0, r3
 8011840:	f7fd faaa 	bl	800ed98 <dec_lock>
 8011844:	4603      	mov	r3, r0
 8011846:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011848:	7bfb      	ldrb	r3, [r7, #15]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d102      	bne.n	8011854 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	2200      	movs	r2, #0
 8011852:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8011854:	68bb      	ldr	r3, [r7, #8]
 8011856:	2100      	movs	r1, #0
 8011858:	4618      	mov	r0, r3
 801185a:	f7fd f975 	bl	800eb48 <unlock_fs>
#endif
		}
	}
	return res;
 801185e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011860:	4618      	mov	r0, r3
 8011862:	3710      	adds	r7, #16
 8011864:	46bd      	mov	sp, r7
 8011866:	bd80      	pop	{r7, pc}

08011868 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8011868:	b580      	push	{r7, lr}
 801186a:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 801186e:	af00      	add	r7, sp, #0
 8011870:	1d3b      	adds	r3, r7, #4
 8011872:	6018      	str	r0, [r3, #0]
 8011874:	463b      	mov	r3, r7
 8011876:	6019      	str	r1, [r3, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8011878:	f507 7102 	add.w	r1, r7, #520	; 0x208
 801187c:	1d3b      	adds	r3, r7, #4
 801187e:	2200      	movs	r2, #0
 8011880:	4618      	mov	r0, r3
 8011882:	f7fe ffdd 	bl	8010840 <find_volume>
 8011886:	4603      	mov	r3, r0
 8011888:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
	if (res == FR_OK) {
 801188c:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8011890:	2b00      	cmp	r3, #0
 8011892:	d127      	bne.n	80118e4 <f_stat+0x7c>
		INIT_NAMBUF(dj.obj.fs);
 8011894:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8011898:	f107 0208 	add.w	r2, r7, #8
 801189c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 801189e:	1d3b      	adds	r3, r7, #4
 80118a0:	681a      	ldr	r2, [r3, #0]
 80118a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80118a6:	4611      	mov	r1, r2
 80118a8:	4618      	mov	r0, r3
 80118aa:	f7fe feb9 	bl	8010620 <follow_path>
 80118ae:	4603      	mov	r3, r0
 80118b0:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
		if (res == FR_OK) {				/* Follow completed */
 80118b4:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d113      	bne.n	80118e4 <f_stat+0x7c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 80118bc:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80118c0:	b25b      	sxtb	r3, r3
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	da03      	bge.n	80118ce <f_stat+0x66>
				res = FR_INVALID_NAME;
 80118c6:	2306      	movs	r3, #6
 80118c8:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
 80118cc:	e00a      	b.n	80118e4 <f_stat+0x7c>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 80118ce:	463b      	mov	r3, r7
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d006      	beq.n	80118e4 <f_stat+0x7c>
 80118d6:	463b      	mov	r3, r7
 80118d8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80118dc:	6819      	ldr	r1, [r3, #0]
 80118de:	4610      	mov	r0, r2
 80118e0:	f7fe fc08 	bl	80100f4 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 80118e4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80118e8:	f897 223f 	ldrb.w	r2, [r7, #575]	; 0x23f
 80118ec:	4611      	mov	r1, r2
 80118ee:	4618      	mov	r0, r3
 80118f0:	f7fd f92a 	bl	800eb48 <unlock_fs>
 80118f4:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
}
 80118f8:	4618      	mov	r0, r3
 80118fa:	f507 7710 	add.w	r7, r7, #576	; 0x240
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}

08011902 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011902:	b580      	push	{r7, lr}
 8011904:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8011908:	af00      	add	r7, sp, #0
 801190a:	1d3b      	adds	r3, r7, #4
 801190c:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801190e:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 8011912:	1d3b      	adds	r3, r7, #4
 8011914:	2202      	movs	r2, #2
 8011916:	4618      	mov	r0, r3
 8011918:	f7fe ff92 	bl	8010840 <find_volume>
 801191c:	4603      	mov	r3, r0
 801191e:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	dj.obj.fs = fs;
 8011922:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011926:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 801192a:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 801192e:	2b00      	cmp	r3, #0
 8011930:	f040 8134 	bne.w	8011b9c <f_mkdir+0x29a>
		INIT_NAMBUF(fs);
 8011934:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011938:	f107 020c 	add.w	r2, r7, #12
 801193c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);			/* Follow the file path */
 801193e:	1d3b      	adds	r3, r7, #4
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8011946:	4611      	mov	r1, r2
 8011948:	4618      	mov	r0, r3
 801194a:	f7fe fe69 	bl	8010620 <follow_path>
 801194e:	4603      	mov	r3, r0
 8011950:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011954:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011958:	2b00      	cmp	r3, #0
 801195a:	d102      	bne.n	8011962 <f_mkdir+0x60>
 801195c:	2308      	movs	r3, #8
 801195e:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8011962:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011966:	2b04      	cmp	r3, #4
 8011968:	f040 8118 	bne.w	8011b9c <f_mkdir+0x29a>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 801196c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8011970:	2100      	movs	r1, #0
 8011972:	4618      	mov	r0, r3
 8011974:	f7fd fdc6 	bl	800f504 <create_chain>
 8011978:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 801197c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011980:	895b      	ldrh	r3, [r3, #10]
 8011982:	461a      	mov	r2, r3
 8011984:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011988:	899b      	ldrh	r3, [r3, #12]
 801198a:	fb03 f302 	mul.w	r3, r3, r2
 801198e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
			res = FR_OK;
 8011992:	2300      	movs	r3, #0
 8011994:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011998:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 801199c:	2b00      	cmp	r3, #0
 801199e:	d102      	bne.n	80119a6 <f_mkdir+0xa4>
 80119a0:	2307      	movs	r3, #7
 80119a2:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 80119a6:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80119aa:	2b01      	cmp	r3, #1
 80119ac:	d102      	bne.n	80119b4 <f_mkdir+0xb2>
 80119ae:	2302      	movs	r3, #2
 80119b0:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80119b4:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80119b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80119bc:	d102      	bne.n	80119c4 <f_mkdir+0xc2>
 80119be:	2301      	movs	r3, #1
 80119c0:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80119c4:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d107      	bne.n	80119dc <f_mkdir+0xda>
 80119cc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80119d0:	4618      	mov	r0, r3
 80119d2:	f7fd fa41 	bl	800ee58 <sync_window>
 80119d6:	4603      	mov	r3, r0
 80119d8:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			tm = GET_FATTIME();
 80119dc:	f7fb fa0e 	bl	800cdfc <get_fattime>
 80119e0:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 80119e4:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	f040 8094 	bne.w	8011b16 <f_mkdir+0x214>
				dsc = clust2sect(fs, dcl);
 80119ee:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80119f2:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 80119f6:	4618      	mov	r0, r3
 80119f8:	f7fd fb10 	bl	800f01c <clust2sect>
 80119fc:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
				dir = fs->win;
 8011a00:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011a04:	333c      	adds	r3, #60	; 0x3c
 8011a06:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				mem_set(dir, 0, SS(fs));
 8011a0a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011a0e:	899b      	ldrh	r3, [r3, #12]
 8011a10:	461a      	mov	r2, r3
 8011a12:	2100      	movs	r1, #0
 8011a14:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8011a18:	f7fd f823 	bl	800ea62 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011a1c:	220b      	movs	r2, #11
 8011a1e:	2120      	movs	r1, #32
 8011a20:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8011a24:	f7fd f81d 	bl	800ea62 <mem_set>
					dir[DIR_Name] = '.';
 8011a28:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011a2c:	222e      	movs	r2, #46	; 0x2e
 8011a2e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011a30:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011a34:	330b      	adds	r3, #11
 8011a36:	2210      	movs	r2, #16
 8011a38:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011a3a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011a3e:	3316      	adds	r3, #22
 8011a40:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011a44:	4618      	mov	r0, r3
 8011a46:	f7fc ffbf 	bl	800e9c8 <st_dword>
					st_clust(fs, dir, dcl);
 8011a4a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011a4e:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8011a52:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8011a56:	4618      	mov	r0, r3
 8011a58:	f7fd ffe9 	bl	800fa2e <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8011a5c:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011a60:	3320      	adds	r3, #32
 8011a62:	2220      	movs	r2, #32
 8011a64:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8011a68:	4618      	mov	r0, r3
 8011a6a:	f7fc ffd9 	bl	800ea20 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8011a6e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011a72:	3321      	adds	r3, #33	; 0x21
 8011a74:	222e      	movs	r2, #46	; 0x2e
 8011a76:	701a      	strb	r2, [r3, #0]
 8011a78:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8011a7c:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011a80:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011a84:	781b      	ldrb	r3, [r3, #0]
 8011a86:	2b03      	cmp	r3, #3
 8011a88:	d109      	bne.n	8011a9e <f_mkdir+0x19c>
 8011a8a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a90:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d102      	bne.n	8011a9e <f_mkdir+0x19c>
 8011a98:	2300      	movs	r3, #0
 8011a9a:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 8011a9e:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8011aa2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011aa6:	3320      	adds	r3, #32
 8011aa8:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 8011aac:	4619      	mov	r1, r3
 8011aae:	f7fd ffbe 	bl	800fa2e <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011ab2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011ab6:	895b      	ldrh	r3, [r3, #10]
 8011ab8:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 8011abc:	e025      	b.n	8011b0a <f_mkdir+0x208>
					fs->winsect = dsc++;
 8011abe:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8011ac2:	1c5a      	adds	r2, r3, #1
 8011ac4:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 8011ac8:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 8011acc:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 8011ace:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8011ad6:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011ada:	4618      	mov	r0, r3
 8011adc:	f7fd f9bc 	bl	800ee58 <sync_window>
 8011ae0:	4603      	mov	r3, r0
 8011ae2:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
					if (res != FR_OK) break;
 8011ae6:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d112      	bne.n	8011b14 <f_mkdir+0x212>
					mem_set(dir, 0, SS(fs));
 8011aee:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011af2:	899b      	ldrh	r3, [r3, #12]
 8011af4:	461a      	mov	r2, r3
 8011af6:	2100      	movs	r1, #0
 8011af8:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8011afc:	f7fc ffb1 	bl	800ea62 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011b00:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8011b04:	3b01      	subs	r3, #1
 8011b06:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 8011b0a:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d1d5      	bne.n	8011abe <f_mkdir+0x1bc>
 8011b12:	e000      	b.n	8011b16 <f_mkdir+0x214>
					if (res != FR_OK) break;
 8011b14:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8011b16:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d107      	bne.n	8011b2e <f_mkdir+0x22c>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8011b1e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8011b22:	4618      	mov	r0, r3
 8011b24:	f7fe f9ee 	bl	800ff04 <dir_register>
 8011b28:	4603      	mov	r3, r0
 8011b2a:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			}
			if (res == FR_OK) {
 8011b2e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d12a      	bne.n	8011b8c <f_mkdir+0x28a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8011b36:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8011b3a:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8011b3e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011b42:	3316      	adds	r3, #22
 8011b44:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011b48:	4618      	mov	r0, r3
 8011b4a:	f7fc ff3d 	bl	800e9c8 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8011b4e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011b52:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8011b56:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	f7fd ff67 	bl	800fa2e <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011b60:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011b64:	330b      	adds	r3, #11
 8011b66:	2210      	movs	r2, #16
 8011b68:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8011b6a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011b6e:	2201      	movs	r2, #1
 8011b70:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011b72:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d110      	bne.n	8011b9c <f_mkdir+0x29a>
					res = sync_fs(fs);
 8011b7a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f7fd f9dc 	bl	800ef3c <sync_fs>
 8011b84:	4603      	mov	r3, r0
 8011b86:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8011b8a:	e007      	b.n	8011b9c <f_mkdir+0x29a>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011b8c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8011b90:	2200      	movs	r2, #0
 8011b92:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 8011b96:	4618      	mov	r0, r3
 8011b98:	f7fd fc4f 	bl	800f43a <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011b9c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8011ba0:	f897 225f 	ldrb.w	r2, [r7, #607]	; 0x25f
 8011ba4:	4611      	mov	r1, r2
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	f7fc ffce 	bl	800eb48 <unlock_fs>
 8011bac:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
}
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f507 7718 	add.w	r7, r7, #608	; 0x260
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd80      	pop	{r7, pc}
	...

08011bbc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b087      	sub	sp, #28
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	60f8      	str	r0, [r7, #12]
 8011bc4:	60b9      	str	r1, [r7, #8]
 8011bc6:	4613      	mov	r3, r2
 8011bc8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011bca:	2301      	movs	r3, #1
 8011bcc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011bd2:	4b1f      	ldr	r3, [pc, #124]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011bd4:	7a5b      	ldrb	r3, [r3, #9]
 8011bd6:	b2db      	uxtb	r3, r3
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d131      	bne.n	8011c40 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011bdc:	4b1c      	ldr	r3, [pc, #112]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011bde:	7a5b      	ldrb	r3, [r3, #9]
 8011be0:	b2db      	uxtb	r3, r3
 8011be2:	461a      	mov	r2, r3
 8011be4:	4b1a      	ldr	r3, [pc, #104]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011be6:	2100      	movs	r1, #0
 8011be8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011bea:	4b19      	ldr	r3, [pc, #100]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011bec:	7a5b      	ldrb	r3, [r3, #9]
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	4a17      	ldr	r2, [pc, #92]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011bf2:	009b      	lsls	r3, r3, #2
 8011bf4:	4413      	add	r3, r2
 8011bf6:	68fa      	ldr	r2, [r7, #12]
 8011bf8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011bfa:	4b15      	ldr	r3, [pc, #84]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011bfc:	7a5b      	ldrb	r3, [r3, #9]
 8011bfe:	b2db      	uxtb	r3, r3
 8011c00:	461a      	mov	r2, r3
 8011c02:	4b13      	ldr	r3, [pc, #76]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011c04:	4413      	add	r3, r2
 8011c06:	79fa      	ldrb	r2, [r7, #7]
 8011c08:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011c0a:	4b11      	ldr	r3, [pc, #68]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011c0c:	7a5b      	ldrb	r3, [r3, #9]
 8011c0e:	b2db      	uxtb	r3, r3
 8011c10:	1c5a      	adds	r2, r3, #1
 8011c12:	b2d1      	uxtb	r1, r2
 8011c14:	4a0e      	ldr	r2, [pc, #56]	; (8011c50 <FATFS_LinkDriverEx+0x94>)
 8011c16:	7251      	strb	r1, [r2, #9]
 8011c18:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011c1a:	7dbb      	ldrb	r3, [r7, #22]
 8011c1c:	3330      	adds	r3, #48	; 0x30
 8011c1e:	b2da      	uxtb	r2, r3
 8011c20:	68bb      	ldr	r3, [r7, #8]
 8011c22:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011c24:	68bb      	ldr	r3, [r7, #8]
 8011c26:	3301      	adds	r3, #1
 8011c28:	223a      	movs	r2, #58	; 0x3a
 8011c2a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011c2c:	68bb      	ldr	r3, [r7, #8]
 8011c2e:	3302      	adds	r3, #2
 8011c30:	222f      	movs	r2, #47	; 0x2f
 8011c32:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011c34:	68bb      	ldr	r3, [r7, #8]
 8011c36:	3303      	adds	r3, #3
 8011c38:	2200      	movs	r2, #0
 8011c3a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	371c      	adds	r7, #28
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr
 8011c4e:	bf00      	nop
 8011c50:	200007dc 	.word	0x200007dc

08011c54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b082      	sub	sp, #8
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
 8011c5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011c5e:	2200      	movs	r2, #0
 8011c60:	6839      	ldr	r1, [r7, #0]
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f7ff ffaa 	bl	8011bbc <FATFS_LinkDriverEx>
 8011c68:	4603      	mov	r3, r0
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3708      	adds	r7, #8
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}
	...

08011c74 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011c74:	b480      	push	{r7}
 8011c76:	b085      	sub	sp, #20
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	6039      	str	r1, [r7, #0]
 8011c7e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8011c80:	88fb      	ldrh	r3, [r7, #6]
 8011c82:	2b7f      	cmp	r3, #127	; 0x7f
 8011c84:	d802      	bhi.n	8011c8c <ff_convert+0x18>
		c = chr;
 8011c86:	88fb      	ldrh	r3, [r7, #6]
 8011c88:	81fb      	strh	r3, [r7, #14]
 8011c8a:	e025      	b.n	8011cd8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8011c8c:	683b      	ldr	r3, [r7, #0]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d00b      	beq.n	8011caa <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8011c92:	88fb      	ldrh	r3, [r7, #6]
 8011c94:	2bff      	cmp	r3, #255	; 0xff
 8011c96:	d805      	bhi.n	8011ca4 <ff_convert+0x30>
 8011c98:	88fb      	ldrh	r3, [r7, #6]
 8011c9a:	3b80      	subs	r3, #128	; 0x80
 8011c9c:	4a12      	ldr	r2, [pc, #72]	; (8011ce8 <ff_convert+0x74>)
 8011c9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011ca2:	e000      	b.n	8011ca6 <ff_convert+0x32>
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	81fb      	strh	r3, [r7, #14]
 8011ca8:	e016      	b.n	8011cd8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8011caa:	2300      	movs	r3, #0
 8011cac:	81fb      	strh	r3, [r7, #14]
 8011cae:	e009      	b.n	8011cc4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8011cb0:	89fb      	ldrh	r3, [r7, #14]
 8011cb2:	4a0d      	ldr	r2, [pc, #52]	; (8011ce8 <ff_convert+0x74>)
 8011cb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011cb8:	88fa      	ldrh	r2, [r7, #6]
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	d006      	beq.n	8011ccc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8011cbe:	89fb      	ldrh	r3, [r7, #14]
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	81fb      	strh	r3, [r7, #14]
 8011cc4:	89fb      	ldrh	r3, [r7, #14]
 8011cc6:	2b7f      	cmp	r3, #127	; 0x7f
 8011cc8:	d9f2      	bls.n	8011cb0 <ff_convert+0x3c>
 8011cca:	e000      	b.n	8011cce <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8011ccc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8011cce:	89fb      	ldrh	r3, [r7, #14]
 8011cd0:	3380      	adds	r3, #128	; 0x80
 8011cd2:	b29b      	uxth	r3, r3
 8011cd4:	b2db      	uxtb	r3, r3
 8011cd6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8011cd8:	89fb      	ldrh	r3, [r7, #14]
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	3714      	adds	r7, #20
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce4:	4770      	bx	lr
 8011ce6:	bf00      	nop
 8011ce8:	0801dd58 	.word	0x0801dd58

08011cec <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8011cec:	b480      	push	{r7}
 8011cee:	b087      	sub	sp, #28
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8011cf6:	88fb      	ldrh	r3, [r7, #6]
 8011cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011cfc:	d201      	bcs.n	8011d02 <ff_wtoupper+0x16>
 8011cfe:	4b3e      	ldr	r3, [pc, #248]	; (8011df8 <ff_wtoupper+0x10c>)
 8011d00:	e000      	b.n	8011d04 <ff_wtoupper+0x18>
 8011d02:	4b3e      	ldr	r3, [pc, #248]	; (8011dfc <ff_wtoupper+0x110>)
 8011d04:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8011d06:	697b      	ldr	r3, [r7, #20]
 8011d08:	1c9a      	adds	r2, r3, #2
 8011d0a:	617a      	str	r2, [r7, #20]
 8011d0c:	881b      	ldrh	r3, [r3, #0]
 8011d0e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8011d10:	8a7b      	ldrh	r3, [r7, #18]
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d068      	beq.n	8011de8 <ff_wtoupper+0xfc>
 8011d16:	88fa      	ldrh	r2, [r7, #6]
 8011d18:	8a7b      	ldrh	r3, [r7, #18]
 8011d1a:	429a      	cmp	r2, r3
 8011d1c:	d364      	bcc.n	8011de8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8011d1e:	697b      	ldr	r3, [r7, #20]
 8011d20:	1c9a      	adds	r2, r3, #2
 8011d22:	617a      	str	r2, [r7, #20]
 8011d24:	881b      	ldrh	r3, [r3, #0]
 8011d26:	823b      	strh	r3, [r7, #16]
 8011d28:	8a3b      	ldrh	r3, [r7, #16]
 8011d2a:	0a1b      	lsrs	r3, r3, #8
 8011d2c:	81fb      	strh	r3, [r7, #14]
 8011d2e:	8a3b      	ldrh	r3, [r7, #16]
 8011d30:	b2db      	uxtb	r3, r3
 8011d32:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8011d34:	88fa      	ldrh	r2, [r7, #6]
 8011d36:	8a79      	ldrh	r1, [r7, #18]
 8011d38:	8a3b      	ldrh	r3, [r7, #16]
 8011d3a:	440b      	add	r3, r1
 8011d3c:	429a      	cmp	r2, r3
 8011d3e:	da49      	bge.n	8011dd4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8011d40:	89fb      	ldrh	r3, [r7, #14]
 8011d42:	2b08      	cmp	r3, #8
 8011d44:	d84f      	bhi.n	8011de6 <ff_wtoupper+0xfa>
 8011d46:	a201      	add	r2, pc, #4	; (adr r2, 8011d4c <ff_wtoupper+0x60>)
 8011d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d4c:	08011d71 	.word	0x08011d71
 8011d50:	08011d83 	.word	0x08011d83
 8011d54:	08011d99 	.word	0x08011d99
 8011d58:	08011da1 	.word	0x08011da1
 8011d5c:	08011da9 	.word	0x08011da9
 8011d60:	08011db1 	.word	0x08011db1
 8011d64:	08011db9 	.word	0x08011db9
 8011d68:	08011dc1 	.word	0x08011dc1
 8011d6c:	08011dc9 	.word	0x08011dc9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8011d70:	88fa      	ldrh	r2, [r7, #6]
 8011d72:	8a7b      	ldrh	r3, [r7, #18]
 8011d74:	1ad3      	subs	r3, r2, r3
 8011d76:	005b      	lsls	r3, r3, #1
 8011d78:	697a      	ldr	r2, [r7, #20]
 8011d7a:	4413      	add	r3, r2
 8011d7c:	881b      	ldrh	r3, [r3, #0]
 8011d7e:	80fb      	strh	r3, [r7, #6]
 8011d80:	e027      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8011d82:	88fa      	ldrh	r2, [r7, #6]
 8011d84:	8a7b      	ldrh	r3, [r7, #18]
 8011d86:	1ad3      	subs	r3, r2, r3
 8011d88:	b29b      	uxth	r3, r3
 8011d8a:	f003 0301 	and.w	r3, r3, #1
 8011d8e:	b29b      	uxth	r3, r3
 8011d90:	88fa      	ldrh	r2, [r7, #6]
 8011d92:	1ad3      	subs	r3, r2, r3
 8011d94:	80fb      	strh	r3, [r7, #6]
 8011d96:	e01c      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011d98:	88fb      	ldrh	r3, [r7, #6]
 8011d9a:	3b10      	subs	r3, #16
 8011d9c:	80fb      	strh	r3, [r7, #6]
 8011d9e:	e018      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8011da0:	88fb      	ldrh	r3, [r7, #6]
 8011da2:	3b20      	subs	r3, #32
 8011da4:	80fb      	strh	r3, [r7, #6]
 8011da6:	e014      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011da8:	88fb      	ldrh	r3, [r7, #6]
 8011daa:	3b30      	subs	r3, #48	; 0x30
 8011dac:	80fb      	strh	r3, [r7, #6]
 8011dae:	e010      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8011db0:	88fb      	ldrh	r3, [r7, #6]
 8011db2:	3b1a      	subs	r3, #26
 8011db4:	80fb      	strh	r3, [r7, #6]
 8011db6:	e00c      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011db8:	88fb      	ldrh	r3, [r7, #6]
 8011dba:	3308      	adds	r3, #8
 8011dbc:	80fb      	strh	r3, [r7, #6]
 8011dbe:	e008      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8011dc0:	88fb      	ldrh	r3, [r7, #6]
 8011dc2:	3b50      	subs	r3, #80	; 0x50
 8011dc4:	80fb      	strh	r3, [r7, #6]
 8011dc6:	e004      	b.n	8011dd2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8011dc8:	88fb      	ldrh	r3, [r7, #6]
 8011dca:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8011dce:	80fb      	strh	r3, [r7, #6]
 8011dd0:	bf00      	nop
			}
			break;
 8011dd2:	e008      	b.n	8011de6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8011dd4:	89fb      	ldrh	r3, [r7, #14]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d195      	bne.n	8011d06 <ff_wtoupper+0x1a>
 8011dda:	8a3b      	ldrh	r3, [r7, #16]
 8011ddc:	005b      	lsls	r3, r3, #1
 8011dde:	697a      	ldr	r2, [r7, #20]
 8011de0:	4413      	add	r3, r2
 8011de2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8011de4:	e78f      	b.n	8011d06 <ff_wtoupper+0x1a>
			break;
 8011de6:	bf00      	nop
	}

	return chr;
 8011de8:	88fb      	ldrh	r3, [r7, #6]
}
 8011dea:	4618      	mov	r0, r3
 8011dec:	371c      	adds	r7, #28
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr
 8011df6:	bf00      	nop
 8011df8:	0801de58 	.word	0x0801de58
 8011dfc:	0801e04c 	.word	0x0801e04c

08011e00 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b084      	sub	sp, #16
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	4603      	mov	r3, r0
 8011e08:	6039      	str	r1, [r7, #0]
 8011e0a:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8011e0c:	2200      	movs	r2, #0
 8011e0e:	2101      	movs	r1, #1
 8011e10:	2001      	movs	r0, #1
 8011e12:	f000 f978 	bl	8012106 <osSemaphoreNew>
 8011e16:	4602      	mov	r2, r0
 8011e18:	683b      	ldr	r3, [r7, #0]
 8011e1a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8011e1c:	683b      	ldr	r3, [r7, #0]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	bf14      	ite	ne
 8011e24:	2301      	movne	r3, #1
 8011e26:	2300      	moveq	r3, #0
 8011e28:	b2db      	uxtb	r3, r3
 8011e2a:	60fb      	str	r3, [r7, #12]

    return ret;
 8011e2c:	68fb      	ldr	r3, [r7, #12]
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3710      	adds	r7, #16
 8011e32:	46bd      	mov	sp, r7
 8011e34:	bd80      	pop	{r7, pc}

08011e36 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8011e36:	b580      	push	{r7, lr}
 8011e38:	b082      	sub	sp, #8
 8011e3a:	af00      	add	r7, sp, #0
 8011e3c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8011e3e:	6878      	ldr	r0, [r7, #4]
 8011e40:	f000 fa80 	bl	8012344 <osSemaphoreDelete>
#endif
    return 1;
 8011e44:	2301      	movs	r3, #1
}
 8011e46:	4618      	mov	r0, r3
 8011e48:	3708      	adds	r7, #8
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}

08011e4e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	b084      	sub	sp, #16
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8011e56:	2300      	movs	r3, #0
 8011e58:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8011e5a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8011e5e:	6878      	ldr	r0, [r7, #4]
 8011e60:	f000 f9da 	bl	8012218 <osSemaphoreAcquire>
 8011e64:	4603      	mov	r3, r0
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d101      	bne.n	8011e6e <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8011e6a:	2301      	movs	r3, #1
 8011e6c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8011e6e:	68fb      	ldr	r3, [r7, #12]
}
 8011e70:	4618      	mov	r0, r3
 8011e72:	3710      	adds	r7, #16
 8011e74:	46bd      	mov	sp, r7
 8011e76:	bd80      	pop	{r7, pc}

08011e78 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b082      	sub	sp, #8
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8011e80:	6878      	ldr	r0, [r7, #4]
 8011e82:	f000 fa1b 	bl	80122bc <osSemaphoreRelease>
#endif
}
 8011e86:	bf00      	nop
 8011e88:	3708      	adds	r7, #8
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bd80      	pop	{r7, pc}
	...

08011e90 <__NVIC_SetPriority>:
{
 8011e90:	b480      	push	{r7}
 8011e92:	b083      	sub	sp, #12
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	4603      	mov	r3, r0
 8011e98:	6039      	str	r1, [r7, #0]
 8011e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	db0a      	blt.n	8011eba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	b2da      	uxtb	r2, r3
 8011ea8:	490c      	ldr	r1, [pc, #48]	; (8011edc <__NVIC_SetPriority+0x4c>)
 8011eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011eae:	0112      	lsls	r2, r2, #4
 8011eb0:	b2d2      	uxtb	r2, r2
 8011eb2:	440b      	add	r3, r1
 8011eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8011eb8:	e00a      	b.n	8011ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	b2da      	uxtb	r2, r3
 8011ebe:	4908      	ldr	r1, [pc, #32]	; (8011ee0 <__NVIC_SetPriority+0x50>)
 8011ec0:	79fb      	ldrb	r3, [r7, #7]
 8011ec2:	f003 030f 	and.w	r3, r3, #15
 8011ec6:	3b04      	subs	r3, #4
 8011ec8:	0112      	lsls	r2, r2, #4
 8011eca:	b2d2      	uxtb	r2, r2
 8011ecc:	440b      	add	r3, r1
 8011ece:	761a      	strb	r2, [r3, #24]
}
 8011ed0:	bf00      	nop
 8011ed2:	370c      	adds	r7, #12
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eda:	4770      	bx	lr
 8011edc:	e000e100 	.word	0xe000e100
 8011ee0:	e000ed00 	.word	0xe000ed00

08011ee4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8011ee8:	4b05      	ldr	r3, [pc, #20]	; (8011f00 <SysTick_Handler+0x1c>)
 8011eea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011eec:	f002 fcae 	bl	801484c <xTaskGetSchedulerState>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	2b01      	cmp	r3, #1
 8011ef4:	d001      	beq.n	8011efa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8011ef6:	f003 fcd7 	bl	80158a8 <xPortSysTickHandler>
  }
}
 8011efa:	bf00      	nop
 8011efc:	bd80      	pop	{r7, pc}
 8011efe:	bf00      	nop
 8011f00:	e000e010 	.word	0xe000e010

08011f04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011f04:	b580      	push	{r7, lr}
 8011f06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8011f08:	2100      	movs	r1, #0
 8011f0a:	f06f 0004 	mvn.w	r0, #4
 8011f0e:	f7ff ffbf 	bl	8011e90 <__NVIC_SetPriority>
#endif
}
 8011f12:	bf00      	nop
 8011f14:	bd80      	pop	{r7, pc}
	...

08011f18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8011f18:	b480      	push	{r7}
 8011f1a:	b083      	sub	sp, #12
 8011f1c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011f1e:	f3ef 8305 	mrs	r3, IPSR
 8011f22:	603b      	str	r3, [r7, #0]
  return(result);
 8011f24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d003      	beq.n	8011f32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8011f2a:	f06f 0305 	mvn.w	r3, #5
 8011f2e:	607b      	str	r3, [r7, #4]
 8011f30:	e00c      	b.n	8011f4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8011f32:	4b0a      	ldr	r3, [pc, #40]	; (8011f5c <osKernelInitialize+0x44>)
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d105      	bne.n	8011f46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8011f3a:	4b08      	ldr	r3, [pc, #32]	; (8011f5c <osKernelInitialize+0x44>)
 8011f3c:	2201      	movs	r2, #1
 8011f3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8011f40:	2300      	movs	r3, #0
 8011f42:	607b      	str	r3, [r7, #4]
 8011f44:	e002      	b.n	8011f4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8011f46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011f4c:	687b      	ldr	r3, [r7, #4]
}
 8011f4e:	4618      	mov	r0, r3
 8011f50:	370c      	adds	r7, #12
 8011f52:	46bd      	mov	sp, r7
 8011f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f58:	4770      	bx	lr
 8011f5a:	bf00      	nop
 8011f5c:	200007e8 	.word	0x200007e8

08011f60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b082      	sub	sp, #8
 8011f64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011f66:	f3ef 8305 	mrs	r3, IPSR
 8011f6a:	603b      	str	r3, [r7, #0]
  return(result);
 8011f6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d003      	beq.n	8011f7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8011f72:	f06f 0305 	mvn.w	r3, #5
 8011f76:	607b      	str	r3, [r7, #4]
 8011f78:	e010      	b.n	8011f9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8011f7a:	4b0b      	ldr	r3, [pc, #44]	; (8011fa8 <osKernelStart+0x48>)
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	2b01      	cmp	r3, #1
 8011f80:	d109      	bne.n	8011f96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8011f82:	f7ff ffbf 	bl	8011f04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8011f86:	4b08      	ldr	r3, [pc, #32]	; (8011fa8 <osKernelStart+0x48>)
 8011f88:	2202      	movs	r2, #2
 8011f8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8011f8c:	f001 fe7c 	bl	8013c88 <vTaskStartScheduler>
      stat = osOK;
 8011f90:	2300      	movs	r3, #0
 8011f92:	607b      	str	r3, [r7, #4]
 8011f94:	e002      	b.n	8011f9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8011f96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011f9c:	687b      	ldr	r3, [r7, #4]
}
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	3708      	adds	r7, #8
 8011fa2:	46bd      	mov	sp, r7
 8011fa4:	bd80      	pop	{r7, pc}
 8011fa6:	bf00      	nop
 8011fa8:	200007e8 	.word	0x200007e8

08011fac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b08e      	sub	sp, #56	; 0x38
 8011fb0:	af04      	add	r7, sp, #16
 8011fb2:	60f8      	str	r0, [r7, #12]
 8011fb4:	60b9      	str	r1, [r7, #8]
 8011fb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8011fb8:	2300      	movs	r3, #0
 8011fba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011fbc:	f3ef 8305 	mrs	r3, IPSR
 8011fc0:	617b      	str	r3, [r7, #20]
  return(result);
 8011fc2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d17e      	bne.n	80120c6 <osThreadNew+0x11a>
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d07b      	beq.n	80120c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8011fce:	2380      	movs	r3, #128	; 0x80
 8011fd0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011fd2:	2318      	movs	r3, #24
 8011fd4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8011fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011fde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d045      	beq.n	8012072 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d002      	beq.n	8011ff4 <osThreadNew+0x48>
        name = attr->name;
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	699b      	ldr	r3, [r3, #24]
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d002      	beq.n	8012002 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	699b      	ldr	r3, [r3, #24]
 8012000:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012002:	69fb      	ldr	r3, [r7, #28]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d008      	beq.n	801201a <osThreadNew+0x6e>
 8012008:	69fb      	ldr	r3, [r7, #28]
 801200a:	2b38      	cmp	r3, #56	; 0x38
 801200c:	d805      	bhi.n	801201a <osThreadNew+0x6e>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	685b      	ldr	r3, [r3, #4]
 8012012:	f003 0301 	and.w	r3, r3, #1
 8012016:	2b00      	cmp	r3, #0
 8012018:	d001      	beq.n	801201e <osThreadNew+0x72>
        return (NULL);
 801201a:	2300      	movs	r3, #0
 801201c:	e054      	b.n	80120c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	695b      	ldr	r3, [r3, #20]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d003      	beq.n	801202e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	695b      	ldr	r3, [r3, #20]
 801202a:	089b      	lsrs	r3, r3, #2
 801202c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	689b      	ldr	r3, [r3, #8]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d00e      	beq.n	8012054 <osThreadNew+0xa8>
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	68db      	ldr	r3, [r3, #12]
 801203a:	2bbf      	cmp	r3, #191	; 0xbf
 801203c:	d90a      	bls.n	8012054 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012042:	2b00      	cmp	r3, #0
 8012044:	d006      	beq.n	8012054 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	695b      	ldr	r3, [r3, #20]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d002      	beq.n	8012054 <osThreadNew+0xa8>
        mem = 1;
 801204e:	2301      	movs	r3, #1
 8012050:	61bb      	str	r3, [r7, #24]
 8012052:	e010      	b.n	8012076 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	689b      	ldr	r3, [r3, #8]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d10c      	bne.n	8012076 <osThreadNew+0xca>
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	68db      	ldr	r3, [r3, #12]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d108      	bne.n	8012076 <osThreadNew+0xca>
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	691b      	ldr	r3, [r3, #16]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d104      	bne.n	8012076 <osThreadNew+0xca>
          mem = 0;
 801206c:	2300      	movs	r3, #0
 801206e:	61bb      	str	r3, [r7, #24]
 8012070:	e001      	b.n	8012076 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012072:	2300      	movs	r3, #0
 8012074:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012076:	69bb      	ldr	r3, [r7, #24]
 8012078:	2b01      	cmp	r3, #1
 801207a:	d110      	bne.n	801209e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012080:	687a      	ldr	r2, [r7, #4]
 8012082:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012084:	9202      	str	r2, [sp, #8]
 8012086:	9301      	str	r3, [sp, #4]
 8012088:	69fb      	ldr	r3, [r7, #28]
 801208a:	9300      	str	r3, [sp, #0]
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	6a3a      	ldr	r2, [r7, #32]
 8012090:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012092:	68f8      	ldr	r0, [r7, #12]
 8012094:	f001 fba2 	bl	80137dc <xTaskCreateStatic>
 8012098:	4603      	mov	r3, r0
 801209a:	613b      	str	r3, [r7, #16]
 801209c:	e013      	b.n	80120c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801209e:	69bb      	ldr	r3, [r7, #24]
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d110      	bne.n	80120c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80120a4:	6a3b      	ldr	r3, [r7, #32]
 80120a6:	b29a      	uxth	r2, r3
 80120a8:	f107 0310 	add.w	r3, r7, #16
 80120ac:	9301      	str	r3, [sp, #4]
 80120ae:	69fb      	ldr	r3, [r7, #28]
 80120b0:	9300      	str	r3, [sp, #0]
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80120b6:	68f8      	ldr	r0, [r7, #12]
 80120b8:	f001 fbed 	bl	8013896 <xTaskCreate>
 80120bc:	4603      	mov	r3, r0
 80120be:	2b01      	cmp	r3, #1
 80120c0:	d001      	beq.n	80120c6 <osThreadNew+0x11a>
            hTask = NULL;
 80120c2:	2300      	movs	r3, #0
 80120c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80120c6:	693b      	ldr	r3, [r7, #16]
}
 80120c8:	4618      	mov	r0, r3
 80120ca:	3728      	adds	r7, #40	; 0x28
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b084      	sub	sp, #16
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80120d8:	f3ef 8305 	mrs	r3, IPSR
 80120dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80120de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d003      	beq.n	80120ec <osDelay+0x1c>
    stat = osErrorISR;
 80120e4:	f06f 0305 	mvn.w	r3, #5
 80120e8:	60fb      	str	r3, [r7, #12]
 80120ea:	e007      	b.n	80120fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80120ec:	2300      	movs	r3, #0
 80120ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d002      	beq.n	80120fc <osDelay+0x2c>
      vTaskDelay(ticks);
 80120f6:	6878      	ldr	r0, [r7, #4]
 80120f8:	f001 fd2c 	bl	8013b54 <vTaskDelay>
    }
  }

  return (stat);
 80120fc:	68fb      	ldr	r3, [r7, #12]
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3710      	adds	r7, #16
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}

08012106 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8012106:	b580      	push	{r7, lr}
 8012108:	b08a      	sub	sp, #40	; 0x28
 801210a:	af02      	add	r7, sp, #8
 801210c:	60f8      	str	r0, [r7, #12]
 801210e:	60b9      	str	r1, [r7, #8]
 8012110:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8012112:	2300      	movs	r3, #0
 8012114:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012116:	f3ef 8305 	mrs	r3, IPSR
 801211a:	613b      	str	r3, [r7, #16]
  return(result);
 801211c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 801211e:	2b00      	cmp	r3, #0
 8012120:	d175      	bne.n	801220e <osSemaphoreNew+0x108>
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d072      	beq.n	801220e <osSemaphoreNew+0x108>
 8012128:	68ba      	ldr	r2, [r7, #8]
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	429a      	cmp	r2, r3
 801212e:	d86e      	bhi.n	801220e <osSemaphoreNew+0x108>
    mem = -1;
 8012130:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012134:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d015      	beq.n	8012168 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	689b      	ldr	r3, [r3, #8]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d006      	beq.n	8012152 <osSemaphoreNew+0x4c>
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	68db      	ldr	r3, [r3, #12]
 8012148:	2b4f      	cmp	r3, #79	; 0x4f
 801214a:	d902      	bls.n	8012152 <osSemaphoreNew+0x4c>
        mem = 1;
 801214c:	2301      	movs	r3, #1
 801214e:	61bb      	str	r3, [r7, #24]
 8012150:	e00c      	b.n	801216c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	689b      	ldr	r3, [r3, #8]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d108      	bne.n	801216c <osSemaphoreNew+0x66>
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	68db      	ldr	r3, [r3, #12]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d104      	bne.n	801216c <osSemaphoreNew+0x66>
          mem = 0;
 8012162:	2300      	movs	r3, #0
 8012164:	61bb      	str	r3, [r7, #24]
 8012166:	e001      	b.n	801216c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8012168:	2300      	movs	r3, #0
 801216a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012172:	d04c      	beq.n	801220e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	2b01      	cmp	r3, #1
 8012178:	d128      	bne.n	80121cc <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801217a:	69bb      	ldr	r3, [r7, #24]
 801217c:	2b01      	cmp	r3, #1
 801217e:	d10a      	bne.n	8012196 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	689b      	ldr	r3, [r3, #8]
 8012184:	2203      	movs	r2, #3
 8012186:	9200      	str	r2, [sp, #0]
 8012188:	2200      	movs	r2, #0
 801218a:	2100      	movs	r1, #0
 801218c:	2001      	movs	r0, #1
 801218e:	f000 fb7f 	bl	8012890 <xQueueGenericCreateStatic>
 8012192:	61f8      	str	r0, [r7, #28]
 8012194:	e005      	b.n	80121a2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8012196:	2203      	movs	r2, #3
 8012198:	2100      	movs	r1, #0
 801219a:	2001      	movs	r0, #1
 801219c:	f000 fbf0 	bl	8012980 <xQueueGenericCreate>
 80121a0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80121a2:	69fb      	ldr	r3, [r7, #28]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d022      	beq.n	80121ee <osSemaphoreNew+0xe8>
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d01f      	beq.n	80121ee <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80121ae:	2300      	movs	r3, #0
 80121b0:	2200      	movs	r2, #0
 80121b2:	2100      	movs	r1, #0
 80121b4:	69f8      	ldr	r0, [r7, #28]
 80121b6:	f000 fcab 	bl	8012b10 <xQueueGenericSend>
 80121ba:	4603      	mov	r3, r0
 80121bc:	2b01      	cmp	r3, #1
 80121be:	d016      	beq.n	80121ee <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80121c0:	69f8      	ldr	r0, [r7, #28]
 80121c2:	f001 f937 	bl	8013434 <vQueueDelete>
            hSemaphore = NULL;
 80121c6:	2300      	movs	r3, #0
 80121c8:	61fb      	str	r3, [r7, #28]
 80121ca:	e010      	b.n	80121ee <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80121cc:	69bb      	ldr	r3, [r7, #24]
 80121ce:	2b01      	cmp	r3, #1
 80121d0:	d108      	bne.n	80121e4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	689b      	ldr	r3, [r3, #8]
 80121d6:	461a      	mov	r2, r3
 80121d8:	68b9      	ldr	r1, [r7, #8]
 80121da:	68f8      	ldr	r0, [r7, #12]
 80121dc:	f000 fc2d 	bl	8012a3a <xQueueCreateCountingSemaphoreStatic>
 80121e0:	61f8      	str	r0, [r7, #28]
 80121e2:	e004      	b.n	80121ee <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80121e4:	68b9      	ldr	r1, [r7, #8]
 80121e6:	68f8      	ldr	r0, [r7, #12]
 80121e8:	f000 fc5e 	bl	8012aa8 <xQueueCreateCountingSemaphore>
 80121ec:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80121ee:	69fb      	ldr	r3, [r7, #28]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d00c      	beq.n	801220e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d003      	beq.n	8012202 <osSemaphoreNew+0xfc>
          name = attr->name;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	617b      	str	r3, [r7, #20]
 8012200:	e001      	b.n	8012206 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8012202:	2300      	movs	r3, #0
 8012204:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8012206:	6979      	ldr	r1, [r7, #20]
 8012208:	69f8      	ldr	r0, [r7, #28]
 801220a:	f001 fa5f 	bl	80136cc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 801220e:	69fb      	ldr	r3, [r7, #28]
}
 8012210:	4618      	mov	r0, r3
 8012212:	3720      	adds	r7, #32
 8012214:	46bd      	mov	sp, r7
 8012216:	bd80      	pop	{r7, pc}

08012218 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012218:	b580      	push	{r7, lr}
 801221a:	b086      	sub	sp, #24
 801221c:	af00      	add	r7, sp, #0
 801221e:	6078      	str	r0, [r7, #4]
 8012220:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012226:	2300      	movs	r3, #0
 8012228:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801222a:	693b      	ldr	r3, [r7, #16]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d103      	bne.n	8012238 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8012230:	f06f 0303 	mvn.w	r3, #3
 8012234:	617b      	str	r3, [r7, #20]
 8012236:	e039      	b.n	80122ac <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012238:	f3ef 8305 	mrs	r3, IPSR
 801223c:	60fb      	str	r3, [r7, #12]
  return(result);
 801223e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012240:	2b00      	cmp	r3, #0
 8012242:	d022      	beq.n	801228a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8012244:	683b      	ldr	r3, [r7, #0]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d003      	beq.n	8012252 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 801224a:	f06f 0303 	mvn.w	r3, #3
 801224e:	617b      	str	r3, [r7, #20]
 8012250:	e02c      	b.n	80122ac <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8012252:	2300      	movs	r3, #0
 8012254:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8012256:	f107 0308 	add.w	r3, r7, #8
 801225a:	461a      	mov	r2, r3
 801225c:	2100      	movs	r1, #0
 801225e:	6938      	ldr	r0, [r7, #16]
 8012260:	f001 f868 	bl	8013334 <xQueueReceiveFromISR>
 8012264:	4603      	mov	r3, r0
 8012266:	2b01      	cmp	r3, #1
 8012268:	d003      	beq.n	8012272 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 801226a:	f06f 0302 	mvn.w	r3, #2
 801226e:	617b      	str	r3, [r7, #20]
 8012270:	e01c      	b.n	80122ac <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d019      	beq.n	80122ac <osSemaphoreAcquire+0x94>
 8012278:	4b0f      	ldr	r3, [pc, #60]	; (80122b8 <osSemaphoreAcquire+0xa0>)
 801227a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801227e:	601a      	str	r2, [r3, #0]
 8012280:	f3bf 8f4f 	dsb	sy
 8012284:	f3bf 8f6f 	isb	sy
 8012288:	e010      	b.n	80122ac <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801228a:	6839      	ldr	r1, [r7, #0]
 801228c:	6938      	ldr	r0, [r7, #16]
 801228e:	f000 ff45 	bl	801311c <xQueueSemaphoreTake>
 8012292:	4603      	mov	r3, r0
 8012294:	2b01      	cmp	r3, #1
 8012296:	d009      	beq.n	80122ac <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d003      	beq.n	80122a6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801229e:	f06f 0301 	mvn.w	r3, #1
 80122a2:	617b      	str	r3, [r7, #20]
 80122a4:	e002      	b.n	80122ac <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80122a6:	f06f 0302 	mvn.w	r3, #2
 80122aa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80122ac:	697b      	ldr	r3, [r7, #20]
}
 80122ae:	4618      	mov	r0, r3
 80122b0:	3718      	adds	r7, #24
 80122b2:	46bd      	mov	sp, r7
 80122b4:	bd80      	pop	{r7, pc}
 80122b6:	bf00      	nop
 80122b8:	e000ed04 	.word	0xe000ed04

080122bc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80122bc:	b580      	push	{r7, lr}
 80122be:	b086      	sub	sp, #24
 80122c0:	af00      	add	r7, sp, #0
 80122c2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80122c8:	2300      	movs	r3, #0
 80122ca:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80122cc:	693b      	ldr	r3, [r7, #16]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d103      	bne.n	80122da <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80122d2:	f06f 0303 	mvn.w	r3, #3
 80122d6:	617b      	str	r3, [r7, #20]
 80122d8:	e02c      	b.n	8012334 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80122da:	f3ef 8305 	mrs	r3, IPSR
 80122de:	60fb      	str	r3, [r7, #12]
  return(result);
 80122e0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d01a      	beq.n	801231c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80122e6:	2300      	movs	r3, #0
 80122e8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80122ea:	f107 0308 	add.w	r3, r7, #8
 80122ee:	4619      	mov	r1, r3
 80122f0:	6938      	ldr	r0, [r7, #16]
 80122f2:	f000 fda6 	bl	8012e42 <xQueueGiveFromISR>
 80122f6:	4603      	mov	r3, r0
 80122f8:	2b01      	cmp	r3, #1
 80122fa:	d003      	beq.n	8012304 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80122fc:	f06f 0302 	mvn.w	r3, #2
 8012300:	617b      	str	r3, [r7, #20]
 8012302:	e017      	b.n	8012334 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8012304:	68bb      	ldr	r3, [r7, #8]
 8012306:	2b00      	cmp	r3, #0
 8012308:	d014      	beq.n	8012334 <osSemaphoreRelease+0x78>
 801230a:	4b0d      	ldr	r3, [pc, #52]	; (8012340 <osSemaphoreRelease+0x84>)
 801230c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012310:	601a      	str	r2, [r3, #0]
 8012312:	f3bf 8f4f 	dsb	sy
 8012316:	f3bf 8f6f 	isb	sy
 801231a:	e00b      	b.n	8012334 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801231c:	2300      	movs	r3, #0
 801231e:	2200      	movs	r2, #0
 8012320:	2100      	movs	r1, #0
 8012322:	6938      	ldr	r0, [r7, #16]
 8012324:	f000 fbf4 	bl	8012b10 <xQueueGenericSend>
 8012328:	4603      	mov	r3, r0
 801232a:	2b01      	cmp	r3, #1
 801232c:	d002      	beq.n	8012334 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801232e:	f06f 0302 	mvn.w	r3, #2
 8012332:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8012334:	697b      	ldr	r3, [r7, #20]
}
 8012336:	4618      	mov	r0, r3
 8012338:	3718      	adds	r7, #24
 801233a:	46bd      	mov	sp, r7
 801233c:	bd80      	pop	{r7, pc}
 801233e:	bf00      	nop
 8012340:	e000ed04 	.word	0xe000ed04

08012344 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8012344:	b580      	push	{r7, lr}
 8012346:	b086      	sub	sp, #24
 8012348:	af00      	add	r7, sp, #0
 801234a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012350:	f3ef 8305 	mrs	r3, IPSR
 8012354:	60fb      	str	r3, [r7, #12]
  return(result);
 8012356:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8012358:	2b00      	cmp	r3, #0
 801235a:	d003      	beq.n	8012364 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 801235c:	f06f 0305 	mvn.w	r3, #5
 8012360:	617b      	str	r3, [r7, #20]
 8012362:	e00e      	b.n	8012382 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8012364:	693b      	ldr	r3, [r7, #16]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d103      	bne.n	8012372 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 801236a:	f06f 0303 	mvn.w	r3, #3
 801236e:	617b      	str	r3, [r7, #20]
 8012370:	e007      	b.n	8012382 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8012372:	6938      	ldr	r0, [r7, #16]
 8012374:	f001 f9d4 	bl	8013720 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8012378:	2300      	movs	r3, #0
 801237a:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 801237c:	6938      	ldr	r0, [r7, #16]
 801237e:	f001 f859 	bl	8013434 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8012382:	697b      	ldr	r3, [r7, #20]
}
 8012384:	4618      	mov	r0, r3
 8012386:	3718      	adds	r7, #24
 8012388:	46bd      	mov	sp, r7
 801238a:	bd80      	pop	{r7, pc}

0801238c <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801238c:	b580      	push	{r7, lr}
 801238e:	b08a      	sub	sp, #40	; 0x28
 8012390:	af02      	add	r7, sp, #8
 8012392:	60f8      	str	r0, [r7, #12]
 8012394:	60b9      	str	r1, [r7, #8]
 8012396:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8012398:	2300      	movs	r3, #0
 801239a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801239c:	f3ef 8305 	mrs	r3, IPSR
 80123a0:	613b      	str	r3, [r7, #16]
  return(result);
 80123a2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d15f      	bne.n	8012468 <osMessageQueueNew+0xdc>
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d05c      	beq.n	8012468 <osMessageQueueNew+0xdc>
 80123ae:	68bb      	ldr	r3, [r7, #8]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d059      	beq.n	8012468 <osMessageQueueNew+0xdc>
    mem = -1;
 80123b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80123b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d029      	beq.n	8012414 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	689b      	ldr	r3, [r3, #8]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d012      	beq.n	80123ee <osMessageQueueNew+0x62>
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	68db      	ldr	r3, [r3, #12]
 80123cc:	2b4f      	cmp	r3, #79	; 0x4f
 80123ce:	d90e      	bls.n	80123ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d00a      	beq.n	80123ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	695a      	ldr	r2, [r3, #20]
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	68b9      	ldr	r1, [r7, #8]
 80123e0:	fb01 f303 	mul.w	r3, r1, r3
 80123e4:	429a      	cmp	r2, r3
 80123e6:	d302      	bcc.n	80123ee <osMessageQueueNew+0x62>
        mem = 1;
 80123e8:	2301      	movs	r3, #1
 80123ea:	61bb      	str	r3, [r7, #24]
 80123ec:	e014      	b.n	8012418 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	689b      	ldr	r3, [r3, #8]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d110      	bne.n	8012418 <osMessageQueueNew+0x8c>
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	68db      	ldr	r3, [r3, #12]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d10c      	bne.n	8012418 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012402:	2b00      	cmp	r3, #0
 8012404:	d108      	bne.n	8012418 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	695b      	ldr	r3, [r3, #20]
 801240a:	2b00      	cmp	r3, #0
 801240c:	d104      	bne.n	8012418 <osMessageQueueNew+0x8c>
          mem = 0;
 801240e:	2300      	movs	r3, #0
 8012410:	61bb      	str	r3, [r7, #24]
 8012412:	e001      	b.n	8012418 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8012414:	2300      	movs	r3, #0
 8012416:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012418:	69bb      	ldr	r3, [r7, #24]
 801241a:	2b01      	cmp	r3, #1
 801241c:	d10b      	bne.n	8012436 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	691a      	ldr	r2, [r3, #16]
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	689b      	ldr	r3, [r3, #8]
 8012426:	2100      	movs	r1, #0
 8012428:	9100      	str	r1, [sp, #0]
 801242a:	68b9      	ldr	r1, [r7, #8]
 801242c:	68f8      	ldr	r0, [r7, #12]
 801242e:	f000 fa2f 	bl	8012890 <xQueueGenericCreateStatic>
 8012432:	61f8      	str	r0, [r7, #28]
 8012434:	e008      	b.n	8012448 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8012436:	69bb      	ldr	r3, [r7, #24]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d105      	bne.n	8012448 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801243c:	2200      	movs	r2, #0
 801243e:	68b9      	ldr	r1, [r7, #8]
 8012440:	68f8      	ldr	r0, [r7, #12]
 8012442:	f000 fa9d 	bl	8012980 <xQueueGenericCreate>
 8012446:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8012448:	69fb      	ldr	r3, [r7, #28]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d00c      	beq.n	8012468 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d003      	beq.n	801245c <osMessageQueueNew+0xd0>
        name = attr->name;
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	617b      	str	r3, [r7, #20]
 801245a:	e001      	b.n	8012460 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 801245c:	2300      	movs	r3, #0
 801245e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8012460:	6979      	ldr	r1, [r7, #20]
 8012462:	69f8      	ldr	r0, [r7, #28]
 8012464:	f001 f932 	bl	80136cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8012468:	69fb      	ldr	r3, [r7, #28]
}
 801246a:	4618      	mov	r0, r3
 801246c:	3720      	adds	r7, #32
 801246e:	46bd      	mov	sp, r7
 8012470:	bd80      	pop	{r7, pc}
	...

08012474 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8012474:	b580      	push	{r7, lr}
 8012476:	b088      	sub	sp, #32
 8012478:	af00      	add	r7, sp, #0
 801247a:	60f8      	str	r0, [r7, #12]
 801247c:	60b9      	str	r1, [r7, #8]
 801247e:	603b      	str	r3, [r7, #0]
 8012480:	4613      	mov	r3, r2
 8012482:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012488:	2300      	movs	r3, #0
 801248a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801248c:	f3ef 8305 	mrs	r3, IPSR
 8012490:	617b      	str	r3, [r7, #20]
  return(result);
 8012492:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012494:	2b00      	cmp	r3, #0
 8012496:	d028      	beq.n	80124ea <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012498:	69bb      	ldr	r3, [r7, #24]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d005      	beq.n	80124aa <osMessageQueuePut+0x36>
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d002      	beq.n	80124aa <osMessageQueuePut+0x36>
 80124a4:	683b      	ldr	r3, [r7, #0]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d003      	beq.n	80124b2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80124aa:	f06f 0303 	mvn.w	r3, #3
 80124ae:	61fb      	str	r3, [r7, #28]
 80124b0:	e038      	b.n	8012524 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80124b2:	2300      	movs	r3, #0
 80124b4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80124b6:	f107 0210 	add.w	r2, r7, #16
 80124ba:	2300      	movs	r3, #0
 80124bc:	68b9      	ldr	r1, [r7, #8]
 80124be:	69b8      	ldr	r0, [r7, #24]
 80124c0:	f000 fc24 	bl	8012d0c <xQueueGenericSendFromISR>
 80124c4:	4603      	mov	r3, r0
 80124c6:	2b01      	cmp	r3, #1
 80124c8:	d003      	beq.n	80124d2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80124ca:	f06f 0302 	mvn.w	r3, #2
 80124ce:	61fb      	str	r3, [r7, #28]
 80124d0:	e028      	b.n	8012524 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80124d2:	693b      	ldr	r3, [r7, #16]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d025      	beq.n	8012524 <osMessageQueuePut+0xb0>
 80124d8:	4b15      	ldr	r3, [pc, #84]	; (8012530 <osMessageQueuePut+0xbc>)
 80124da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124de:	601a      	str	r2, [r3, #0]
 80124e0:	f3bf 8f4f 	dsb	sy
 80124e4:	f3bf 8f6f 	isb	sy
 80124e8:	e01c      	b.n	8012524 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80124ea:	69bb      	ldr	r3, [r7, #24]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d002      	beq.n	80124f6 <osMessageQueuePut+0x82>
 80124f0:	68bb      	ldr	r3, [r7, #8]
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d103      	bne.n	80124fe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80124f6:	f06f 0303 	mvn.w	r3, #3
 80124fa:	61fb      	str	r3, [r7, #28]
 80124fc:	e012      	b.n	8012524 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80124fe:	2300      	movs	r3, #0
 8012500:	683a      	ldr	r2, [r7, #0]
 8012502:	68b9      	ldr	r1, [r7, #8]
 8012504:	69b8      	ldr	r0, [r7, #24]
 8012506:	f000 fb03 	bl	8012b10 <xQueueGenericSend>
 801250a:	4603      	mov	r3, r0
 801250c:	2b01      	cmp	r3, #1
 801250e:	d009      	beq.n	8012524 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8012510:	683b      	ldr	r3, [r7, #0]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d003      	beq.n	801251e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8012516:	f06f 0301 	mvn.w	r3, #1
 801251a:	61fb      	str	r3, [r7, #28]
 801251c:	e002      	b.n	8012524 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801251e:	f06f 0302 	mvn.w	r3, #2
 8012522:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012524:	69fb      	ldr	r3, [r7, #28]
}
 8012526:	4618      	mov	r0, r3
 8012528:	3720      	adds	r7, #32
 801252a:	46bd      	mov	sp, r7
 801252c:	bd80      	pop	{r7, pc}
 801252e:	bf00      	nop
 8012530:	e000ed04 	.word	0xe000ed04

08012534 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012534:	b580      	push	{r7, lr}
 8012536:	b088      	sub	sp, #32
 8012538:	af00      	add	r7, sp, #0
 801253a:	60f8      	str	r0, [r7, #12]
 801253c:	60b9      	str	r1, [r7, #8]
 801253e:	607a      	str	r2, [r7, #4]
 8012540:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012546:	2300      	movs	r3, #0
 8012548:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801254a:	f3ef 8305 	mrs	r3, IPSR
 801254e:	617b      	str	r3, [r7, #20]
  return(result);
 8012550:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012552:	2b00      	cmp	r3, #0
 8012554:	d028      	beq.n	80125a8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012556:	69bb      	ldr	r3, [r7, #24]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d005      	beq.n	8012568 <osMessageQueueGet+0x34>
 801255c:	68bb      	ldr	r3, [r7, #8]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d002      	beq.n	8012568 <osMessageQueueGet+0x34>
 8012562:	683b      	ldr	r3, [r7, #0]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d003      	beq.n	8012570 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8012568:	f06f 0303 	mvn.w	r3, #3
 801256c:	61fb      	str	r3, [r7, #28]
 801256e:	e037      	b.n	80125e0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8012570:	2300      	movs	r3, #0
 8012572:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8012574:	f107 0310 	add.w	r3, r7, #16
 8012578:	461a      	mov	r2, r3
 801257a:	68b9      	ldr	r1, [r7, #8]
 801257c:	69b8      	ldr	r0, [r7, #24]
 801257e:	f000 fed9 	bl	8013334 <xQueueReceiveFromISR>
 8012582:	4603      	mov	r3, r0
 8012584:	2b01      	cmp	r3, #1
 8012586:	d003      	beq.n	8012590 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8012588:	f06f 0302 	mvn.w	r3, #2
 801258c:	61fb      	str	r3, [r7, #28]
 801258e:	e027      	b.n	80125e0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8012590:	693b      	ldr	r3, [r7, #16]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d024      	beq.n	80125e0 <osMessageQueueGet+0xac>
 8012596:	4b15      	ldr	r3, [pc, #84]	; (80125ec <osMessageQueueGet+0xb8>)
 8012598:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801259c:	601a      	str	r2, [r3, #0]
 801259e:	f3bf 8f4f 	dsb	sy
 80125a2:	f3bf 8f6f 	isb	sy
 80125a6:	e01b      	b.n	80125e0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80125a8:	69bb      	ldr	r3, [r7, #24]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d002      	beq.n	80125b4 <osMessageQueueGet+0x80>
 80125ae:	68bb      	ldr	r3, [r7, #8]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d103      	bne.n	80125bc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80125b4:	f06f 0303 	mvn.w	r3, #3
 80125b8:	61fb      	str	r3, [r7, #28]
 80125ba:	e011      	b.n	80125e0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80125bc:	683a      	ldr	r2, [r7, #0]
 80125be:	68b9      	ldr	r1, [r7, #8]
 80125c0:	69b8      	ldr	r0, [r7, #24]
 80125c2:	f000 fccb 	bl	8012f5c <xQueueReceive>
 80125c6:	4603      	mov	r3, r0
 80125c8:	2b01      	cmp	r3, #1
 80125ca:	d009      	beq.n	80125e0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80125cc:	683b      	ldr	r3, [r7, #0]
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d003      	beq.n	80125da <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80125d2:	f06f 0301 	mvn.w	r3, #1
 80125d6:	61fb      	str	r3, [r7, #28]
 80125d8:	e002      	b.n	80125e0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80125da:	f06f 0302 	mvn.w	r3, #2
 80125de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80125e0:	69fb      	ldr	r3, [r7, #28]
}
 80125e2:	4618      	mov	r0, r3
 80125e4:	3720      	adds	r7, #32
 80125e6:	46bd      	mov	sp, r7
 80125e8:	bd80      	pop	{r7, pc}
 80125ea:	bf00      	nop
 80125ec:	e000ed04 	.word	0xe000ed04

080125f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80125f0:	b480      	push	{r7}
 80125f2:	b085      	sub	sp, #20
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	60f8      	str	r0, [r7, #12]
 80125f8:	60b9      	str	r1, [r7, #8]
 80125fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	4a07      	ldr	r2, [pc, #28]	; (801261c <vApplicationGetIdleTaskMemory+0x2c>)
 8012600:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012602:	68bb      	ldr	r3, [r7, #8]
 8012604:	4a06      	ldr	r2, [pc, #24]	; (8012620 <vApplicationGetIdleTaskMemory+0x30>)
 8012606:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	2280      	movs	r2, #128	; 0x80
 801260c:	601a      	str	r2, [r3, #0]
}
 801260e:	bf00      	nop
 8012610:	3714      	adds	r7, #20
 8012612:	46bd      	mov	sp, r7
 8012614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012618:	4770      	bx	lr
 801261a:	bf00      	nop
 801261c:	200007ec 	.word	0x200007ec
 8012620:	200008ac 	.word	0x200008ac

08012624 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012624:	b480      	push	{r7}
 8012626:	b085      	sub	sp, #20
 8012628:	af00      	add	r7, sp, #0
 801262a:	60f8      	str	r0, [r7, #12]
 801262c:	60b9      	str	r1, [r7, #8]
 801262e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	4a07      	ldr	r2, [pc, #28]	; (8012650 <vApplicationGetTimerTaskMemory+0x2c>)
 8012634:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012636:	68bb      	ldr	r3, [r7, #8]
 8012638:	4a06      	ldr	r2, [pc, #24]	; (8012654 <vApplicationGetTimerTaskMemory+0x30>)
 801263a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012642:	601a      	str	r2, [r3, #0]
}
 8012644:	bf00      	nop
 8012646:	3714      	adds	r7, #20
 8012648:	46bd      	mov	sp, r7
 801264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264e:	4770      	bx	lr
 8012650:	20000aac 	.word	0x20000aac
 8012654:	20000b6c 	.word	0x20000b6c

08012658 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012658:	b480      	push	{r7}
 801265a:	b083      	sub	sp, #12
 801265c:	af00      	add	r7, sp, #0
 801265e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	f103 0208 	add.w	r2, r3, #8
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012670:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	f103 0208 	add.w	r2, r3, #8
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	f103 0208 	add.w	r2, r3, #8
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	2200      	movs	r2, #0
 801268a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801268c:	bf00      	nop
 801268e:	370c      	adds	r7, #12
 8012690:	46bd      	mov	sp, r7
 8012692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012696:	4770      	bx	lr

08012698 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012698:	b480      	push	{r7}
 801269a:	b083      	sub	sp, #12
 801269c:	af00      	add	r7, sp, #0
 801269e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	2200      	movs	r2, #0
 80126a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80126a6:	bf00      	nop
 80126a8:	370c      	adds	r7, #12
 80126aa:	46bd      	mov	sp, r7
 80126ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b0:	4770      	bx	lr

080126b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80126b2:	b480      	push	{r7}
 80126b4:	b085      	sub	sp, #20
 80126b6:	af00      	add	r7, sp, #0
 80126b8:	6078      	str	r0, [r7, #4]
 80126ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	685b      	ldr	r3, [r3, #4]
 80126c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80126c2:	683b      	ldr	r3, [r7, #0]
 80126c4:	68fa      	ldr	r2, [r7, #12]
 80126c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	689a      	ldr	r2, [r3, #8]
 80126cc:	683b      	ldr	r3, [r7, #0]
 80126ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	689b      	ldr	r3, [r3, #8]
 80126d4:	683a      	ldr	r2, [r7, #0]
 80126d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	683a      	ldr	r2, [r7, #0]
 80126dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	687a      	ldr	r2, [r7, #4]
 80126e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	1c5a      	adds	r2, r3, #1
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	601a      	str	r2, [r3, #0]
}
 80126ee:	bf00      	nop
 80126f0:	3714      	adds	r7, #20
 80126f2:	46bd      	mov	sp, r7
 80126f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f8:	4770      	bx	lr

080126fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80126fa:	b480      	push	{r7}
 80126fc:	b085      	sub	sp, #20
 80126fe:	af00      	add	r7, sp, #0
 8012700:	6078      	str	r0, [r7, #4]
 8012702:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801270a:	68bb      	ldr	r3, [r7, #8]
 801270c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012710:	d103      	bne.n	801271a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	691b      	ldr	r3, [r3, #16]
 8012716:	60fb      	str	r3, [r7, #12]
 8012718:	e00c      	b.n	8012734 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	3308      	adds	r3, #8
 801271e:	60fb      	str	r3, [r7, #12]
 8012720:	e002      	b.n	8012728 <vListInsert+0x2e>
 8012722:	68fb      	ldr	r3, [r7, #12]
 8012724:	685b      	ldr	r3, [r3, #4]
 8012726:	60fb      	str	r3, [r7, #12]
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	68ba      	ldr	r2, [r7, #8]
 8012730:	429a      	cmp	r2, r3
 8012732:	d2f6      	bcs.n	8012722 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	685a      	ldr	r2, [r3, #4]
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	685b      	ldr	r3, [r3, #4]
 8012740:	683a      	ldr	r2, [r7, #0]
 8012742:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	68fa      	ldr	r2, [r7, #12]
 8012748:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	683a      	ldr	r2, [r7, #0]
 801274e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012750:	683b      	ldr	r3, [r7, #0]
 8012752:	687a      	ldr	r2, [r7, #4]
 8012754:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	1c5a      	adds	r2, r3, #1
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	601a      	str	r2, [r3, #0]
}
 8012760:	bf00      	nop
 8012762:	3714      	adds	r7, #20
 8012764:	46bd      	mov	sp, r7
 8012766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276a:	4770      	bx	lr

0801276c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801276c:	b480      	push	{r7}
 801276e:	b085      	sub	sp, #20
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	691b      	ldr	r3, [r3, #16]
 8012778:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	685b      	ldr	r3, [r3, #4]
 801277e:	687a      	ldr	r2, [r7, #4]
 8012780:	6892      	ldr	r2, [r2, #8]
 8012782:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	689b      	ldr	r3, [r3, #8]
 8012788:	687a      	ldr	r2, [r7, #4]
 801278a:	6852      	ldr	r2, [r2, #4]
 801278c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	685b      	ldr	r3, [r3, #4]
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	429a      	cmp	r2, r3
 8012796:	d103      	bne.n	80127a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	689a      	ldr	r2, [r3, #8]
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2200      	movs	r2, #0
 80127a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	1e5a      	subs	r2, r3, #1
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80127b0:	68fb      	ldr	r3, [r7, #12]
 80127b2:	681b      	ldr	r3, [r3, #0]
}
 80127b4:	4618      	mov	r0, r3
 80127b6:	3714      	adds	r7, #20
 80127b8:	46bd      	mov	sp, r7
 80127ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127be:	4770      	bx	lr

080127c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b084      	sub	sp, #16
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	6078      	str	r0, [r7, #4]
 80127c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d10a      	bne.n	80127ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80127d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127d8:	f383 8811 	msr	BASEPRI, r3
 80127dc:	f3bf 8f6f 	isb	sy
 80127e0:	f3bf 8f4f 	dsb	sy
 80127e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80127e6:	bf00      	nop
 80127e8:	e7fe      	b.n	80127e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80127ea:	f002 ffcb 	bl	8015784 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	681a      	ldr	r2, [r3, #0]
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80127f6:	68f9      	ldr	r1, [r7, #12]
 80127f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80127fa:	fb01 f303 	mul.w	r3, r1, r3
 80127fe:	441a      	add	r2, r3
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	2200      	movs	r2, #0
 8012808:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	681a      	ldr	r2, [r3, #0]
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	681a      	ldr	r2, [r3, #0]
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801281a:	3b01      	subs	r3, #1
 801281c:	68f9      	ldr	r1, [r7, #12]
 801281e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012820:	fb01 f303 	mul.w	r3, r1, r3
 8012824:	441a      	add	r2, r3
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	22ff      	movs	r2, #255	; 0xff
 801282e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	22ff      	movs	r2, #255	; 0xff
 8012836:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801283a:	683b      	ldr	r3, [r7, #0]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d114      	bne.n	801286a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	691b      	ldr	r3, [r3, #16]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d01a      	beq.n	801287e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012848:	68fb      	ldr	r3, [r7, #12]
 801284a:	3310      	adds	r3, #16
 801284c:	4618      	mov	r0, r3
 801284e:	f001 fd67 	bl	8014320 <xTaskRemoveFromEventList>
 8012852:	4603      	mov	r3, r0
 8012854:	2b00      	cmp	r3, #0
 8012856:	d012      	beq.n	801287e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012858:	4b0c      	ldr	r3, [pc, #48]	; (801288c <xQueueGenericReset+0xcc>)
 801285a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801285e:	601a      	str	r2, [r3, #0]
 8012860:	f3bf 8f4f 	dsb	sy
 8012864:	f3bf 8f6f 	isb	sy
 8012868:	e009      	b.n	801287e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	3310      	adds	r3, #16
 801286e:	4618      	mov	r0, r3
 8012870:	f7ff fef2 	bl	8012658 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	3324      	adds	r3, #36	; 0x24
 8012878:	4618      	mov	r0, r3
 801287a:	f7ff feed 	bl	8012658 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801287e:	f002 ffb1 	bl	80157e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012882:	2301      	movs	r3, #1
}
 8012884:	4618      	mov	r0, r3
 8012886:	3710      	adds	r7, #16
 8012888:	46bd      	mov	sp, r7
 801288a:	bd80      	pop	{r7, pc}
 801288c:	e000ed04 	.word	0xe000ed04

08012890 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012890:	b580      	push	{r7, lr}
 8012892:	b08e      	sub	sp, #56	; 0x38
 8012894:	af02      	add	r7, sp, #8
 8012896:	60f8      	str	r0, [r7, #12]
 8012898:	60b9      	str	r1, [r7, #8]
 801289a:	607a      	str	r2, [r7, #4]
 801289c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d10a      	bne.n	80128ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80128a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128a8:	f383 8811 	msr	BASEPRI, r3
 80128ac:	f3bf 8f6f 	isb	sy
 80128b0:	f3bf 8f4f 	dsb	sy
 80128b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80128b6:	bf00      	nop
 80128b8:	e7fe      	b.n	80128b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d10a      	bne.n	80128d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80128c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128c4:	f383 8811 	msr	BASEPRI, r3
 80128c8:	f3bf 8f6f 	isb	sy
 80128cc:	f3bf 8f4f 	dsb	sy
 80128d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80128d2:	bf00      	nop
 80128d4:	e7fe      	b.n	80128d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d002      	beq.n	80128e2 <xQueueGenericCreateStatic+0x52>
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d001      	beq.n	80128e6 <xQueueGenericCreateStatic+0x56>
 80128e2:	2301      	movs	r3, #1
 80128e4:	e000      	b.n	80128e8 <xQueueGenericCreateStatic+0x58>
 80128e6:	2300      	movs	r3, #0
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d10a      	bne.n	8012902 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80128ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128f0:	f383 8811 	msr	BASEPRI, r3
 80128f4:	f3bf 8f6f 	isb	sy
 80128f8:	f3bf 8f4f 	dsb	sy
 80128fc:	623b      	str	r3, [r7, #32]
}
 80128fe:	bf00      	nop
 8012900:	e7fe      	b.n	8012900 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d102      	bne.n	801290e <xQueueGenericCreateStatic+0x7e>
 8012908:	68bb      	ldr	r3, [r7, #8]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d101      	bne.n	8012912 <xQueueGenericCreateStatic+0x82>
 801290e:	2301      	movs	r3, #1
 8012910:	e000      	b.n	8012914 <xQueueGenericCreateStatic+0x84>
 8012912:	2300      	movs	r3, #0
 8012914:	2b00      	cmp	r3, #0
 8012916:	d10a      	bne.n	801292e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8012918:	f04f 0350 	mov.w	r3, #80	; 0x50
 801291c:	f383 8811 	msr	BASEPRI, r3
 8012920:	f3bf 8f6f 	isb	sy
 8012924:	f3bf 8f4f 	dsb	sy
 8012928:	61fb      	str	r3, [r7, #28]
}
 801292a:	bf00      	nop
 801292c:	e7fe      	b.n	801292c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801292e:	2350      	movs	r3, #80	; 0x50
 8012930:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012932:	697b      	ldr	r3, [r7, #20]
 8012934:	2b50      	cmp	r3, #80	; 0x50
 8012936:	d00a      	beq.n	801294e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8012938:	f04f 0350 	mov.w	r3, #80	; 0x50
 801293c:	f383 8811 	msr	BASEPRI, r3
 8012940:	f3bf 8f6f 	isb	sy
 8012944:	f3bf 8f4f 	dsb	sy
 8012948:	61bb      	str	r3, [r7, #24]
}
 801294a:	bf00      	nop
 801294c:	e7fe      	b.n	801294c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801294e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012950:	683b      	ldr	r3, [r7, #0]
 8012952:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012956:	2b00      	cmp	r3, #0
 8012958:	d00d      	beq.n	8012976 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801295a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801295c:	2201      	movs	r2, #1
 801295e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012962:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012968:	9300      	str	r3, [sp, #0]
 801296a:	4613      	mov	r3, r2
 801296c:	687a      	ldr	r2, [r7, #4]
 801296e:	68b9      	ldr	r1, [r7, #8]
 8012970:	68f8      	ldr	r0, [r7, #12]
 8012972:	f000 f83f 	bl	80129f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8012978:	4618      	mov	r0, r3
 801297a:	3730      	adds	r7, #48	; 0x30
 801297c:	46bd      	mov	sp, r7
 801297e:	bd80      	pop	{r7, pc}

08012980 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012980:	b580      	push	{r7, lr}
 8012982:	b08a      	sub	sp, #40	; 0x28
 8012984:	af02      	add	r7, sp, #8
 8012986:	60f8      	str	r0, [r7, #12]
 8012988:	60b9      	str	r1, [r7, #8]
 801298a:	4613      	mov	r3, r2
 801298c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d10a      	bne.n	80129aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8012994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012998:	f383 8811 	msr	BASEPRI, r3
 801299c:	f3bf 8f6f 	isb	sy
 80129a0:	f3bf 8f4f 	dsb	sy
 80129a4:	613b      	str	r3, [r7, #16]
}
 80129a6:	bf00      	nop
 80129a8:	e7fe      	b.n	80129a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	68ba      	ldr	r2, [r7, #8]
 80129ae:	fb02 f303 	mul.w	r3, r2, r3
 80129b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80129b4:	69fb      	ldr	r3, [r7, #28]
 80129b6:	3350      	adds	r3, #80	; 0x50
 80129b8:	4618      	mov	r0, r3
 80129ba:	f003 f805 	bl	80159c8 <pvPortMalloc>
 80129be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80129c0:	69bb      	ldr	r3, [r7, #24]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d011      	beq.n	80129ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80129c6:	69bb      	ldr	r3, [r7, #24]
 80129c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80129ca:	697b      	ldr	r3, [r7, #20]
 80129cc:	3350      	adds	r3, #80	; 0x50
 80129ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80129d0:	69bb      	ldr	r3, [r7, #24]
 80129d2:	2200      	movs	r2, #0
 80129d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80129d8:	79fa      	ldrb	r2, [r7, #7]
 80129da:	69bb      	ldr	r3, [r7, #24]
 80129dc:	9300      	str	r3, [sp, #0]
 80129de:	4613      	mov	r3, r2
 80129e0:	697a      	ldr	r2, [r7, #20]
 80129e2:	68b9      	ldr	r1, [r7, #8]
 80129e4:	68f8      	ldr	r0, [r7, #12]
 80129e6:	f000 f805 	bl	80129f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80129ea:	69bb      	ldr	r3, [r7, #24]
	}
 80129ec:	4618      	mov	r0, r3
 80129ee:	3720      	adds	r7, #32
 80129f0:	46bd      	mov	sp, r7
 80129f2:	bd80      	pop	{r7, pc}

080129f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80129f4:	b580      	push	{r7, lr}
 80129f6:	b084      	sub	sp, #16
 80129f8:	af00      	add	r7, sp, #0
 80129fa:	60f8      	str	r0, [r7, #12]
 80129fc:	60b9      	str	r1, [r7, #8]
 80129fe:	607a      	str	r2, [r7, #4]
 8012a00:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012a02:	68bb      	ldr	r3, [r7, #8]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d103      	bne.n	8012a10 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012a08:	69bb      	ldr	r3, [r7, #24]
 8012a0a:	69ba      	ldr	r2, [r7, #24]
 8012a0c:	601a      	str	r2, [r3, #0]
 8012a0e:	e002      	b.n	8012a16 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012a10:	69bb      	ldr	r3, [r7, #24]
 8012a12:	687a      	ldr	r2, [r7, #4]
 8012a14:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012a16:	69bb      	ldr	r3, [r7, #24]
 8012a18:	68fa      	ldr	r2, [r7, #12]
 8012a1a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012a1c:	69bb      	ldr	r3, [r7, #24]
 8012a1e:	68ba      	ldr	r2, [r7, #8]
 8012a20:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012a22:	2101      	movs	r1, #1
 8012a24:	69b8      	ldr	r0, [r7, #24]
 8012a26:	f7ff fecb 	bl	80127c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012a2a:	69bb      	ldr	r3, [r7, #24]
 8012a2c:	78fa      	ldrb	r2, [r7, #3]
 8012a2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012a32:	bf00      	nop
 8012a34:	3710      	adds	r7, #16
 8012a36:	46bd      	mov	sp, r7
 8012a38:	bd80      	pop	{r7, pc}

08012a3a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8012a3a:	b580      	push	{r7, lr}
 8012a3c:	b08a      	sub	sp, #40	; 0x28
 8012a3e:	af02      	add	r7, sp, #8
 8012a40:	60f8      	str	r0, [r7, #12]
 8012a42:	60b9      	str	r1, [r7, #8]
 8012a44:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d10a      	bne.n	8012a62 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8012a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a50:	f383 8811 	msr	BASEPRI, r3
 8012a54:	f3bf 8f6f 	isb	sy
 8012a58:	f3bf 8f4f 	dsb	sy
 8012a5c:	61bb      	str	r3, [r7, #24]
}
 8012a5e:	bf00      	nop
 8012a60:	e7fe      	b.n	8012a60 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012a62:	68ba      	ldr	r2, [r7, #8]
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	429a      	cmp	r2, r3
 8012a68:	d90a      	bls.n	8012a80 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8012a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a6e:	f383 8811 	msr	BASEPRI, r3
 8012a72:	f3bf 8f6f 	isb	sy
 8012a76:	f3bf 8f4f 	dsb	sy
 8012a7a:	617b      	str	r3, [r7, #20]
}
 8012a7c:	bf00      	nop
 8012a7e:	e7fe      	b.n	8012a7e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012a80:	2302      	movs	r3, #2
 8012a82:	9300      	str	r3, [sp, #0]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	2200      	movs	r2, #0
 8012a88:	2100      	movs	r1, #0
 8012a8a:	68f8      	ldr	r0, [r7, #12]
 8012a8c:	f7ff ff00 	bl	8012890 <xQueueGenericCreateStatic>
 8012a90:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8012a92:	69fb      	ldr	r3, [r7, #28]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d002      	beq.n	8012a9e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012a98:	69fb      	ldr	r3, [r7, #28]
 8012a9a:	68ba      	ldr	r2, [r7, #8]
 8012a9c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012a9e:	69fb      	ldr	r3, [r7, #28]
	}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3720      	adds	r7, #32
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b086      	sub	sp, #24
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d10a      	bne.n	8012ace <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8012ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012abc:	f383 8811 	msr	BASEPRI, r3
 8012ac0:	f3bf 8f6f 	isb	sy
 8012ac4:	f3bf 8f4f 	dsb	sy
 8012ac8:	613b      	str	r3, [r7, #16]
}
 8012aca:	bf00      	nop
 8012acc:	e7fe      	b.n	8012acc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012ace:	683a      	ldr	r2, [r7, #0]
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d90a      	bls.n	8012aec <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8012ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ada:	f383 8811 	msr	BASEPRI, r3
 8012ade:	f3bf 8f6f 	isb	sy
 8012ae2:	f3bf 8f4f 	dsb	sy
 8012ae6:	60fb      	str	r3, [r7, #12]
}
 8012ae8:	bf00      	nop
 8012aea:	e7fe      	b.n	8012aea <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012aec:	2202      	movs	r2, #2
 8012aee:	2100      	movs	r1, #0
 8012af0:	6878      	ldr	r0, [r7, #4]
 8012af2:	f7ff ff45 	bl	8012980 <xQueueGenericCreate>
 8012af6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8012af8:	697b      	ldr	r3, [r7, #20]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d002      	beq.n	8012b04 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012afe:	697b      	ldr	r3, [r7, #20]
 8012b00:	683a      	ldr	r2, [r7, #0]
 8012b02:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012b04:	697b      	ldr	r3, [r7, #20]
	}
 8012b06:	4618      	mov	r0, r3
 8012b08:	3718      	adds	r7, #24
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	bd80      	pop	{r7, pc}
	...

08012b10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012b10:	b580      	push	{r7, lr}
 8012b12:	b08e      	sub	sp, #56	; 0x38
 8012b14:	af00      	add	r7, sp, #0
 8012b16:	60f8      	str	r0, [r7, #12]
 8012b18:	60b9      	str	r1, [r7, #8]
 8012b1a:	607a      	str	r2, [r7, #4]
 8012b1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012b1e:	2300      	movs	r3, #0
 8012b20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d10a      	bne.n	8012b42 <xQueueGenericSend+0x32>
	__asm volatile
 8012b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b30:	f383 8811 	msr	BASEPRI, r3
 8012b34:	f3bf 8f6f 	isb	sy
 8012b38:	f3bf 8f4f 	dsb	sy
 8012b3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012b3e:	bf00      	nop
 8012b40:	e7fe      	b.n	8012b40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d103      	bne.n	8012b50 <xQueueGenericSend+0x40>
 8012b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d101      	bne.n	8012b54 <xQueueGenericSend+0x44>
 8012b50:	2301      	movs	r3, #1
 8012b52:	e000      	b.n	8012b56 <xQueueGenericSend+0x46>
 8012b54:	2300      	movs	r3, #0
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d10a      	bne.n	8012b70 <xQueueGenericSend+0x60>
	__asm volatile
 8012b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b5e:	f383 8811 	msr	BASEPRI, r3
 8012b62:	f3bf 8f6f 	isb	sy
 8012b66:	f3bf 8f4f 	dsb	sy
 8012b6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012b6c:	bf00      	nop
 8012b6e:	e7fe      	b.n	8012b6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012b70:	683b      	ldr	r3, [r7, #0]
 8012b72:	2b02      	cmp	r3, #2
 8012b74:	d103      	bne.n	8012b7e <xQueueGenericSend+0x6e>
 8012b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	d101      	bne.n	8012b82 <xQueueGenericSend+0x72>
 8012b7e:	2301      	movs	r3, #1
 8012b80:	e000      	b.n	8012b84 <xQueueGenericSend+0x74>
 8012b82:	2300      	movs	r3, #0
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d10a      	bne.n	8012b9e <xQueueGenericSend+0x8e>
	__asm volatile
 8012b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b8c:	f383 8811 	msr	BASEPRI, r3
 8012b90:	f3bf 8f6f 	isb	sy
 8012b94:	f3bf 8f4f 	dsb	sy
 8012b98:	623b      	str	r3, [r7, #32]
}
 8012b9a:	bf00      	nop
 8012b9c:	e7fe      	b.n	8012b9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012b9e:	f001 fe55 	bl	801484c <xTaskGetSchedulerState>
 8012ba2:	4603      	mov	r3, r0
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d102      	bne.n	8012bae <xQueueGenericSend+0x9e>
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d101      	bne.n	8012bb2 <xQueueGenericSend+0xa2>
 8012bae:	2301      	movs	r3, #1
 8012bb0:	e000      	b.n	8012bb4 <xQueueGenericSend+0xa4>
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d10a      	bne.n	8012bce <xQueueGenericSend+0xbe>
	__asm volatile
 8012bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012bbc:	f383 8811 	msr	BASEPRI, r3
 8012bc0:	f3bf 8f6f 	isb	sy
 8012bc4:	f3bf 8f4f 	dsb	sy
 8012bc8:	61fb      	str	r3, [r7, #28]
}
 8012bca:	bf00      	nop
 8012bcc:	e7fe      	b.n	8012bcc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012bce:	f002 fdd9 	bl	8015784 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012bda:	429a      	cmp	r2, r3
 8012bdc:	d302      	bcc.n	8012be4 <xQueueGenericSend+0xd4>
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	2b02      	cmp	r3, #2
 8012be2:	d129      	bne.n	8012c38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012be4:	683a      	ldr	r2, [r7, #0]
 8012be6:	68b9      	ldr	r1, [r7, #8]
 8012be8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012bea:	f000 fc5e 	bl	80134aa <prvCopyDataToQueue>
 8012bee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d010      	beq.n	8012c1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bfa:	3324      	adds	r3, #36	; 0x24
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	f001 fb8f 	bl	8014320 <xTaskRemoveFromEventList>
 8012c02:	4603      	mov	r3, r0
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d013      	beq.n	8012c30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012c08:	4b3f      	ldr	r3, [pc, #252]	; (8012d08 <xQueueGenericSend+0x1f8>)
 8012c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c0e:	601a      	str	r2, [r3, #0]
 8012c10:	f3bf 8f4f 	dsb	sy
 8012c14:	f3bf 8f6f 	isb	sy
 8012c18:	e00a      	b.n	8012c30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d007      	beq.n	8012c30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012c20:	4b39      	ldr	r3, [pc, #228]	; (8012d08 <xQueueGenericSend+0x1f8>)
 8012c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c26:	601a      	str	r2, [r3, #0]
 8012c28:	f3bf 8f4f 	dsb	sy
 8012c2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012c30:	f002 fdd8 	bl	80157e4 <vPortExitCritical>
				return pdPASS;
 8012c34:	2301      	movs	r3, #1
 8012c36:	e063      	b.n	8012d00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d103      	bne.n	8012c46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012c3e:	f002 fdd1 	bl	80157e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012c42:	2300      	movs	r3, #0
 8012c44:	e05c      	b.n	8012d00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d106      	bne.n	8012c5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012c4c:	f107 0314 	add.w	r3, r7, #20
 8012c50:	4618      	mov	r0, r3
 8012c52:	f001 fbc9 	bl	80143e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012c56:	2301      	movs	r3, #1
 8012c58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012c5a:	f002 fdc3 	bl	80157e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012c5e:	f001 f887 	bl	8013d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012c62:	f002 fd8f 	bl	8015784 <vPortEnterCritical>
 8012c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012c6c:	b25b      	sxtb	r3, r3
 8012c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012c72:	d103      	bne.n	8012c7c <xQueueGenericSend+0x16c>
 8012c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c76:	2200      	movs	r2, #0
 8012c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012c82:	b25b      	sxtb	r3, r3
 8012c84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012c88:	d103      	bne.n	8012c92 <xQueueGenericSend+0x182>
 8012c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012c92:	f002 fda7 	bl	80157e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012c96:	1d3a      	adds	r2, r7, #4
 8012c98:	f107 0314 	add.w	r3, r7, #20
 8012c9c:	4611      	mov	r1, r2
 8012c9e:	4618      	mov	r0, r3
 8012ca0:	f001 fbb8 	bl	8014414 <xTaskCheckForTimeOut>
 8012ca4:	4603      	mov	r3, r0
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d124      	bne.n	8012cf4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012caa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012cac:	f000 fcf5 	bl	801369a <prvIsQueueFull>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d018      	beq.n	8012ce8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb8:	3310      	adds	r3, #16
 8012cba:	687a      	ldr	r2, [r7, #4]
 8012cbc:	4611      	mov	r1, r2
 8012cbe:	4618      	mov	r0, r3
 8012cc0:	f001 fade 	bl	8014280 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012cc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012cc6:	f000 fc80 	bl	80135ca <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012cca:	f001 f85f 	bl	8013d8c <xTaskResumeAll>
 8012cce:	4603      	mov	r3, r0
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	f47f af7c 	bne.w	8012bce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8012cd6:	4b0c      	ldr	r3, [pc, #48]	; (8012d08 <xQueueGenericSend+0x1f8>)
 8012cd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012cdc:	601a      	str	r2, [r3, #0]
 8012cde:	f3bf 8f4f 	dsb	sy
 8012ce2:	f3bf 8f6f 	isb	sy
 8012ce6:	e772      	b.n	8012bce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012cea:	f000 fc6e 	bl	80135ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012cee:	f001 f84d 	bl	8013d8c <xTaskResumeAll>
 8012cf2:	e76c      	b.n	8012bce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012cf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012cf6:	f000 fc68 	bl	80135ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012cfa:	f001 f847 	bl	8013d8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012cfe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012d00:	4618      	mov	r0, r3
 8012d02:	3738      	adds	r7, #56	; 0x38
 8012d04:	46bd      	mov	sp, r7
 8012d06:	bd80      	pop	{r7, pc}
 8012d08:	e000ed04 	.word	0xe000ed04

08012d0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b090      	sub	sp, #64	; 0x40
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	60f8      	str	r0, [r7, #12]
 8012d14:	60b9      	str	r1, [r7, #8]
 8012d16:	607a      	str	r2, [r7, #4]
 8012d18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8012d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d10a      	bne.n	8012d3a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8012d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d28:	f383 8811 	msr	BASEPRI, r3
 8012d2c:	f3bf 8f6f 	isb	sy
 8012d30:	f3bf 8f4f 	dsb	sy
 8012d34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012d36:	bf00      	nop
 8012d38:	e7fe      	b.n	8012d38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012d3a:	68bb      	ldr	r3, [r7, #8]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d103      	bne.n	8012d48 <xQueueGenericSendFromISR+0x3c>
 8012d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d101      	bne.n	8012d4c <xQueueGenericSendFromISR+0x40>
 8012d48:	2301      	movs	r3, #1
 8012d4a:	e000      	b.n	8012d4e <xQueueGenericSendFromISR+0x42>
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d10a      	bne.n	8012d68 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8012d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d56:	f383 8811 	msr	BASEPRI, r3
 8012d5a:	f3bf 8f6f 	isb	sy
 8012d5e:	f3bf 8f4f 	dsb	sy
 8012d62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012d64:	bf00      	nop
 8012d66:	e7fe      	b.n	8012d66 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012d68:	683b      	ldr	r3, [r7, #0]
 8012d6a:	2b02      	cmp	r3, #2
 8012d6c:	d103      	bne.n	8012d76 <xQueueGenericSendFromISR+0x6a>
 8012d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d72:	2b01      	cmp	r3, #1
 8012d74:	d101      	bne.n	8012d7a <xQueueGenericSendFromISR+0x6e>
 8012d76:	2301      	movs	r3, #1
 8012d78:	e000      	b.n	8012d7c <xQueueGenericSendFromISR+0x70>
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d10a      	bne.n	8012d96 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8012d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d84:	f383 8811 	msr	BASEPRI, r3
 8012d88:	f3bf 8f6f 	isb	sy
 8012d8c:	f3bf 8f4f 	dsb	sy
 8012d90:	623b      	str	r3, [r7, #32]
}
 8012d92:	bf00      	nop
 8012d94:	e7fe      	b.n	8012d94 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012d96:	f002 fdd7 	bl	8015948 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012d9a:	f3ef 8211 	mrs	r2, BASEPRI
 8012d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012da2:	f383 8811 	msr	BASEPRI, r3
 8012da6:	f3bf 8f6f 	isb	sy
 8012daa:	f3bf 8f4f 	dsb	sy
 8012dae:	61fa      	str	r2, [r7, #28]
 8012db0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012db2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012db4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012db8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012dbe:	429a      	cmp	r2, r3
 8012dc0:	d302      	bcc.n	8012dc8 <xQueueGenericSendFromISR+0xbc>
 8012dc2:	683b      	ldr	r3, [r7, #0]
 8012dc4:	2b02      	cmp	r3, #2
 8012dc6:	d12f      	bne.n	8012e28 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012dd8:	683a      	ldr	r2, [r7, #0]
 8012dda:	68b9      	ldr	r1, [r7, #8]
 8012ddc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012dde:	f000 fb64 	bl	80134aa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012de2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8012de6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012dea:	d112      	bne.n	8012e12 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d016      	beq.n	8012e22 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012df6:	3324      	adds	r3, #36	; 0x24
 8012df8:	4618      	mov	r0, r3
 8012dfa:	f001 fa91 	bl	8014320 <xTaskRemoveFromEventList>
 8012dfe:	4603      	mov	r3, r0
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d00e      	beq.n	8012e22 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d00b      	beq.n	8012e22 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	2201      	movs	r2, #1
 8012e0e:	601a      	str	r2, [r3, #0]
 8012e10:	e007      	b.n	8012e22 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012e12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012e16:	3301      	adds	r3, #1
 8012e18:	b2db      	uxtb	r3, r3
 8012e1a:	b25a      	sxtb	r2, r3
 8012e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012e22:	2301      	movs	r3, #1
 8012e24:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8012e26:	e001      	b.n	8012e2c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012e28:	2300      	movs	r3, #0
 8012e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012e2e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012e30:	697b      	ldr	r3, [r7, #20]
 8012e32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012e36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	3740      	adds	r7, #64	; 0x40
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b08e      	sub	sp, #56	; 0x38
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	6078      	str	r0, [r7, #4]
 8012e4a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d10a      	bne.n	8012e6c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8012e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e5a:	f383 8811 	msr	BASEPRI, r3
 8012e5e:	f3bf 8f6f 	isb	sy
 8012e62:	f3bf 8f4f 	dsb	sy
 8012e66:	623b      	str	r3, [r7, #32]
}
 8012e68:	bf00      	nop
 8012e6a:	e7fe      	b.n	8012e6a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d00a      	beq.n	8012e8a <xQueueGiveFromISR+0x48>
	__asm volatile
 8012e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e78:	f383 8811 	msr	BASEPRI, r3
 8012e7c:	f3bf 8f6f 	isb	sy
 8012e80:	f3bf 8f4f 	dsb	sy
 8012e84:	61fb      	str	r3, [r7, #28]
}
 8012e86:	bf00      	nop
 8012e88:	e7fe      	b.n	8012e88 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8012e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d103      	bne.n	8012e9a <xQueueGiveFromISR+0x58>
 8012e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e94:	689b      	ldr	r3, [r3, #8]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d101      	bne.n	8012e9e <xQueueGiveFromISR+0x5c>
 8012e9a:	2301      	movs	r3, #1
 8012e9c:	e000      	b.n	8012ea0 <xQueueGiveFromISR+0x5e>
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d10a      	bne.n	8012eba <xQueueGiveFromISR+0x78>
	__asm volatile
 8012ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ea8:	f383 8811 	msr	BASEPRI, r3
 8012eac:	f3bf 8f6f 	isb	sy
 8012eb0:	f3bf 8f4f 	dsb	sy
 8012eb4:	61bb      	str	r3, [r7, #24]
}
 8012eb6:	bf00      	nop
 8012eb8:	e7fe      	b.n	8012eb8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012eba:	f002 fd45 	bl	8015948 <vPortValidateInterruptPriority>
	__asm volatile
 8012ebe:	f3ef 8211 	mrs	r2, BASEPRI
 8012ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ec6:	f383 8811 	msr	BASEPRI, r3
 8012eca:	f3bf 8f6f 	isb	sy
 8012ece:	f3bf 8f4f 	dsb	sy
 8012ed2:	617a      	str	r2, [r7, #20]
 8012ed4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012ed6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ede:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012ee4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012ee6:	429a      	cmp	r2, r3
 8012ee8:	d22b      	bcs.n	8012f42 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012eec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012ef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ef6:	1c5a      	adds	r2, r3, #1
 8012ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012efa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012efc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012f00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012f04:	d112      	bne.n	8012f2c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d016      	beq.n	8012f3c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f10:	3324      	adds	r3, #36	; 0x24
 8012f12:	4618      	mov	r0, r3
 8012f14:	f001 fa04 	bl	8014320 <xTaskRemoveFromEventList>
 8012f18:	4603      	mov	r3, r0
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d00e      	beq.n	8012f3c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012f1e:	683b      	ldr	r3, [r7, #0]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d00b      	beq.n	8012f3c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012f24:	683b      	ldr	r3, [r7, #0]
 8012f26:	2201      	movs	r2, #1
 8012f28:	601a      	str	r2, [r3, #0]
 8012f2a:	e007      	b.n	8012f3c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012f30:	3301      	adds	r3, #1
 8012f32:	b2db      	uxtb	r3, r3
 8012f34:	b25a      	sxtb	r2, r3
 8012f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012f3c:	2301      	movs	r3, #1
 8012f3e:	637b      	str	r3, [r7, #52]	; 0x34
 8012f40:	e001      	b.n	8012f46 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012f42:	2300      	movs	r3, #0
 8012f44:	637b      	str	r3, [r7, #52]	; 0x34
 8012f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f48:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	f383 8811 	msr	BASEPRI, r3
}
 8012f50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012f54:	4618      	mov	r0, r3
 8012f56:	3738      	adds	r7, #56	; 0x38
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	bd80      	pop	{r7, pc}

08012f5c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012f5c:	b580      	push	{r7, lr}
 8012f5e:	b08c      	sub	sp, #48	; 0x30
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	60f8      	str	r0, [r7, #12]
 8012f64:	60b9      	str	r1, [r7, #8]
 8012f66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012f68:	2300      	movs	r3, #0
 8012f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d10a      	bne.n	8012f8c <xQueueReceive+0x30>
	__asm volatile
 8012f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f7a:	f383 8811 	msr	BASEPRI, r3
 8012f7e:	f3bf 8f6f 	isb	sy
 8012f82:	f3bf 8f4f 	dsb	sy
 8012f86:	623b      	str	r3, [r7, #32]
}
 8012f88:	bf00      	nop
 8012f8a:	e7fe      	b.n	8012f8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012f8c:	68bb      	ldr	r3, [r7, #8]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d103      	bne.n	8012f9a <xQueueReceive+0x3e>
 8012f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d101      	bne.n	8012f9e <xQueueReceive+0x42>
 8012f9a:	2301      	movs	r3, #1
 8012f9c:	e000      	b.n	8012fa0 <xQueueReceive+0x44>
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d10a      	bne.n	8012fba <xQueueReceive+0x5e>
	__asm volatile
 8012fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fa8:	f383 8811 	msr	BASEPRI, r3
 8012fac:	f3bf 8f6f 	isb	sy
 8012fb0:	f3bf 8f4f 	dsb	sy
 8012fb4:	61fb      	str	r3, [r7, #28]
}
 8012fb6:	bf00      	nop
 8012fb8:	e7fe      	b.n	8012fb8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012fba:	f001 fc47 	bl	801484c <xTaskGetSchedulerState>
 8012fbe:	4603      	mov	r3, r0
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d102      	bne.n	8012fca <xQueueReceive+0x6e>
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d101      	bne.n	8012fce <xQueueReceive+0x72>
 8012fca:	2301      	movs	r3, #1
 8012fcc:	e000      	b.n	8012fd0 <xQueueReceive+0x74>
 8012fce:	2300      	movs	r3, #0
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d10a      	bne.n	8012fea <xQueueReceive+0x8e>
	__asm volatile
 8012fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fd8:	f383 8811 	msr	BASEPRI, r3
 8012fdc:	f3bf 8f6f 	isb	sy
 8012fe0:	f3bf 8f4f 	dsb	sy
 8012fe4:	61bb      	str	r3, [r7, #24]
}
 8012fe6:	bf00      	nop
 8012fe8:	e7fe      	b.n	8012fe8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012fea:	f002 fbcb 	bl	8015784 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ff2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d01f      	beq.n	801303a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012ffa:	68b9      	ldr	r1, [r7, #8]
 8012ffc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012ffe:	f000 fabe 	bl	801357e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013004:	1e5a      	subs	r2, r3, #1
 8013006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013008:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801300a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801300c:	691b      	ldr	r3, [r3, #16]
 801300e:	2b00      	cmp	r3, #0
 8013010:	d00f      	beq.n	8013032 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013014:	3310      	adds	r3, #16
 8013016:	4618      	mov	r0, r3
 8013018:	f001 f982 	bl	8014320 <xTaskRemoveFromEventList>
 801301c:	4603      	mov	r3, r0
 801301e:	2b00      	cmp	r3, #0
 8013020:	d007      	beq.n	8013032 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013022:	4b3d      	ldr	r3, [pc, #244]	; (8013118 <xQueueReceive+0x1bc>)
 8013024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013028:	601a      	str	r2, [r3, #0]
 801302a:	f3bf 8f4f 	dsb	sy
 801302e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013032:	f002 fbd7 	bl	80157e4 <vPortExitCritical>
				return pdPASS;
 8013036:	2301      	movs	r3, #1
 8013038:	e069      	b.n	801310e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d103      	bne.n	8013048 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013040:	f002 fbd0 	bl	80157e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013044:	2300      	movs	r3, #0
 8013046:	e062      	b.n	801310e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801304a:	2b00      	cmp	r3, #0
 801304c:	d106      	bne.n	801305c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801304e:	f107 0310 	add.w	r3, r7, #16
 8013052:	4618      	mov	r0, r3
 8013054:	f001 f9c8 	bl	80143e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013058:	2301      	movs	r3, #1
 801305a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801305c:	f002 fbc2 	bl	80157e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013060:	f000 fe86 	bl	8013d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013064:	f002 fb8e 	bl	8015784 <vPortEnterCritical>
 8013068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801306a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801306e:	b25b      	sxtb	r3, r3
 8013070:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013074:	d103      	bne.n	801307e <xQueueReceive+0x122>
 8013076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013078:	2200      	movs	r2, #0
 801307a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801307e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013080:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013084:	b25b      	sxtb	r3, r3
 8013086:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801308a:	d103      	bne.n	8013094 <xQueueReceive+0x138>
 801308c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801308e:	2200      	movs	r2, #0
 8013090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013094:	f002 fba6 	bl	80157e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013098:	1d3a      	adds	r2, r7, #4
 801309a:	f107 0310 	add.w	r3, r7, #16
 801309e:	4611      	mov	r1, r2
 80130a0:	4618      	mov	r0, r3
 80130a2:	f001 f9b7 	bl	8014414 <xTaskCheckForTimeOut>
 80130a6:	4603      	mov	r3, r0
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d123      	bne.n	80130f4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80130ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80130ae:	f000 fade 	bl	801366e <prvIsQueueEmpty>
 80130b2:	4603      	mov	r3, r0
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d017      	beq.n	80130e8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80130b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130ba:	3324      	adds	r3, #36	; 0x24
 80130bc:	687a      	ldr	r2, [r7, #4]
 80130be:	4611      	mov	r1, r2
 80130c0:	4618      	mov	r0, r3
 80130c2:	f001 f8dd 	bl	8014280 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80130c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80130c8:	f000 fa7f 	bl	80135ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80130cc:	f000 fe5e 	bl	8013d8c <xTaskResumeAll>
 80130d0:	4603      	mov	r3, r0
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d189      	bne.n	8012fea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80130d6:	4b10      	ldr	r3, [pc, #64]	; (8013118 <xQueueReceive+0x1bc>)
 80130d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80130dc:	601a      	str	r2, [r3, #0]
 80130de:	f3bf 8f4f 	dsb	sy
 80130e2:	f3bf 8f6f 	isb	sy
 80130e6:	e780      	b.n	8012fea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80130e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80130ea:	f000 fa6e 	bl	80135ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80130ee:	f000 fe4d 	bl	8013d8c <xTaskResumeAll>
 80130f2:	e77a      	b.n	8012fea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80130f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80130f6:	f000 fa68 	bl	80135ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80130fa:	f000 fe47 	bl	8013d8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80130fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013100:	f000 fab5 	bl	801366e <prvIsQueueEmpty>
 8013104:	4603      	mov	r3, r0
 8013106:	2b00      	cmp	r3, #0
 8013108:	f43f af6f 	beq.w	8012fea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801310c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801310e:	4618      	mov	r0, r3
 8013110:	3730      	adds	r7, #48	; 0x30
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}
 8013116:	bf00      	nop
 8013118:	e000ed04 	.word	0xe000ed04

0801311c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801311c:	b580      	push	{r7, lr}
 801311e:	b08e      	sub	sp, #56	; 0x38
 8013120:	af00      	add	r7, sp, #0
 8013122:	6078      	str	r0, [r7, #4]
 8013124:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013126:	2300      	movs	r3, #0
 8013128:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801312e:	2300      	movs	r3, #0
 8013130:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013134:	2b00      	cmp	r3, #0
 8013136:	d10a      	bne.n	801314e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8013138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801313c:	f383 8811 	msr	BASEPRI, r3
 8013140:	f3bf 8f6f 	isb	sy
 8013144:	f3bf 8f4f 	dsb	sy
 8013148:	623b      	str	r3, [r7, #32]
}
 801314a:	bf00      	nop
 801314c:	e7fe      	b.n	801314c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801314e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013152:	2b00      	cmp	r3, #0
 8013154:	d00a      	beq.n	801316c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8013156:	f04f 0350 	mov.w	r3, #80	; 0x50
 801315a:	f383 8811 	msr	BASEPRI, r3
 801315e:	f3bf 8f6f 	isb	sy
 8013162:	f3bf 8f4f 	dsb	sy
 8013166:	61fb      	str	r3, [r7, #28]
}
 8013168:	bf00      	nop
 801316a:	e7fe      	b.n	801316a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801316c:	f001 fb6e 	bl	801484c <xTaskGetSchedulerState>
 8013170:	4603      	mov	r3, r0
 8013172:	2b00      	cmp	r3, #0
 8013174:	d102      	bne.n	801317c <xQueueSemaphoreTake+0x60>
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d101      	bne.n	8013180 <xQueueSemaphoreTake+0x64>
 801317c:	2301      	movs	r3, #1
 801317e:	e000      	b.n	8013182 <xQueueSemaphoreTake+0x66>
 8013180:	2300      	movs	r3, #0
 8013182:	2b00      	cmp	r3, #0
 8013184:	d10a      	bne.n	801319c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8013186:	f04f 0350 	mov.w	r3, #80	; 0x50
 801318a:	f383 8811 	msr	BASEPRI, r3
 801318e:	f3bf 8f6f 	isb	sy
 8013192:	f3bf 8f4f 	dsb	sy
 8013196:	61bb      	str	r3, [r7, #24]
}
 8013198:	bf00      	nop
 801319a:	e7fe      	b.n	801319a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801319c:	f002 faf2 	bl	8015784 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80131a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131a4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80131a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d024      	beq.n	80131f6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80131ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131ae:	1e5a      	subs	r2, r3, #1
 80131b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131b2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80131b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d104      	bne.n	80131c6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80131bc:	f001 fdfc 	bl	8014db8 <pvTaskIncrementMutexHeldCount>
 80131c0:	4602      	mov	r2, r0
 80131c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131c4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80131c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131c8:	691b      	ldr	r3, [r3, #16]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d00f      	beq.n	80131ee <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80131ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131d0:	3310      	adds	r3, #16
 80131d2:	4618      	mov	r0, r3
 80131d4:	f001 f8a4 	bl	8014320 <xTaskRemoveFromEventList>
 80131d8:	4603      	mov	r3, r0
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d007      	beq.n	80131ee <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80131de:	4b54      	ldr	r3, [pc, #336]	; (8013330 <xQueueSemaphoreTake+0x214>)
 80131e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80131e4:	601a      	str	r2, [r3, #0]
 80131e6:	f3bf 8f4f 	dsb	sy
 80131ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80131ee:	f002 faf9 	bl	80157e4 <vPortExitCritical>
				return pdPASS;
 80131f2:	2301      	movs	r3, #1
 80131f4:	e097      	b.n	8013326 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d111      	bne.n	8013220 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80131fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d00a      	beq.n	8013218 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8013202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013206:	f383 8811 	msr	BASEPRI, r3
 801320a:	f3bf 8f6f 	isb	sy
 801320e:	f3bf 8f4f 	dsb	sy
 8013212:	617b      	str	r3, [r7, #20]
}
 8013214:	bf00      	nop
 8013216:	e7fe      	b.n	8013216 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013218:	f002 fae4 	bl	80157e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801321c:	2300      	movs	r3, #0
 801321e:	e082      	b.n	8013326 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013222:	2b00      	cmp	r3, #0
 8013224:	d106      	bne.n	8013234 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013226:	f107 030c 	add.w	r3, r7, #12
 801322a:	4618      	mov	r0, r3
 801322c:	f001 f8dc 	bl	80143e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013230:	2301      	movs	r3, #1
 8013232:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013234:	f002 fad6 	bl	80157e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013238:	f000 fd9a 	bl	8013d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801323c:	f002 faa2 	bl	8015784 <vPortEnterCritical>
 8013240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013242:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013246:	b25b      	sxtb	r3, r3
 8013248:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801324c:	d103      	bne.n	8013256 <xQueueSemaphoreTake+0x13a>
 801324e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013250:	2200      	movs	r2, #0
 8013252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013258:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801325c:	b25b      	sxtb	r3, r3
 801325e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013262:	d103      	bne.n	801326c <xQueueSemaphoreTake+0x150>
 8013264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013266:	2200      	movs	r2, #0
 8013268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801326c:	f002 faba 	bl	80157e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013270:	463a      	mov	r2, r7
 8013272:	f107 030c 	add.w	r3, r7, #12
 8013276:	4611      	mov	r1, r2
 8013278:	4618      	mov	r0, r3
 801327a:	f001 f8cb 	bl	8014414 <xTaskCheckForTimeOut>
 801327e:	4603      	mov	r3, r0
 8013280:	2b00      	cmp	r3, #0
 8013282:	d132      	bne.n	80132ea <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013284:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013286:	f000 f9f2 	bl	801366e <prvIsQueueEmpty>
 801328a:	4603      	mov	r3, r0
 801328c:	2b00      	cmp	r3, #0
 801328e:	d026      	beq.n	80132de <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d109      	bne.n	80132ac <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8013298:	f002 fa74 	bl	8015784 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801329c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801329e:	689b      	ldr	r3, [r3, #8]
 80132a0:	4618      	mov	r0, r3
 80132a2:	f001 faf1 	bl	8014888 <xTaskPriorityInherit>
 80132a6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80132a8:	f002 fa9c 	bl	80157e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80132ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80132ae:	3324      	adds	r3, #36	; 0x24
 80132b0:	683a      	ldr	r2, [r7, #0]
 80132b2:	4611      	mov	r1, r2
 80132b4:	4618      	mov	r0, r3
 80132b6:	f000 ffe3 	bl	8014280 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80132ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80132bc:	f000 f985 	bl	80135ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80132c0:	f000 fd64 	bl	8013d8c <xTaskResumeAll>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	f47f af68 	bne.w	801319c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80132cc:	4b18      	ldr	r3, [pc, #96]	; (8013330 <xQueueSemaphoreTake+0x214>)
 80132ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132d2:	601a      	str	r2, [r3, #0]
 80132d4:	f3bf 8f4f 	dsb	sy
 80132d8:	f3bf 8f6f 	isb	sy
 80132dc:	e75e      	b.n	801319c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80132de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80132e0:	f000 f973 	bl	80135ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80132e4:	f000 fd52 	bl	8013d8c <xTaskResumeAll>
 80132e8:	e758      	b.n	801319c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80132ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80132ec:	f000 f96d 	bl	80135ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80132f0:	f000 fd4c 	bl	8013d8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80132f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80132f6:	f000 f9ba 	bl	801366e <prvIsQueueEmpty>
 80132fa:	4603      	mov	r3, r0
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	f43f af4d 	beq.w	801319c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013304:	2b00      	cmp	r3, #0
 8013306:	d00d      	beq.n	8013324 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8013308:	f002 fa3c 	bl	8015784 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801330c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801330e:	f000 f8b4 	bl	801347a <prvGetDisinheritPriorityAfterTimeout>
 8013312:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013316:	689b      	ldr	r3, [r3, #8]
 8013318:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801331a:	4618      	mov	r0, r3
 801331c:	f001 fb8a 	bl	8014a34 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013320:	f002 fa60 	bl	80157e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013324:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013326:	4618      	mov	r0, r3
 8013328:	3738      	adds	r7, #56	; 0x38
 801332a:	46bd      	mov	sp, r7
 801332c:	bd80      	pop	{r7, pc}
 801332e:	bf00      	nop
 8013330:	e000ed04 	.word	0xe000ed04

08013334 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b08e      	sub	sp, #56	; 0x38
 8013338:	af00      	add	r7, sp, #0
 801333a:	60f8      	str	r0, [r7, #12]
 801333c:	60b9      	str	r1, [r7, #8]
 801333e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013346:	2b00      	cmp	r3, #0
 8013348:	d10a      	bne.n	8013360 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801334a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801334e:	f383 8811 	msr	BASEPRI, r3
 8013352:	f3bf 8f6f 	isb	sy
 8013356:	f3bf 8f4f 	dsb	sy
 801335a:	623b      	str	r3, [r7, #32]
}
 801335c:	bf00      	nop
 801335e:	e7fe      	b.n	801335e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013360:	68bb      	ldr	r3, [r7, #8]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d103      	bne.n	801336e <xQueueReceiveFromISR+0x3a>
 8013366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801336a:	2b00      	cmp	r3, #0
 801336c:	d101      	bne.n	8013372 <xQueueReceiveFromISR+0x3e>
 801336e:	2301      	movs	r3, #1
 8013370:	e000      	b.n	8013374 <xQueueReceiveFromISR+0x40>
 8013372:	2300      	movs	r3, #0
 8013374:	2b00      	cmp	r3, #0
 8013376:	d10a      	bne.n	801338e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013378:	f04f 0350 	mov.w	r3, #80	; 0x50
 801337c:	f383 8811 	msr	BASEPRI, r3
 8013380:	f3bf 8f6f 	isb	sy
 8013384:	f3bf 8f4f 	dsb	sy
 8013388:	61fb      	str	r3, [r7, #28]
}
 801338a:	bf00      	nop
 801338c:	e7fe      	b.n	801338c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801338e:	f002 fadb 	bl	8015948 <vPortValidateInterruptPriority>
	__asm volatile
 8013392:	f3ef 8211 	mrs	r2, BASEPRI
 8013396:	f04f 0350 	mov.w	r3, #80	; 0x50
 801339a:	f383 8811 	msr	BASEPRI, r3
 801339e:	f3bf 8f6f 	isb	sy
 80133a2:	f3bf 8f4f 	dsb	sy
 80133a6:	61ba      	str	r2, [r7, #24]
 80133a8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80133aa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80133ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80133ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80133b2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80133b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d02f      	beq.n	801341a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80133ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80133c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80133c4:	68b9      	ldr	r1, [r7, #8]
 80133c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80133c8:	f000 f8d9 	bl	801357e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80133cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133ce:	1e5a      	subs	r2, r3, #1
 80133d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80133d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80133d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80133dc:	d112      	bne.n	8013404 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80133de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133e0:	691b      	ldr	r3, [r3, #16]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d016      	beq.n	8013414 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80133e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133e8:	3310      	adds	r3, #16
 80133ea:	4618      	mov	r0, r3
 80133ec:	f000 ff98 	bl	8014320 <xTaskRemoveFromEventList>
 80133f0:	4603      	mov	r3, r0
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d00e      	beq.n	8013414 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d00b      	beq.n	8013414 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	2201      	movs	r2, #1
 8013400:	601a      	str	r2, [r3, #0]
 8013402:	e007      	b.n	8013414 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013408:	3301      	adds	r3, #1
 801340a:	b2db      	uxtb	r3, r3
 801340c:	b25a      	sxtb	r2, r3
 801340e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013414:	2301      	movs	r3, #1
 8013416:	637b      	str	r3, [r7, #52]	; 0x34
 8013418:	e001      	b.n	801341e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801341a:	2300      	movs	r3, #0
 801341c:	637b      	str	r3, [r7, #52]	; 0x34
 801341e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013420:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013422:	693b      	ldr	r3, [r7, #16]
 8013424:	f383 8811 	msr	BASEPRI, r3
}
 8013428:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801342a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801342c:	4618      	mov	r0, r3
 801342e:	3738      	adds	r7, #56	; 0x38
 8013430:	46bd      	mov	sp, r7
 8013432:	bd80      	pop	{r7, pc}

08013434 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b084      	sub	sp, #16
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d10a      	bne.n	801345c <vQueueDelete+0x28>
	__asm volatile
 8013446:	f04f 0350 	mov.w	r3, #80	; 0x50
 801344a:	f383 8811 	msr	BASEPRI, r3
 801344e:	f3bf 8f6f 	isb	sy
 8013452:	f3bf 8f4f 	dsb	sy
 8013456:	60bb      	str	r3, [r7, #8]
}
 8013458:	bf00      	nop
 801345a:	e7fe      	b.n	801345a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801345c:	68f8      	ldr	r0, [r7, #12]
 801345e:	f000 f95f 	bl	8013720 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013468:	2b00      	cmp	r3, #0
 801346a:	d102      	bne.n	8013472 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 801346c:	68f8      	ldr	r0, [r7, #12]
 801346e:	f002 fb77 	bl	8015b60 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013472:	bf00      	nop
 8013474:	3710      	adds	r7, #16
 8013476:	46bd      	mov	sp, r7
 8013478:	bd80      	pop	{r7, pc}

0801347a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801347a:	b480      	push	{r7}
 801347c:	b085      	sub	sp, #20
 801347e:	af00      	add	r7, sp, #0
 8013480:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013486:	2b00      	cmp	r3, #0
 8013488:	d006      	beq.n	8013498 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8013494:	60fb      	str	r3, [r7, #12]
 8013496:	e001      	b.n	801349c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013498:	2300      	movs	r3, #0
 801349a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801349c:	68fb      	ldr	r3, [r7, #12]
	}
 801349e:	4618      	mov	r0, r3
 80134a0:	3714      	adds	r7, #20
 80134a2:	46bd      	mov	sp, r7
 80134a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a8:	4770      	bx	lr

080134aa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80134aa:	b580      	push	{r7, lr}
 80134ac:	b086      	sub	sp, #24
 80134ae:	af00      	add	r7, sp, #0
 80134b0:	60f8      	str	r0, [r7, #12]
 80134b2:	60b9      	str	r1, [r7, #8]
 80134b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80134b6:	2300      	movs	r3, #0
 80134b8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134be:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d10d      	bne.n	80134e4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d14d      	bne.n	801356c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	689b      	ldr	r3, [r3, #8]
 80134d4:	4618      	mov	r0, r3
 80134d6:	f001 fa3f 	bl	8014958 <xTaskPriorityDisinherit>
 80134da:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	2200      	movs	r2, #0
 80134e0:	609a      	str	r2, [r3, #8]
 80134e2:	e043      	b.n	801356c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d119      	bne.n	801351e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	6858      	ldr	r0, [r3, #4]
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80134f2:	461a      	mov	r2, r3
 80134f4:	68b9      	ldr	r1, [r7, #8]
 80134f6:	f003 fad3 	bl	8016aa0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	685a      	ldr	r2, [r3, #4]
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013502:	441a      	add	r2, r3
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	685a      	ldr	r2, [r3, #4]
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	689b      	ldr	r3, [r3, #8]
 8013510:	429a      	cmp	r2, r3
 8013512:	d32b      	bcc.n	801356c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	681a      	ldr	r2, [r3, #0]
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	605a      	str	r2, [r3, #4]
 801351c:	e026      	b.n	801356c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	68d8      	ldr	r0, [r3, #12]
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013526:	461a      	mov	r2, r3
 8013528:	68b9      	ldr	r1, [r7, #8]
 801352a:	f003 fab9 	bl	8016aa0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	68da      	ldr	r2, [r3, #12]
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013536:	425b      	negs	r3, r3
 8013538:	441a      	add	r2, r3
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	68da      	ldr	r2, [r3, #12]
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	429a      	cmp	r2, r3
 8013548:	d207      	bcs.n	801355a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	689a      	ldr	r2, [r3, #8]
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013552:	425b      	negs	r3, r3
 8013554:	441a      	add	r2, r3
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	2b02      	cmp	r3, #2
 801355e:	d105      	bne.n	801356c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013560:	693b      	ldr	r3, [r7, #16]
 8013562:	2b00      	cmp	r3, #0
 8013564:	d002      	beq.n	801356c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013566:	693b      	ldr	r3, [r7, #16]
 8013568:	3b01      	subs	r3, #1
 801356a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801356c:	693b      	ldr	r3, [r7, #16]
 801356e:	1c5a      	adds	r2, r3, #1
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013574:	697b      	ldr	r3, [r7, #20]
}
 8013576:	4618      	mov	r0, r3
 8013578:	3718      	adds	r7, #24
 801357a:	46bd      	mov	sp, r7
 801357c:	bd80      	pop	{r7, pc}

0801357e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801357e:	b580      	push	{r7, lr}
 8013580:	b082      	sub	sp, #8
 8013582:	af00      	add	r7, sp, #0
 8013584:	6078      	str	r0, [r7, #4]
 8013586:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801358c:	2b00      	cmp	r3, #0
 801358e:	d018      	beq.n	80135c2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	68da      	ldr	r2, [r3, #12]
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013598:	441a      	add	r2, r3
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	68da      	ldr	r2, [r3, #12]
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	689b      	ldr	r3, [r3, #8]
 80135a6:	429a      	cmp	r2, r3
 80135a8:	d303      	bcc.n	80135b2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681a      	ldr	r2, [r3, #0]
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	68d9      	ldr	r1, [r3, #12]
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80135ba:	461a      	mov	r2, r3
 80135bc:	6838      	ldr	r0, [r7, #0]
 80135be:	f003 fa6f 	bl	8016aa0 <memcpy>
	}
}
 80135c2:	bf00      	nop
 80135c4:	3708      	adds	r7, #8
 80135c6:	46bd      	mov	sp, r7
 80135c8:	bd80      	pop	{r7, pc}

080135ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80135ca:	b580      	push	{r7, lr}
 80135cc:	b084      	sub	sp, #16
 80135ce:	af00      	add	r7, sp, #0
 80135d0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80135d2:	f002 f8d7 	bl	8015784 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80135dc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80135de:	e011      	b.n	8013604 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d012      	beq.n	801360e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	3324      	adds	r3, #36	; 0x24
 80135ec:	4618      	mov	r0, r3
 80135ee:	f000 fe97 	bl	8014320 <xTaskRemoveFromEventList>
 80135f2:	4603      	mov	r3, r0
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d001      	beq.n	80135fc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80135f8:	f000 ff6e 	bl	80144d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80135fc:	7bfb      	ldrb	r3, [r7, #15]
 80135fe:	3b01      	subs	r3, #1
 8013600:	b2db      	uxtb	r3, r3
 8013602:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013604:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013608:	2b00      	cmp	r3, #0
 801360a:	dce9      	bgt.n	80135e0 <prvUnlockQueue+0x16>
 801360c:	e000      	b.n	8013610 <prvUnlockQueue+0x46>
					break;
 801360e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	22ff      	movs	r2, #255	; 0xff
 8013614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013618:	f002 f8e4 	bl	80157e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801361c:	f002 f8b2 	bl	8015784 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013626:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013628:	e011      	b.n	801364e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	691b      	ldr	r3, [r3, #16]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d012      	beq.n	8013658 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	3310      	adds	r3, #16
 8013636:	4618      	mov	r0, r3
 8013638:	f000 fe72 	bl	8014320 <xTaskRemoveFromEventList>
 801363c:	4603      	mov	r3, r0
 801363e:	2b00      	cmp	r3, #0
 8013640:	d001      	beq.n	8013646 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013642:	f000 ff49 	bl	80144d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013646:	7bbb      	ldrb	r3, [r7, #14]
 8013648:	3b01      	subs	r3, #1
 801364a:	b2db      	uxtb	r3, r3
 801364c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801364e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013652:	2b00      	cmp	r3, #0
 8013654:	dce9      	bgt.n	801362a <prvUnlockQueue+0x60>
 8013656:	e000      	b.n	801365a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013658:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	22ff      	movs	r2, #255	; 0xff
 801365e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013662:	f002 f8bf 	bl	80157e4 <vPortExitCritical>
}
 8013666:	bf00      	nop
 8013668:	3710      	adds	r7, #16
 801366a:	46bd      	mov	sp, r7
 801366c:	bd80      	pop	{r7, pc}

0801366e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801366e:	b580      	push	{r7, lr}
 8013670:	b084      	sub	sp, #16
 8013672:	af00      	add	r7, sp, #0
 8013674:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013676:	f002 f885 	bl	8015784 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801367e:	2b00      	cmp	r3, #0
 8013680:	d102      	bne.n	8013688 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013682:	2301      	movs	r3, #1
 8013684:	60fb      	str	r3, [r7, #12]
 8013686:	e001      	b.n	801368c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013688:	2300      	movs	r3, #0
 801368a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801368c:	f002 f8aa 	bl	80157e4 <vPortExitCritical>

	return xReturn;
 8013690:	68fb      	ldr	r3, [r7, #12]
}
 8013692:	4618      	mov	r0, r3
 8013694:	3710      	adds	r7, #16
 8013696:	46bd      	mov	sp, r7
 8013698:	bd80      	pop	{r7, pc}

0801369a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801369a:	b580      	push	{r7, lr}
 801369c:	b084      	sub	sp, #16
 801369e:	af00      	add	r7, sp, #0
 80136a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80136a2:	f002 f86f 	bl	8015784 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d102      	bne.n	80136b8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80136b2:	2301      	movs	r3, #1
 80136b4:	60fb      	str	r3, [r7, #12]
 80136b6:	e001      	b.n	80136bc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80136b8:	2300      	movs	r3, #0
 80136ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80136bc:	f002 f892 	bl	80157e4 <vPortExitCritical>

	return xReturn;
 80136c0:	68fb      	ldr	r3, [r7, #12]
}
 80136c2:	4618      	mov	r0, r3
 80136c4:	3710      	adds	r7, #16
 80136c6:	46bd      	mov	sp, r7
 80136c8:	bd80      	pop	{r7, pc}
	...

080136cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80136cc:	b480      	push	{r7}
 80136ce:	b085      	sub	sp, #20
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
 80136d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80136d6:	2300      	movs	r3, #0
 80136d8:	60fb      	str	r3, [r7, #12]
 80136da:	e014      	b.n	8013706 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80136dc:	4a0f      	ldr	r2, [pc, #60]	; (801371c <vQueueAddToRegistry+0x50>)
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d10b      	bne.n	8013700 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80136e8:	490c      	ldr	r1, [pc, #48]	; (801371c <vQueueAddToRegistry+0x50>)
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	683a      	ldr	r2, [r7, #0]
 80136ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80136f2:	4a0a      	ldr	r2, [pc, #40]	; (801371c <vQueueAddToRegistry+0x50>)
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	00db      	lsls	r3, r3, #3
 80136f8:	4413      	add	r3, r2
 80136fa:	687a      	ldr	r2, [r7, #4]
 80136fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80136fe:	e006      	b.n	801370e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	3301      	adds	r3, #1
 8013704:	60fb      	str	r3, [r7, #12]
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	2b07      	cmp	r3, #7
 801370a:	d9e7      	bls.n	80136dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801370c:	bf00      	nop
 801370e:	bf00      	nop
 8013710:	3714      	adds	r7, #20
 8013712:	46bd      	mov	sp, r7
 8013714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013718:	4770      	bx	lr
 801371a:	bf00      	nop
 801371c:	2001b730 	.word	0x2001b730

08013720 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8013720:	b480      	push	{r7}
 8013722:	b085      	sub	sp, #20
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013728:	2300      	movs	r3, #0
 801372a:	60fb      	str	r3, [r7, #12]
 801372c:	e016      	b.n	801375c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801372e:	4a10      	ldr	r2, [pc, #64]	; (8013770 <vQueueUnregisterQueue+0x50>)
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	00db      	lsls	r3, r3, #3
 8013734:	4413      	add	r3, r2
 8013736:	685b      	ldr	r3, [r3, #4]
 8013738:	687a      	ldr	r2, [r7, #4]
 801373a:	429a      	cmp	r2, r3
 801373c:	d10b      	bne.n	8013756 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801373e:	4a0c      	ldr	r2, [pc, #48]	; (8013770 <vQueueUnregisterQueue+0x50>)
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	2100      	movs	r1, #0
 8013744:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8013748:	4a09      	ldr	r2, [pc, #36]	; (8013770 <vQueueUnregisterQueue+0x50>)
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	00db      	lsls	r3, r3, #3
 801374e:	4413      	add	r3, r2
 8013750:	2200      	movs	r2, #0
 8013752:	605a      	str	r2, [r3, #4]
				break;
 8013754:	e006      	b.n	8013764 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	3301      	adds	r3, #1
 801375a:	60fb      	str	r3, [r7, #12]
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	2b07      	cmp	r3, #7
 8013760:	d9e5      	bls.n	801372e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8013762:	bf00      	nop
 8013764:	bf00      	nop
 8013766:	3714      	adds	r7, #20
 8013768:	46bd      	mov	sp, r7
 801376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801376e:	4770      	bx	lr
 8013770:	2001b730 	.word	0x2001b730

08013774 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013774:	b580      	push	{r7, lr}
 8013776:	b086      	sub	sp, #24
 8013778:	af00      	add	r7, sp, #0
 801377a:	60f8      	str	r0, [r7, #12]
 801377c:	60b9      	str	r1, [r7, #8]
 801377e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013784:	f001 fffe 	bl	8015784 <vPortEnterCritical>
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801378e:	b25b      	sxtb	r3, r3
 8013790:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013794:	d103      	bne.n	801379e <vQueueWaitForMessageRestricted+0x2a>
 8013796:	697b      	ldr	r3, [r7, #20]
 8013798:	2200      	movs	r2, #0
 801379a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801379e:	697b      	ldr	r3, [r7, #20]
 80137a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80137a4:	b25b      	sxtb	r3, r3
 80137a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80137aa:	d103      	bne.n	80137b4 <vQueueWaitForMessageRestricted+0x40>
 80137ac:	697b      	ldr	r3, [r7, #20]
 80137ae:	2200      	movs	r2, #0
 80137b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80137b4:	f002 f816 	bl	80157e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80137b8:	697b      	ldr	r3, [r7, #20]
 80137ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d106      	bne.n	80137ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80137c0:	697b      	ldr	r3, [r7, #20]
 80137c2:	3324      	adds	r3, #36	; 0x24
 80137c4:	687a      	ldr	r2, [r7, #4]
 80137c6:	68b9      	ldr	r1, [r7, #8]
 80137c8:	4618      	mov	r0, r3
 80137ca:	f000 fd7d 	bl	80142c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80137ce:	6978      	ldr	r0, [r7, #20]
 80137d0:	f7ff fefb 	bl	80135ca <prvUnlockQueue>
	}
 80137d4:	bf00      	nop
 80137d6:	3718      	adds	r7, #24
 80137d8:	46bd      	mov	sp, r7
 80137da:	bd80      	pop	{r7, pc}

080137dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80137dc:	b580      	push	{r7, lr}
 80137de:	b08e      	sub	sp, #56	; 0x38
 80137e0:	af04      	add	r7, sp, #16
 80137e2:	60f8      	str	r0, [r7, #12]
 80137e4:	60b9      	str	r1, [r7, #8]
 80137e6:	607a      	str	r2, [r7, #4]
 80137e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80137ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d10a      	bne.n	8013806 <xTaskCreateStatic+0x2a>
	__asm volatile
 80137f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137f4:	f383 8811 	msr	BASEPRI, r3
 80137f8:	f3bf 8f6f 	isb	sy
 80137fc:	f3bf 8f4f 	dsb	sy
 8013800:	623b      	str	r3, [r7, #32]
}
 8013802:	bf00      	nop
 8013804:	e7fe      	b.n	8013804 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8013806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013808:	2b00      	cmp	r3, #0
 801380a:	d10a      	bne.n	8013822 <xTaskCreateStatic+0x46>
	__asm volatile
 801380c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013810:	f383 8811 	msr	BASEPRI, r3
 8013814:	f3bf 8f6f 	isb	sy
 8013818:	f3bf 8f4f 	dsb	sy
 801381c:	61fb      	str	r3, [r7, #28]
}
 801381e:	bf00      	nop
 8013820:	e7fe      	b.n	8013820 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013822:	23c0      	movs	r3, #192	; 0xc0
 8013824:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013826:	693b      	ldr	r3, [r7, #16]
 8013828:	2bc0      	cmp	r3, #192	; 0xc0
 801382a:	d00a      	beq.n	8013842 <xTaskCreateStatic+0x66>
	__asm volatile
 801382c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013830:	f383 8811 	msr	BASEPRI, r3
 8013834:	f3bf 8f6f 	isb	sy
 8013838:	f3bf 8f4f 	dsb	sy
 801383c:	61bb      	str	r3, [r7, #24]
}
 801383e:	bf00      	nop
 8013840:	e7fe      	b.n	8013840 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013842:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013846:	2b00      	cmp	r3, #0
 8013848:	d01e      	beq.n	8013888 <xTaskCreateStatic+0xac>
 801384a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801384c:	2b00      	cmp	r3, #0
 801384e:	d01b      	beq.n	8013888 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013852:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013856:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013858:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801385c:	2202      	movs	r2, #2
 801385e:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013862:	2300      	movs	r3, #0
 8013864:	9303      	str	r3, [sp, #12]
 8013866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013868:	9302      	str	r3, [sp, #8]
 801386a:	f107 0314 	add.w	r3, r7, #20
 801386e:	9301      	str	r3, [sp, #4]
 8013870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013872:	9300      	str	r3, [sp, #0]
 8013874:	683b      	ldr	r3, [r7, #0]
 8013876:	687a      	ldr	r2, [r7, #4]
 8013878:	68b9      	ldr	r1, [r7, #8]
 801387a:	68f8      	ldr	r0, [r7, #12]
 801387c:	f000 f850 	bl	8013920 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013880:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013882:	f000 f8f7 	bl	8013a74 <prvAddNewTaskToReadyList>
 8013886:	e001      	b.n	801388c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8013888:	2300      	movs	r3, #0
 801388a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801388c:	697b      	ldr	r3, [r7, #20]
	}
 801388e:	4618      	mov	r0, r3
 8013890:	3728      	adds	r7, #40	; 0x28
 8013892:	46bd      	mov	sp, r7
 8013894:	bd80      	pop	{r7, pc}

08013896 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013896:	b580      	push	{r7, lr}
 8013898:	b08c      	sub	sp, #48	; 0x30
 801389a:	af04      	add	r7, sp, #16
 801389c:	60f8      	str	r0, [r7, #12]
 801389e:	60b9      	str	r1, [r7, #8]
 80138a0:	603b      	str	r3, [r7, #0]
 80138a2:	4613      	mov	r3, r2
 80138a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80138a6:	88fb      	ldrh	r3, [r7, #6]
 80138a8:	009b      	lsls	r3, r3, #2
 80138aa:	4618      	mov	r0, r3
 80138ac:	f002 f88c 	bl	80159c8 <pvPortMalloc>
 80138b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80138b2:	697b      	ldr	r3, [r7, #20]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d00e      	beq.n	80138d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80138b8:	20c0      	movs	r0, #192	; 0xc0
 80138ba:	f002 f885 	bl	80159c8 <pvPortMalloc>
 80138be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80138c0:	69fb      	ldr	r3, [r7, #28]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d003      	beq.n	80138ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80138c6:	69fb      	ldr	r3, [r7, #28]
 80138c8:	697a      	ldr	r2, [r7, #20]
 80138ca:	631a      	str	r2, [r3, #48]	; 0x30
 80138cc:	e005      	b.n	80138da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80138ce:	6978      	ldr	r0, [r7, #20]
 80138d0:	f002 f946 	bl	8015b60 <vPortFree>
 80138d4:	e001      	b.n	80138da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80138d6:	2300      	movs	r3, #0
 80138d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80138da:	69fb      	ldr	r3, [r7, #28]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d017      	beq.n	8013910 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80138e0:	69fb      	ldr	r3, [r7, #28]
 80138e2:	2200      	movs	r2, #0
 80138e4:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80138e8:	88fa      	ldrh	r2, [r7, #6]
 80138ea:	2300      	movs	r3, #0
 80138ec:	9303      	str	r3, [sp, #12]
 80138ee:	69fb      	ldr	r3, [r7, #28]
 80138f0:	9302      	str	r3, [sp, #8]
 80138f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138f4:	9301      	str	r3, [sp, #4]
 80138f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138f8:	9300      	str	r3, [sp, #0]
 80138fa:	683b      	ldr	r3, [r7, #0]
 80138fc:	68b9      	ldr	r1, [r7, #8]
 80138fe:	68f8      	ldr	r0, [r7, #12]
 8013900:	f000 f80e 	bl	8013920 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013904:	69f8      	ldr	r0, [r7, #28]
 8013906:	f000 f8b5 	bl	8013a74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801390a:	2301      	movs	r3, #1
 801390c:	61bb      	str	r3, [r7, #24]
 801390e:	e002      	b.n	8013916 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013910:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013914:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013916:	69bb      	ldr	r3, [r7, #24]
	}
 8013918:	4618      	mov	r0, r3
 801391a:	3720      	adds	r7, #32
 801391c:	46bd      	mov	sp, r7
 801391e:	bd80      	pop	{r7, pc}

08013920 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013920:	b580      	push	{r7, lr}
 8013922:	b088      	sub	sp, #32
 8013924:	af00      	add	r7, sp, #0
 8013926:	60f8      	str	r0, [r7, #12]
 8013928:	60b9      	str	r1, [r7, #8]
 801392a:	607a      	str	r2, [r7, #4]
 801392c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801392e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013930:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	009b      	lsls	r3, r3, #2
 8013936:	461a      	mov	r2, r3
 8013938:	21a5      	movs	r1, #165	; 0xa5
 801393a:	f003 f8bf 	bl	8016abc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801393e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8013948:	3b01      	subs	r3, #1
 801394a:	009b      	lsls	r3, r3, #2
 801394c:	4413      	add	r3, r2
 801394e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013950:	69bb      	ldr	r3, [r7, #24]
 8013952:	f023 0307 	bic.w	r3, r3, #7
 8013956:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013958:	69bb      	ldr	r3, [r7, #24]
 801395a:	f003 0307 	and.w	r3, r3, #7
 801395e:	2b00      	cmp	r3, #0
 8013960:	d00a      	beq.n	8013978 <prvInitialiseNewTask+0x58>
	__asm volatile
 8013962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013966:	f383 8811 	msr	BASEPRI, r3
 801396a:	f3bf 8f6f 	isb	sy
 801396e:	f3bf 8f4f 	dsb	sy
 8013972:	617b      	str	r3, [r7, #20]
}
 8013974:	bf00      	nop
 8013976:	e7fe      	b.n	8013976 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013978:	68bb      	ldr	r3, [r7, #8]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d01f      	beq.n	80139be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801397e:	2300      	movs	r3, #0
 8013980:	61fb      	str	r3, [r7, #28]
 8013982:	e012      	b.n	80139aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013984:	68ba      	ldr	r2, [r7, #8]
 8013986:	69fb      	ldr	r3, [r7, #28]
 8013988:	4413      	add	r3, r2
 801398a:	7819      	ldrb	r1, [r3, #0]
 801398c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801398e:	69fb      	ldr	r3, [r7, #28]
 8013990:	4413      	add	r3, r2
 8013992:	3334      	adds	r3, #52	; 0x34
 8013994:	460a      	mov	r2, r1
 8013996:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013998:	68ba      	ldr	r2, [r7, #8]
 801399a:	69fb      	ldr	r3, [r7, #28]
 801399c:	4413      	add	r3, r2
 801399e:	781b      	ldrb	r3, [r3, #0]
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d006      	beq.n	80139b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80139a4:	69fb      	ldr	r3, [r7, #28]
 80139a6:	3301      	adds	r3, #1
 80139a8:	61fb      	str	r3, [r7, #28]
 80139aa:	69fb      	ldr	r3, [r7, #28]
 80139ac:	2b0f      	cmp	r3, #15
 80139ae:	d9e9      	bls.n	8013984 <prvInitialiseNewTask+0x64>
 80139b0:	e000      	b.n	80139b4 <prvInitialiseNewTask+0x94>
			{
				break;
 80139b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80139b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139b6:	2200      	movs	r2, #0
 80139b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80139bc:	e003      	b.n	80139c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80139be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139c0:	2200      	movs	r2, #0
 80139c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80139c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139c8:	2b37      	cmp	r3, #55	; 0x37
 80139ca:	d901      	bls.n	80139d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80139cc:	2337      	movs	r3, #55	; 0x37
 80139ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80139d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80139d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80139d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80139da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80139dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139de:	2200      	movs	r2, #0
 80139e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80139e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139e4:	3304      	adds	r3, #4
 80139e6:	4618      	mov	r0, r3
 80139e8:	f7fe fe56 	bl	8012698 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80139ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139ee:	3318      	adds	r3, #24
 80139f0:	4618      	mov	r0, r3
 80139f2:	f7fe fe51 	bl	8012698 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80139f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80139fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80139fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a04:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a0a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8013a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a0e:	2200      	movs	r2, #0
 8013a10:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a14:	2200      	movs	r2, #0
 8013a16:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a1c:	2200      	movs	r2, #0
 8013a1e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8013a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a24:	3358      	adds	r3, #88	; 0x58
 8013a26:	2260      	movs	r2, #96	; 0x60
 8013a28:	2100      	movs	r1, #0
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f003 f846 	bl	8016abc <memset>
 8013a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a32:	4a0d      	ldr	r2, [pc, #52]	; (8013a68 <prvInitialiseNewTask+0x148>)
 8013a34:	65da      	str	r2, [r3, #92]	; 0x5c
 8013a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a38:	4a0c      	ldr	r2, [pc, #48]	; (8013a6c <prvInitialiseNewTask+0x14c>)
 8013a3a:	661a      	str	r2, [r3, #96]	; 0x60
 8013a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a3e:	4a0c      	ldr	r2, [pc, #48]	; (8013a70 <prvInitialiseNewTask+0x150>)
 8013a40:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013a42:	683a      	ldr	r2, [r7, #0]
 8013a44:	68f9      	ldr	r1, [r7, #12]
 8013a46:	69b8      	ldr	r0, [r7, #24]
 8013a48:	f001 fd6c 	bl	8015524 <pxPortInitialiseStack>
 8013a4c:	4602      	mov	r2, r0
 8013a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a50:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d002      	beq.n	8013a5e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013a5e:	bf00      	nop
 8013a60:	3720      	adds	r7, #32
 8013a62:	46bd      	mov	sp, r7
 8013a64:	bd80      	pop	{r7, pc}
 8013a66:	bf00      	nop
 8013a68:	0801e128 	.word	0x0801e128
 8013a6c:	0801e148 	.word	0x0801e148
 8013a70:	0801e108 	.word	0x0801e108

08013a74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b082      	sub	sp, #8
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013a7c:	f001 fe82 	bl	8015784 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013a80:	4b2d      	ldr	r3, [pc, #180]	; (8013b38 <prvAddNewTaskToReadyList+0xc4>)
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	3301      	adds	r3, #1
 8013a86:	4a2c      	ldr	r2, [pc, #176]	; (8013b38 <prvAddNewTaskToReadyList+0xc4>)
 8013a88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013a8a:	4b2c      	ldr	r3, [pc, #176]	; (8013b3c <prvAddNewTaskToReadyList+0xc8>)
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d109      	bne.n	8013aa6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013a92:	4a2a      	ldr	r2, [pc, #168]	; (8013b3c <prvAddNewTaskToReadyList+0xc8>)
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013a98:	4b27      	ldr	r3, [pc, #156]	; (8013b38 <prvAddNewTaskToReadyList+0xc4>)
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	2b01      	cmp	r3, #1
 8013a9e:	d110      	bne.n	8013ac2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013aa0:	f000 fd3e 	bl	8014520 <prvInitialiseTaskLists>
 8013aa4:	e00d      	b.n	8013ac2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013aa6:	4b26      	ldr	r3, [pc, #152]	; (8013b40 <prvAddNewTaskToReadyList+0xcc>)
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d109      	bne.n	8013ac2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013aae:	4b23      	ldr	r3, [pc, #140]	; (8013b3c <prvAddNewTaskToReadyList+0xc8>)
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d802      	bhi.n	8013ac2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013abc:	4a1f      	ldr	r2, [pc, #124]	; (8013b3c <prvAddNewTaskToReadyList+0xc8>)
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013ac2:	4b20      	ldr	r3, [pc, #128]	; (8013b44 <prvAddNewTaskToReadyList+0xd0>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	3301      	adds	r3, #1
 8013ac8:	4a1e      	ldr	r2, [pc, #120]	; (8013b44 <prvAddNewTaskToReadyList+0xd0>)
 8013aca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013acc:	4b1d      	ldr	r3, [pc, #116]	; (8013b44 <prvAddNewTaskToReadyList+0xd0>)
 8013ace:	681a      	ldr	r2, [r3, #0]
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ad8:	4b1b      	ldr	r3, [pc, #108]	; (8013b48 <prvAddNewTaskToReadyList+0xd4>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	429a      	cmp	r2, r3
 8013ade:	d903      	bls.n	8013ae8 <prvAddNewTaskToReadyList+0x74>
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ae4:	4a18      	ldr	r2, [pc, #96]	; (8013b48 <prvAddNewTaskToReadyList+0xd4>)
 8013ae6:	6013      	str	r3, [r2, #0]
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013aec:	4613      	mov	r3, r2
 8013aee:	009b      	lsls	r3, r3, #2
 8013af0:	4413      	add	r3, r2
 8013af2:	009b      	lsls	r3, r3, #2
 8013af4:	4a15      	ldr	r2, [pc, #84]	; (8013b4c <prvAddNewTaskToReadyList+0xd8>)
 8013af6:	441a      	add	r2, r3
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	3304      	adds	r3, #4
 8013afc:	4619      	mov	r1, r3
 8013afe:	4610      	mov	r0, r2
 8013b00:	f7fe fdd7 	bl	80126b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013b04:	f001 fe6e 	bl	80157e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013b08:	4b0d      	ldr	r3, [pc, #52]	; (8013b40 <prvAddNewTaskToReadyList+0xcc>)
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d00e      	beq.n	8013b2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013b10:	4b0a      	ldr	r3, [pc, #40]	; (8013b3c <prvAddNewTaskToReadyList+0xc8>)
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b1a:	429a      	cmp	r2, r3
 8013b1c:	d207      	bcs.n	8013b2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013b1e:	4b0c      	ldr	r3, [pc, #48]	; (8013b50 <prvAddNewTaskToReadyList+0xdc>)
 8013b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b24:	601a      	str	r2, [r3, #0]
 8013b26:	f3bf 8f4f 	dsb	sy
 8013b2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013b2e:	bf00      	nop
 8013b30:	3708      	adds	r7, #8
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
 8013b36:	bf00      	nop
 8013b38:	20001440 	.word	0x20001440
 8013b3c:	20000f6c 	.word	0x20000f6c
 8013b40:	2000144c 	.word	0x2000144c
 8013b44:	2000145c 	.word	0x2000145c
 8013b48:	20001448 	.word	0x20001448
 8013b4c:	20000f70 	.word	0x20000f70
 8013b50:	e000ed04 	.word	0xe000ed04

08013b54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013b54:	b580      	push	{r7, lr}
 8013b56:	b084      	sub	sp, #16
 8013b58:	af00      	add	r7, sp, #0
 8013b5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013b5c:	2300      	movs	r3, #0
 8013b5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d017      	beq.n	8013b96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013b66:	4b13      	ldr	r3, [pc, #76]	; (8013bb4 <vTaskDelay+0x60>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d00a      	beq.n	8013b84 <vTaskDelay+0x30>
	__asm volatile
 8013b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b72:	f383 8811 	msr	BASEPRI, r3
 8013b76:	f3bf 8f6f 	isb	sy
 8013b7a:	f3bf 8f4f 	dsb	sy
 8013b7e:	60bb      	str	r3, [r7, #8]
}
 8013b80:	bf00      	nop
 8013b82:	e7fe      	b.n	8013b82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013b84:	f000 f8f4 	bl	8013d70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013b88:	2100      	movs	r1, #0
 8013b8a:	6878      	ldr	r0, [r7, #4]
 8013b8c:	f001 f928 	bl	8014de0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013b90:	f000 f8fc 	bl	8013d8c <xTaskResumeAll>
 8013b94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d107      	bne.n	8013bac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8013b9c:	4b06      	ldr	r3, [pc, #24]	; (8013bb8 <vTaskDelay+0x64>)
 8013b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ba2:	601a      	str	r2, [r3, #0]
 8013ba4:	f3bf 8f4f 	dsb	sy
 8013ba8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013bac:	bf00      	nop
 8013bae:	3710      	adds	r7, #16
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	bd80      	pop	{r7, pc}
 8013bb4:	20001468 	.word	0x20001468
 8013bb8:	e000ed04 	.word	0xe000ed04

08013bbc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8013bbc:	b580      	push	{r7, lr}
 8013bbe:	b088      	sub	sp, #32
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8013bc8:	69bb      	ldr	r3, [r7, #24]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d10a      	bne.n	8013be4 <eTaskGetState+0x28>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bd2:	f383 8811 	msr	BASEPRI, r3
 8013bd6:	f3bf 8f6f 	isb	sy
 8013bda:	f3bf 8f4f 	dsb	sy
 8013bde:	60bb      	str	r3, [r7, #8]
}
 8013be0:	bf00      	nop
 8013be2:	e7fe      	b.n	8013be2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8013be4:	4b23      	ldr	r3, [pc, #140]	; (8013c74 <eTaskGetState+0xb8>)
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	69ba      	ldr	r2, [r7, #24]
 8013bea:	429a      	cmp	r2, r3
 8013bec:	d102      	bne.n	8013bf4 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8013bee:	2300      	movs	r3, #0
 8013bf0:	77fb      	strb	r3, [r7, #31]
 8013bf2:	e03a      	b.n	8013c6a <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8013bf4:	f001 fdc6 	bl	8015784 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8013bf8:	69bb      	ldr	r3, [r7, #24]
 8013bfa:	695b      	ldr	r3, [r3, #20]
 8013bfc:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8013bfe:	4b1e      	ldr	r3, [pc, #120]	; (8013c78 <eTaskGetState+0xbc>)
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8013c04:	4b1d      	ldr	r3, [pc, #116]	; (8013c7c <eTaskGetState+0xc0>)
 8013c06:	681b      	ldr	r3, [r3, #0]
 8013c08:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8013c0a:	f001 fdeb 	bl	80157e4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8013c0e:	697a      	ldr	r2, [r7, #20]
 8013c10:	693b      	ldr	r3, [r7, #16]
 8013c12:	429a      	cmp	r2, r3
 8013c14:	d003      	beq.n	8013c1e <eTaskGetState+0x62>
 8013c16:	697a      	ldr	r2, [r7, #20]
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	429a      	cmp	r2, r3
 8013c1c:	d102      	bne.n	8013c24 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8013c1e:	2302      	movs	r3, #2
 8013c20:	77fb      	strb	r3, [r7, #31]
 8013c22:	e022      	b.n	8013c6a <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8013c24:	697b      	ldr	r3, [r7, #20]
 8013c26:	4a16      	ldr	r2, [pc, #88]	; (8013c80 <eTaskGetState+0xc4>)
 8013c28:	4293      	cmp	r3, r2
 8013c2a:	d112      	bne.n	8013c52 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8013c2c:	69bb      	ldr	r3, [r7, #24]
 8013c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d10b      	bne.n	8013c4c <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8013c34:	69bb      	ldr	r3, [r7, #24]
 8013c36:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8013c3a:	b2db      	uxtb	r3, r3
 8013c3c:	2b01      	cmp	r3, #1
 8013c3e:	d102      	bne.n	8013c46 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8013c40:	2302      	movs	r3, #2
 8013c42:	77fb      	strb	r3, [r7, #31]
 8013c44:	e011      	b.n	8013c6a <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8013c46:	2303      	movs	r3, #3
 8013c48:	77fb      	strb	r3, [r7, #31]
 8013c4a:	e00e      	b.n	8013c6a <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8013c4c:	2302      	movs	r3, #2
 8013c4e:	77fb      	strb	r3, [r7, #31]
 8013c50:	e00b      	b.n	8013c6a <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8013c52:	697b      	ldr	r3, [r7, #20]
 8013c54:	4a0b      	ldr	r2, [pc, #44]	; (8013c84 <eTaskGetState+0xc8>)
 8013c56:	4293      	cmp	r3, r2
 8013c58:	d002      	beq.n	8013c60 <eTaskGetState+0xa4>
 8013c5a:	697b      	ldr	r3, [r7, #20]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d102      	bne.n	8013c66 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8013c60:	2304      	movs	r3, #4
 8013c62:	77fb      	strb	r3, [r7, #31]
 8013c64:	e001      	b.n	8013c6a <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8013c66:	2301      	movs	r3, #1
 8013c68:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8013c6a:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8013c6c:	4618      	mov	r0, r3
 8013c6e:	3720      	adds	r7, #32
 8013c70:	46bd      	mov	sp, r7
 8013c72:	bd80      	pop	{r7, pc}
 8013c74:	20000f6c 	.word	0x20000f6c
 8013c78:	200013f8 	.word	0x200013f8
 8013c7c:	200013fc 	.word	0x200013fc
 8013c80:	2000142c 	.word	0x2000142c
 8013c84:	20001414 	.word	0x20001414

08013c88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b08a      	sub	sp, #40	; 0x28
 8013c8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013c8e:	2300      	movs	r3, #0
 8013c90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013c92:	2300      	movs	r3, #0
 8013c94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013c96:	463a      	mov	r2, r7
 8013c98:	1d39      	adds	r1, r7, #4
 8013c9a:	f107 0308 	add.w	r3, r7, #8
 8013c9e:	4618      	mov	r0, r3
 8013ca0:	f7fe fca6 	bl	80125f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013ca4:	6839      	ldr	r1, [r7, #0]
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	68ba      	ldr	r2, [r7, #8]
 8013caa:	9202      	str	r2, [sp, #8]
 8013cac:	9301      	str	r3, [sp, #4]
 8013cae:	2300      	movs	r3, #0
 8013cb0:	9300      	str	r3, [sp, #0]
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	460a      	mov	r2, r1
 8013cb6:	4925      	ldr	r1, [pc, #148]	; (8013d4c <vTaskStartScheduler+0xc4>)
 8013cb8:	4825      	ldr	r0, [pc, #148]	; (8013d50 <vTaskStartScheduler+0xc8>)
 8013cba:	f7ff fd8f 	bl	80137dc <xTaskCreateStatic>
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	4a24      	ldr	r2, [pc, #144]	; (8013d54 <vTaskStartScheduler+0xcc>)
 8013cc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013cc4:	4b23      	ldr	r3, [pc, #140]	; (8013d54 <vTaskStartScheduler+0xcc>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d002      	beq.n	8013cd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013ccc:	2301      	movs	r3, #1
 8013cce:	617b      	str	r3, [r7, #20]
 8013cd0:	e001      	b.n	8013cd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013cd6:	697b      	ldr	r3, [r7, #20]
 8013cd8:	2b01      	cmp	r3, #1
 8013cda:	d102      	bne.n	8013ce2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8013cdc:	f001 f8d4 	bl	8014e88 <xTimerCreateTimerTask>
 8013ce0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013ce2:	697b      	ldr	r3, [r7, #20]
 8013ce4:	2b01      	cmp	r3, #1
 8013ce6:	d11e      	bne.n	8013d26 <vTaskStartScheduler+0x9e>
	__asm volatile
 8013ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cec:	f383 8811 	msr	BASEPRI, r3
 8013cf0:	f3bf 8f6f 	isb	sy
 8013cf4:	f3bf 8f4f 	dsb	sy
 8013cf8:	613b      	str	r3, [r7, #16]
}
 8013cfa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013cfc:	4b16      	ldr	r3, [pc, #88]	; (8013d58 <vTaskStartScheduler+0xd0>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	3358      	adds	r3, #88	; 0x58
 8013d02:	4a16      	ldr	r2, [pc, #88]	; (8013d5c <vTaskStartScheduler+0xd4>)
 8013d04:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013d06:	4b16      	ldr	r3, [pc, #88]	; (8013d60 <vTaskStartScheduler+0xd8>)
 8013d08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013d0c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013d0e:	4b15      	ldr	r3, [pc, #84]	; (8013d64 <vTaskStartScheduler+0xdc>)
 8013d10:	2201      	movs	r2, #1
 8013d12:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013d14:	4b14      	ldr	r3, [pc, #80]	; (8013d68 <vTaskStartScheduler+0xe0>)
 8013d16:	2200      	movs	r2, #0
 8013d18:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8013d1a:	4b14      	ldr	r3, [pc, #80]	; (8013d6c <vTaskStartScheduler+0xe4>)
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013d20:	f001 fc8e 	bl	8015640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013d24:	e00e      	b.n	8013d44 <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013d26:	697b      	ldr	r3, [r7, #20]
 8013d28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013d2c:	d10a      	bne.n	8013d44 <vTaskStartScheduler+0xbc>
	__asm volatile
 8013d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d32:	f383 8811 	msr	BASEPRI, r3
 8013d36:	f3bf 8f6f 	isb	sy
 8013d3a:	f3bf 8f4f 	dsb	sy
 8013d3e:	60fb      	str	r3, [r7, #12]
}
 8013d40:	bf00      	nop
 8013d42:	e7fe      	b.n	8013d42 <vTaskStartScheduler+0xba>
}
 8013d44:	bf00      	nop
 8013d46:	3718      	adds	r7, #24
 8013d48:	46bd      	mov	sp, r7
 8013d4a:	bd80      	pop	{r7, pc}
 8013d4c:	08019e0c 	.word	0x08019e0c
 8013d50:	080144f1 	.word	0x080144f1
 8013d54:	20001464 	.word	0x20001464
 8013d58:	20000f6c 	.word	0x20000f6c
 8013d5c:	200001c4 	.word	0x200001c4
 8013d60:	20001460 	.word	0x20001460
 8013d64:	2000144c 	.word	0x2000144c
 8013d68:	20001444 	.word	0x20001444
 8013d6c:	20018358 	.word	0x20018358

08013d70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013d70:	b480      	push	{r7}
 8013d72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013d74:	4b04      	ldr	r3, [pc, #16]	; (8013d88 <vTaskSuspendAll+0x18>)
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	3301      	adds	r3, #1
 8013d7a:	4a03      	ldr	r2, [pc, #12]	; (8013d88 <vTaskSuspendAll+0x18>)
 8013d7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8013d7e:	bf00      	nop
 8013d80:	46bd      	mov	sp, r7
 8013d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d86:	4770      	bx	lr
 8013d88:	20001468 	.word	0x20001468

08013d8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013d8c:	b580      	push	{r7, lr}
 8013d8e:	b084      	sub	sp, #16
 8013d90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013d92:	2300      	movs	r3, #0
 8013d94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013d96:	2300      	movs	r3, #0
 8013d98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013d9a:	4b42      	ldr	r3, [pc, #264]	; (8013ea4 <xTaskResumeAll+0x118>)
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d10a      	bne.n	8013db8 <xTaskResumeAll+0x2c>
	__asm volatile
 8013da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013da6:	f383 8811 	msr	BASEPRI, r3
 8013daa:	f3bf 8f6f 	isb	sy
 8013dae:	f3bf 8f4f 	dsb	sy
 8013db2:	603b      	str	r3, [r7, #0]
}
 8013db4:	bf00      	nop
 8013db6:	e7fe      	b.n	8013db6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013db8:	f001 fce4 	bl	8015784 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013dbc:	4b39      	ldr	r3, [pc, #228]	; (8013ea4 <xTaskResumeAll+0x118>)
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	3b01      	subs	r3, #1
 8013dc2:	4a38      	ldr	r2, [pc, #224]	; (8013ea4 <xTaskResumeAll+0x118>)
 8013dc4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013dc6:	4b37      	ldr	r3, [pc, #220]	; (8013ea4 <xTaskResumeAll+0x118>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d162      	bne.n	8013e94 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013dce:	4b36      	ldr	r3, [pc, #216]	; (8013ea8 <xTaskResumeAll+0x11c>)
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d05e      	beq.n	8013e94 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013dd6:	e02f      	b.n	8013e38 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dd8:	4b34      	ldr	r3, [pc, #208]	; (8013eac <xTaskResumeAll+0x120>)
 8013dda:	68db      	ldr	r3, [r3, #12]
 8013ddc:	68db      	ldr	r3, [r3, #12]
 8013dde:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	3318      	adds	r3, #24
 8013de4:	4618      	mov	r0, r3
 8013de6:	f7fe fcc1 	bl	801276c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013dea:	68fb      	ldr	r3, [r7, #12]
 8013dec:	3304      	adds	r3, #4
 8013dee:	4618      	mov	r0, r3
 8013df0:	f7fe fcbc 	bl	801276c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013df8:	4b2d      	ldr	r3, [pc, #180]	; (8013eb0 <xTaskResumeAll+0x124>)
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	d903      	bls.n	8013e08 <xTaskResumeAll+0x7c>
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e04:	4a2a      	ldr	r2, [pc, #168]	; (8013eb0 <xTaskResumeAll+0x124>)
 8013e06:	6013      	str	r3, [r2, #0]
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e0c:	4613      	mov	r3, r2
 8013e0e:	009b      	lsls	r3, r3, #2
 8013e10:	4413      	add	r3, r2
 8013e12:	009b      	lsls	r3, r3, #2
 8013e14:	4a27      	ldr	r2, [pc, #156]	; (8013eb4 <xTaskResumeAll+0x128>)
 8013e16:	441a      	add	r2, r3
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	3304      	adds	r3, #4
 8013e1c:	4619      	mov	r1, r3
 8013e1e:	4610      	mov	r0, r2
 8013e20:	f7fe fc47 	bl	80126b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e28:	4b23      	ldr	r3, [pc, #140]	; (8013eb8 <xTaskResumeAll+0x12c>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e2e:	429a      	cmp	r2, r3
 8013e30:	d302      	bcc.n	8013e38 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013e32:	4b22      	ldr	r3, [pc, #136]	; (8013ebc <xTaskResumeAll+0x130>)
 8013e34:	2201      	movs	r2, #1
 8013e36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013e38:	4b1c      	ldr	r3, [pc, #112]	; (8013eac <xTaskResumeAll+0x120>)
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d1cb      	bne.n	8013dd8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d001      	beq.n	8013e4a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013e46:	f000 fce1 	bl	801480c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013e4a:	4b1d      	ldr	r3, [pc, #116]	; (8013ec0 <xTaskResumeAll+0x134>)
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d010      	beq.n	8013e78 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013e56:	f000 f8d7 	bl	8014008 <xTaskIncrementTick>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d002      	beq.n	8013e66 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013e60:	4b16      	ldr	r3, [pc, #88]	; (8013ebc <xTaskResumeAll+0x130>)
 8013e62:	2201      	movs	r2, #1
 8013e64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	3b01      	subs	r3, #1
 8013e6a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d1f1      	bne.n	8013e56 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013e72:	4b13      	ldr	r3, [pc, #76]	; (8013ec0 <xTaskResumeAll+0x134>)
 8013e74:	2200      	movs	r2, #0
 8013e76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013e78:	4b10      	ldr	r3, [pc, #64]	; (8013ebc <xTaskResumeAll+0x130>)
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d009      	beq.n	8013e94 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013e80:	2301      	movs	r3, #1
 8013e82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013e84:	4b0f      	ldr	r3, [pc, #60]	; (8013ec4 <xTaskResumeAll+0x138>)
 8013e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e8a:	601a      	str	r2, [r3, #0]
 8013e8c:	f3bf 8f4f 	dsb	sy
 8013e90:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013e94:	f001 fca6 	bl	80157e4 <vPortExitCritical>

	return xAlreadyYielded;
 8013e98:	68bb      	ldr	r3, [r7, #8]
}
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	3710      	adds	r7, #16
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	bd80      	pop	{r7, pc}
 8013ea2:	bf00      	nop
 8013ea4:	20001468 	.word	0x20001468
 8013ea8:	20001440 	.word	0x20001440
 8013eac:	20001400 	.word	0x20001400
 8013eb0:	20001448 	.word	0x20001448
 8013eb4:	20000f70 	.word	0x20000f70
 8013eb8:	20000f6c 	.word	0x20000f6c
 8013ebc:	20001454 	.word	0x20001454
 8013ec0:	20001450 	.word	0x20001450
 8013ec4:	e000ed04 	.word	0xe000ed04

08013ec8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013ec8:	b480      	push	{r7}
 8013eca:	b083      	sub	sp, #12
 8013ecc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013ece:	4b05      	ldr	r3, [pc, #20]	; (8013ee4 <xTaskGetTickCount+0x1c>)
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013ed4:	687b      	ldr	r3, [r7, #4]
}
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	370c      	adds	r7, #12
 8013eda:	46bd      	mov	sp, r7
 8013edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee0:	4770      	bx	lr
 8013ee2:	bf00      	nop
 8013ee4:	20001444 	.word	0x20001444

08013ee8 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b086      	sub	sp, #24
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	60f8      	str	r0, [r7, #12]
 8013ef0:	60b9      	str	r1, [r7, #8]
 8013ef2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	617b      	str	r3, [r7, #20]
 8013ef8:	2338      	movs	r3, #56	; 0x38
 8013efa:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8013efc:	f7ff ff38 	bl	8013d70 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8013f00:	4b3a      	ldr	r3, [pc, #232]	; (8013fec <uxTaskGetSystemState+0x104>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	68ba      	ldr	r2, [r7, #8]
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d369      	bcc.n	8013fde <uxTaskGetSystemState+0xf6>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8013f0a:	693b      	ldr	r3, [r7, #16]
 8013f0c:	3b01      	subs	r3, #1
 8013f0e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8013f10:	697a      	ldr	r2, [r7, #20]
 8013f12:	4613      	mov	r3, r2
 8013f14:	00db      	lsls	r3, r3, #3
 8013f16:	4413      	add	r3, r2
 8013f18:	009b      	lsls	r3, r3, #2
 8013f1a:	461a      	mov	r2, r3
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	1898      	adds	r0, r3, r2
 8013f20:	693a      	ldr	r2, [r7, #16]
 8013f22:	4613      	mov	r3, r2
 8013f24:	009b      	lsls	r3, r3, #2
 8013f26:	4413      	add	r3, r2
 8013f28:	009b      	lsls	r3, r3, #2
 8013f2a:	4a31      	ldr	r2, [pc, #196]	; (8013ff0 <uxTaskGetSystemState+0x108>)
 8013f2c:	4413      	add	r3, r2
 8013f2e:	2201      	movs	r2, #1
 8013f30:	4619      	mov	r1, r3
 8013f32:	f000 fbc9 	bl	80146c8 <prvListTasksWithinSingleList>
 8013f36:	4602      	mov	r2, r0
 8013f38:	697b      	ldr	r3, [r7, #20]
 8013f3a:	4413      	add	r3, r2
 8013f3c:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f3e:	693b      	ldr	r3, [r7, #16]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d1e2      	bne.n	8013f0a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8013f44:	697a      	ldr	r2, [r7, #20]
 8013f46:	4613      	mov	r3, r2
 8013f48:	00db      	lsls	r3, r3, #3
 8013f4a:	4413      	add	r3, r2
 8013f4c:	009b      	lsls	r3, r3, #2
 8013f4e:	461a      	mov	r2, r3
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	4413      	add	r3, r2
 8013f54:	4a27      	ldr	r2, [pc, #156]	; (8013ff4 <uxTaskGetSystemState+0x10c>)
 8013f56:	6811      	ldr	r1, [r2, #0]
 8013f58:	2202      	movs	r2, #2
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	f000 fbb4 	bl	80146c8 <prvListTasksWithinSingleList>
 8013f60:	4602      	mov	r2, r0
 8013f62:	697b      	ldr	r3, [r7, #20]
 8013f64:	4413      	add	r3, r2
 8013f66:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8013f68:	697a      	ldr	r2, [r7, #20]
 8013f6a:	4613      	mov	r3, r2
 8013f6c:	00db      	lsls	r3, r3, #3
 8013f6e:	4413      	add	r3, r2
 8013f70:	009b      	lsls	r3, r3, #2
 8013f72:	461a      	mov	r2, r3
 8013f74:	68fb      	ldr	r3, [r7, #12]
 8013f76:	4413      	add	r3, r2
 8013f78:	4a1f      	ldr	r2, [pc, #124]	; (8013ff8 <uxTaskGetSystemState+0x110>)
 8013f7a:	6811      	ldr	r1, [r2, #0]
 8013f7c:	2202      	movs	r2, #2
 8013f7e:	4618      	mov	r0, r3
 8013f80:	f000 fba2 	bl	80146c8 <prvListTasksWithinSingleList>
 8013f84:	4602      	mov	r2, r0
 8013f86:	697b      	ldr	r3, [r7, #20]
 8013f88:	4413      	add	r3, r2
 8013f8a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8013f8c:	697a      	ldr	r2, [r7, #20]
 8013f8e:	4613      	mov	r3, r2
 8013f90:	00db      	lsls	r3, r3, #3
 8013f92:	4413      	add	r3, r2
 8013f94:	009b      	lsls	r3, r3, #2
 8013f96:	461a      	mov	r2, r3
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	4413      	add	r3, r2
 8013f9c:	2204      	movs	r2, #4
 8013f9e:	4917      	ldr	r1, [pc, #92]	; (8013ffc <uxTaskGetSystemState+0x114>)
 8013fa0:	4618      	mov	r0, r3
 8013fa2:	f000 fb91 	bl	80146c8 <prvListTasksWithinSingleList>
 8013fa6:	4602      	mov	r2, r0
 8013fa8:	697b      	ldr	r3, [r7, #20]
 8013faa:	4413      	add	r3, r2
 8013fac:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8013fae:	697a      	ldr	r2, [r7, #20]
 8013fb0:	4613      	mov	r3, r2
 8013fb2:	00db      	lsls	r3, r3, #3
 8013fb4:	4413      	add	r3, r2
 8013fb6:	009b      	lsls	r3, r3, #2
 8013fb8:	461a      	mov	r2, r3
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	4413      	add	r3, r2
 8013fbe:	2203      	movs	r2, #3
 8013fc0:	490f      	ldr	r1, [pc, #60]	; (8014000 <uxTaskGetSystemState+0x118>)
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	f000 fb80 	bl	80146c8 <prvListTasksWithinSingleList>
 8013fc8:	4602      	mov	r2, r0
 8013fca:	697b      	ldr	r3, [r7, #20]
 8013fcc:	4413      	add	r3, r2
 8013fce:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d003      	beq.n	8013fde <uxTaskGetSystemState+0xf6>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8013fd6:	4b0b      	ldr	r3, [pc, #44]	; (8014004 <uxTaskGetSystemState+0x11c>)
 8013fd8:	681a      	ldr	r2, [r3, #0]
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8013fde:	f7ff fed5 	bl	8013d8c <xTaskResumeAll>

		return uxTask;
 8013fe2:	697b      	ldr	r3, [r7, #20]
	}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3718      	adds	r7, #24
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd80      	pop	{r7, pc}
 8013fec:	20001440 	.word	0x20001440
 8013ff0:	20000f70 	.word	0x20000f70
 8013ff4:	200013f8 	.word	0x200013f8
 8013ff8:	200013fc 	.word	0x200013fc
 8013ffc:	20001414 	.word	0x20001414
 8014000:	2000142c 	.word	0x2000142c
 8014004:	20018358 	.word	0x20018358

08014008 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014008:	b580      	push	{r7, lr}
 801400a:	b086      	sub	sp, #24
 801400c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801400e:	2300      	movs	r3, #0
 8014010:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014012:	4b4f      	ldr	r3, [pc, #316]	; (8014150 <xTaskIncrementTick+0x148>)
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	2b00      	cmp	r3, #0
 8014018:	f040 808f 	bne.w	801413a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801401c:	4b4d      	ldr	r3, [pc, #308]	; (8014154 <xTaskIncrementTick+0x14c>)
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	3301      	adds	r3, #1
 8014022:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014024:	4a4b      	ldr	r2, [pc, #300]	; (8014154 <xTaskIncrementTick+0x14c>)
 8014026:	693b      	ldr	r3, [r7, #16]
 8014028:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801402a:	693b      	ldr	r3, [r7, #16]
 801402c:	2b00      	cmp	r3, #0
 801402e:	d120      	bne.n	8014072 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8014030:	4b49      	ldr	r3, [pc, #292]	; (8014158 <xTaskIncrementTick+0x150>)
 8014032:	681b      	ldr	r3, [r3, #0]
 8014034:	681b      	ldr	r3, [r3, #0]
 8014036:	2b00      	cmp	r3, #0
 8014038:	d00a      	beq.n	8014050 <xTaskIncrementTick+0x48>
	__asm volatile
 801403a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801403e:	f383 8811 	msr	BASEPRI, r3
 8014042:	f3bf 8f6f 	isb	sy
 8014046:	f3bf 8f4f 	dsb	sy
 801404a:	603b      	str	r3, [r7, #0]
}
 801404c:	bf00      	nop
 801404e:	e7fe      	b.n	801404e <xTaskIncrementTick+0x46>
 8014050:	4b41      	ldr	r3, [pc, #260]	; (8014158 <xTaskIncrementTick+0x150>)
 8014052:	681b      	ldr	r3, [r3, #0]
 8014054:	60fb      	str	r3, [r7, #12]
 8014056:	4b41      	ldr	r3, [pc, #260]	; (801415c <xTaskIncrementTick+0x154>)
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	4a3f      	ldr	r2, [pc, #252]	; (8014158 <xTaskIncrementTick+0x150>)
 801405c:	6013      	str	r3, [r2, #0]
 801405e:	4a3f      	ldr	r2, [pc, #252]	; (801415c <xTaskIncrementTick+0x154>)
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	6013      	str	r3, [r2, #0]
 8014064:	4b3e      	ldr	r3, [pc, #248]	; (8014160 <xTaskIncrementTick+0x158>)
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	3301      	adds	r3, #1
 801406a:	4a3d      	ldr	r2, [pc, #244]	; (8014160 <xTaskIncrementTick+0x158>)
 801406c:	6013      	str	r3, [r2, #0]
 801406e:	f000 fbcd 	bl	801480c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014072:	4b3c      	ldr	r3, [pc, #240]	; (8014164 <xTaskIncrementTick+0x15c>)
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	693a      	ldr	r2, [r7, #16]
 8014078:	429a      	cmp	r2, r3
 801407a:	d349      	bcc.n	8014110 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801407c:	4b36      	ldr	r3, [pc, #216]	; (8014158 <xTaskIncrementTick+0x150>)
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d104      	bne.n	8014090 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014086:	4b37      	ldr	r3, [pc, #220]	; (8014164 <xTaskIncrementTick+0x15c>)
 8014088:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801408c:	601a      	str	r2, [r3, #0]
					break;
 801408e:	e03f      	b.n	8014110 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014090:	4b31      	ldr	r3, [pc, #196]	; (8014158 <xTaskIncrementTick+0x150>)
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	68db      	ldr	r3, [r3, #12]
 8014096:	68db      	ldr	r3, [r3, #12]
 8014098:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801409a:	68bb      	ldr	r3, [r7, #8]
 801409c:	685b      	ldr	r3, [r3, #4]
 801409e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80140a0:	693a      	ldr	r2, [r7, #16]
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	429a      	cmp	r2, r3
 80140a6:	d203      	bcs.n	80140b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80140a8:	4a2e      	ldr	r2, [pc, #184]	; (8014164 <xTaskIncrementTick+0x15c>)
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80140ae:	e02f      	b.n	8014110 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80140b0:	68bb      	ldr	r3, [r7, #8]
 80140b2:	3304      	adds	r3, #4
 80140b4:	4618      	mov	r0, r3
 80140b6:	f7fe fb59 	bl	801276c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80140ba:	68bb      	ldr	r3, [r7, #8]
 80140bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d004      	beq.n	80140cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80140c2:	68bb      	ldr	r3, [r7, #8]
 80140c4:	3318      	adds	r3, #24
 80140c6:	4618      	mov	r0, r3
 80140c8:	f7fe fb50 	bl	801276c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80140cc:	68bb      	ldr	r3, [r7, #8]
 80140ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80140d0:	4b25      	ldr	r3, [pc, #148]	; (8014168 <xTaskIncrementTick+0x160>)
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	429a      	cmp	r2, r3
 80140d6:	d903      	bls.n	80140e0 <xTaskIncrementTick+0xd8>
 80140d8:	68bb      	ldr	r3, [r7, #8]
 80140da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140dc:	4a22      	ldr	r2, [pc, #136]	; (8014168 <xTaskIncrementTick+0x160>)
 80140de:	6013      	str	r3, [r2, #0]
 80140e0:	68bb      	ldr	r3, [r7, #8]
 80140e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80140e4:	4613      	mov	r3, r2
 80140e6:	009b      	lsls	r3, r3, #2
 80140e8:	4413      	add	r3, r2
 80140ea:	009b      	lsls	r3, r3, #2
 80140ec:	4a1f      	ldr	r2, [pc, #124]	; (801416c <xTaskIncrementTick+0x164>)
 80140ee:	441a      	add	r2, r3
 80140f0:	68bb      	ldr	r3, [r7, #8]
 80140f2:	3304      	adds	r3, #4
 80140f4:	4619      	mov	r1, r3
 80140f6:	4610      	mov	r0, r2
 80140f8:	f7fe fadb 	bl	80126b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014100:	4b1b      	ldr	r3, [pc, #108]	; (8014170 <xTaskIncrementTick+0x168>)
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014106:	429a      	cmp	r2, r3
 8014108:	d3b8      	bcc.n	801407c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801410a:	2301      	movs	r3, #1
 801410c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801410e:	e7b5      	b.n	801407c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014110:	4b17      	ldr	r3, [pc, #92]	; (8014170 <xTaskIncrementTick+0x168>)
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014116:	4915      	ldr	r1, [pc, #84]	; (801416c <xTaskIncrementTick+0x164>)
 8014118:	4613      	mov	r3, r2
 801411a:	009b      	lsls	r3, r3, #2
 801411c:	4413      	add	r3, r2
 801411e:	009b      	lsls	r3, r3, #2
 8014120:	440b      	add	r3, r1
 8014122:	681b      	ldr	r3, [r3, #0]
 8014124:	2b01      	cmp	r3, #1
 8014126:	d901      	bls.n	801412c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014128:	2301      	movs	r3, #1
 801412a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801412c:	4b11      	ldr	r3, [pc, #68]	; (8014174 <xTaskIncrementTick+0x16c>)
 801412e:	681b      	ldr	r3, [r3, #0]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d007      	beq.n	8014144 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8014134:	2301      	movs	r3, #1
 8014136:	617b      	str	r3, [r7, #20]
 8014138:	e004      	b.n	8014144 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801413a:	4b0f      	ldr	r3, [pc, #60]	; (8014178 <xTaskIncrementTick+0x170>)
 801413c:	681b      	ldr	r3, [r3, #0]
 801413e:	3301      	adds	r3, #1
 8014140:	4a0d      	ldr	r2, [pc, #52]	; (8014178 <xTaskIncrementTick+0x170>)
 8014142:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8014144:	697b      	ldr	r3, [r7, #20]
}
 8014146:	4618      	mov	r0, r3
 8014148:	3718      	adds	r7, #24
 801414a:	46bd      	mov	sp, r7
 801414c:	bd80      	pop	{r7, pc}
 801414e:	bf00      	nop
 8014150:	20001468 	.word	0x20001468
 8014154:	20001444 	.word	0x20001444
 8014158:	200013f8 	.word	0x200013f8
 801415c:	200013fc 	.word	0x200013fc
 8014160:	20001458 	.word	0x20001458
 8014164:	20001460 	.word	0x20001460
 8014168:	20001448 	.word	0x20001448
 801416c:	20000f70 	.word	0x20000f70
 8014170:	20000f6c 	.word	0x20000f6c
 8014174:	20001454 	.word	0x20001454
 8014178:	20001450 	.word	0x20001450

0801417c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801417c:	b480      	push	{r7}
 801417e:	b085      	sub	sp, #20
 8014180:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014182:	4b36      	ldr	r3, [pc, #216]	; (801425c <vTaskSwitchContext+0xe0>)
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d003      	beq.n	8014192 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801418a:	4b35      	ldr	r3, [pc, #212]	; (8014260 <vTaskSwitchContext+0xe4>)
 801418c:	2201      	movs	r2, #1
 801418e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014190:	e05e      	b.n	8014250 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 8014192:	4b33      	ldr	r3, [pc, #204]	; (8014260 <vTaskSwitchContext+0xe4>)
 8014194:	2200      	movs	r2, #0
 8014196:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8014198:	4b32      	ldr	r3, [pc, #200]	; (8014264 <vTaskSwitchContext+0xe8>)
 801419a:	681b      	ldr	r3, [r3, #0]
 801419c:	4a32      	ldr	r2, [pc, #200]	; (8014268 <vTaskSwitchContext+0xec>)
 801419e:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80141a0:	4b31      	ldr	r3, [pc, #196]	; (8014268 <vTaskSwitchContext+0xec>)
 80141a2:	681a      	ldr	r2, [r3, #0]
 80141a4:	4b31      	ldr	r3, [pc, #196]	; (801426c <vTaskSwitchContext+0xf0>)
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	429a      	cmp	r2, r3
 80141aa:	d909      	bls.n	80141c0 <vTaskSwitchContext+0x44>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80141ac:	4b30      	ldr	r3, [pc, #192]	; (8014270 <vTaskSwitchContext+0xf4>)
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80141b2:	4a2d      	ldr	r2, [pc, #180]	; (8014268 <vTaskSwitchContext+0xec>)
 80141b4:	6810      	ldr	r0, [r2, #0]
 80141b6:	4a2d      	ldr	r2, [pc, #180]	; (801426c <vTaskSwitchContext+0xf0>)
 80141b8:	6812      	ldr	r2, [r2, #0]
 80141ba:	1a82      	subs	r2, r0, r2
 80141bc:	440a      	add	r2, r1
 80141be:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80141c0:	4b29      	ldr	r3, [pc, #164]	; (8014268 <vTaskSwitchContext+0xec>)
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	4a29      	ldr	r2, [pc, #164]	; (801426c <vTaskSwitchContext+0xf0>)
 80141c6:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141c8:	4b2a      	ldr	r3, [pc, #168]	; (8014274 <vTaskSwitchContext+0xf8>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	60fb      	str	r3, [r7, #12]
 80141ce:	e010      	b.n	80141f2 <vTaskSwitchContext+0x76>
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d10a      	bne.n	80141ec <vTaskSwitchContext+0x70>
	__asm volatile
 80141d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141da:	f383 8811 	msr	BASEPRI, r3
 80141de:	f3bf 8f6f 	isb	sy
 80141e2:	f3bf 8f4f 	dsb	sy
 80141e6:	607b      	str	r3, [r7, #4]
}
 80141e8:	bf00      	nop
 80141ea:	e7fe      	b.n	80141ea <vTaskSwitchContext+0x6e>
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	3b01      	subs	r3, #1
 80141f0:	60fb      	str	r3, [r7, #12]
 80141f2:	4921      	ldr	r1, [pc, #132]	; (8014278 <vTaskSwitchContext+0xfc>)
 80141f4:	68fa      	ldr	r2, [r7, #12]
 80141f6:	4613      	mov	r3, r2
 80141f8:	009b      	lsls	r3, r3, #2
 80141fa:	4413      	add	r3, r2
 80141fc:	009b      	lsls	r3, r3, #2
 80141fe:	440b      	add	r3, r1
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d0e4      	beq.n	80141d0 <vTaskSwitchContext+0x54>
 8014206:	68fa      	ldr	r2, [r7, #12]
 8014208:	4613      	mov	r3, r2
 801420a:	009b      	lsls	r3, r3, #2
 801420c:	4413      	add	r3, r2
 801420e:	009b      	lsls	r3, r3, #2
 8014210:	4a19      	ldr	r2, [pc, #100]	; (8014278 <vTaskSwitchContext+0xfc>)
 8014212:	4413      	add	r3, r2
 8014214:	60bb      	str	r3, [r7, #8]
 8014216:	68bb      	ldr	r3, [r7, #8]
 8014218:	685b      	ldr	r3, [r3, #4]
 801421a:	685a      	ldr	r2, [r3, #4]
 801421c:	68bb      	ldr	r3, [r7, #8]
 801421e:	605a      	str	r2, [r3, #4]
 8014220:	68bb      	ldr	r3, [r7, #8]
 8014222:	685a      	ldr	r2, [r3, #4]
 8014224:	68bb      	ldr	r3, [r7, #8]
 8014226:	3308      	adds	r3, #8
 8014228:	429a      	cmp	r2, r3
 801422a:	d104      	bne.n	8014236 <vTaskSwitchContext+0xba>
 801422c:	68bb      	ldr	r3, [r7, #8]
 801422e:	685b      	ldr	r3, [r3, #4]
 8014230:	685a      	ldr	r2, [r3, #4]
 8014232:	68bb      	ldr	r3, [r7, #8]
 8014234:	605a      	str	r2, [r3, #4]
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	685b      	ldr	r3, [r3, #4]
 801423a:	68db      	ldr	r3, [r3, #12]
 801423c:	4a0c      	ldr	r2, [pc, #48]	; (8014270 <vTaskSwitchContext+0xf4>)
 801423e:	6013      	str	r3, [r2, #0]
 8014240:	4a0c      	ldr	r2, [pc, #48]	; (8014274 <vTaskSwitchContext+0xf8>)
 8014242:	68fb      	ldr	r3, [r7, #12]
 8014244:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014246:	4b0a      	ldr	r3, [pc, #40]	; (8014270 <vTaskSwitchContext+0xf4>)
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	3358      	adds	r3, #88	; 0x58
 801424c:	4a0b      	ldr	r2, [pc, #44]	; (801427c <vTaskSwitchContext+0x100>)
 801424e:	6013      	str	r3, [r2, #0]
}
 8014250:	bf00      	nop
 8014252:	3714      	adds	r7, #20
 8014254:	46bd      	mov	sp, r7
 8014256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425a:	4770      	bx	lr
 801425c:	20001468 	.word	0x20001468
 8014260:	20001454 	.word	0x20001454
 8014264:	20018358 	.word	0x20018358
 8014268:	20001470 	.word	0x20001470
 801426c:	2000146c 	.word	0x2000146c
 8014270:	20000f6c 	.word	0x20000f6c
 8014274:	20001448 	.word	0x20001448
 8014278:	20000f70 	.word	0x20000f70
 801427c:	200001c4 	.word	0x200001c4

08014280 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014280:	b580      	push	{r7, lr}
 8014282:	b084      	sub	sp, #16
 8014284:	af00      	add	r7, sp, #0
 8014286:	6078      	str	r0, [r7, #4]
 8014288:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d10a      	bne.n	80142a6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014294:	f383 8811 	msr	BASEPRI, r3
 8014298:	f3bf 8f6f 	isb	sy
 801429c:	f3bf 8f4f 	dsb	sy
 80142a0:	60fb      	str	r3, [r7, #12]
}
 80142a2:	bf00      	nop
 80142a4:	e7fe      	b.n	80142a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80142a6:	4b07      	ldr	r3, [pc, #28]	; (80142c4 <vTaskPlaceOnEventList+0x44>)
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	3318      	adds	r3, #24
 80142ac:	4619      	mov	r1, r3
 80142ae:	6878      	ldr	r0, [r7, #4]
 80142b0:	f7fe fa23 	bl	80126fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80142b4:	2101      	movs	r1, #1
 80142b6:	6838      	ldr	r0, [r7, #0]
 80142b8:	f000 fd92 	bl	8014de0 <prvAddCurrentTaskToDelayedList>
}
 80142bc:	bf00      	nop
 80142be:	3710      	adds	r7, #16
 80142c0:	46bd      	mov	sp, r7
 80142c2:	bd80      	pop	{r7, pc}
 80142c4:	20000f6c 	.word	0x20000f6c

080142c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b086      	sub	sp, #24
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	60f8      	str	r0, [r7, #12]
 80142d0:	60b9      	str	r1, [r7, #8]
 80142d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d10a      	bne.n	80142f0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80142da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142de:	f383 8811 	msr	BASEPRI, r3
 80142e2:	f3bf 8f6f 	isb	sy
 80142e6:	f3bf 8f4f 	dsb	sy
 80142ea:	617b      	str	r3, [r7, #20]
}
 80142ec:	bf00      	nop
 80142ee:	e7fe      	b.n	80142ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80142f0:	4b0a      	ldr	r3, [pc, #40]	; (801431c <vTaskPlaceOnEventListRestricted+0x54>)
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	3318      	adds	r3, #24
 80142f6:	4619      	mov	r1, r3
 80142f8:	68f8      	ldr	r0, [r7, #12]
 80142fa:	f7fe f9da 	bl	80126b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	2b00      	cmp	r3, #0
 8014302:	d002      	beq.n	801430a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8014304:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014308:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801430a:	6879      	ldr	r1, [r7, #4]
 801430c:	68b8      	ldr	r0, [r7, #8]
 801430e:	f000 fd67 	bl	8014de0 <prvAddCurrentTaskToDelayedList>
	}
 8014312:	bf00      	nop
 8014314:	3718      	adds	r7, #24
 8014316:	46bd      	mov	sp, r7
 8014318:	bd80      	pop	{r7, pc}
 801431a:	bf00      	nop
 801431c:	20000f6c 	.word	0x20000f6c

08014320 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b086      	sub	sp, #24
 8014324:	af00      	add	r7, sp, #0
 8014326:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	68db      	ldr	r3, [r3, #12]
 801432c:	68db      	ldr	r3, [r3, #12]
 801432e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014330:	693b      	ldr	r3, [r7, #16]
 8014332:	2b00      	cmp	r3, #0
 8014334:	d10a      	bne.n	801434c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8014336:	f04f 0350 	mov.w	r3, #80	; 0x50
 801433a:	f383 8811 	msr	BASEPRI, r3
 801433e:	f3bf 8f6f 	isb	sy
 8014342:	f3bf 8f4f 	dsb	sy
 8014346:	60fb      	str	r3, [r7, #12]
}
 8014348:	bf00      	nop
 801434a:	e7fe      	b.n	801434a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801434c:	693b      	ldr	r3, [r7, #16]
 801434e:	3318      	adds	r3, #24
 8014350:	4618      	mov	r0, r3
 8014352:	f7fe fa0b 	bl	801276c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014356:	4b1e      	ldr	r3, [pc, #120]	; (80143d0 <xTaskRemoveFromEventList+0xb0>)
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d11d      	bne.n	801439a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801435e:	693b      	ldr	r3, [r7, #16]
 8014360:	3304      	adds	r3, #4
 8014362:	4618      	mov	r0, r3
 8014364:	f7fe fa02 	bl	801276c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014368:	693b      	ldr	r3, [r7, #16]
 801436a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801436c:	4b19      	ldr	r3, [pc, #100]	; (80143d4 <xTaskRemoveFromEventList+0xb4>)
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	429a      	cmp	r2, r3
 8014372:	d903      	bls.n	801437c <xTaskRemoveFromEventList+0x5c>
 8014374:	693b      	ldr	r3, [r7, #16]
 8014376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014378:	4a16      	ldr	r2, [pc, #88]	; (80143d4 <xTaskRemoveFromEventList+0xb4>)
 801437a:	6013      	str	r3, [r2, #0]
 801437c:	693b      	ldr	r3, [r7, #16]
 801437e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014380:	4613      	mov	r3, r2
 8014382:	009b      	lsls	r3, r3, #2
 8014384:	4413      	add	r3, r2
 8014386:	009b      	lsls	r3, r3, #2
 8014388:	4a13      	ldr	r2, [pc, #76]	; (80143d8 <xTaskRemoveFromEventList+0xb8>)
 801438a:	441a      	add	r2, r3
 801438c:	693b      	ldr	r3, [r7, #16]
 801438e:	3304      	adds	r3, #4
 8014390:	4619      	mov	r1, r3
 8014392:	4610      	mov	r0, r2
 8014394:	f7fe f98d 	bl	80126b2 <vListInsertEnd>
 8014398:	e005      	b.n	80143a6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801439a:	693b      	ldr	r3, [r7, #16]
 801439c:	3318      	adds	r3, #24
 801439e:	4619      	mov	r1, r3
 80143a0:	480e      	ldr	r0, [pc, #56]	; (80143dc <xTaskRemoveFromEventList+0xbc>)
 80143a2:	f7fe f986 	bl	80126b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80143a6:	693b      	ldr	r3, [r7, #16]
 80143a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143aa:	4b0d      	ldr	r3, [pc, #52]	; (80143e0 <xTaskRemoveFromEventList+0xc0>)
 80143ac:	681b      	ldr	r3, [r3, #0]
 80143ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143b0:	429a      	cmp	r2, r3
 80143b2:	d905      	bls.n	80143c0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80143b4:	2301      	movs	r3, #1
 80143b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80143b8:	4b0a      	ldr	r3, [pc, #40]	; (80143e4 <xTaskRemoveFromEventList+0xc4>)
 80143ba:	2201      	movs	r2, #1
 80143bc:	601a      	str	r2, [r3, #0]
 80143be:	e001      	b.n	80143c4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80143c0:	2300      	movs	r3, #0
 80143c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80143c4:	697b      	ldr	r3, [r7, #20]
}
 80143c6:	4618      	mov	r0, r3
 80143c8:	3718      	adds	r7, #24
 80143ca:	46bd      	mov	sp, r7
 80143cc:	bd80      	pop	{r7, pc}
 80143ce:	bf00      	nop
 80143d0:	20001468 	.word	0x20001468
 80143d4:	20001448 	.word	0x20001448
 80143d8:	20000f70 	.word	0x20000f70
 80143dc:	20001400 	.word	0x20001400
 80143e0:	20000f6c 	.word	0x20000f6c
 80143e4:	20001454 	.word	0x20001454

080143e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80143e8:	b480      	push	{r7}
 80143ea:	b083      	sub	sp, #12
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80143f0:	4b06      	ldr	r3, [pc, #24]	; (801440c <vTaskInternalSetTimeOutState+0x24>)
 80143f2:	681a      	ldr	r2, [r3, #0]
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80143f8:	4b05      	ldr	r3, [pc, #20]	; (8014410 <vTaskInternalSetTimeOutState+0x28>)
 80143fa:	681a      	ldr	r2, [r3, #0]
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	605a      	str	r2, [r3, #4]
}
 8014400:	bf00      	nop
 8014402:	370c      	adds	r7, #12
 8014404:	46bd      	mov	sp, r7
 8014406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440a:	4770      	bx	lr
 801440c:	20001458 	.word	0x20001458
 8014410:	20001444 	.word	0x20001444

08014414 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014414:	b580      	push	{r7, lr}
 8014416:	b088      	sub	sp, #32
 8014418:	af00      	add	r7, sp, #0
 801441a:	6078      	str	r0, [r7, #4]
 801441c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d10a      	bne.n	801443a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014428:	f383 8811 	msr	BASEPRI, r3
 801442c:	f3bf 8f6f 	isb	sy
 8014430:	f3bf 8f4f 	dsb	sy
 8014434:	613b      	str	r3, [r7, #16]
}
 8014436:	bf00      	nop
 8014438:	e7fe      	b.n	8014438 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801443a:	683b      	ldr	r3, [r7, #0]
 801443c:	2b00      	cmp	r3, #0
 801443e:	d10a      	bne.n	8014456 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014444:	f383 8811 	msr	BASEPRI, r3
 8014448:	f3bf 8f6f 	isb	sy
 801444c:	f3bf 8f4f 	dsb	sy
 8014450:	60fb      	str	r3, [r7, #12]
}
 8014452:	bf00      	nop
 8014454:	e7fe      	b.n	8014454 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8014456:	f001 f995 	bl	8015784 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801445a:	4b1d      	ldr	r3, [pc, #116]	; (80144d0 <xTaskCheckForTimeOut+0xbc>)
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	685b      	ldr	r3, [r3, #4]
 8014464:	69ba      	ldr	r2, [r7, #24]
 8014466:	1ad3      	subs	r3, r2, r3
 8014468:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801446a:	683b      	ldr	r3, [r7, #0]
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014472:	d102      	bne.n	801447a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014474:	2300      	movs	r3, #0
 8014476:	61fb      	str	r3, [r7, #28]
 8014478:	e023      	b.n	80144c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	681a      	ldr	r2, [r3, #0]
 801447e:	4b15      	ldr	r3, [pc, #84]	; (80144d4 <xTaskCheckForTimeOut+0xc0>)
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	429a      	cmp	r2, r3
 8014484:	d007      	beq.n	8014496 <xTaskCheckForTimeOut+0x82>
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	685b      	ldr	r3, [r3, #4]
 801448a:	69ba      	ldr	r2, [r7, #24]
 801448c:	429a      	cmp	r2, r3
 801448e:	d302      	bcc.n	8014496 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014490:	2301      	movs	r3, #1
 8014492:	61fb      	str	r3, [r7, #28]
 8014494:	e015      	b.n	80144c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014496:	683b      	ldr	r3, [r7, #0]
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	697a      	ldr	r2, [r7, #20]
 801449c:	429a      	cmp	r2, r3
 801449e:	d20b      	bcs.n	80144b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	681a      	ldr	r2, [r3, #0]
 80144a4:	697b      	ldr	r3, [r7, #20]
 80144a6:	1ad2      	subs	r2, r2, r3
 80144a8:	683b      	ldr	r3, [r7, #0]
 80144aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80144ac:	6878      	ldr	r0, [r7, #4]
 80144ae:	f7ff ff9b 	bl	80143e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80144b2:	2300      	movs	r3, #0
 80144b4:	61fb      	str	r3, [r7, #28]
 80144b6:	e004      	b.n	80144c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80144b8:	683b      	ldr	r3, [r7, #0]
 80144ba:	2200      	movs	r2, #0
 80144bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80144be:	2301      	movs	r3, #1
 80144c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80144c2:	f001 f98f 	bl	80157e4 <vPortExitCritical>

	return xReturn;
 80144c6:	69fb      	ldr	r3, [r7, #28]
}
 80144c8:	4618      	mov	r0, r3
 80144ca:	3720      	adds	r7, #32
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bd80      	pop	{r7, pc}
 80144d0:	20001444 	.word	0x20001444
 80144d4:	20001458 	.word	0x20001458

080144d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80144d8:	b480      	push	{r7}
 80144da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80144dc:	4b03      	ldr	r3, [pc, #12]	; (80144ec <vTaskMissedYield+0x14>)
 80144de:	2201      	movs	r2, #1
 80144e0:	601a      	str	r2, [r3, #0]
}
 80144e2:	bf00      	nop
 80144e4:	46bd      	mov	sp, r7
 80144e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ea:	4770      	bx	lr
 80144ec:	20001454 	.word	0x20001454

080144f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b082      	sub	sp, #8
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80144f8:	f000 f852 	bl	80145a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80144fc:	4b06      	ldr	r3, [pc, #24]	; (8014518 <prvIdleTask+0x28>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	2b01      	cmp	r3, #1
 8014502:	d9f9      	bls.n	80144f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014504:	4b05      	ldr	r3, [pc, #20]	; (801451c <prvIdleTask+0x2c>)
 8014506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801450a:	601a      	str	r2, [r3, #0]
 801450c:	f3bf 8f4f 	dsb	sy
 8014510:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014514:	e7f0      	b.n	80144f8 <prvIdleTask+0x8>
 8014516:	bf00      	nop
 8014518:	20000f70 	.word	0x20000f70
 801451c:	e000ed04 	.word	0xe000ed04

08014520 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014520:	b580      	push	{r7, lr}
 8014522:	b082      	sub	sp, #8
 8014524:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014526:	2300      	movs	r3, #0
 8014528:	607b      	str	r3, [r7, #4]
 801452a:	e00c      	b.n	8014546 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801452c:	687a      	ldr	r2, [r7, #4]
 801452e:	4613      	mov	r3, r2
 8014530:	009b      	lsls	r3, r3, #2
 8014532:	4413      	add	r3, r2
 8014534:	009b      	lsls	r3, r3, #2
 8014536:	4a12      	ldr	r2, [pc, #72]	; (8014580 <prvInitialiseTaskLists+0x60>)
 8014538:	4413      	add	r3, r2
 801453a:	4618      	mov	r0, r3
 801453c:	f7fe f88c 	bl	8012658 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	3301      	adds	r3, #1
 8014544:	607b      	str	r3, [r7, #4]
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	2b37      	cmp	r3, #55	; 0x37
 801454a:	d9ef      	bls.n	801452c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801454c:	480d      	ldr	r0, [pc, #52]	; (8014584 <prvInitialiseTaskLists+0x64>)
 801454e:	f7fe f883 	bl	8012658 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014552:	480d      	ldr	r0, [pc, #52]	; (8014588 <prvInitialiseTaskLists+0x68>)
 8014554:	f7fe f880 	bl	8012658 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014558:	480c      	ldr	r0, [pc, #48]	; (801458c <prvInitialiseTaskLists+0x6c>)
 801455a:	f7fe f87d 	bl	8012658 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801455e:	480c      	ldr	r0, [pc, #48]	; (8014590 <prvInitialiseTaskLists+0x70>)
 8014560:	f7fe f87a 	bl	8012658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014564:	480b      	ldr	r0, [pc, #44]	; (8014594 <prvInitialiseTaskLists+0x74>)
 8014566:	f7fe f877 	bl	8012658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801456a:	4b0b      	ldr	r3, [pc, #44]	; (8014598 <prvInitialiseTaskLists+0x78>)
 801456c:	4a05      	ldr	r2, [pc, #20]	; (8014584 <prvInitialiseTaskLists+0x64>)
 801456e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014570:	4b0a      	ldr	r3, [pc, #40]	; (801459c <prvInitialiseTaskLists+0x7c>)
 8014572:	4a05      	ldr	r2, [pc, #20]	; (8014588 <prvInitialiseTaskLists+0x68>)
 8014574:	601a      	str	r2, [r3, #0]
}
 8014576:	bf00      	nop
 8014578:	3708      	adds	r7, #8
 801457a:	46bd      	mov	sp, r7
 801457c:	bd80      	pop	{r7, pc}
 801457e:	bf00      	nop
 8014580:	20000f70 	.word	0x20000f70
 8014584:	200013d0 	.word	0x200013d0
 8014588:	200013e4 	.word	0x200013e4
 801458c:	20001400 	.word	0x20001400
 8014590:	20001414 	.word	0x20001414
 8014594:	2000142c 	.word	0x2000142c
 8014598:	200013f8 	.word	0x200013f8
 801459c:	200013fc 	.word	0x200013fc

080145a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b082      	sub	sp, #8
 80145a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80145a6:	e019      	b.n	80145dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80145a8:	f001 f8ec 	bl	8015784 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80145ac:	4b10      	ldr	r3, [pc, #64]	; (80145f0 <prvCheckTasksWaitingTermination+0x50>)
 80145ae:	68db      	ldr	r3, [r3, #12]
 80145b0:	68db      	ldr	r3, [r3, #12]
 80145b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	3304      	adds	r3, #4
 80145b8:	4618      	mov	r0, r3
 80145ba:	f7fe f8d7 	bl	801276c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80145be:	4b0d      	ldr	r3, [pc, #52]	; (80145f4 <prvCheckTasksWaitingTermination+0x54>)
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	3b01      	subs	r3, #1
 80145c4:	4a0b      	ldr	r2, [pc, #44]	; (80145f4 <prvCheckTasksWaitingTermination+0x54>)
 80145c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80145c8:	4b0b      	ldr	r3, [pc, #44]	; (80145f8 <prvCheckTasksWaitingTermination+0x58>)
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	3b01      	subs	r3, #1
 80145ce:	4a0a      	ldr	r2, [pc, #40]	; (80145f8 <prvCheckTasksWaitingTermination+0x58>)
 80145d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80145d2:	f001 f907 	bl	80157e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80145d6:	6878      	ldr	r0, [r7, #4]
 80145d8:	f000 f8e4 	bl	80147a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80145dc:	4b06      	ldr	r3, [pc, #24]	; (80145f8 <prvCheckTasksWaitingTermination+0x58>)
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d1e1      	bne.n	80145a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80145e4:	bf00      	nop
 80145e6:	bf00      	nop
 80145e8:	3708      	adds	r7, #8
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}
 80145ee:	bf00      	nop
 80145f0:	20001414 	.word	0x20001414
 80145f4:	20001440 	.word	0x20001440
 80145f8:	20001428 	.word	0x20001428

080145fc <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 80145fc:	b580      	push	{r7, lr}
 80145fe:	b086      	sub	sp, #24
 8014600:	af00      	add	r7, sp, #0
 8014602:	60f8      	str	r0, [r7, #12]
 8014604:	60b9      	str	r1, [r7, #8]
 8014606:	607a      	str	r2, [r7, #4]
 8014608:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	2b00      	cmp	r3, #0
 801460e:	d102      	bne.n	8014616 <vTaskGetInfo+0x1a>
 8014610:	4b2c      	ldr	r3, [pc, #176]	; (80146c4 <vTaskGetInfo+0xc8>)
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	e000      	b.n	8014618 <vTaskGetInfo+0x1c>
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 801461a:	68bb      	ldr	r3, [r7, #8]
 801461c:	697a      	ldr	r2, [r7, #20]
 801461e:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8014620:	697b      	ldr	r3, [r7, #20]
 8014622:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8014626:	68bb      	ldr	r3, [r7, #8]
 8014628:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 801462a:	697b      	ldr	r3, [r7, #20]
 801462c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801462e:	68bb      	ldr	r3, [r7, #8]
 8014630:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8014632:	697b      	ldr	r3, [r7, #20]
 8014634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014636:	68bb      	ldr	r3, [r7, #8]
 8014638:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 801463a:	697b      	ldr	r3, [r7, #20]
 801463c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801463e:	68bb      	ldr	r3, [r7, #8]
 8014640:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8014642:	697b      	ldr	r3, [r7, #20]
 8014644:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014646:	68bb      	ldr	r3, [r7, #8]
 8014648:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 801464a:	697b      	ldr	r3, [r7, #20]
 801464c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801464e:	68bb      	ldr	r3, [r7, #8]
 8014650:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8014652:	78fb      	ldrb	r3, [r7, #3]
 8014654:	2b05      	cmp	r3, #5
 8014656:	d01a      	beq.n	801468e <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8014658:	4b1a      	ldr	r3, [pc, #104]	; (80146c4 <vTaskGetInfo+0xc8>)
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	697a      	ldr	r2, [r7, #20]
 801465e:	429a      	cmp	r2, r3
 8014660:	d103      	bne.n	801466a <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	2200      	movs	r2, #0
 8014666:	731a      	strb	r2, [r3, #12]
 8014668:	e018      	b.n	801469c <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 801466a:	68bb      	ldr	r3, [r7, #8]
 801466c:	78fa      	ldrb	r2, [r7, #3]
 801466e:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8014670:	78fb      	ldrb	r3, [r7, #3]
 8014672:	2b03      	cmp	r3, #3
 8014674:	d112      	bne.n	801469c <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 8014676:	f7ff fb7b 	bl	8013d70 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801467a:	697b      	ldr	r3, [r7, #20]
 801467c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801467e:	2b00      	cmp	r3, #0
 8014680:	d002      	beq.n	8014688 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	2202      	movs	r2, #2
 8014686:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8014688:	f7ff fb80 	bl	8013d8c <xTaskResumeAll>
 801468c:	e006      	b.n	801469c <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 801468e:	6978      	ldr	r0, [r7, #20]
 8014690:	f7ff fa94 	bl	8013bbc <eTaskGetState>
 8014694:	4603      	mov	r3, r0
 8014696:	461a      	mov	r2, r3
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d009      	beq.n	80146b6 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80146a2:	697b      	ldr	r3, [r7, #20]
 80146a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146a6:	4618      	mov	r0, r3
 80146a8:	f000 f860 	bl	801476c <prvTaskCheckFreeStackSpace>
 80146ac:	4603      	mov	r3, r0
 80146ae:	461a      	mov	r2, r3
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80146b4:	e002      	b.n	80146bc <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	2200      	movs	r2, #0
 80146ba:	841a      	strh	r2, [r3, #32]
	}
 80146bc:	bf00      	nop
 80146be:	3718      	adds	r7, #24
 80146c0:	46bd      	mov	sp, r7
 80146c2:	bd80      	pop	{r7, pc}
 80146c4:	20000f6c 	.word	0x20000f6c

080146c8 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 80146c8:	b580      	push	{r7, lr}
 80146ca:	b08a      	sub	sp, #40	; 0x28
 80146cc:	af00      	add	r7, sp, #0
 80146ce:	60f8      	str	r0, [r7, #12]
 80146d0:	60b9      	str	r1, [r7, #8]
 80146d2:	4613      	mov	r3, r2
 80146d4:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 80146d6:	2300      	movs	r3, #0
 80146d8:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 80146da:	68bb      	ldr	r3, [r7, #8]
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d03f      	beq.n	8014762 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80146e2:	68bb      	ldr	r3, [r7, #8]
 80146e4:	623b      	str	r3, [r7, #32]
 80146e6:	6a3b      	ldr	r3, [r7, #32]
 80146e8:	685b      	ldr	r3, [r3, #4]
 80146ea:	685a      	ldr	r2, [r3, #4]
 80146ec:	6a3b      	ldr	r3, [r7, #32]
 80146ee:	605a      	str	r2, [r3, #4]
 80146f0:	6a3b      	ldr	r3, [r7, #32]
 80146f2:	685a      	ldr	r2, [r3, #4]
 80146f4:	6a3b      	ldr	r3, [r7, #32]
 80146f6:	3308      	adds	r3, #8
 80146f8:	429a      	cmp	r2, r3
 80146fa:	d104      	bne.n	8014706 <prvListTasksWithinSingleList+0x3e>
 80146fc:	6a3b      	ldr	r3, [r7, #32]
 80146fe:	685b      	ldr	r3, [r3, #4]
 8014700:	685a      	ldr	r2, [r3, #4]
 8014702:	6a3b      	ldr	r3, [r7, #32]
 8014704:	605a      	str	r2, [r3, #4]
 8014706:	6a3b      	ldr	r3, [r7, #32]
 8014708:	685b      	ldr	r3, [r3, #4]
 801470a:	68db      	ldr	r3, [r3, #12]
 801470c:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801470e:	68bb      	ldr	r3, [r7, #8]
 8014710:	61bb      	str	r3, [r7, #24]
 8014712:	69bb      	ldr	r3, [r7, #24]
 8014714:	685b      	ldr	r3, [r3, #4]
 8014716:	685a      	ldr	r2, [r3, #4]
 8014718:	69bb      	ldr	r3, [r7, #24]
 801471a:	605a      	str	r2, [r3, #4]
 801471c:	69bb      	ldr	r3, [r7, #24]
 801471e:	685a      	ldr	r2, [r3, #4]
 8014720:	69bb      	ldr	r3, [r7, #24]
 8014722:	3308      	adds	r3, #8
 8014724:	429a      	cmp	r2, r3
 8014726:	d104      	bne.n	8014732 <prvListTasksWithinSingleList+0x6a>
 8014728:	69bb      	ldr	r3, [r7, #24]
 801472a:	685b      	ldr	r3, [r3, #4]
 801472c:	685a      	ldr	r2, [r3, #4]
 801472e:	69bb      	ldr	r3, [r7, #24]
 8014730:	605a      	str	r2, [r3, #4]
 8014732:	69bb      	ldr	r3, [r7, #24]
 8014734:	685b      	ldr	r3, [r3, #4]
 8014736:	68db      	ldr	r3, [r3, #12]
 8014738:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 801473a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801473c:	4613      	mov	r3, r2
 801473e:	00db      	lsls	r3, r3, #3
 8014740:	4413      	add	r3, r2
 8014742:	009b      	lsls	r3, r3, #2
 8014744:	461a      	mov	r2, r3
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	1899      	adds	r1, r3, r2
 801474a:	79fb      	ldrb	r3, [r7, #7]
 801474c:	2201      	movs	r2, #1
 801474e:	6978      	ldr	r0, [r7, #20]
 8014750:	f7ff ff54 	bl	80145fc <vTaskGetInfo>
				uxTask++;
 8014754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014756:	3301      	adds	r3, #1
 8014758:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 801475a:	697a      	ldr	r2, [r7, #20]
 801475c:	69fb      	ldr	r3, [r7, #28]
 801475e:	429a      	cmp	r2, r3
 8014760:	d1d5      	bne.n	801470e <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8014762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014764:	4618      	mov	r0, r3
 8014766:	3728      	adds	r7, #40	; 0x28
 8014768:	46bd      	mov	sp, r7
 801476a:	bd80      	pop	{r7, pc}

0801476c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 801476c:	b480      	push	{r7}
 801476e:	b085      	sub	sp, #20
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8014774:	2300      	movs	r3, #0
 8014776:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8014778:	e005      	b.n	8014786 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	3301      	adds	r3, #1
 801477e:	607b      	str	r3, [r7, #4]
			ulCount++;
 8014780:	68fb      	ldr	r3, [r7, #12]
 8014782:	3301      	adds	r3, #1
 8014784:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	781b      	ldrb	r3, [r3, #0]
 801478a:	2ba5      	cmp	r3, #165	; 0xa5
 801478c:	d0f5      	beq.n	801477a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	089b      	lsrs	r3, r3, #2
 8014792:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	b29b      	uxth	r3, r3
	}
 8014798:	4618      	mov	r0, r3
 801479a:	3714      	adds	r7, #20
 801479c:	46bd      	mov	sp, r7
 801479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a2:	4770      	bx	lr

080147a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80147a4:	b580      	push	{r7, lr}
 80147a6:	b084      	sub	sp, #16
 80147a8:	af00      	add	r7, sp, #0
 80147aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	3358      	adds	r3, #88	; 0x58
 80147b0:	4618      	mov	r0, r3
 80147b2:	f002 fead 	bl	8017510 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d108      	bne.n	80147d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80147c4:	4618      	mov	r0, r3
 80147c6:	f001 f9cb 	bl	8015b60 <vPortFree>
				vPortFree( pxTCB );
 80147ca:	6878      	ldr	r0, [r7, #4]
 80147cc:	f001 f9c8 	bl	8015b60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80147d0:	e018      	b.n	8014804 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80147d8:	2b01      	cmp	r3, #1
 80147da:	d103      	bne.n	80147e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80147dc:	6878      	ldr	r0, [r7, #4]
 80147de:	f001 f9bf 	bl	8015b60 <vPortFree>
	}
 80147e2:	e00f      	b.n	8014804 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80147ea:	2b02      	cmp	r3, #2
 80147ec:	d00a      	beq.n	8014804 <prvDeleteTCB+0x60>
	__asm volatile
 80147ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147f2:	f383 8811 	msr	BASEPRI, r3
 80147f6:	f3bf 8f6f 	isb	sy
 80147fa:	f3bf 8f4f 	dsb	sy
 80147fe:	60fb      	str	r3, [r7, #12]
}
 8014800:	bf00      	nop
 8014802:	e7fe      	b.n	8014802 <prvDeleteTCB+0x5e>
	}
 8014804:	bf00      	nop
 8014806:	3710      	adds	r7, #16
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}

0801480c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801480c:	b480      	push	{r7}
 801480e:	b083      	sub	sp, #12
 8014810:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014812:	4b0c      	ldr	r3, [pc, #48]	; (8014844 <prvResetNextTaskUnblockTime+0x38>)
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d104      	bne.n	8014826 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801481c:	4b0a      	ldr	r3, [pc, #40]	; (8014848 <prvResetNextTaskUnblockTime+0x3c>)
 801481e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014822:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014824:	e008      	b.n	8014838 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014826:	4b07      	ldr	r3, [pc, #28]	; (8014844 <prvResetNextTaskUnblockTime+0x38>)
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	68db      	ldr	r3, [r3, #12]
 801482c:	68db      	ldr	r3, [r3, #12]
 801482e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	685b      	ldr	r3, [r3, #4]
 8014834:	4a04      	ldr	r2, [pc, #16]	; (8014848 <prvResetNextTaskUnblockTime+0x3c>)
 8014836:	6013      	str	r3, [r2, #0]
}
 8014838:	bf00      	nop
 801483a:	370c      	adds	r7, #12
 801483c:	46bd      	mov	sp, r7
 801483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014842:	4770      	bx	lr
 8014844:	200013f8 	.word	0x200013f8
 8014848:	20001460 	.word	0x20001460

0801484c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801484c:	b480      	push	{r7}
 801484e:	b083      	sub	sp, #12
 8014850:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014852:	4b0b      	ldr	r3, [pc, #44]	; (8014880 <xTaskGetSchedulerState+0x34>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d102      	bne.n	8014860 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801485a:	2301      	movs	r3, #1
 801485c:	607b      	str	r3, [r7, #4]
 801485e:	e008      	b.n	8014872 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014860:	4b08      	ldr	r3, [pc, #32]	; (8014884 <xTaskGetSchedulerState+0x38>)
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	2b00      	cmp	r3, #0
 8014866:	d102      	bne.n	801486e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014868:	2302      	movs	r3, #2
 801486a:	607b      	str	r3, [r7, #4]
 801486c:	e001      	b.n	8014872 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801486e:	2300      	movs	r3, #0
 8014870:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014872:	687b      	ldr	r3, [r7, #4]
	}
 8014874:	4618      	mov	r0, r3
 8014876:	370c      	adds	r7, #12
 8014878:	46bd      	mov	sp, r7
 801487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801487e:	4770      	bx	lr
 8014880:	2000144c 	.word	0x2000144c
 8014884:	20001468 	.word	0x20001468

08014888 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014888:	b580      	push	{r7, lr}
 801488a:	b084      	sub	sp, #16
 801488c:	af00      	add	r7, sp, #0
 801488e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014894:	2300      	movs	r3, #0
 8014896:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	2b00      	cmp	r3, #0
 801489c:	d051      	beq.n	8014942 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801489e:	68bb      	ldr	r3, [r7, #8]
 80148a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148a2:	4b2a      	ldr	r3, [pc, #168]	; (801494c <xTaskPriorityInherit+0xc4>)
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148a8:	429a      	cmp	r2, r3
 80148aa:	d241      	bcs.n	8014930 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	699b      	ldr	r3, [r3, #24]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	db06      	blt.n	80148c2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80148b4:	4b25      	ldr	r3, [pc, #148]	; (801494c <xTaskPriorityInherit+0xc4>)
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80148be:	68bb      	ldr	r3, [r7, #8]
 80148c0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80148c2:	68bb      	ldr	r3, [r7, #8]
 80148c4:	6959      	ldr	r1, [r3, #20]
 80148c6:	68bb      	ldr	r3, [r7, #8]
 80148c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148ca:	4613      	mov	r3, r2
 80148cc:	009b      	lsls	r3, r3, #2
 80148ce:	4413      	add	r3, r2
 80148d0:	009b      	lsls	r3, r3, #2
 80148d2:	4a1f      	ldr	r2, [pc, #124]	; (8014950 <xTaskPriorityInherit+0xc8>)
 80148d4:	4413      	add	r3, r2
 80148d6:	4299      	cmp	r1, r3
 80148d8:	d122      	bne.n	8014920 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	3304      	adds	r3, #4
 80148de:	4618      	mov	r0, r3
 80148e0:	f7fd ff44 	bl	801276c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80148e4:	4b19      	ldr	r3, [pc, #100]	; (801494c <xTaskPriorityInherit+0xc4>)
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148ea:	68bb      	ldr	r3, [r7, #8]
 80148ec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80148ee:	68bb      	ldr	r3, [r7, #8]
 80148f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148f2:	4b18      	ldr	r3, [pc, #96]	; (8014954 <xTaskPriorityInherit+0xcc>)
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	429a      	cmp	r2, r3
 80148f8:	d903      	bls.n	8014902 <xTaskPriorityInherit+0x7a>
 80148fa:	68bb      	ldr	r3, [r7, #8]
 80148fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148fe:	4a15      	ldr	r2, [pc, #84]	; (8014954 <xTaskPriorityInherit+0xcc>)
 8014900:	6013      	str	r3, [r2, #0]
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014906:	4613      	mov	r3, r2
 8014908:	009b      	lsls	r3, r3, #2
 801490a:	4413      	add	r3, r2
 801490c:	009b      	lsls	r3, r3, #2
 801490e:	4a10      	ldr	r2, [pc, #64]	; (8014950 <xTaskPriorityInherit+0xc8>)
 8014910:	441a      	add	r2, r3
 8014912:	68bb      	ldr	r3, [r7, #8]
 8014914:	3304      	adds	r3, #4
 8014916:	4619      	mov	r1, r3
 8014918:	4610      	mov	r0, r2
 801491a:	f7fd feca 	bl	80126b2 <vListInsertEnd>
 801491e:	e004      	b.n	801492a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014920:	4b0a      	ldr	r3, [pc, #40]	; (801494c <xTaskPriorityInherit+0xc4>)
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801492a:	2301      	movs	r3, #1
 801492c:	60fb      	str	r3, [r7, #12]
 801492e:	e008      	b.n	8014942 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014934:	4b05      	ldr	r3, [pc, #20]	; (801494c <xTaskPriorityInherit+0xc4>)
 8014936:	681b      	ldr	r3, [r3, #0]
 8014938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801493a:	429a      	cmp	r2, r3
 801493c:	d201      	bcs.n	8014942 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801493e:	2301      	movs	r3, #1
 8014940:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014942:	68fb      	ldr	r3, [r7, #12]
	}
 8014944:	4618      	mov	r0, r3
 8014946:	3710      	adds	r7, #16
 8014948:	46bd      	mov	sp, r7
 801494a:	bd80      	pop	{r7, pc}
 801494c:	20000f6c 	.word	0x20000f6c
 8014950:	20000f70 	.word	0x20000f70
 8014954:	20001448 	.word	0x20001448

08014958 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014958:	b580      	push	{r7, lr}
 801495a:	b086      	sub	sp, #24
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014964:	2300      	movs	r3, #0
 8014966:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	2b00      	cmp	r3, #0
 801496c:	d056      	beq.n	8014a1c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801496e:	4b2e      	ldr	r3, [pc, #184]	; (8014a28 <xTaskPriorityDisinherit+0xd0>)
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	693a      	ldr	r2, [r7, #16]
 8014974:	429a      	cmp	r2, r3
 8014976:	d00a      	beq.n	801498e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8014978:	f04f 0350 	mov.w	r3, #80	; 0x50
 801497c:	f383 8811 	msr	BASEPRI, r3
 8014980:	f3bf 8f6f 	isb	sy
 8014984:	f3bf 8f4f 	dsb	sy
 8014988:	60fb      	str	r3, [r7, #12]
}
 801498a:	bf00      	nop
 801498c:	e7fe      	b.n	801498c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801498e:	693b      	ldr	r3, [r7, #16]
 8014990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014992:	2b00      	cmp	r3, #0
 8014994:	d10a      	bne.n	80149ac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8014996:	f04f 0350 	mov.w	r3, #80	; 0x50
 801499a:	f383 8811 	msr	BASEPRI, r3
 801499e:	f3bf 8f6f 	isb	sy
 80149a2:	f3bf 8f4f 	dsb	sy
 80149a6:	60bb      	str	r3, [r7, #8]
}
 80149a8:	bf00      	nop
 80149aa:	e7fe      	b.n	80149aa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80149ac:	693b      	ldr	r3, [r7, #16]
 80149ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80149b0:	1e5a      	subs	r2, r3, #1
 80149b2:	693b      	ldr	r3, [r7, #16]
 80149b4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80149b6:	693b      	ldr	r3, [r7, #16]
 80149b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149ba:	693b      	ldr	r3, [r7, #16]
 80149bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80149be:	429a      	cmp	r2, r3
 80149c0:	d02c      	beq.n	8014a1c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80149c2:	693b      	ldr	r3, [r7, #16]
 80149c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d128      	bne.n	8014a1c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80149ca:	693b      	ldr	r3, [r7, #16]
 80149cc:	3304      	adds	r3, #4
 80149ce:	4618      	mov	r0, r3
 80149d0:	f7fd fecc 	bl	801276c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80149d4:	693b      	ldr	r3, [r7, #16]
 80149d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80149d8:	693b      	ldr	r3, [r7, #16]
 80149da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80149dc:	693b      	ldr	r3, [r7, #16]
 80149de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149e0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80149e4:	693b      	ldr	r3, [r7, #16]
 80149e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80149e8:	693b      	ldr	r3, [r7, #16]
 80149ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149ec:	4b0f      	ldr	r3, [pc, #60]	; (8014a2c <xTaskPriorityDisinherit+0xd4>)
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	429a      	cmp	r2, r3
 80149f2:	d903      	bls.n	80149fc <xTaskPriorityDisinherit+0xa4>
 80149f4:	693b      	ldr	r3, [r7, #16]
 80149f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149f8:	4a0c      	ldr	r2, [pc, #48]	; (8014a2c <xTaskPriorityDisinherit+0xd4>)
 80149fa:	6013      	str	r3, [r2, #0]
 80149fc:	693b      	ldr	r3, [r7, #16]
 80149fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014a00:	4613      	mov	r3, r2
 8014a02:	009b      	lsls	r3, r3, #2
 8014a04:	4413      	add	r3, r2
 8014a06:	009b      	lsls	r3, r3, #2
 8014a08:	4a09      	ldr	r2, [pc, #36]	; (8014a30 <xTaskPriorityDisinherit+0xd8>)
 8014a0a:	441a      	add	r2, r3
 8014a0c:	693b      	ldr	r3, [r7, #16]
 8014a0e:	3304      	adds	r3, #4
 8014a10:	4619      	mov	r1, r3
 8014a12:	4610      	mov	r0, r2
 8014a14:	f7fd fe4d 	bl	80126b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014a18:	2301      	movs	r3, #1
 8014a1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014a1c:	697b      	ldr	r3, [r7, #20]
	}
 8014a1e:	4618      	mov	r0, r3
 8014a20:	3718      	adds	r7, #24
 8014a22:	46bd      	mov	sp, r7
 8014a24:	bd80      	pop	{r7, pc}
 8014a26:	bf00      	nop
 8014a28:	20000f6c 	.word	0x20000f6c
 8014a2c:	20001448 	.word	0x20001448
 8014a30:	20000f70 	.word	0x20000f70

08014a34 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014a34:	b580      	push	{r7, lr}
 8014a36:	b088      	sub	sp, #32
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	6078      	str	r0, [r7, #4]
 8014a3c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014a42:	2301      	movs	r3, #1
 8014a44:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d06a      	beq.n	8014b22 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014a4c:	69bb      	ldr	r3, [r7, #24]
 8014a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d10a      	bne.n	8014a6a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8014a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a58:	f383 8811 	msr	BASEPRI, r3
 8014a5c:	f3bf 8f6f 	isb	sy
 8014a60:	f3bf 8f4f 	dsb	sy
 8014a64:	60fb      	str	r3, [r7, #12]
}
 8014a66:	bf00      	nop
 8014a68:	e7fe      	b.n	8014a68 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014a6a:	69bb      	ldr	r3, [r7, #24]
 8014a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014a6e:	683a      	ldr	r2, [r7, #0]
 8014a70:	429a      	cmp	r2, r3
 8014a72:	d902      	bls.n	8014a7a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	61fb      	str	r3, [r7, #28]
 8014a78:	e002      	b.n	8014a80 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014a7a:	69bb      	ldr	r3, [r7, #24]
 8014a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014a7e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014a80:	69bb      	ldr	r3, [r7, #24]
 8014a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a84:	69fa      	ldr	r2, [r7, #28]
 8014a86:	429a      	cmp	r2, r3
 8014a88:	d04b      	beq.n	8014b22 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014a8a:	69bb      	ldr	r3, [r7, #24]
 8014a8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014a8e:	697a      	ldr	r2, [r7, #20]
 8014a90:	429a      	cmp	r2, r3
 8014a92:	d146      	bne.n	8014b22 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8014a94:	4b25      	ldr	r3, [pc, #148]	; (8014b2c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	69ba      	ldr	r2, [r7, #24]
 8014a9a:	429a      	cmp	r2, r3
 8014a9c:	d10a      	bne.n	8014ab4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8014a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014aa2:	f383 8811 	msr	BASEPRI, r3
 8014aa6:	f3bf 8f6f 	isb	sy
 8014aaa:	f3bf 8f4f 	dsb	sy
 8014aae:	60bb      	str	r3, [r7, #8]
}
 8014ab0:	bf00      	nop
 8014ab2:	e7fe      	b.n	8014ab2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014ab4:	69bb      	ldr	r3, [r7, #24]
 8014ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ab8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8014aba:	69bb      	ldr	r3, [r7, #24]
 8014abc:	69fa      	ldr	r2, [r7, #28]
 8014abe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014ac0:	69bb      	ldr	r3, [r7, #24]
 8014ac2:	699b      	ldr	r3, [r3, #24]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	db04      	blt.n	8014ad2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ac8:	69fb      	ldr	r3, [r7, #28]
 8014aca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014ace:	69bb      	ldr	r3, [r7, #24]
 8014ad0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014ad2:	69bb      	ldr	r3, [r7, #24]
 8014ad4:	6959      	ldr	r1, [r3, #20]
 8014ad6:	693a      	ldr	r2, [r7, #16]
 8014ad8:	4613      	mov	r3, r2
 8014ada:	009b      	lsls	r3, r3, #2
 8014adc:	4413      	add	r3, r2
 8014ade:	009b      	lsls	r3, r3, #2
 8014ae0:	4a13      	ldr	r2, [pc, #76]	; (8014b30 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8014ae2:	4413      	add	r3, r2
 8014ae4:	4299      	cmp	r1, r3
 8014ae6:	d11c      	bne.n	8014b22 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014ae8:	69bb      	ldr	r3, [r7, #24]
 8014aea:	3304      	adds	r3, #4
 8014aec:	4618      	mov	r0, r3
 8014aee:	f7fd fe3d 	bl	801276c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014af2:	69bb      	ldr	r3, [r7, #24]
 8014af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014af6:	4b0f      	ldr	r3, [pc, #60]	; (8014b34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014af8:	681b      	ldr	r3, [r3, #0]
 8014afa:	429a      	cmp	r2, r3
 8014afc:	d903      	bls.n	8014b06 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8014afe:	69bb      	ldr	r3, [r7, #24]
 8014b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b02:	4a0c      	ldr	r2, [pc, #48]	; (8014b34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014b04:	6013      	str	r3, [r2, #0]
 8014b06:	69bb      	ldr	r3, [r7, #24]
 8014b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b0a:	4613      	mov	r3, r2
 8014b0c:	009b      	lsls	r3, r3, #2
 8014b0e:	4413      	add	r3, r2
 8014b10:	009b      	lsls	r3, r3, #2
 8014b12:	4a07      	ldr	r2, [pc, #28]	; (8014b30 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8014b14:	441a      	add	r2, r3
 8014b16:	69bb      	ldr	r3, [r7, #24]
 8014b18:	3304      	adds	r3, #4
 8014b1a:	4619      	mov	r1, r3
 8014b1c:	4610      	mov	r0, r2
 8014b1e:	f7fd fdc8 	bl	80126b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014b22:	bf00      	nop
 8014b24:	3720      	adds	r7, #32
 8014b26:	46bd      	mov	sp, r7
 8014b28:	bd80      	pop	{r7, pc}
 8014b2a:	bf00      	nop
 8014b2c:	20000f6c 	.word	0x20000f6c
 8014b30:	20000f70 	.word	0x20000f70
 8014b34:	20001448 	.word	0x20001448

08014b38 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b084      	sub	sp, #16
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	6078      	str	r0, [r7, #4]
 8014b40:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 8014b42:	6839      	ldr	r1, [r7, #0]
 8014b44:	6878      	ldr	r0, [r7, #4]
 8014b46:	f002 fdc1 	bl	80176cc <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8014b4a:	6878      	ldr	r0, [r7, #4]
 8014b4c:	f7eb fb40 	bl	80001d0 <strlen>
 8014b50:	60f8      	str	r0, [r7, #12]
 8014b52:	e007      	b.n	8014b64 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8014b54:	687a      	ldr	r2, [r7, #4]
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	4413      	add	r3, r2
 8014b5a:	2220      	movs	r2, #32
 8014b5c:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	3301      	adds	r3, #1
 8014b62:	60fb      	str	r3, [r7, #12]
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	2b0e      	cmp	r3, #14
 8014b68:	d9f4      	bls.n	8014b54 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8014b6a:	687a      	ldr	r2, [r7, #4]
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	4413      	add	r3, r2
 8014b70:	2200      	movs	r2, #0
 8014b72:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8014b74:	687a      	ldr	r2, [r7, #4]
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	4413      	add	r3, r2
	}
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	3710      	adds	r7, #16
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}
	...

08014b84 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8014b84:	b590      	push	{r4, r7, lr}
 8014b86:	b089      	sub	sp, #36	; 0x24
 8014b88:	af02      	add	r7, sp, #8
 8014b8a:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	2200      	movs	r2, #0
 8014b90:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8014b92:	4b45      	ldr	r3, [pc, #276]	; (8014ca8 <vTaskList+0x124>)
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8014b98:	4b43      	ldr	r3, [pc, #268]	; (8014ca8 <vTaskList+0x124>)
 8014b9a:	681a      	ldr	r2, [r3, #0]
 8014b9c:	4613      	mov	r3, r2
 8014b9e:	00db      	lsls	r3, r3, #3
 8014ba0:	4413      	add	r3, r2
 8014ba2:	009b      	lsls	r3, r3, #2
 8014ba4:	4618      	mov	r0, r3
 8014ba6:	f000 ff0f 	bl	80159c8 <pvPortMalloc>
 8014baa:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8014bac:	68bb      	ldr	r3, [r7, #8]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d076      	beq.n	8014ca0 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 8014bb2:	2200      	movs	r2, #0
 8014bb4:	68f9      	ldr	r1, [r7, #12]
 8014bb6:	68b8      	ldr	r0, [r7, #8]
 8014bb8:	f7ff f996 	bl	8013ee8 <uxTaskGetSystemState>
 8014bbc:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	617b      	str	r3, [r7, #20]
 8014bc2:	e066      	b.n	8014c92 <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8014bc4:	697a      	ldr	r2, [r7, #20]
 8014bc6:	4613      	mov	r3, r2
 8014bc8:	00db      	lsls	r3, r3, #3
 8014bca:	4413      	add	r3, r2
 8014bcc:	009b      	lsls	r3, r3, #2
 8014bce:	461a      	mov	r2, r3
 8014bd0:	68bb      	ldr	r3, [r7, #8]
 8014bd2:	4413      	add	r3, r2
 8014bd4:	7b1b      	ldrb	r3, [r3, #12]
 8014bd6:	2b04      	cmp	r3, #4
 8014bd8:	d81b      	bhi.n	8014c12 <vTaskList+0x8e>
 8014bda:	a201      	add	r2, pc, #4	; (adr r2, 8014be0 <vTaskList+0x5c>)
 8014bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014be0:	08014bf5 	.word	0x08014bf5
 8014be4:	08014bfb 	.word	0x08014bfb
 8014be8:	08014c01 	.word	0x08014c01
 8014bec:	08014c07 	.word	0x08014c07
 8014bf0:	08014c0d 	.word	0x08014c0d
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8014bf4:	2358      	movs	r3, #88	; 0x58
 8014bf6:	74fb      	strb	r3, [r7, #19]
										break;
 8014bf8:	e00e      	b.n	8014c18 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8014bfa:	2352      	movs	r3, #82	; 0x52
 8014bfc:	74fb      	strb	r3, [r7, #19]
										break;
 8014bfe:	e00b      	b.n	8014c18 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8014c00:	2342      	movs	r3, #66	; 0x42
 8014c02:	74fb      	strb	r3, [r7, #19]
										break;
 8014c04:	e008      	b.n	8014c18 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8014c06:	2353      	movs	r3, #83	; 0x53
 8014c08:	74fb      	strb	r3, [r7, #19]
										break;
 8014c0a:	e005      	b.n	8014c18 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8014c0c:	2344      	movs	r3, #68	; 0x44
 8014c0e:	74fb      	strb	r3, [r7, #19]
										break;
 8014c10:	e002      	b.n	8014c18 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 8014c12:	2300      	movs	r3, #0
 8014c14:	74fb      	strb	r3, [r7, #19]
										break;
 8014c16:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8014c18:	697a      	ldr	r2, [r7, #20]
 8014c1a:	4613      	mov	r3, r2
 8014c1c:	00db      	lsls	r3, r3, #3
 8014c1e:	4413      	add	r3, r2
 8014c20:	009b      	lsls	r3, r3, #2
 8014c22:	461a      	mov	r2, r3
 8014c24:	68bb      	ldr	r3, [r7, #8]
 8014c26:	4413      	add	r3, r2
 8014c28:	685b      	ldr	r3, [r3, #4]
 8014c2a:	4619      	mov	r1, r3
 8014c2c:	6878      	ldr	r0, [r7, #4]
 8014c2e:	f7ff ff83 	bl	8014b38 <prvWriteNameToBuffer>
 8014c32:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8014c34:	7cf9      	ldrb	r1, [r7, #19]
 8014c36:	697a      	ldr	r2, [r7, #20]
 8014c38:	4613      	mov	r3, r2
 8014c3a:	00db      	lsls	r3, r3, #3
 8014c3c:	4413      	add	r3, r2
 8014c3e:	009b      	lsls	r3, r3, #2
 8014c40:	461a      	mov	r2, r3
 8014c42:	68bb      	ldr	r3, [r7, #8]
 8014c44:	4413      	add	r3, r2
 8014c46:	6918      	ldr	r0, [r3, #16]
 8014c48:	697a      	ldr	r2, [r7, #20]
 8014c4a:	4613      	mov	r3, r2
 8014c4c:	00db      	lsls	r3, r3, #3
 8014c4e:	4413      	add	r3, r2
 8014c50:	009b      	lsls	r3, r3, #2
 8014c52:	461a      	mov	r2, r3
 8014c54:	68bb      	ldr	r3, [r7, #8]
 8014c56:	4413      	add	r3, r2
 8014c58:	8c1b      	ldrh	r3, [r3, #32]
 8014c5a:	461c      	mov	r4, r3
 8014c5c:	697a      	ldr	r2, [r7, #20]
 8014c5e:	4613      	mov	r3, r2
 8014c60:	00db      	lsls	r3, r3, #3
 8014c62:	4413      	add	r3, r2
 8014c64:	009b      	lsls	r3, r3, #2
 8014c66:	461a      	mov	r2, r3
 8014c68:	68bb      	ldr	r3, [r7, #8]
 8014c6a:	4413      	add	r3, r2
 8014c6c:	689b      	ldr	r3, [r3, #8]
 8014c6e:	9301      	str	r3, [sp, #4]
 8014c70:	9400      	str	r4, [sp, #0]
 8014c72:	4603      	mov	r3, r0
 8014c74:	460a      	mov	r2, r1
 8014c76:	490d      	ldr	r1, [pc, #52]	; (8014cac <vTaskList+0x128>)
 8014c78:	6878      	ldr	r0, [r7, #4]
 8014c7a:	f002 fcb5 	bl	80175e8 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8014c7e:	6878      	ldr	r0, [r7, #4]
 8014c80:	f7eb faa6 	bl	80001d0 <strlen>
 8014c84:	4602      	mov	r2, r0
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	4413      	add	r3, r2
 8014c8a:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8014c8c:	697b      	ldr	r3, [r7, #20]
 8014c8e:	3301      	adds	r3, #1
 8014c90:	617b      	str	r3, [r7, #20]
 8014c92:	697a      	ldr	r2, [r7, #20]
 8014c94:	68fb      	ldr	r3, [r7, #12]
 8014c96:	429a      	cmp	r2, r3
 8014c98:	d394      	bcc.n	8014bc4 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8014c9a:	68b8      	ldr	r0, [r7, #8]
 8014c9c:	f000 ff60 	bl	8015b60 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014ca0:	bf00      	nop
 8014ca2:	371c      	adds	r7, #28
 8014ca4:	46bd      	mov	sp, r7
 8014ca6:	bd90      	pop	{r4, r7, pc}
 8014ca8:	20001440 	.word	0x20001440
 8014cac:	08019e14 	.word	0x08019e14

08014cb0 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b088      	sub	sp, #32
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	2200      	movs	r2, #0
 8014cbc:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8014cbe:	4b3a      	ldr	r3, [pc, #232]	; (8014da8 <vTaskGetRunTimeStats+0xf8>)
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8014cc4:	4b38      	ldr	r3, [pc, #224]	; (8014da8 <vTaskGetRunTimeStats+0xf8>)
 8014cc6:	681a      	ldr	r2, [r3, #0]
 8014cc8:	4613      	mov	r3, r2
 8014cca:	00db      	lsls	r3, r3, #3
 8014ccc:	4413      	add	r3, r2
 8014cce:	009b      	lsls	r3, r3, #2
 8014cd0:	4618      	mov	r0, r3
 8014cd2:	f000 fe79 	bl	80159c8 <pvPortMalloc>
 8014cd6:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8014cd8:	697b      	ldr	r3, [r7, #20]
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d05f      	beq.n	8014d9e <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8014cde:	f107 030c 	add.w	r3, r7, #12
 8014ce2:	461a      	mov	r2, r3
 8014ce4:	69b9      	ldr	r1, [r7, #24]
 8014ce6:	6978      	ldr	r0, [r7, #20]
 8014ce8:	f7ff f8fe 	bl	8013ee8 <uxTaskGetSystemState>
 8014cec:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8014cee:	68fb      	ldr	r3, [r7, #12]
 8014cf0:	4a2e      	ldr	r2, [pc, #184]	; (8014dac <vTaskGetRunTimeStats+0xfc>)
 8014cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8014cf6:	095b      	lsrs	r3, r3, #5
 8014cf8:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d04b      	beq.n	8014d98 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8014d00:	2300      	movs	r3, #0
 8014d02:	61fb      	str	r3, [r7, #28]
 8014d04:	e044      	b.n	8014d90 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8014d06:	69fa      	ldr	r2, [r7, #28]
 8014d08:	4613      	mov	r3, r2
 8014d0a:	00db      	lsls	r3, r3, #3
 8014d0c:	4413      	add	r3, r2
 8014d0e:	009b      	lsls	r3, r3, #2
 8014d10:	461a      	mov	r2, r3
 8014d12:	697b      	ldr	r3, [r7, #20]
 8014d14:	4413      	add	r3, r2
 8014d16:	699a      	ldr	r2, [r3, #24]
 8014d18:	68fb      	ldr	r3, [r7, #12]
 8014d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8014d1e:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8014d20:	69fa      	ldr	r2, [r7, #28]
 8014d22:	4613      	mov	r3, r2
 8014d24:	00db      	lsls	r3, r3, #3
 8014d26:	4413      	add	r3, r2
 8014d28:	009b      	lsls	r3, r3, #2
 8014d2a:	461a      	mov	r2, r3
 8014d2c:	697b      	ldr	r3, [r7, #20]
 8014d2e:	4413      	add	r3, r2
 8014d30:	685b      	ldr	r3, [r3, #4]
 8014d32:	4619      	mov	r1, r3
 8014d34:	6878      	ldr	r0, [r7, #4]
 8014d36:	f7ff feff 	bl	8014b38 <prvWriteNameToBuffer>
 8014d3a:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8014d3c:	693b      	ldr	r3, [r7, #16]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d00e      	beq.n	8014d60 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8014d42:	69fa      	ldr	r2, [r7, #28]
 8014d44:	4613      	mov	r3, r2
 8014d46:	00db      	lsls	r3, r3, #3
 8014d48:	4413      	add	r3, r2
 8014d4a:	009b      	lsls	r3, r3, #2
 8014d4c:	461a      	mov	r2, r3
 8014d4e:	697b      	ldr	r3, [r7, #20]
 8014d50:	4413      	add	r3, r2
 8014d52:	699a      	ldr	r2, [r3, #24]
 8014d54:	693b      	ldr	r3, [r7, #16]
 8014d56:	4916      	ldr	r1, [pc, #88]	; (8014db0 <vTaskGetRunTimeStats+0x100>)
 8014d58:	6878      	ldr	r0, [r7, #4]
 8014d5a:	f002 fc45 	bl	80175e8 <siprintf>
 8014d5e:	e00d      	b.n	8014d7c <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8014d60:	69fa      	ldr	r2, [r7, #28]
 8014d62:	4613      	mov	r3, r2
 8014d64:	00db      	lsls	r3, r3, #3
 8014d66:	4413      	add	r3, r2
 8014d68:	009b      	lsls	r3, r3, #2
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	697b      	ldr	r3, [r7, #20]
 8014d6e:	4413      	add	r3, r2
 8014d70:	699b      	ldr	r3, [r3, #24]
 8014d72:	461a      	mov	r2, r3
 8014d74:	490f      	ldr	r1, [pc, #60]	; (8014db4 <vTaskGetRunTimeStats+0x104>)
 8014d76:	6878      	ldr	r0, [r7, #4]
 8014d78:	f002 fc36 	bl	80175e8 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8014d7c:	6878      	ldr	r0, [r7, #4]
 8014d7e:	f7eb fa27 	bl	80001d0 <strlen>
 8014d82:	4602      	mov	r2, r0
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	4413      	add	r3, r2
 8014d88:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8014d8a:	69fb      	ldr	r3, [r7, #28]
 8014d8c:	3301      	adds	r3, #1
 8014d8e:	61fb      	str	r3, [r7, #28]
 8014d90:	69fa      	ldr	r2, [r7, #28]
 8014d92:	69bb      	ldr	r3, [r7, #24]
 8014d94:	429a      	cmp	r2, r3
 8014d96:	d3b6      	bcc.n	8014d06 <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8014d98:	6978      	ldr	r0, [r7, #20]
 8014d9a:	f000 fee1 	bl	8015b60 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014d9e:	bf00      	nop
 8014da0:	3720      	adds	r7, #32
 8014da2:	46bd      	mov	sp, r7
 8014da4:	bd80      	pop	{r7, pc}
 8014da6:	bf00      	nop
 8014da8:	20001440 	.word	0x20001440
 8014dac:	51eb851f 	.word	0x51eb851f
 8014db0:	08019e24 	.word	0x08019e24
 8014db4:	08019e30 	.word	0x08019e30

08014db8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8014db8:	b480      	push	{r7}
 8014dba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014dbc:	4b07      	ldr	r3, [pc, #28]	; (8014ddc <pvTaskIncrementMutexHeldCount+0x24>)
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d004      	beq.n	8014dce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014dc4:	4b05      	ldr	r3, [pc, #20]	; (8014ddc <pvTaskIncrementMutexHeldCount+0x24>)
 8014dc6:	681b      	ldr	r3, [r3, #0]
 8014dc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014dca:	3201      	adds	r2, #1
 8014dcc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8014dce:	4b03      	ldr	r3, [pc, #12]	; (8014ddc <pvTaskIncrementMutexHeldCount+0x24>)
 8014dd0:	681b      	ldr	r3, [r3, #0]
	}
 8014dd2:	4618      	mov	r0, r3
 8014dd4:	46bd      	mov	sp, r7
 8014dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dda:	4770      	bx	lr
 8014ddc:	20000f6c 	.word	0x20000f6c

08014de0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014de0:	b580      	push	{r7, lr}
 8014de2:	b084      	sub	sp, #16
 8014de4:	af00      	add	r7, sp, #0
 8014de6:	6078      	str	r0, [r7, #4]
 8014de8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014dea:	4b21      	ldr	r3, [pc, #132]	; (8014e70 <prvAddCurrentTaskToDelayedList+0x90>)
 8014dec:	681b      	ldr	r3, [r3, #0]
 8014dee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014df0:	4b20      	ldr	r3, [pc, #128]	; (8014e74 <prvAddCurrentTaskToDelayedList+0x94>)
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	3304      	adds	r3, #4
 8014df6:	4618      	mov	r0, r3
 8014df8:	f7fd fcb8 	bl	801276c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014e02:	d10a      	bne.n	8014e1a <prvAddCurrentTaskToDelayedList+0x3a>
 8014e04:	683b      	ldr	r3, [r7, #0]
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d007      	beq.n	8014e1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014e0a:	4b1a      	ldr	r3, [pc, #104]	; (8014e74 <prvAddCurrentTaskToDelayedList+0x94>)
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	3304      	adds	r3, #4
 8014e10:	4619      	mov	r1, r3
 8014e12:	4819      	ldr	r0, [pc, #100]	; (8014e78 <prvAddCurrentTaskToDelayedList+0x98>)
 8014e14:	f7fd fc4d 	bl	80126b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014e18:	e026      	b.n	8014e68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014e1a:	68fa      	ldr	r2, [r7, #12]
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	4413      	add	r3, r2
 8014e20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014e22:	4b14      	ldr	r3, [pc, #80]	; (8014e74 <prvAddCurrentTaskToDelayedList+0x94>)
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	68ba      	ldr	r2, [r7, #8]
 8014e28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014e2a:	68ba      	ldr	r2, [r7, #8]
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	429a      	cmp	r2, r3
 8014e30:	d209      	bcs.n	8014e46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014e32:	4b12      	ldr	r3, [pc, #72]	; (8014e7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8014e34:	681a      	ldr	r2, [r3, #0]
 8014e36:	4b0f      	ldr	r3, [pc, #60]	; (8014e74 <prvAddCurrentTaskToDelayedList+0x94>)
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	3304      	adds	r3, #4
 8014e3c:	4619      	mov	r1, r3
 8014e3e:	4610      	mov	r0, r2
 8014e40:	f7fd fc5b 	bl	80126fa <vListInsert>
}
 8014e44:	e010      	b.n	8014e68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014e46:	4b0e      	ldr	r3, [pc, #56]	; (8014e80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014e48:	681a      	ldr	r2, [r3, #0]
 8014e4a:	4b0a      	ldr	r3, [pc, #40]	; (8014e74 <prvAddCurrentTaskToDelayedList+0x94>)
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	3304      	adds	r3, #4
 8014e50:	4619      	mov	r1, r3
 8014e52:	4610      	mov	r0, r2
 8014e54:	f7fd fc51 	bl	80126fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014e58:	4b0a      	ldr	r3, [pc, #40]	; (8014e84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	68ba      	ldr	r2, [r7, #8]
 8014e5e:	429a      	cmp	r2, r3
 8014e60:	d202      	bcs.n	8014e68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014e62:	4a08      	ldr	r2, [pc, #32]	; (8014e84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014e64:	68bb      	ldr	r3, [r7, #8]
 8014e66:	6013      	str	r3, [r2, #0]
}
 8014e68:	bf00      	nop
 8014e6a:	3710      	adds	r7, #16
 8014e6c:	46bd      	mov	sp, r7
 8014e6e:	bd80      	pop	{r7, pc}
 8014e70:	20001444 	.word	0x20001444
 8014e74:	20000f6c 	.word	0x20000f6c
 8014e78:	2000142c 	.word	0x2000142c
 8014e7c:	200013fc 	.word	0x200013fc
 8014e80:	200013f8 	.word	0x200013f8
 8014e84:	20001460 	.word	0x20001460

08014e88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014e88:	b580      	push	{r7, lr}
 8014e8a:	b08a      	sub	sp, #40	; 0x28
 8014e8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8014e8e:	2300      	movs	r3, #0
 8014e90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014e92:	f000 fb07 	bl	80154a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8014e96:	4b1c      	ldr	r3, [pc, #112]	; (8014f08 <xTimerCreateTimerTask+0x80>)
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d021      	beq.n	8014ee2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014e9e:	2300      	movs	r3, #0
 8014ea0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014ea2:	2300      	movs	r3, #0
 8014ea4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014ea6:	1d3a      	adds	r2, r7, #4
 8014ea8:	f107 0108 	add.w	r1, r7, #8
 8014eac:	f107 030c 	add.w	r3, r7, #12
 8014eb0:	4618      	mov	r0, r3
 8014eb2:	f7fd fbb7 	bl	8012624 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014eb6:	6879      	ldr	r1, [r7, #4]
 8014eb8:	68bb      	ldr	r3, [r7, #8]
 8014eba:	68fa      	ldr	r2, [r7, #12]
 8014ebc:	9202      	str	r2, [sp, #8]
 8014ebe:	9301      	str	r3, [sp, #4]
 8014ec0:	2302      	movs	r3, #2
 8014ec2:	9300      	str	r3, [sp, #0]
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	460a      	mov	r2, r1
 8014ec8:	4910      	ldr	r1, [pc, #64]	; (8014f0c <xTimerCreateTimerTask+0x84>)
 8014eca:	4811      	ldr	r0, [pc, #68]	; (8014f10 <xTimerCreateTimerTask+0x88>)
 8014ecc:	f7fe fc86 	bl	80137dc <xTaskCreateStatic>
 8014ed0:	4603      	mov	r3, r0
 8014ed2:	4a10      	ldr	r2, [pc, #64]	; (8014f14 <xTimerCreateTimerTask+0x8c>)
 8014ed4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8014ed6:	4b0f      	ldr	r3, [pc, #60]	; (8014f14 <xTimerCreateTimerTask+0x8c>)
 8014ed8:	681b      	ldr	r3, [r3, #0]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d001      	beq.n	8014ee2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8014ede:	2301      	movs	r3, #1
 8014ee0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8014ee2:	697b      	ldr	r3, [r7, #20]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d10a      	bne.n	8014efe <xTimerCreateTimerTask+0x76>
	__asm volatile
 8014ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eec:	f383 8811 	msr	BASEPRI, r3
 8014ef0:	f3bf 8f6f 	isb	sy
 8014ef4:	f3bf 8f4f 	dsb	sy
 8014ef8:	613b      	str	r3, [r7, #16]
}
 8014efa:	bf00      	nop
 8014efc:	e7fe      	b.n	8014efc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8014efe:	697b      	ldr	r3, [r7, #20]
}
 8014f00:	4618      	mov	r0, r3
 8014f02:	3718      	adds	r7, #24
 8014f04:	46bd      	mov	sp, r7
 8014f06:	bd80      	pop	{r7, pc}
 8014f08:	200014a4 	.word	0x200014a4
 8014f0c:	08019e3c 	.word	0x08019e3c
 8014f10:	0801504d 	.word	0x0801504d
 8014f14:	200014a8 	.word	0x200014a8

08014f18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b08a      	sub	sp, #40	; 0x28
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	60f8      	str	r0, [r7, #12]
 8014f20:	60b9      	str	r1, [r7, #8]
 8014f22:	607a      	str	r2, [r7, #4]
 8014f24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8014f26:	2300      	movs	r3, #0
 8014f28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8014f2a:	68fb      	ldr	r3, [r7, #12]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d10a      	bne.n	8014f46 <xTimerGenericCommand+0x2e>
	__asm volatile
 8014f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f34:	f383 8811 	msr	BASEPRI, r3
 8014f38:	f3bf 8f6f 	isb	sy
 8014f3c:	f3bf 8f4f 	dsb	sy
 8014f40:	623b      	str	r3, [r7, #32]
}
 8014f42:	bf00      	nop
 8014f44:	e7fe      	b.n	8014f44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8014f46:	4b1a      	ldr	r3, [pc, #104]	; (8014fb0 <xTimerGenericCommand+0x98>)
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d02a      	beq.n	8014fa4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014f5a:	68bb      	ldr	r3, [r7, #8]
 8014f5c:	2b05      	cmp	r3, #5
 8014f5e:	dc18      	bgt.n	8014f92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014f60:	f7ff fc74 	bl	801484c <xTaskGetSchedulerState>
 8014f64:	4603      	mov	r3, r0
 8014f66:	2b02      	cmp	r3, #2
 8014f68:	d109      	bne.n	8014f7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014f6a:	4b11      	ldr	r3, [pc, #68]	; (8014fb0 <xTimerGenericCommand+0x98>)
 8014f6c:	6818      	ldr	r0, [r3, #0]
 8014f6e:	f107 0110 	add.w	r1, r7, #16
 8014f72:	2300      	movs	r3, #0
 8014f74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014f76:	f7fd fdcb 	bl	8012b10 <xQueueGenericSend>
 8014f7a:	6278      	str	r0, [r7, #36]	; 0x24
 8014f7c:	e012      	b.n	8014fa4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014f7e:	4b0c      	ldr	r3, [pc, #48]	; (8014fb0 <xTimerGenericCommand+0x98>)
 8014f80:	6818      	ldr	r0, [r3, #0]
 8014f82:	f107 0110 	add.w	r1, r7, #16
 8014f86:	2300      	movs	r3, #0
 8014f88:	2200      	movs	r2, #0
 8014f8a:	f7fd fdc1 	bl	8012b10 <xQueueGenericSend>
 8014f8e:	6278      	str	r0, [r7, #36]	; 0x24
 8014f90:	e008      	b.n	8014fa4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014f92:	4b07      	ldr	r3, [pc, #28]	; (8014fb0 <xTimerGenericCommand+0x98>)
 8014f94:	6818      	ldr	r0, [r3, #0]
 8014f96:	f107 0110 	add.w	r1, r7, #16
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	683a      	ldr	r2, [r7, #0]
 8014f9e:	f7fd feb5 	bl	8012d0c <xQueueGenericSendFromISR>
 8014fa2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8014fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014fa6:	4618      	mov	r0, r3
 8014fa8:	3728      	adds	r7, #40	; 0x28
 8014faa:	46bd      	mov	sp, r7
 8014fac:	bd80      	pop	{r7, pc}
 8014fae:	bf00      	nop
 8014fb0:	200014a4 	.word	0x200014a4

08014fb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014fb4:	b580      	push	{r7, lr}
 8014fb6:	b088      	sub	sp, #32
 8014fb8:	af02      	add	r7, sp, #8
 8014fba:	6078      	str	r0, [r7, #4]
 8014fbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014fbe:	4b22      	ldr	r3, [pc, #136]	; (8015048 <prvProcessExpiredTimer+0x94>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	68db      	ldr	r3, [r3, #12]
 8014fc4:	68db      	ldr	r3, [r3, #12]
 8014fc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014fc8:	697b      	ldr	r3, [r7, #20]
 8014fca:	3304      	adds	r3, #4
 8014fcc:	4618      	mov	r0, r3
 8014fce:	f7fd fbcd 	bl	801276c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014fd2:	697b      	ldr	r3, [r7, #20]
 8014fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014fd8:	f003 0304 	and.w	r3, r3, #4
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d022      	beq.n	8015026 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014fe0:	697b      	ldr	r3, [r7, #20]
 8014fe2:	699a      	ldr	r2, [r3, #24]
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	18d1      	adds	r1, r2, r3
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	683a      	ldr	r2, [r7, #0]
 8014fec:	6978      	ldr	r0, [r7, #20]
 8014fee:	f000 f8d1 	bl	8015194 <prvInsertTimerInActiveList>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d01f      	beq.n	8015038 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014ff8:	2300      	movs	r3, #0
 8014ffa:	9300      	str	r3, [sp, #0]
 8014ffc:	2300      	movs	r3, #0
 8014ffe:	687a      	ldr	r2, [r7, #4]
 8015000:	2100      	movs	r1, #0
 8015002:	6978      	ldr	r0, [r7, #20]
 8015004:	f7ff ff88 	bl	8014f18 <xTimerGenericCommand>
 8015008:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801500a:	693b      	ldr	r3, [r7, #16]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d113      	bne.n	8015038 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8015010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015014:	f383 8811 	msr	BASEPRI, r3
 8015018:	f3bf 8f6f 	isb	sy
 801501c:	f3bf 8f4f 	dsb	sy
 8015020:	60fb      	str	r3, [r7, #12]
}
 8015022:	bf00      	nop
 8015024:	e7fe      	b.n	8015024 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015026:	697b      	ldr	r3, [r7, #20]
 8015028:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801502c:	f023 0301 	bic.w	r3, r3, #1
 8015030:	b2da      	uxtb	r2, r3
 8015032:	697b      	ldr	r3, [r7, #20]
 8015034:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015038:	697b      	ldr	r3, [r7, #20]
 801503a:	6a1b      	ldr	r3, [r3, #32]
 801503c:	6978      	ldr	r0, [r7, #20]
 801503e:	4798      	blx	r3
}
 8015040:	bf00      	nop
 8015042:	3718      	adds	r7, #24
 8015044:	46bd      	mov	sp, r7
 8015046:	bd80      	pop	{r7, pc}
 8015048:	2000149c 	.word	0x2000149c

0801504c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801504c:	b580      	push	{r7, lr}
 801504e:	b084      	sub	sp, #16
 8015050:	af00      	add	r7, sp, #0
 8015052:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015054:	f107 0308 	add.w	r3, r7, #8
 8015058:	4618      	mov	r0, r3
 801505a:	f000 f857 	bl	801510c <prvGetNextExpireTime>
 801505e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015060:	68bb      	ldr	r3, [r7, #8]
 8015062:	4619      	mov	r1, r3
 8015064:	68f8      	ldr	r0, [r7, #12]
 8015066:	f000 f803 	bl	8015070 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801506a:	f000 f8d5 	bl	8015218 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801506e:	e7f1      	b.n	8015054 <prvTimerTask+0x8>

08015070 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b084      	sub	sp, #16
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
 8015078:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801507a:	f7fe fe79 	bl	8013d70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801507e:	f107 0308 	add.w	r3, r7, #8
 8015082:	4618      	mov	r0, r3
 8015084:	f000 f866 	bl	8015154 <prvSampleTimeNow>
 8015088:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801508a:	68bb      	ldr	r3, [r7, #8]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d130      	bne.n	80150f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015090:	683b      	ldr	r3, [r7, #0]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d10a      	bne.n	80150ac <prvProcessTimerOrBlockTask+0x3c>
 8015096:	687a      	ldr	r2, [r7, #4]
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	429a      	cmp	r2, r3
 801509c:	d806      	bhi.n	80150ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801509e:	f7fe fe75 	bl	8013d8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80150a2:	68f9      	ldr	r1, [r7, #12]
 80150a4:	6878      	ldr	r0, [r7, #4]
 80150a6:	f7ff ff85 	bl	8014fb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80150aa:	e024      	b.n	80150f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d008      	beq.n	80150c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80150b2:	4b13      	ldr	r3, [pc, #76]	; (8015100 <prvProcessTimerOrBlockTask+0x90>)
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d101      	bne.n	80150c0 <prvProcessTimerOrBlockTask+0x50>
 80150bc:	2301      	movs	r3, #1
 80150be:	e000      	b.n	80150c2 <prvProcessTimerOrBlockTask+0x52>
 80150c0:	2300      	movs	r3, #0
 80150c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80150c4:	4b0f      	ldr	r3, [pc, #60]	; (8015104 <prvProcessTimerOrBlockTask+0x94>)
 80150c6:	6818      	ldr	r0, [r3, #0]
 80150c8:	687a      	ldr	r2, [r7, #4]
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	1ad3      	subs	r3, r2, r3
 80150ce:	683a      	ldr	r2, [r7, #0]
 80150d0:	4619      	mov	r1, r3
 80150d2:	f7fe fb4f 	bl	8013774 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80150d6:	f7fe fe59 	bl	8013d8c <xTaskResumeAll>
 80150da:	4603      	mov	r3, r0
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d10a      	bne.n	80150f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80150e0:	4b09      	ldr	r3, [pc, #36]	; (8015108 <prvProcessTimerOrBlockTask+0x98>)
 80150e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80150e6:	601a      	str	r2, [r3, #0]
 80150e8:	f3bf 8f4f 	dsb	sy
 80150ec:	f3bf 8f6f 	isb	sy
}
 80150f0:	e001      	b.n	80150f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80150f2:	f7fe fe4b 	bl	8013d8c <xTaskResumeAll>
}
 80150f6:	bf00      	nop
 80150f8:	3710      	adds	r7, #16
 80150fa:	46bd      	mov	sp, r7
 80150fc:	bd80      	pop	{r7, pc}
 80150fe:	bf00      	nop
 8015100:	200014a0 	.word	0x200014a0
 8015104:	200014a4 	.word	0x200014a4
 8015108:	e000ed04 	.word	0xe000ed04

0801510c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801510c:	b480      	push	{r7}
 801510e:	b085      	sub	sp, #20
 8015110:	af00      	add	r7, sp, #0
 8015112:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015114:	4b0e      	ldr	r3, [pc, #56]	; (8015150 <prvGetNextExpireTime+0x44>)
 8015116:	681b      	ldr	r3, [r3, #0]
 8015118:	681b      	ldr	r3, [r3, #0]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d101      	bne.n	8015122 <prvGetNextExpireTime+0x16>
 801511e:	2201      	movs	r2, #1
 8015120:	e000      	b.n	8015124 <prvGetNextExpireTime+0x18>
 8015122:	2200      	movs	r2, #0
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	2b00      	cmp	r3, #0
 801512e:	d105      	bne.n	801513c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015130:	4b07      	ldr	r3, [pc, #28]	; (8015150 <prvGetNextExpireTime+0x44>)
 8015132:	681b      	ldr	r3, [r3, #0]
 8015134:	68db      	ldr	r3, [r3, #12]
 8015136:	681b      	ldr	r3, [r3, #0]
 8015138:	60fb      	str	r3, [r7, #12]
 801513a:	e001      	b.n	8015140 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801513c:	2300      	movs	r3, #0
 801513e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015140:	68fb      	ldr	r3, [r7, #12]
}
 8015142:	4618      	mov	r0, r3
 8015144:	3714      	adds	r7, #20
 8015146:	46bd      	mov	sp, r7
 8015148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514c:	4770      	bx	lr
 801514e:	bf00      	nop
 8015150:	2000149c 	.word	0x2000149c

08015154 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015154:	b580      	push	{r7, lr}
 8015156:	b084      	sub	sp, #16
 8015158:	af00      	add	r7, sp, #0
 801515a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801515c:	f7fe feb4 	bl	8013ec8 <xTaskGetTickCount>
 8015160:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015162:	4b0b      	ldr	r3, [pc, #44]	; (8015190 <prvSampleTimeNow+0x3c>)
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	68fa      	ldr	r2, [r7, #12]
 8015168:	429a      	cmp	r2, r3
 801516a:	d205      	bcs.n	8015178 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801516c:	f000 f936 	bl	80153dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	2201      	movs	r2, #1
 8015174:	601a      	str	r2, [r3, #0]
 8015176:	e002      	b.n	801517e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	2200      	movs	r2, #0
 801517c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801517e:	4a04      	ldr	r2, [pc, #16]	; (8015190 <prvSampleTimeNow+0x3c>)
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015184:	68fb      	ldr	r3, [r7, #12]
}
 8015186:	4618      	mov	r0, r3
 8015188:	3710      	adds	r7, #16
 801518a:	46bd      	mov	sp, r7
 801518c:	bd80      	pop	{r7, pc}
 801518e:	bf00      	nop
 8015190:	200014ac 	.word	0x200014ac

08015194 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015194:	b580      	push	{r7, lr}
 8015196:	b086      	sub	sp, #24
 8015198:	af00      	add	r7, sp, #0
 801519a:	60f8      	str	r0, [r7, #12]
 801519c:	60b9      	str	r1, [r7, #8]
 801519e:	607a      	str	r2, [r7, #4]
 80151a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80151a2:	2300      	movs	r3, #0
 80151a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	68ba      	ldr	r2, [r7, #8]
 80151aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	68fa      	ldr	r2, [r7, #12]
 80151b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80151b2:	68ba      	ldr	r2, [r7, #8]
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	429a      	cmp	r2, r3
 80151b8:	d812      	bhi.n	80151e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151ba:	687a      	ldr	r2, [r7, #4]
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	1ad2      	subs	r2, r2, r3
 80151c0:	68fb      	ldr	r3, [r7, #12]
 80151c2:	699b      	ldr	r3, [r3, #24]
 80151c4:	429a      	cmp	r2, r3
 80151c6:	d302      	bcc.n	80151ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80151c8:	2301      	movs	r3, #1
 80151ca:	617b      	str	r3, [r7, #20]
 80151cc:	e01b      	b.n	8015206 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80151ce:	4b10      	ldr	r3, [pc, #64]	; (8015210 <prvInsertTimerInActiveList+0x7c>)
 80151d0:	681a      	ldr	r2, [r3, #0]
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	3304      	adds	r3, #4
 80151d6:	4619      	mov	r1, r3
 80151d8:	4610      	mov	r0, r2
 80151da:	f7fd fa8e 	bl	80126fa <vListInsert>
 80151de:	e012      	b.n	8015206 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80151e0:	687a      	ldr	r2, [r7, #4]
 80151e2:	683b      	ldr	r3, [r7, #0]
 80151e4:	429a      	cmp	r2, r3
 80151e6:	d206      	bcs.n	80151f6 <prvInsertTimerInActiveList+0x62>
 80151e8:	68ba      	ldr	r2, [r7, #8]
 80151ea:	683b      	ldr	r3, [r7, #0]
 80151ec:	429a      	cmp	r2, r3
 80151ee:	d302      	bcc.n	80151f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80151f0:	2301      	movs	r3, #1
 80151f2:	617b      	str	r3, [r7, #20]
 80151f4:	e007      	b.n	8015206 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80151f6:	4b07      	ldr	r3, [pc, #28]	; (8015214 <prvInsertTimerInActiveList+0x80>)
 80151f8:	681a      	ldr	r2, [r3, #0]
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	3304      	adds	r3, #4
 80151fe:	4619      	mov	r1, r3
 8015200:	4610      	mov	r0, r2
 8015202:	f7fd fa7a 	bl	80126fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015206:	697b      	ldr	r3, [r7, #20]
}
 8015208:	4618      	mov	r0, r3
 801520a:	3718      	adds	r7, #24
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}
 8015210:	200014a0 	.word	0x200014a0
 8015214:	2000149c 	.word	0x2000149c

08015218 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b08e      	sub	sp, #56	; 0x38
 801521c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801521e:	e0ca      	b.n	80153b6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	2b00      	cmp	r3, #0
 8015224:	da18      	bge.n	8015258 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015226:	1d3b      	adds	r3, r7, #4
 8015228:	3304      	adds	r3, #4
 801522a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801522c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801522e:	2b00      	cmp	r3, #0
 8015230:	d10a      	bne.n	8015248 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8015232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015236:	f383 8811 	msr	BASEPRI, r3
 801523a:	f3bf 8f6f 	isb	sy
 801523e:	f3bf 8f4f 	dsb	sy
 8015242:	61fb      	str	r3, [r7, #28]
}
 8015244:	bf00      	nop
 8015246:	e7fe      	b.n	8015246 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801524e:	6850      	ldr	r0, [r2, #4]
 8015250:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015252:	6892      	ldr	r2, [r2, #8]
 8015254:	4611      	mov	r1, r2
 8015256:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	2b00      	cmp	r3, #0
 801525c:	f2c0 80aa 	blt.w	80153b4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015260:	68fb      	ldr	r3, [r7, #12]
 8015262:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015266:	695b      	ldr	r3, [r3, #20]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d004      	beq.n	8015276 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801526c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801526e:	3304      	adds	r3, #4
 8015270:	4618      	mov	r0, r3
 8015272:	f7fd fa7b 	bl	801276c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015276:	463b      	mov	r3, r7
 8015278:	4618      	mov	r0, r3
 801527a:	f7ff ff6b 	bl	8015154 <prvSampleTimeNow>
 801527e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	2b09      	cmp	r3, #9
 8015284:	f200 8097 	bhi.w	80153b6 <prvProcessReceivedCommands+0x19e>
 8015288:	a201      	add	r2, pc, #4	; (adr r2, 8015290 <prvProcessReceivedCommands+0x78>)
 801528a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801528e:	bf00      	nop
 8015290:	080152b9 	.word	0x080152b9
 8015294:	080152b9 	.word	0x080152b9
 8015298:	080152b9 	.word	0x080152b9
 801529c:	0801532d 	.word	0x0801532d
 80152a0:	08015341 	.word	0x08015341
 80152a4:	0801538b 	.word	0x0801538b
 80152a8:	080152b9 	.word	0x080152b9
 80152ac:	080152b9 	.word	0x080152b9
 80152b0:	0801532d 	.word	0x0801532d
 80152b4:	08015341 	.word	0x08015341
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80152b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80152be:	f043 0301 	orr.w	r3, r3, #1
 80152c2:	b2da      	uxtb	r2, r3
 80152c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80152ca:	68ba      	ldr	r2, [r7, #8]
 80152cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152ce:	699b      	ldr	r3, [r3, #24]
 80152d0:	18d1      	adds	r1, r2, r3
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80152d8:	f7ff ff5c 	bl	8015194 <prvInsertTimerInActiveList>
 80152dc:	4603      	mov	r3, r0
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d069      	beq.n	80153b6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80152e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152e4:	6a1b      	ldr	r3, [r3, #32]
 80152e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80152e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80152ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80152f0:	f003 0304 	and.w	r3, r3, #4
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d05e      	beq.n	80153b6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80152f8:	68ba      	ldr	r2, [r7, #8]
 80152fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80152fc:	699b      	ldr	r3, [r3, #24]
 80152fe:	441a      	add	r2, r3
 8015300:	2300      	movs	r3, #0
 8015302:	9300      	str	r3, [sp, #0]
 8015304:	2300      	movs	r3, #0
 8015306:	2100      	movs	r1, #0
 8015308:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801530a:	f7ff fe05 	bl	8014f18 <xTimerGenericCommand>
 801530e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015310:	6a3b      	ldr	r3, [r7, #32]
 8015312:	2b00      	cmp	r3, #0
 8015314:	d14f      	bne.n	80153b6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8015316:	f04f 0350 	mov.w	r3, #80	; 0x50
 801531a:	f383 8811 	msr	BASEPRI, r3
 801531e:	f3bf 8f6f 	isb	sy
 8015322:	f3bf 8f4f 	dsb	sy
 8015326:	61bb      	str	r3, [r7, #24]
}
 8015328:	bf00      	nop
 801532a:	e7fe      	b.n	801532a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801532c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801532e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015332:	f023 0301 	bic.w	r3, r3, #1
 8015336:	b2da      	uxtb	r2, r3
 8015338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801533a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801533e:	e03a      	b.n	80153b6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015342:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015346:	f043 0301 	orr.w	r3, r3, #1
 801534a:	b2da      	uxtb	r2, r3
 801534c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801534e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015352:	68ba      	ldr	r2, [r7, #8]
 8015354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015356:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801535a:	699b      	ldr	r3, [r3, #24]
 801535c:	2b00      	cmp	r3, #0
 801535e:	d10a      	bne.n	8015376 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8015360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015364:	f383 8811 	msr	BASEPRI, r3
 8015368:	f3bf 8f6f 	isb	sy
 801536c:	f3bf 8f4f 	dsb	sy
 8015370:	617b      	str	r3, [r7, #20]
}
 8015372:	bf00      	nop
 8015374:	e7fe      	b.n	8015374 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015378:	699a      	ldr	r2, [r3, #24]
 801537a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801537c:	18d1      	adds	r1, r2, r3
 801537e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015382:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015384:	f7ff ff06 	bl	8015194 <prvInsertTimerInActiveList>
					break;
 8015388:	e015      	b.n	80153b6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801538c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015390:	f003 0302 	and.w	r3, r3, #2
 8015394:	2b00      	cmp	r3, #0
 8015396:	d103      	bne.n	80153a0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8015398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801539a:	f000 fbe1 	bl	8015b60 <vPortFree>
 801539e:	e00a      	b.n	80153b6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80153a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80153a6:	f023 0301 	bic.w	r3, r3, #1
 80153aa:	b2da      	uxtb	r2, r3
 80153ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80153b2:	e000      	b.n	80153b6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80153b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80153b6:	4b08      	ldr	r3, [pc, #32]	; (80153d8 <prvProcessReceivedCommands+0x1c0>)
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	1d39      	adds	r1, r7, #4
 80153bc:	2200      	movs	r2, #0
 80153be:	4618      	mov	r0, r3
 80153c0:	f7fd fdcc 	bl	8012f5c <xQueueReceive>
 80153c4:	4603      	mov	r3, r0
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	f47f af2a 	bne.w	8015220 <prvProcessReceivedCommands+0x8>
	}
}
 80153cc:	bf00      	nop
 80153ce:	bf00      	nop
 80153d0:	3730      	adds	r7, #48	; 0x30
 80153d2:	46bd      	mov	sp, r7
 80153d4:	bd80      	pop	{r7, pc}
 80153d6:	bf00      	nop
 80153d8:	200014a4 	.word	0x200014a4

080153dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80153dc:	b580      	push	{r7, lr}
 80153de:	b088      	sub	sp, #32
 80153e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80153e2:	e048      	b.n	8015476 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80153e4:	4b2d      	ldr	r3, [pc, #180]	; (801549c <prvSwitchTimerLists+0xc0>)
 80153e6:	681b      	ldr	r3, [r3, #0]
 80153e8:	68db      	ldr	r3, [r3, #12]
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80153ee:	4b2b      	ldr	r3, [pc, #172]	; (801549c <prvSwitchTimerLists+0xc0>)
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	68db      	ldr	r3, [r3, #12]
 80153f4:	68db      	ldr	r3, [r3, #12]
 80153f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80153f8:	68fb      	ldr	r3, [r7, #12]
 80153fa:	3304      	adds	r3, #4
 80153fc:	4618      	mov	r0, r3
 80153fe:	f7fd f9b5 	bl	801276c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015402:	68fb      	ldr	r3, [r7, #12]
 8015404:	6a1b      	ldr	r3, [r3, #32]
 8015406:	68f8      	ldr	r0, [r7, #12]
 8015408:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801540a:	68fb      	ldr	r3, [r7, #12]
 801540c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015410:	f003 0304 	and.w	r3, r3, #4
 8015414:	2b00      	cmp	r3, #0
 8015416:	d02e      	beq.n	8015476 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	699b      	ldr	r3, [r3, #24]
 801541c:	693a      	ldr	r2, [r7, #16]
 801541e:	4413      	add	r3, r2
 8015420:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8015422:	68ba      	ldr	r2, [r7, #8]
 8015424:	693b      	ldr	r3, [r7, #16]
 8015426:	429a      	cmp	r2, r3
 8015428:	d90e      	bls.n	8015448 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	68ba      	ldr	r2, [r7, #8]
 801542e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	68fa      	ldr	r2, [r7, #12]
 8015434:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015436:	4b19      	ldr	r3, [pc, #100]	; (801549c <prvSwitchTimerLists+0xc0>)
 8015438:	681a      	ldr	r2, [r3, #0]
 801543a:	68fb      	ldr	r3, [r7, #12]
 801543c:	3304      	adds	r3, #4
 801543e:	4619      	mov	r1, r3
 8015440:	4610      	mov	r0, r2
 8015442:	f7fd f95a 	bl	80126fa <vListInsert>
 8015446:	e016      	b.n	8015476 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015448:	2300      	movs	r3, #0
 801544a:	9300      	str	r3, [sp, #0]
 801544c:	2300      	movs	r3, #0
 801544e:	693a      	ldr	r2, [r7, #16]
 8015450:	2100      	movs	r1, #0
 8015452:	68f8      	ldr	r0, [r7, #12]
 8015454:	f7ff fd60 	bl	8014f18 <xTimerGenericCommand>
 8015458:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d10a      	bne.n	8015476 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8015460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015464:	f383 8811 	msr	BASEPRI, r3
 8015468:	f3bf 8f6f 	isb	sy
 801546c:	f3bf 8f4f 	dsb	sy
 8015470:	603b      	str	r3, [r7, #0]
}
 8015472:	bf00      	nop
 8015474:	e7fe      	b.n	8015474 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015476:	4b09      	ldr	r3, [pc, #36]	; (801549c <prvSwitchTimerLists+0xc0>)
 8015478:	681b      	ldr	r3, [r3, #0]
 801547a:	681b      	ldr	r3, [r3, #0]
 801547c:	2b00      	cmp	r3, #0
 801547e:	d1b1      	bne.n	80153e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015480:	4b06      	ldr	r3, [pc, #24]	; (801549c <prvSwitchTimerLists+0xc0>)
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015486:	4b06      	ldr	r3, [pc, #24]	; (80154a0 <prvSwitchTimerLists+0xc4>)
 8015488:	681b      	ldr	r3, [r3, #0]
 801548a:	4a04      	ldr	r2, [pc, #16]	; (801549c <prvSwitchTimerLists+0xc0>)
 801548c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801548e:	4a04      	ldr	r2, [pc, #16]	; (80154a0 <prvSwitchTimerLists+0xc4>)
 8015490:	697b      	ldr	r3, [r7, #20]
 8015492:	6013      	str	r3, [r2, #0]
}
 8015494:	bf00      	nop
 8015496:	3718      	adds	r7, #24
 8015498:	46bd      	mov	sp, r7
 801549a:	bd80      	pop	{r7, pc}
 801549c:	2000149c 	.word	0x2000149c
 80154a0:	200014a0 	.word	0x200014a0

080154a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b082      	sub	sp, #8
 80154a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80154aa:	f000 f96b 	bl	8015784 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80154ae:	4b15      	ldr	r3, [pc, #84]	; (8015504 <prvCheckForValidListAndQueue+0x60>)
 80154b0:	681b      	ldr	r3, [r3, #0]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d120      	bne.n	80154f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80154b6:	4814      	ldr	r0, [pc, #80]	; (8015508 <prvCheckForValidListAndQueue+0x64>)
 80154b8:	f7fd f8ce 	bl	8012658 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80154bc:	4813      	ldr	r0, [pc, #76]	; (801550c <prvCheckForValidListAndQueue+0x68>)
 80154be:	f7fd f8cb 	bl	8012658 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80154c2:	4b13      	ldr	r3, [pc, #76]	; (8015510 <prvCheckForValidListAndQueue+0x6c>)
 80154c4:	4a10      	ldr	r2, [pc, #64]	; (8015508 <prvCheckForValidListAndQueue+0x64>)
 80154c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80154c8:	4b12      	ldr	r3, [pc, #72]	; (8015514 <prvCheckForValidListAndQueue+0x70>)
 80154ca:	4a10      	ldr	r2, [pc, #64]	; (801550c <prvCheckForValidListAndQueue+0x68>)
 80154cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80154ce:	2300      	movs	r3, #0
 80154d0:	9300      	str	r3, [sp, #0]
 80154d2:	4b11      	ldr	r3, [pc, #68]	; (8015518 <prvCheckForValidListAndQueue+0x74>)
 80154d4:	4a11      	ldr	r2, [pc, #68]	; (801551c <prvCheckForValidListAndQueue+0x78>)
 80154d6:	2110      	movs	r1, #16
 80154d8:	200a      	movs	r0, #10
 80154da:	f7fd f9d9 	bl	8012890 <xQueueGenericCreateStatic>
 80154de:	4603      	mov	r3, r0
 80154e0:	4a08      	ldr	r2, [pc, #32]	; (8015504 <prvCheckForValidListAndQueue+0x60>)
 80154e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80154e4:	4b07      	ldr	r3, [pc, #28]	; (8015504 <prvCheckForValidListAndQueue+0x60>)
 80154e6:	681b      	ldr	r3, [r3, #0]
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d005      	beq.n	80154f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80154ec:	4b05      	ldr	r3, [pc, #20]	; (8015504 <prvCheckForValidListAndQueue+0x60>)
 80154ee:	681b      	ldr	r3, [r3, #0]
 80154f0:	490b      	ldr	r1, [pc, #44]	; (8015520 <prvCheckForValidListAndQueue+0x7c>)
 80154f2:	4618      	mov	r0, r3
 80154f4:	f7fe f8ea 	bl	80136cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80154f8:	f000 f974 	bl	80157e4 <vPortExitCritical>
}
 80154fc:	bf00      	nop
 80154fe:	46bd      	mov	sp, r7
 8015500:	bd80      	pop	{r7, pc}
 8015502:	bf00      	nop
 8015504:	200014a4 	.word	0x200014a4
 8015508:	20001474 	.word	0x20001474
 801550c:	20001488 	.word	0x20001488
 8015510:	2000149c 	.word	0x2000149c
 8015514:	200014a0 	.word	0x200014a0
 8015518:	20001550 	.word	0x20001550
 801551c:	200014b0 	.word	0x200014b0
 8015520:	08019e44 	.word	0x08019e44

08015524 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015524:	b480      	push	{r7}
 8015526:	b085      	sub	sp, #20
 8015528:	af00      	add	r7, sp, #0
 801552a:	60f8      	str	r0, [r7, #12]
 801552c:	60b9      	str	r1, [r7, #8]
 801552e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015530:	68fb      	ldr	r3, [r7, #12]
 8015532:	3b04      	subs	r3, #4
 8015534:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801553c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	3b04      	subs	r3, #4
 8015542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015544:	68bb      	ldr	r3, [r7, #8]
 8015546:	f023 0201 	bic.w	r2, r3, #1
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	3b04      	subs	r3, #4
 8015552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015554:	4a0c      	ldr	r2, [pc, #48]	; (8015588 <pxPortInitialiseStack+0x64>)
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801555a:	68fb      	ldr	r3, [r7, #12]
 801555c:	3b14      	subs	r3, #20
 801555e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015560:	687a      	ldr	r2, [r7, #4]
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	3b04      	subs	r3, #4
 801556a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	f06f 0202 	mvn.w	r2, #2
 8015572:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	3b20      	subs	r3, #32
 8015578:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801557a:	68fb      	ldr	r3, [r7, #12]
}
 801557c:	4618      	mov	r0, r3
 801557e:	3714      	adds	r7, #20
 8015580:	46bd      	mov	sp, r7
 8015582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015586:	4770      	bx	lr
 8015588:	0801558d 	.word	0x0801558d

0801558c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801558c:	b480      	push	{r7}
 801558e:	b085      	sub	sp, #20
 8015590:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015592:	2300      	movs	r3, #0
 8015594:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8015596:	4b12      	ldr	r3, [pc, #72]	; (80155e0 <prvTaskExitError+0x54>)
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801559e:	d00a      	beq.n	80155b6 <prvTaskExitError+0x2a>
	__asm volatile
 80155a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155a4:	f383 8811 	msr	BASEPRI, r3
 80155a8:	f3bf 8f6f 	isb	sy
 80155ac:	f3bf 8f4f 	dsb	sy
 80155b0:	60fb      	str	r3, [r7, #12]
}
 80155b2:	bf00      	nop
 80155b4:	e7fe      	b.n	80155b4 <prvTaskExitError+0x28>
	__asm volatile
 80155b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155ba:	f383 8811 	msr	BASEPRI, r3
 80155be:	f3bf 8f6f 	isb	sy
 80155c2:	f3bf 8f4f 	dsb	sy
 80155c6:	60bb      	str	r3, [r7, #8]
}
 80155c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80155ca:	bf00      	nop
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d0fc      	beq.n	80155cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80155d2:	bf00      	nop
 80155d4:	bf00      	nop
 80155d6:	3714      	adds	r7, #20
 80155d8:	46bd      	mov	sp, r7
 80155da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155de:	4770      	bx	lr
 80155e0:	2000015c 	.word	0x2000015c
	...

080155f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80155f0:	4b07      	ldr	r3, [pc, #28]	; (8015610 <pxCurrentTCBConst2>)
 80155f2:	6819      	ldr	r1, [r3, #0]
 80155f4:	6808      	ldr	r0, [r1, #0]
 80155f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155fa:	f380 8809 	msr	PSP, r0
 80155fe:	f3bf 8f6f 	isb	sy
 8015602:	f04f 0000 	mov.w	r0, #0
 8015606:	f380 8811 	msr	BASEPRI, r0
 801560a:	4770      	bx	lr
 801560c:	f3af 8000 	nop.w

08015610 <pxCurrentTCBConst2>:
 8015610:	20000f6c 	.word	0x20000f6c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015614:	bf00      	nop
 8015616:	bf00      	nop

08015618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015618:	4808      	ldr	r0, [pc, #32]	; (801563c <prvPortStartFirstTask+0x24>)
 801561a:	6800      	ldr	r0, [r0, #0]
 801561c:	6800      	ldr	r0, [r0, #0]
 801561e:	f380 8808 	msr	MSP, r0
 8015622:	f04f 0000 	mov.w	r0, #0
 8015626:	f380 8814 	msr	CONTROL, r0
 801562a:	b662      	cpsie	i
 801562c:	b661      	cpsie	f
 801562e:	f3bf 8f4f 	dsb	sy
 8015632:	f3bf 8f6f 	isb	sy
 8015636:	df00      	svc	0
 8015638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801563a:	bf00      	nop
 801563c:	e000ed08 	.word	0xe000ed08

08015640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b086      	sub	sp, #24
 8015644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015646:	4b46      	ldr	r3, [pc, #280]	; (8015760 <xPortStartScheduler+0x120>)
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	4a46      	ldr	r2, [pc, #280]	; (8015764 <xPortStartScheduler+0x124>)
 801564c:	4293      	cmp	r3, r2
 801564e:	d10a      	bne.n	8015666 <xPortStartScheduler+0x26>
	__asm volatile
 8015650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015654:	f383 8811 	msr	BASEPRI, r3
 8015658:	f3bf 8f6f 	isb	sy
 801565c:	f3bf 8f4f 	dsb	sy
 8015660:	613b      	str	r3, [r7, #16]
}
 8015662:	bf00      	nop
 8015664:	e7fe      	b.n	8015664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015666:	4b3e      	ldr	r3, [pc, #248]	; (8015760 <xPortStartScheduler+0x120>)
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	4a3f      	ldr	r2, [pc, #252]	; (8015768 <xPortStartScheduler+0x128>)
 801566c:	4293      	cmp	r3, r2
 801566e:	d10a      	bne.n	8015686 <xPortStartScheduler+0x46>
	__asm volatile
 8015670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015674:	f383 8811 	msr	BASEPRI, r3
 8015678:	f3bf 8f6f 	isb	sy
 801567c:	f3bf 8f4f 	dsb	sy
 8015680:	60fb      	str	r3, [r7, #12]
}
 8015682:	bf00      	nop
 8015684:	e7fe      	b.n	8015684 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015686:	4b39      	ldr	r3, [pc, #228]	; (801576c <xPortStartScheduler+0x12c>)
 8015688:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801568a:	697b      	ldr	r3, [r7, #20]
 801568c:	781b      	ldrb	r3, [r3, #0]
 801568e:	b2db      	uxtb	r3, r3
 8015690:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015692:	697b      	ldr	r3, [r7, #20]
 8015694:	22ff      	movs	r2, #255	; 0xff
 8015696:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015698:	697b      	ldr	r3, [r7, #20]
 801569a:	781b      	ldrb	r3, [r3, #0]
 801569c:	b2db      	uxtb	r3, r3
 801569e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80156a0:	78fb      	ldrb	r3, [r7, #3]
 80156a2:	b2db      	uxtb	r3, r3
 80156a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80156a8:	b2da      	uxtb	r2, r3
 80156aa:	4b31      	ldr	r3, [pc, #196]	; (8015770 <xPortStartScheduler+0x130>)
 80156ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80156ae:	4b31      	ldr	r3, [pc, #196]	; (8015774 <xPortStartScheduler+0x134>)
 80156b0:	2207      	movs	r2, #7
 80156b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80156b4:	e009      	b.n	80156ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80156b6:	4b2f      	ldr	r3, [pc, #188]	; (8015774 <xPortStartScheduler+0x134>)
 80156b8:	681b      	ldr	r3, [r3, #0]
 80156ba:	3b01      	subs	r3, #1
 80156bc:	4a2d      	ldr	r2, [pc, #180]	; (8015774 <xPortStartScheduler+0x134>)
 80156be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80156c0:	78fb      	ldrb	r3, [r7, #3]
 80156c2:	b2db      	uxtb	r3, r3
 80156c4:	005b      	lsls	r3, r3, #1
 80156c6:	b2db      	uxtb	r3, r3
 80156c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80156ca:	78fb      	ldrb	r3, [r7, #3]
 80156cc:	b2db      	uxtb	r3, r3
 80156ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80156d2:	2b80      	cmp	r3, #128	; 0x80
 80156d4:	d0ef      	beq.n	80156b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80156d6:	4b27      	ldr	r3, [pc, #156]	; (8015774 <xPortStartScheduler+0x134>)
 80156d8:	681b      	ldr	r3, [r3, #0]
 80156da:	f1c3 0307 	rsb	r3, r3, #7
 80156de:	2b04      	cmp	r3, #4
 80156e0:	d00a      	beq.n	80156f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80156e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156e6:	f383 8811 	msr	BASEPRI, r3
 80156ea:	f3bf 8f6f 	isb	sy
 80156ee:	f3bf 8f4f 	dsb	sy
 80156f2:	60bb      	str	r3, [r7, #8]
}
 80156f4:	bf00      	nop
 80156f6:	e7fe      	b.n	80156f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80156f8:	4b1e      	ldr	r3, [pc, #120]	; (8015774 <xPortStartScheduler+0x134>)
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	021b      	lsls	r3, r3, #8
 80156fe:	4a1d      	ldr	r2, [pc, #116]	; (8015774 <xPortStartScheduler+0x134>)
 8015700:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015702:	4b1c      	ldr	r3, [pc, #112]	; (8015774 <xPortStartScheduler+0x134>)
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801570a:	4a1a      	ldr	r2, [pc, #104]	; (8015774 <xPortStartScheduler+0x134>)
 801570c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	b2da      	uxtb	r2, r3
 8015712:	697b      	ldr	r3, [r7, #20]
 8015714:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015716:	4b18      	ldr	r3, [pc, #96]	; (8015778 <xPortStartScheduler+0x138>)
 8015718:	681b      	ldr	r3, [r3, #0]
 801571a:	4a17      	ldr	r2, [pc, #92]	; (8015778 <xPortStartScheduler+0x138>)
 801571c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015720:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015722:	4b15      	ldr	r3, [pc, #84]	; (8015778 <xPortStartScheduler+0x138>)
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	4a14      	ldr	r2, [pc, #80]	; (8015778 <xPortStartScheduler+0x138>)
 8015728:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801572c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801572e:	f000 f8dd 	bl	80158ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015732:	4b12      	ldr	r3, [pc, #72]	; (801577c <xPortStartScheduler+0x13c>)
 8015734:	2200      	movs	r2, #0
 8015736:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015738:	f000 f8fc 	bl	8015934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801573c:	4b10      	ldr	r3, [pc, #64]	; (8015780 <xPortStartScheduler+0x140>)
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	4a0f      	ldr	r2, [pc, #60]	; (8015780 <xPortStartScheduler+0x140>)
 8015742:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015746:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015748:	f7ff ff66 	bl	8015618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801574c:	f7fe fd16 	bl	801417c <vTaskSwitchContext>
	prvTaskExitError();
 8015750:	f7ff ff1c 	bl	801558c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015754:	2300      	movs	r3, #0
}
 8015756:	4618      	mov	r0, r3
 8015758:	3718      	adds	r7, #24
 801575a:	46bd      	mov	sp, r7
 801575c:	bd80      	pop	{r7, pc}
 801575e:	bf00      	nop
 8015760:	e000ed00 	.word	0xe000ed00
 8015764:	410fc271 	.word	0x410fc271
 8015768:	410fc270 	.word	0x410fc270
 801576c:	e000e400 	.word	0xe000e400
 8015770:	200015a0 	.word	0x200015a0
 8015774:	200015a4 	.word	0x200015a4
 8015778:	e000ed20 	.word	0xe000ed20
 801577c:	2000015c 	.word	0x2000015c
 8015780:	e000ef34 	.word	0xe000ef34

08015784 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015784:	b480      	push	{r7}
 8015786:	b083      	sub	sp, #12
 8015788:	af00      	add	r7, sp, #0
	__asm volatile
 801578a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801578e:	f383 8811 	msr	BASEPRI, r3
 8015792:	f3bf 8f6f 	isb	sy
 8015796:	f3bf 8f4f 	dsb	sy
 801579a:	607b      	str	r3, [r7, #4]
}
 801579c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801579e:	4b0f      	ldr	r3, [pc, #60]	; (80157dc <vPortEnterCritical+0x58>)
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	3301      	adds	r3, #1
 80157a4:	4a0d      	ldr	r2, [pc, #52]	; (80157dc <vPortEnterCritical+0x58>)
 80157a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80157a8:	4b0c      	ldr	r3, [pc, #48]	; (80157dc <vPortEnterCritical+0x58>)
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	2b01      	cmp	r3, #1
 80157ae:	d10f      	bne.n	80157d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80157b0:	4b0b      	ldr	r3, [pc, #44]	; (80157e0 <vPortEnterCritical+0x5c>)
 80157b2:	681b      	ldr	r3, [r3, #0]
 80157b4:	b2db      	uxtb	r3, r3
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d00a      	beq.n	80157d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80157ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157be:	f383 8811 	msr	BASEPRI, r3
 80157c2:	f3bf 8f6f 	isb	sy
 80157c6:	f3bf 8f4f 	dsb	sy
 80157ca:	603b      	str	r3, [r7, #0]
}
 80157cc:	bf00      	nop
 80157ce:	e7fe      	b.n	80157ce <vPortEnterCritical+0x4a>
	}
}
 80157d0:	bf00      	nop
 80157d2:	370c      	adds	r7, #12
 80157d4:	46bd      	mov	sp, r7
 80157d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157da:	4770      	bx	lr
 80157dc:	2000015c 	.word	0x2000015c
 80157e0:	e000ed04 	.word	0xe000ed04

080157e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80157e4:	b480      	push	{r7}
 80157e6:	b083      	sub	sp, #12
 80157e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80157ea:	4b12      	ldr	r3, [pc, #72]	; (8015834 <vPortExitCritical+0x50>)
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d10a      	bne.n	8015808 <vPortExitCritical+0x24>
	__asm volatile
 80157f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157f6:	f383 8811 	msr	BASEPRI, r3
 80157fa:	f3bf 8f6f 	isb	sy
 80157fe:	f3bf 8f4f 	dsb	sy
 8015802:	607b      	str	r3, [r7, #4]
}
 8015804:	bf00      	nop
 8015806:	e7fe      	b.n	8015806 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015808:	4b0a      	ldr	r3, [pc, #40]	; (8015834 <vPortExitCritical+0x50>)
 801580a:	681b      	ldr	r3, [r3, #0]
 801580c:	3b01      	subs	r3, #1
 801580e:	4a09      	ldr	r2, [pc, #36]	; (8015834 <vPortExitCritical+0x50>)
 8015810:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015812:	4b08      	ldr	r3, [pc, #32]	; (8015834 <vPortExitCritical+0x50>)
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	2b00      	cmp	r3, #0
 8015818:	d105      	bne.n	8015826 <vPortExitCritical+0x42>
 801581a:	2300      	movs	r3, #0
 801581c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801581e:	683b      	ldr	r3, [r7, #0]
 8015820:	f383 8811 	msr	BASEPRI, r3
}
 8015824:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015826:	bf00      	nop
 8015828:	370c      	adds	r7, #12
 801582a:	46bd      	mov	sp, r7
 801582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015830:	4770      	bx	lr
 8015832:	bf00      	nop
 8015834:	2000015c 	.word	0x2000015c
	...

08015840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015840:	f3ef 8009 	mrs	r0, PSP
 8015844:	f3bf 8f6f 	isb	sy
 8015848:	4b15      	ldr	r3, [pc, #84]	; (80158a0 <pxCurrentTCBConst>)
 801584a:	681a      	ldr	r2, [r3, #0]
 801584c:	f01e 0f10 	tst.w	lr, #16
 8015850:	bf08      	it	eq
 8015852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801585a:	6010      	str	r0, [r2, #0]
 801585c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015860:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015864:	f380 8811 	msr	BASEPRI, r0
 8015868:	f3bf 8f4f 	dsb	sy
 801586c:	f3bf 8f6f 	isb	sy
 8015870:	f7fe fc84 	bl	801417c <vTaskSwitchContext>
 8015874:	f04f 0000 	mov.w	r0, #0
 8015878:	f380 8811 	msr	BASEPRI, r0
 801587c:	bc09      	pop	{r0, r3}
 801587e:	6819      	ldr	r1, [r3, #0]
 8015880:	6808      	ldr	r0, [r1, #0]
 8015882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015886:	f01e 0f10 	tst.w	lr, #16
 801588a:	bf08      	it	eq
 801588c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015890:	f380 8809 	msr	PSP, r0
 8015894:	f3bf 8f6f 	isb	sy
 8015898:	4770      	bx	lr
 801589a:	bf00      	nop
 801589c:	f3af 8000 	nop.w

080158a0 <pxCurrentTCBConst>:
 80158a0:	20000f6c 	.word	0x20000f6c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80158a4:	bf00      	nop
 80158a6:	bf00      	nop

080158a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b082      	sub	sp, #8
 80158ac:	af00      	add	r7, sp, #0
	__asm volatile
 80158ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158b2:	f383 8811 	msr	BASEPRI, r3
 80158b6:	f3bf 8f6f 	isb	sy
 80158ba:	f3bf 8f4f 	dsb	sy
 80158be:	607b      	str	r3, [r7, #4]
}
 80158c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80158c2:	f7fe fba1 	bl	8014008 <xTaskIncrementTick>
 80158c6:	4603      	mov	r3, r0
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d003      	beq.n	80158d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80158cc:	4b06      	ldr	r3, [pc, #24]	; (80158e8 <xPortSysTickHandler+0x40>)
 80158ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80158d2:	601a      	str	r2, [r3, #0]
 80158d4:	2300      	movs	r3, #0
 80158d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80158d8:	683b      	ldr	r3, [r7, #0]
 80158da:	f383 8811 	msr	BASEPRI, r3
}
 80158de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80158e0:	bf00      	nop
 80158e2:	3708      	adds	r7, #8
 80158e4:	46bd      	mov	sp, r7
 80158e6:	bd80      	pop	{r7, pc}
 80158e8:	e000ed04 	.word	0xe000ed04

080158ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80158ec:	b480      	push	{r7}
 80158ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80158f0:	4b0b      	ldr	r3, [pc, #44]	; (8015920 <vPortSetupTimerInterrupt+0x34>)
 80158f2:	2200      	movs	r2, #0
 80158f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80158f6:	4b0b      	ldr	r3, [pc, #44]	; (8015924 <vPortSetupTimerInterrupt+0x38>)
 80158f8:	2200      	movs	r2, #0
 80158fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80158fc:	4b0a      	ldr	r3, [pc, #40]	; (8015928 <vPortSetupTimerInterrupt+0x3c>)
 80158fe:	681b      	ldr	r3, [r3, #0]
 8015900:	4a0a      	ldr	r2, [pc, #40]	; (801592c <vPortSetupTimerInterrupt+0x40>)
 8015902:	fba2 2303 	umull	r2, r3, r2, r3
 8015906:	099b      	lsrs	r3, r3, #6
 8015908:	4a09      	ldr	r2, [pc, #36]	; (8015930 <vPortSetupTimerInterrupt+0x44>)
 801590a:	3b01      	subs	r3, #1
 801590c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801590e:	4b04      	ldr	r3, [pc, #16]	; (8015920 <vPortSetupTimerInterrupt+0x34>)
 8015910:	2207      	movs	r2, #7
 8015912:	601a      	str	r2, [r3, #0]
}
 8015914:	bf00      	nop
 8015916:	46bd      	mov	sp, r7
 8015918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801591c:	4770      	bx	lr
 801591e:	bf00      	nop
 8015920:	e000e010 	.word	0xe000e010
 8015924:	e000e018 	.word	0xe000e018
 8015928:	20000004 	.word	0x20000004
 801592c:	10624dd3 	.word	0x10624dd3
 8015930:	e000e014 	.word	0xe000e014

08015934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015934:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015944 <vPortEnableVFP+0x10>
 8015938:	6801      	ldr	r1, [r0, #0]
 801593a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801593e:	6001      	str	r1, [r0, #0]
 8015940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015942:	bf00      	nop
 8015944:	e000ed88 	.word	0xe000ed88

08015948 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015948:	b480      	push	{r7}
 801594a:	b085      	sub	sp, #20
 801594c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801594e:	f3ef 8305 	mrs	r3, IPSR
 8015952:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	2b0f      	cmp	r3, #15
 8015958:	d914      	bls.n	8015984 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801595a:	4a17      	ldr	r2, [pc, #92]	; (80159b8 <vPortValidateInterruptPriority+0x70>)
 801595c:	68fb      	ldr	r3, [r7, #12]
 801595e:	4413      	add	r3, r2
 8015960:	781b      	ldrb	r3, [r3, #0]
 8015962:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015964:	4b15      	ldr	r3, [pc, #84]	; (80159bc <vPortValidateInterruptPriority+0x74>)
 8015966:	781b      	ldrb	r3, [r3, #0]
 8015968:	7afa      	ldrb	r2, [r7, #11]
 801596a:	429a      	cmp	r2, r3
 801596c:	d20a      	bcs.n	8015984 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801596e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015972:	f383 8811 	msr	BASEPRI, r3
 8015976:	f3bf 8f6f 	isb	sy
 801597a:	f3bf 8f4f 	dsb	sy
 801597e:	607b      	str	r3, [r7, #4]
}
 8015980:	bf00      	nop
 8015982:	e7fe      	b.n	8015982 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015984:	4b0e      	ldr	r3, [pc, #56]	; (80159c0 <vPortValidateInterruptPriority+0x78>)
 8015986:	681b      	ldr	r3, [r3, #0]
 8015988:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801598c:	4b0d      	ldr	r3, [pc, #52]	; (80159c4 <vPortValidateInterruptPriority+0x7c>)
 801598e:	681b      	ldr	r3, [r3, #0]
 8015990:	429a      	cmp	r2, r3
 8015992:	d90a      	bls.n	80159aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8015994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015998:	f383 8811 	msr	BASEPRI, r3
 801599c:	f3bf 8f6f 	isb	sy
 80159a0:	f3bf 8f4f 	dsb	sy
 80159a4:	603b      	str	r3, [r7, #0]
}
 80159a6:	bf00      	nop
 80159a8:	e7fe      	b.n	80159a8 <vPortValidateInterruptPriority+0x60>
	}
 80159aa:	bf00      	nop
 80159ac:	3714      	adds	r7, #20
 80159ae:	46bd      	mov	sp, r7
 80159b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159b4:	4770      	bx	lr
 80159b6:	bf00      	nop
 80159b8:	e000e3f0 	.word	0xe000e3f0
 80159bc:	200015a0 	.word	0x200015a0
 80159c0:	e000ed0c 	.word	0xe000ed0c
 80159c4:	200015a4 	.word	0x200015a4

080159c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80159c8:	b580      	push	{r7, lr}
 80159ca:	b08a      	sub	sp, #40	; 0x28
 80159cc:	af00      	add	r7, sp, #0
 80159ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80159d0:	2300      	movs	r3, #0
 80159d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80159d4:	f7fe f9cc 	bl	8013d70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80159d8:	4b5b      	ldr	r3, [pc, #364]	; (8015b48 <pvPortMalloc+0x180>)
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d101      	bne.n	80159e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80159e0:	f000 f92c 	bl	8015c3c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80159e4:	4b59      	ldr	r3, [pc, #356]	; (8015b4c <pvPortMalloc+0x184>)
 80159e6:	681a      	ldr	r2, [r3, #0]
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	4013      	ands	r3, r2
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	f040 8093 	bne.w	8015b18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	d01d      	beq.n	8015a34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80159f8:	2208      	movs	r2, #8
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	4413      	add	r3, r2
 80159fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	f003 0307 	and.w	r3, r3, #7
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d014      	beq.n	8015a34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	f023 0307 	bic.w	r3, r3, #7
 8015a10:	3308      	adds	r3, #8
 8015a12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	f003 0307 	and.w	r3, r3, #7
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d00a      	beq.n	8015a34 <pvPortMalloc+0x6c>
	__asm volatile
 8015a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a22:	f383 8811 	msr	BASEPRI, r3
 8015a26:	f3bf 8f6f 	isb	sy
 8015a2a:	f3bf 8f4f 	dsb	sy
 8015a2e:	617b      	str	r3, [r7, #20]
}
 8015a30:	bf00      	nop
 8015a32:	e7fe      	b.n	8015a32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d06e      	beq.n	8015b18 <pvPortMalloc+0x150>
 8015a3a:	4b45      	ldr	r3, [pc, #276]	; (8015b50 <pvPortMalloc+0x188>)
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	687a      	ldr	r2, [r7, #4]
 8015a40:	429a      	cmp	r2, r3
 8015a42:	d869      	bhi.n	8015b18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015a44:	4b43      	ldr	r3, [pc, #268]	; (8015b54 <pvPortMalloc+0x18c>)
 8015a46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015a48:	4b42      	ldr	r3, [pc, #264]	; (8015b54 <pvPortMalloc+0x18c>)
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015a4e:	e004      	b.n	8015a5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8015a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a5c:	685b      	ldr	r3, [r3, #4]
 8015a5e:	687a      	ldr	r2, [r7, #4]
 8015a60:	429a      	cmp	r2, r3
 8015a62:	d903      	bls.n	8015a6c <pvPortMalloc+0xa4>
 8015a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a66:	681b      	ldr	r3, [r3, #0]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d1f1      	bne.n	8015a50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015a6c:	4b36      	ldr	r3, [pc, #216]	; (8015b48 <pvPortMalloc+0x180>)
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a72:	429a      	cmp	r2, r3
 8015a74:	d050      	beq.n	8015b18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015a76:	6a3b      	ldr	r3, [r7, #32]
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	2208      	movs	r2, #8
 8015a7c:	4413      	add	r3, r2
 8015a7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a82:	681a      	ldr	r2, [r3, #0]
 8015a84:	6a3b      	ldr	r3, [r7, #32]
 8015a86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a8a:	685a      	ldr	r2, [r3, #4]
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	1ad2      	subs	r2, r2, r3
 8015a90:	2308      	movs	r3, #8
 8015a92:	005b      	lsls	r3, r3, #1
 8015a94:	429a      	cmp	r2, r3
 8015a96:	d91f      	bls.n	8015ad8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	4413      	add	r3, r2
 8015a9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015aa0:	69bb      	ldr	r3, [r7, #24]
 8015aa2:	f003 0307 	and.w	r3, r3, #7
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d00a      	beq.n	8015ac0 <pvPortMalloc+0xf8>
	__asm volatile
 8015aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015aae:	f383 8811 	msr	BASEPRI, r3
 8015ab2:	f3bf 8f6f 	isb	sy
 8015ab6:	f3bf 8f4f 	dsb	sy
 8015aba:	613b      	str	r3, [r7, #16]
}
 8015abc:	bf00      	nop
 8015abe:	e7fe      	b.n	8015abe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ac2:	685a      	ldr	r2, [r3, #4]
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	1ad2      	subs	r2, r2, r3
 8015ac8:	69bb      	ldr	r3, [r7, #24]
 8015aca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ace:	687a      	ldr	r2, [r7, #4]
 8015ad0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015ad2:	69b8      	ldr	r0, [r7, #24]
 8015ad4:	f000 f914 	bl	8015d00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015ad8:	4b1d      	ldr	r3, [pc, #116]	; (8015b50 <pvPortMalloc+0x188>)
 8015ada:	681a      	ldr	r2, [r3, #0]
 8015adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ade:	685b      	ldr	r3, [r3, #4]
 8015ae0:	1ad3      	subs	r3, r2, r3
 8015ae2:	4a1b      	ldr	r2, [pc, #108]	; (8015b50 <pvPortMalloc+0x188>)
 8015ae4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015ae6:	4b1a      	ldr	r3, [pc, #104]	; (8015b50 <pvPortMalloc+0x188>)
 8015ae8:	681a      	ldr	r2, [r3, #0]
 8015aea:	4b1b      	ldr	r3, [pc, #108]	; (8015b58 <pvPortMalloc+0x190>)
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	429a      	cmp	r2, r3
 8015af0:	d203      	bcs.n	8015afa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015af2:	4b17      	ldr	r3, [pc, #92]	; (8015b50 <pvPortMalloc+0x188>)
 8015af4:	681b      	ldr	r3, [r3, #0]
 8015af6:	4a18      	ldr	r2, [pc, #96]	; (8015b58 <pvPortMalloc+0x190>)
 8015af8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015afc:	685a      	ldr	r2, [r3, #4]
 8015afe:	4b13      	ldr	r3, [pc, #76]	; (8015b4c <pvPortMalloc+0x184>)
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	431a      	orrs	r2, r3
 8015b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015b0e:	4b13      	ldr	r3, [pc, #76]	; (8015b5c <pvPortMalloc+0x194>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	3301      	adds	r3, #1
 8015b14:	4a11      	ldr	r2, [pc, #68]	; (8015b5c <pvPortMalloc+0x194>)
 8015b16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015b18:	f7fe f938 	bl	8013d8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015b1c:	69fb      	ldr	r3, [r7, #28]
 8015b1e:	f003 0307 	and.w	r3, r3, #7
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d00a      	beq.n	8015b3c <pvPortMalloc+0x174>
	__asm volatile
 8015b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b2a:	f383 8811 	msr	BASEPRI, r3
 8015b2e:	f3bf 8f6f 	isb	sy
 8015b32:	f3bf 8f4f 	dsb	sy
 8015b36:	60fb      	str	r3, [r7, #12]
}
 8015b38:	bf00      	nop
 8015b3a:	e7fe      	b.n	8015b3a <pvPortMalloc+0x172>
	return pvReturn;
 8015b3c:	69fb      	ldr	r3, [r7, #28]
}
 8015b3e:	4618      	mov	r0, r3
 8015b40:	3728      	adds	r7, #40	; 0x28
 8015b42:	46bd      	mov	sp, r7
 8015b44:	bd80      	pop	{r7, pc}
 8015b46:	bf00      	nop
 8015b48:	20005c00 	.word	0x20005c00
 8015b4c:	20005c14 	.word	0x20005c14
 8015b50:	20005c04 	.word	0x20005c04
 8015b54:	20005bf8 	.word	0x20005bf8
 8015b58:	20005c08 	.word	0x20005c08
 8015b5c:	20005c0c 	.word	0x20005c0c

08015b60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b086      	sub	sp, #24
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d04d      	beq.n	8015c0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015b72:	2308      	movs	r3, #8
 8015b74:	425b      	negs	r3, r3
 8015b76:	697a      	ldr	r2, [r7, #20]
 8015b78:	4413      	add	r3, r2
 8015b7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015b7c:	697b      	ldr	r3, [r7, #20]
 8015b7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015b80:	693b      	ldr	r3, [r7, #16]
 8015b82:	685a      	ldr	r2, [r3, #4]
 8015b84:	4b24      	ldr	r3, [pc, #144]	; (8015c18 <vPortFree+0xb8>)
 8015b86:	681b      	ldr	r3, [r3, #0]
 8015b88:	4013      	ands	r3, r2
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d10a      	bne.n	8015ba4 <vPortFree+0x44>
	__asm volatile
 8015b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b92:	f383 8811 	msr	BASEPRI, r3
 8015b96:	f3bf 8f6f 	isb	sy
 8015b9a:	f3bf 8f4f 	dsb	sy
 8015b9e:	60fb      	str	r3, [r7, #12]
}
 8015ba0:	bf00      	nop
 8015ba2:	e7fe      	b.n	8015ba2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015ba4:	693b      	ldr	r3, [r7, #16]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d00a      	beq.n	8015bc2 <vPortFree+0x62>
	__asm volatile
 8015bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bb0:	f383 8811 	msr	BASEPRI, r3
 8015bb4:	f3bf 8f6f 	isb	sy
 8015bb8:	f3bf 8f4f 	dsb	sy
 8015bbc:	60bb      	str	r3, [r7, #8]
}
 8015bbe:	bf00      	nop
 8015bc0:	e7fe      	b.n	8015bc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015bc2:	693b      	ldr	r3, [r7, #16]
 8015bc4:	685a      	ldr	r2, [r3, #4]
 8015bc6:	4b14      	ldr	r3, [pc, #80]	; (8015c18 <vPortFree+0xb8>)
 8015bc8:	681b      	ldr	r3, [r3, #0]
 8015bca:	4013      	ands	r3, r2
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d01e      	beq.n	8015c0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015bd0:	693b      	ldr	r3, [r7, #16]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d11a      	bne.n	8015c0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015bd8:	693b      	ldr	r3, [r7, #16]
 8015bda:	685a      	ldr	r2, [r3, #4]
 8015bdc:	4b0e      	ldr	r3, [pc, #56]	; (8015c18 <vPortFree+0xb8>)
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	43db      	mvns	r3, r3
 8015be2:	401a      	ands	r2, r3
 8015be4:	693b      	ldr	r3, [r7, #16]
 8015be6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015be8:	f7fe f8c2 	bl	8013d70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015bec:	693b      	ldr	r3, [r7, #16]
 8015bee:	685a      	ldr	r2, [r3, #4]
 8015bf0:	4b0a      	ldr	r3, [pc, #40]	; (8015c1c <vPortFree+0xbc>)
 8015bf2:	681b      	ldr	r3, [r3, #0]
 8015bf4:	4413      	add	r3, r2
 8015bf6:	4a09      	ldr	r2, [pc, #36]	; (8015c1c <vPortFree+0xbc>)
 8015bf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015bfa:	6938      	ldr	r0, [r7, #16]
 8015bfc:	f000 f880 	bl	8015d00 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8015c00:	4b07      	ldr	r3, [pc, #28]	; (8015c20 <vPortFree+0xc0>)
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	3301      	adds	r3, #1
 8015c06:	4a06      	ldr	r2, [pc, #24]	; (8015c20 <vPortFree+0xc0>)
 8015c08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015c0a:	f7fe f8bf 	bl	8013d8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015c0e:	bf00      	nop
 8015c10:	3718      	adds	r7, #24
 8015c12:	46bd      	mov	sp, r7
 8015c14:	bd80      	pop	{r7, pc}
 8015c16:	bf00      	nop
 8015c18:	20005c14 	.word	0x20005c14
 8015c1c:	20005c04 	.word	0x20005c04
 8015c20:	20005c10 	.word	0x20005c10

08015c24 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8015c24:	b480      	push	{r7}
 8015c26:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8015c28:	4b03      	ldr	r3, [pc, #12]	; (8015c38 <xPortGetFreeHeapSize+0x14>)
 8015c2a:	681b      	ldr	r3, [r3, #0]
}
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	46bd      	mov	sp, r7
 8015c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c34:	4770      	bx	lr
 8015c36:	bf00      	nop
 8015c38:	20005c04 	.word	0x20005c04

08015c3c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015c3c:	b480      	push	{r7}
 8015c3e:	b085      	sub	sp, #20
 8015c40:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015c42:	f244 6350 	movw	r3, #18000	; 0x4650
 8015c46:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015c48:	4b27      	ldr	r3, [pc, #156]	; (8015ce8 <prvHeapInit+0xac>)
 8015c4a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015c4c:	68fb      	ldr	r3, [r7, #12]
 8015c4e:	f003 0307 	and.w	r3, r3, #7
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d00c      	beq.n	8015c70 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	3307      	adds	r3, #7
 8015c5a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	f023 0307 	bic.w	r3, r3, #7
 8015c62:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015c64:	68ba      	ldr	r2, [r7, #8]
 8015c66:	68fb      	ldr	r3, [r7, #12]
 8015c68:	1ad3      	subs	r3, r2, r3
 8015c6a:	4a1f      	ldr	r2, [pc, #124]	; (8015ce8 <prvHeapInit+0xac>)
 8015c6c:	4413      	add	r3, r2
 8015c6e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015c74:	4a1d      	ldr	r2, [pc, #116]	; (8015cec <prvHeapInit+0xb0>)
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015c7a:	4b1c      	ldr	r3, [pc, #112]	; (8015cec <prvHeapInit+0xb0>)
 8015c7c:	2200      	movs	r2, #0
 8015c7e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	68ba      	ldr	r2, [r7, #8]
 8015c84:	4413      	add	r3, r2
 8015c86:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015c88:	2208      	movs	r2, #8
 8015c8a:	68fb      	ldr	r3, [r7, #12]
 8015c8c:	1a9b      	subs	r3, r3, r2
 8015c8e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	f023 0307 	bic.w	r3, r3, #7
 8015c96:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015c98:	68fb      	ldr	r3, [r7, #12]
 8015c9a:	4a15      	ldr	r2, [pc, #84]	; (8015cf0 <prvHeapInit+0xb4>)
 8015c9c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015c9e:	4b14      	ldr	r3, [pc, #80]	; (8015cf0 <prvHeapInit+0xb4>)
 8015ca0:	681b      	ldr	r3, [r3, #0]
 8015ca2:	2200      	movs	r2, #0
 8015ca4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015ca6:	4b12      	ldr	r3, [pc, #72]	; (8015cf0 <prvHeapInit+0xb4>)
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	2200      	movs	r2, #0
 8015cac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	68fa      	ldr	r2, [r7, #12]
 8015cb6:	1ad2      	subs	r2, r2, r3
 8015cb8:	683b      	ldr	r3, [r7, #0]
 8015cba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015cbc:	4b0c      	ldr	r3, [pc, #48]	; (8015cf0 <prvHeapInit+0xb4>)
 8015cbe:	681a      	ldr	r2, [r3, #0]
 8015cc0:	683b      	ldr	r3, [r7, #0]
 8015cc2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015cc4:	683b      	ldr	r3, [r7, #0]
 8015cc6:	685b      	ldr	r3, [r3, #4]
 8015cc8:	4a0a      	ldr	r2, [pc, #40]	; (8015cf4 <prvHeapInit+0xb8>)
 8015cca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015ccc:	683b      	ldr	r3, [r7, #0]
 8015cce:	685b      	ldr	r3, [r3, #4]
 8015cd0:	4a09      	ldr	r2, [pc, #36]	; (8015cf8 <prvHeapInit+0xbc>)
 8015cd2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015cd4:	4b09      	ldr	r3, [pc, #36]	; (8015cfc <prvHeapInit+0xc0>)
 8015cd6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015cda:	601a      	str	r2, [r3, #0]
}
 8015cdc:	bf00      	nop
 8015cde:	3714      	adds	r7, #20
 8015ce0:	46bd      	mov	sp, r7
 8015ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce6:	4770      	bx	lr
 8015ce8:	200015a8 	.word	0x200015a8
 8015cec:	20005bf8 	.word	0x20005bf8
 8015cf0:	20005c00 	.word	0x20005c00
 8015cf4:	20005c08 	.word	0x20005c08
 8015cf8:	20005c04 	.word	0x20005c04
 8015cfc:	20005c14 	.word	0x20005c14

08015d00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015d00:	b480      	push	{r7}
 8015d02:	b085      	sub	sp, #20
 8015d04:	af00      	add	r7, sp, #0
 8015d06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015d08:	4b28      	ldr	r3, [pc, #160]	; (8015dac <prvInsertBlockIntoFreeList+0xac>)
 8015d0a:	60fb      	str	r3, [r7, #12]
 8015d0c:	e002      	b.n	8015d14 <prvInsertBlockIntoFreeList+0x14>
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	60fb      	str	r3, [r7, #12]
 8015d14:	68fb      	ldr	r3, [r7, #12]
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	687a      	ldr	r2, [r7, #4]
 8015d1a:	429a      	cmp	r2, r3
 8015d1c:	d8f7      	bhi.n	8015d0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	685b      	ldr	r3, [r3, #4]
 8015d26:	68ba      	ldr	r2, [r7, #8]
 8015d28:	4413      	add	r3, r2
 8015d2a:	687a      	ldr	r2, [r7, #4]
 8015d2c:	429a      	cmp	r2, r3
 8015d2e:	d108      	bne.n	8015d42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	685a      	ldr	r2, [r3, #4]
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	685b      	ldr	r3, [r3, #4]
 8015d38:	441a      	add	r2, r3
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015d3e:	68fb      	ldr	r3, [r7, #12]
 8015d40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	685b      	ldr	r3, [r3, #4]
 8015d4a:	68ba      	ldr	r2, [r7, #8]
 8015d4c:	441a      	add	r2, r3
 8015d4e:	68fb      	ldr	r3, [r7, #12]
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	429a      	cmp	r2, r3
 8015d54:	d118      	bne.n	8015d88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	681a      	ldr	r2, [r3, #0]
 8015d5a:	4b15      	ldr	r3, [pc, #84]	; (8015db0 <prvInsertBlockIntoFreeList+0xb0>)
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	429a      	cmp	r2, r3
 8015d60:	d00d      	beq.n	8015d7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	685a      	ldr	r2, [r3, #4]
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	685b      	ldr	r3, [r3, #4]
 8015d6c:	441a      	add	r2, r3
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	681a      	ldr	r2, [r3, #0]
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	601a      	str	r2, [r3, #0]
 8015d7c:	e008      	b.n	8015d90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015d7e:	4b0c      	ldr	r3, [pc, #48]	; (8015db0 <prvInsertBlockIntoFreeList+0xb0>)
 8015d80:	681a      	ldr	r2, [r3, #0]
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	601a      	str	r2, [r3, #0]
 8015d86:	e003      	b.n	8015d90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	681a      	ldr	r2, [r3, #0]
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015d90:	68fa      	ldr	r2, [r7, #12]
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	429a      	cmp	r2, r3
 8015d96:	d002      	beq.n	8015d9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015d98:	68fb      	ldr	r3, [r7, #12]
 8015d9a:	687a      	ldr	r2, [r7, #4]
 8015d9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d9e:	bf00      	nop
 8015da0:	3714      	adds	r7, #20
 8015da2:	46bd      	mov	sp, r7
 8015da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da8:	4770      	bx	lr
 8015daa:	bf00      	nop
 8015dac:	20005bf8 	.word	0x20005bf8
 8015db0:	20005c00 	.word	0x20005c00

08015db4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015db8:	2200      	movs	r2, #0
 8015dba:	4912      	ldr	r1, [pc, #72]	; (8015e04 <MX_USB_DEVICE_Init+0x50>)
 8015dbc:	4812      	ldr	r0, [pc, #72]	; (8015e08 <MX_USB_DEVICE_Init+0x54>)
 8015dbe:	f7f7 fba5 	bl	800d50c <USBD_Init>
 8015dc2:	4603      	mov	r3, r0
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d001      	beq.n	8015dcc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015dc8:	f7ee fe4c 	bl	8004a64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015dcc:	490f      	ldr	r1, [pc, #60]	; (8015e0c <MX_USB_DEVICE_Init+0x58>)
 8015dce:	480e      	ldr	r0, [pc, #56]	; (8015e08 <MX_USB_DEVICE_Init+0x54>)
 8015dd0:	f7f7 fbcc 	bl	800d56c <USBD_RegisterClass>
 8015dd4:	4603      	mov	r3, r0
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d001      	beq.n	8015dde <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8015dda:	f7ee fe43 	bl	8004a64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8015dde:	490c      	ldr	r1, [pc, #48]	; (8015e10 <MX_USB_DEVICE_Init+0x5c>)
 8015de0:	4809      	ldr	r0, [pc, #36]	; (8015e08 <MX_USB_DEVICE_Init+0x54>)
 8015de2:	f7f7 faed 	bl	800d3c0 <USBD_CDC_RegisterInterface>
 8015de6:	4603      	mov	r3, r0
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d001      	beq.n	8015df0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8015dec:	f7ee fe3a 	bl	8004a64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8015df0:	4805      	ldr	r0, [pc, #20]	; (8015e08 <MX_USB_DEVICE_Init+0x54>)
 8015df2:	f7f7 fbe2 	bl	800d5ba <USBD_Start>
 8015df6:	4603      	mov	r3, r0
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d001      	beq.n	8015e00 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015dfc:	f7ee fe32 	bl	8004a64 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015e00:	bf00      	nop
 8015e02:	bd80      	pop	{r7, pc}
 8015e04:	20000174 	.word	0x20000174
 8015e08:	2001b770 	.word	0x2001b770
 8015e0c:	20000058 	.word	0x20000058
 8015e10:	20000160 	.word	0x20000160

08015e14 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8015e14:	b580      	push	{r7, lr}
 8015e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8015e18:	2200      	movs	r2, #0
 8015e1a:	4905      	ldr	r1, [pc, #20]	; (8015e30 <CDC_Init_FS+0x1c>)
 8015e1c:	4805      	ldr	r0, [pc, #20]	; (8015e34 <CDC_Init_FS+0x20>)
 8015e1e:	f7f7 fae4 	bl	800d3ea <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8015e22:	4905      	ldr	r1, [pc, #20]	; (8015e38 <CDC_Init_FS+0x24>)
 8015e24:	4803      	ldr	r0, [pc, #12]	; (8015e34 <CDC_Init_FS+0x20>)
 8015e26:	f7f7 fafe 	bl	800d426 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8015e2a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015e2c:	4618      	mov	r0, r3
 8015e2e:	bd80      	pop	{r7, pc}
 8015e30:	2001c240 	.word	0x2001c240
 8015e34:	2001b770 	.word	0x2001b770
 8015e38:	2001ba40 	.word	0x2001ba40

08015e3c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015e3c:	b480      	push	{r7}
 8015e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015e40:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8015e42:	4618      	mov	r0, r3
 8015e44:	46bd      	mov	sp, r7
 8015e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e4a:	4770      	bx	lr

08015e4c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8015e4c:	b480      	push	{r7}
 8015e4e:	b083      	sub	sp, #12
 8015e50:	af00      	add	r7, sp, #0
 8015e52:	4603      	mov	r3, r0
 8015e54:	6039      	str	r1, [r7, #0]
 8015e56:	71fb      	strb	r3, [r7, #7]
 8015e58:	4613      	mov	r3, r2
 8015e5a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8015e5c:	79fb      	ldrb	r3, [r7, #7]
 8015e5e:	2b23      	cmp	r3, #35	; 0x23
 8015e60:	d84a      	bhi.n	8015ef8 <CDC_Control_FS+0xac>
 8015e62:	a201      	add	r2, pc, #4	; (adr r2, 8015e68 <CDC_Control_FS+0x1c>)
 8015e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e68:	08015ef9 	.word	0x08015ef9
 8015e6c:	08015ef9 	.word	0x08015ef9
 8015e70:	08015ef9 	.word	0x08015ef9
 8015e74:	08015ef9 	.word	0x08015ef9
 8015e78:	08015ef9 	.word	0x08015ef9
 8015e7c:	08015ef9 	.word	0x08015ef9
 8015e80:	08015ef9 	.word	0x08015ef9
 8015e84:	08015ef9 	.word	0x08015ef9
 8015e88:	08015ef9 	.word	0x08015ef9
 8015e8c:	08015ef9 	.word	0x08015ef9
 8015e90:	08015ef9 	.word	0x08015ef9
 8015e94:	08015ef9 	.word	0x08015ef9
 8015e98:	08015ef9 	.word	0x08015ef9
 8015e9c:	08015ef9 	.word	0x08015ef9
 8015ea0:	08015ef9 	.word	0x08015ef9
 8015ea4:	08015ef9 	.word	0x08015ef9
 8015ea8:	08015ef9 	.word	0x08015ef9
 8015eac:	08015ef9 	.word	0x08015ef9
 8015eb0:	08015ef9 	.word	0x08015ef9
 8015eb4:	08015ef9 	.word	0x08015ef9
 8015eb8:	08015ef9 	.word	0x08015ef9
 8015ebc:	08015ef9 	.word	0x08015ef9
 8015ec0:	08015ef9 	.word	0x08015ef9
 8015ec4:	08015ef9 	.word	0x08015ef9
 8015ec8:	08015ef9 	.word	0x08015ef9
 8015ecc:	08015ef9 	.word	0x08015ef9
 8015ed0:	08015ef9 	.word	0x08015ef9
 8015ed4:	08015ef9 	.word	0x08015ef9
 8015ed8:	08015ef9 	.word	0x08015ef9
 8015edc:	08015ef9 	.word	0x08015ef9
 8015ee0:	08015ef9 	.word	0x08015ef9
 8015ee4:	08015ef9 	.word	0x08015ef9
 8015ee8:	08015ef9 	.word	0x08015ef9
 8015eec:	08015ef9 	.word	0x08015ef9
 8015ef0:	08015ef9 	.word	0x08015ef9
 8015ef4:	08015ef9 	.word	0x08015ef9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8015ef8:	bf00      	nop
  }

  return (USBD_OK);
 8015efa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8015efc:	4618      	mov	r0, r3
 8015efe:	370c      	adds	r7, #12
 8015f00:	46bd      	mov	sp, r7
 8015f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f06:	4770      	bx	lr

08015f08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b082      	sub	sp, #8
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	6078      	str	r0, [r7, #4]
 8015f10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015f12:	6879      	ldr	r1, [r7, #4]
 8015f14:	4805      	ldr	r0, [pc, #20]	; (8015f2c <CDC_Receive_FS+0x24>)
 8015f16:	f7f7 fa86 	bl	800d426 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8015f1a:	4804      	ldr	r0, [pc, #16]	; (8015f2c <CDC_Receive_FS+0x24>)
 8015f1c:	f7f7 facc 	bl	800d4b8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015f20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015f22:	4618      	mov	r0, r3
 8015f24:	3708      	adds	r7, #8
 8015f26:	46bd      	mov	sp, r7
 8015f28:	bd80      	pop	{r7, pc}
 8015f2a:	bf00      	nop
 8015f2c:	2001b770 	.word	0x2001b770

08015f30 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015f30:	b580      	push	{r7, lr}
 8015f32:	b084      	sub	sp, #16
 8015f34:	af00      	add	r7, sp, #0
 8015f36:	6078      	str	r0, [r7, #4]
 8015f38:	460b      	mov	r3, r1
 8015f3a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015f40:	4b0d      	ldr	r3, [pc, #52]	; (8015f78 <CDC_Transmit_FS+0x48>)
 8015f42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015f46:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8015f48:	68bb      	ldr	r3, [r7, #8]
 8015f4a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d001      	beq.n	8015f56 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8015f52:	2301      	movs	r3, #1
 8015f54:	e00b      	b.n	8015f6e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8015f56:	887b      	ldrh	r3, [r7, #2]
 8015f58:	461a      	mov	r2, r3
 8015f5a:	6879      	ldr	r1, [r7, #4]
 8015f5c:	4806      	ldr	r0, [pc, #24]	; (8015f78 <CDC_Transmit_FS+0x48>)
 8015f5e:	f7f7 fa44 	bl	800d3ea <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015f62:	4805      	ldr	r0, [pc, #20]	; (8015f78 <CDC_Transmit_FS+0x48>)
 8015f64:	f7f7 fa78 	bl	800d458 <USBD_CDC_TransmitPacket>
 8015f68:	4603      	mov	r3, r0
 8015f6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f6e:	4618      	mov	r0, r3
 8015f70:	3710      	adds	r7, #16
 8015f72:	46bd      	mov	sp, r7
 8015f74:	bd80      	pop	{r7, pc}
 8015f76:	bf00      	nop
 8015f78:	2001b770 	.word	0x2001b770

08015f7c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015f7c:	b480      	push	{r7}
 8015f7e:	b087      	sub	sp, #28
 8015f80:	af00      	add	r7, sp, #0
 8015f82:	60f8      	str	r0, [r7, #12]
 8015f84:	60b9      	str	r1, [r7, #8]
 8015f86:	4613      	mov	r3, r2
 8015f88:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8015f8a:	2300      	movs	r3, #0
 8015f8c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015f8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015f92:	4618      	mov	r0, r3
 8015f94:	371c      	adds	r7, #28
 8015f96:	46bd      	mov	sp, r7
 8015f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f9c:	4770      	bx	lr
	...

08015fa0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015fa0:	b480      	push	{r7}
 8015fa2:	b083      	sub	sp, #12
 8015fa4:	af00      	add	r7, sp, #0
 8015fa6:	4603      	mov	r3, r0
 8015fa8:	6039      	str	r1, [r7, #0]
 8015faa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8015fac:	683b      	ldr	r3, [r7, #0]
 8015fae:	2212      	movs	r2, #18
 8015fb0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8015fb2:	4b03      	ldr	r3, [pc, #12]	; (8015fc0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	370c      	adds	r7, #12
 8015fb8:	46bd      	mov	sp, r7
 8015fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fbe:	4770      	bx	lr
 8015fc0:	20000190 	.word	0x20000190

08015fc4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015fc4:	b480      	push	{r7}
 8015fc6:	b083      	sub	sp, #12
 8015fc8:	af00      	add	r7, sp, #0
 8015fca:	4603      	mov	r3, r0
 8015fcc:	6039      	str	r1, [r7, #0]
 8015fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015fd0:	683b      	ldr	r3, [r7, #0]
 8015fd2:	2204      	movs	r2, #4
 8015fd4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8015fd6:	4b03      	ldr	r3, [pc, #12]	; (8015fe4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8015fd8:	4618      	mov	r0, r3
 8015fda:	370c      	adds	r7, #12
 8015fdc:	46bd      	mov	sp, r7
 8015fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fe2:	4770      	bx	lr
 8015fe4:	200001a4 	.word	0x200001a4

08015fe8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015fe8:	b580      	push	{r7, lr}
 8015fea:	b082      	sub	sp, #8
 8015fec:	af00      	add	r7, sp, #0
 8015fee:	4603      	mov	r3, r0
 8015ff0:	6039      	str	r1, [r7, #0]
 8015ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015ff4:	79fb      	ldrb	r3, [r7, #7]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d105      	bne.n	8016006 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8015ffa:	683a      	ldr	r2, [r7, #0]
 8015ffc:	4907      	ldr	r1, [pc, #28]	; (801601c <USBD_FS_ProductStrDescriptor+0x34>)
 8015ffe:	4808      	ldr	r0, [pc, #32]	; (8016020 <USBD_FS_ProductStrDescriptor+0x38>)
 8016000:	f7f8 fb0d 	bl	800e61e <USBD_GetString>
 8016004:	e004      	b.n	8016010 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8016006:	683a      	ldr	r2, [r7, #0]
 8016008:	4904      	ldr	r1, [pc, #16]	; (801601c <USBD_FS_ProductStrDescriptor+0x34>)
 801600a:	4805      	ldr	r0, [pc, #20]	; (8016020 <USBD_FS_ProductStrDescriptor+0x38>)
 801600c:	f7f8 fb07 	bl	800e61e <USBD_GetString>
  }
  return USBD_StrDesc;
 8016010:	4b02      	ldr	r3, [pc, #8]	; (801601c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8016012:	4618      	mov	r0, r3
 8016014:	3708      	adds	r7, #8
 8016016:	46bd      	mov	sp, r7
 8016018:	bd80      	pop	{r7, pc}
 801601a:	bf00      	nop
 801601c:	2001ca40 	.word	0x2001ca40
 8016020:	08019e4c 	.word	0x08019e4c

08016024 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016024:	b580      	push	{r7, lr}
 8016026:	b082      	sub	sp, #8
 8016028:	af00      	add	r7, sp, #0
 801602a:	4603      	mov	r3, r0
 801602c:	6039      	str	r1, [r7, #0]
 801602e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016030:	683a      	ldr	r2, [r7, #0]
 8016032:	4904      	ldr	r1, [pc, #16]	; (8016044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8016034:	4804      	ldr	r0, [pc, #16]	; (8016048 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8016036:	f7f8 faf2 	bl	800e61e <USBD_GetString>
  return USBD_StrDesc;
 801603a:	4b02      	ldr	r3, [pc, #8]	; (8016044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801603c:	4618      	mov	r0, r3
 801603e:	3708      	adds	r7, #8
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}
 8016044:	2001ca40 	.word	0x2001ca40
 8016048:	08019e64 	.word	0x08019e64

0801604c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801604c:	b580      	push	{r7, lr}
 801604e:	b082      	sub	sp, #8
 8016050:	af00      	add	r7, sp, #0
 8016052:	4603      	mov	r3, r0
 8016054:	6039      	str	r1, [r7, #0]
 8016056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016058:	683b      	ldr	r3, [r7, #0]
 801605a:	221a      	movs	r2, #26
 801605c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801605e:	f000 f843 	bl	80160e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8016062:	4b02      	ldr	r3, [pc, #8]	; (801606c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016064:	4618      	mov	r0, r3
 8016066:	3708      	adds	r7, #8
 8016068:	46bd      	mov	sp, r7
 801606a:	bd80      	pop	{r7, pc}
 801606c:	200001a8 	.word	0x200001a8

08016070 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b082      	sub	sp, #8
 8016074:	af00      	add	r7, sp, #0
 8016076:	4603      	mov	r3, r0
 8016078:	6039      	str	r1, [r7, #0]
 801607a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801607c:	79fb      	ldrb	r3, [r7, #7]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d105      	bne.n	801608e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016082:	683a      	ldr	r2, [r7, #0]
 8016084:	4907      	ldr	r1, [pc, #28]	; (80160a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016086:	4808      	ldr	r0, [pc, #32]	; (80160a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016088:	f7f8 fac9 	bl	800e61e <USBD_GetString>
 801608c:	e004      	b.n	8016098 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801608e:	683a      	ldr	r2, [r7, #0]
 8016090:	4904      	ldr	r1, [pc, #16]	; (80160a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016092:	4805      	ldr	r0, [pc, #20]	; (80160a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016094:	f7f8 fac3 	bl	800e61e <USBD_GetString>
  }
  return USBD_StrDesc;
 8016098:	4b02      	ldr	r3, [pc, #8]	; (80160a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801609a:	4618      	mov	r0, r3
 801609c:	3708      	adds	r7, #8
 801609e:	46bd      	mov	sp, r7
 80160a0:	bd80      	pop	{r7, pc}
 80160a2:	bf00      	nop
 80160a4:	2001ca40 	.word	0x2001ca40
 80160a8:	08019e78 	.word	0x08019e78

080160ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b082      	sub	sp, #8
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	4603      	mov	r3, r0
 80160b4:	6039      	str	r1, [r7, #0]
 80160b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80160b8:	79fb      	ldrb	r3, [r7, #7]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d105      	bne.n	80160ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80160be:	683a      	ldr	r2, [r7, #0]
 80160c0:	4907      	ldr	r1, [pc, #28]	; (80160e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80160c2:	4808      	ldr	r0, [pc, #32]	; (80160e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80160c4:	f7f8 faab 	bl	800e61e <USBD_GetString>
 80160c8:	e004      	b.n	80160d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80160ca:	683a      	ldr	r2, [r7, #0]
 80160cc:	4904      	ldr	r1, [pc, #16]	; (80160e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80160ce:	4805      	ldr	r0, [pc, #20]	; (80160e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80160d0:	f7f8 faa5 	bl	800e61e <USBD_GetString>
  }
  return USBD_StrDesc;
 80160d4:	4b02      	ldr	r3, [pc, #8]	; (80160e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80160d6:	4618      	mov	r0, r3
 80160d8:	3708      	adds	r7, #8
 80160da:	46bd      	mov	sp, r7
 80160dc:	bd80      	pop	{r7, pc}
 80160de:	bf00      	nop
 80160e0:	2001ca40 	.word	0x2001ca40
 80160e4:	08019e84 	.word	0x08019e84

080160e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b084      	sub	sp, #16
 80160ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80160ee:	4b0f      	ldr	r3, [pc, #60]	; (801612c <Get_SerialNum+0x44>)
 80160f0:	681b      	ldr	r3, [r3, #0]
 80160f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80160f4:	4b0e      	ldr	r3, [pc, #56]	; (8016130 <Get_SerialNum+0x48>)
 80160f6:	681b      	ldr	r3, [r3, #0]
 80160f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80160fa:	4b0e      	ldr	r3, [pc, #56]	; (8016134 <Get_SerialNum+0x4c>)
 80160fc:	681b      	ldr	r3, [r3, #0]
 80160fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016100:	68fa      	ldr	r2, [r7, #12]
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	4413      	add	r3, r2
 8016106:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d009      	beq.n	8016122 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801610e:	2208      	movs	r2, #8
 8016110:	4909      	ldr	r1, [pc, #36]	; (8016138 <Get_SerialNum+0x50>)
 8016112:	68f8      	ldr	r0, [r7, #12]
 8016114:	f000 f814 	bl	8016140 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016118:	2204      	movs	r2, #4
 801611a:	4908      	ldr	r1, [pc, #32]	; (801613c <Get_SerialNum+0x54>)
 801611c:	68b8      	ldr	r0, [r7, #8]
 801611e:	f000 f80f 	bl	8016140 <IntToUnicode>
  }
}
 8016122:	bf00      	nop
 8016124:	3710      	adds	r7, #16
 8016126:	46bd      	mov	sp, r7
 8016128:	bd80      	pop	{r7, pc}
 801612a:	bf00      	nop
 801612c:	1fff7a10 	.word	0x1fff7a10
 8016130:	1fff7a14 	.word	0x1fff7a14
 8016134:	1fff7a18 	.word	0x1fff7a18
 8016138:	200001aa 	.word	0x200001aa
 801613c:	200001ba 	.word	0x200001ba

08016140 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016140:	b480      	push	{r7}
 8016142:	b087      	sub	sp, #28
 8016144:	af00      	add	r7, sp, #0
 8016146:	60f8      	str	r0, [r7, #12]
 8016148:	60b9      	str	r1, [r7, #8]
 801614a:	4613      	mov	r3, r2
 801614c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801614e:	2300      	movs	r3, #0
 8016150:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016152:	2300      	movs	r3, #0
 8016154:	75fb      	strb	r3, [r7, #23]
 8016156:	e027      	b.n	80161a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	0f1b      	lsrs	r3, r3, #28
 801615c:	2b09      	cmp	r3, #9
 801615e:	d80b      	bhi.n	8016178 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	0f1b      	lsrs	r3, r3, #28
 8016164:	b2da      	uxtb	r2, r3
 8016166:	7dfb      	ldrb	r3, [r7, #23]
 8016168:	005b      	lsls	r3, r3, #1
 801616a:	4619      	mov	r1, r3
 801616c:	68bb      	ldr	r3, [r7, #8]
 801616e:	440b      	add	r3, r1
 8016170:	3230      	adds	r2, #48	; 0x30
 8016172:	b2d2      	uxtb	r2, r2
 8016174:	701a      	strb	r2, [r3, #0]
 8016176:	e00a      	b.n	801618e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	0f1b      	lsrs	r3, r3, #28
 801617c:	b2da      	uxtb	r2, r3
 801617e:	7dfb      	ldrb	r3, [r7, #23]
 8016180:	005b      	lsls	r3, r3, #1
 8016182:	4619      	mov	r1, r3
 8016184:	68bb      	ldr	r3, [r7, #8]
 8016186:	440b      	add	r3, r1
 8016188:	3237      	adds	r2, #55	; 0x37
 801618a:	b2d2      	uxtb	r2, r2
 801618c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	011b      	lsls	r3, r3, #4
 8016192:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016194:	7dfb      	ldrb	r3, [r7, #23]
 8016196:	005b      	lsls	r3, r3, #1
 8016198:	3301      	adds	r3, #1
 801619a:	68ba      	ldr	r2, [r7, #8]
 801619c:	4413      	add	r3, r2
 801619e:	2200      	movs	r2, #0
 80161a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80161a2:	7dfb      	ldrb	r3, [r7, #23]
 80161a4:	3301      	adds	r3, #1
 80161a6:	75fb      	strb	r3, [r7, #23]
 80161a8:	7dfa      	ldrb	r2, [r7, #23]
 80161aa:	79fb      	ldrb	r3, [r7, #7]
 80161ac:	429a      	cmp	r2, r3
 80161ae:	d3d3      	bcc.n	8016158 <IntToUnicode+0x18>
  }
}
 80161b0:	bf00      	nop
 80161b2:	bf00      	nop
 80161b4:	371c      	adds	r7, #28
 80161b6:	46bd      	mov	sp, r7
 80161b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161bc:	4770      	bx	lr
	...

080161c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80161c0:	b580      	push	{r7, lr}
 80161c2:	b08a      	sub	sp, #40	; 0x28
 80161c4:	af00      	add	r7, sp, #0
 80161c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80161c8:	f107 0314 	add.w	r3, r7, #20
 80161cc:	2200      	movs	r2, #0
 80161ce:	601a      	str	r2, [r3, #0]
 80161d0:	605a      	str	r2, [r3, #4]
 80161d2:	609a      	str	r2, [r3, #8]
 80161d4:	60da      	str	r2, [r3, #12]
 80161d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	681b      	ldr	r3, [r3, #0]
 80161dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80161e0:	d147      	bne.n	8016272 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80161e2:	2300      	movs	r3, #0
 80161e4:	613b      	str	r3, [r7, #16]
 80161e6:	4b25      	ldr	r3, [pc, #148]	; (801627c <HAL_PCD_MspInit+0xbc>)
 80161e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161ea:	4a24      	ldr	r2, [pc, #144]	; (801627c <HAL_PCD_MspInit+0xbc>)
 80161ec:	f043 0301 	orr.w	r3, r3, #1
 80161f0:	6313      	str	r3, [r2, #48]	; 0x30
 80161f2:	4b22      	ldr	r3, [pc, #136]	; (801627c <HAL_PCD_MspInit+0xbc>)
 80161f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161f6:	f003 0301 	and.w	r3, r3, #1
 80161fa:	613b      	str	r3, [r7, #16]
 80161fc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80161fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8016202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8016204:	2300      	movs	r3, #0
 8016206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016208:	2300      	movs	r3, #0
 801620a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 801620c:	f107 0314 	add.w	r3, r7, #20
 8016210:	4619      	mov	r1, r3
 8016212:	481b      	ldr	r0, [pc, #108]	; (8016280 <HAL_PCD_MspInit+0xc0>)
 8016214:	f7f0 f82a 	bl	800626c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8016218:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 801621c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801621e:	2302      	movs	r3, #2
 8016220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016222:	2300      	movs	r3, #0
 8016224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8016226:	2300      	movs	r3, #0
 8016228:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801622a:	230a      	movs	r3, #10
 801622c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801622e:	f107 0314 	add.w	r3, r7, #20
 8016232:	4619      	mov	r1, r3
 8016234:	4812      	ldr	r0, [pc, #72]	; (8016280 <HAL_PCD_MspInit+0xc0>)
 8016236:	f7f0 f819 	bl	800626c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801623a:	4b10      	ldr	r3, [pc, #64]	; (801627c <HAL_PCD_MspInit+0xbc>)
 801623c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801623e:	4a0f      	ldr	r2, [pc, #60]	; (801627c <HAL_PCD_MspInit+0xbc>)
 8016240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016244:	6353      	str	r3, [r2, #52]	; 0x34
 8016246:	2300      	movs	r3, #0
 8016248:	60fb      	str	r3, [r7, #12]
 801624a:	4b0c      	ldr	r3, [pc, #48]	; (801627c <HAL_PCD_MspInit+0xbc>)
 801624c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801624e:	4a0b      	ldr	r2, [pc, #44]	; (801627c <HAL_PCD_MspInit+0xbc>)
 8016250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016254:	6453      	str	r3, [r2, #68]	; 0x44
 8016256:	4b09      	ldr	r3, [pc, #36]	; (801627c <HAL_PCD_MspInit+0xbc>)
 8016258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801625a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801625e:	60fb      	str	r3, [r7, #12]
 8016260:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8016262:	2200      	movs	r2, #0
 8016264:	2105      	movs	r1, #5
 8016266:	2043      	movs	r0, #67	; 0x43
 8016268:	f7ef fcca 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801626c:	2043      	movs	r0, #67	; 0x43
 801626e:	f7ef fce3 	bl	8005c38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8016272:	bf00      	nop
 8016274:	3728      	adds	r7, #40	; 0x28
 8016276:	46bd      	mov	sp, r7
 8016278:	bd80      	pop	{r7, pc}
 801627a:	bf00      	nop
 801627c:	40023800 	.word	0x40023800
 8016280:	40020000 	.word	0x40020000

08016284 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016284:	b580      	push	{r7, lr}
 8016286:	b082      	sub	sp, #8
 8016288:	af00      	add	r7, sp, #0
 801628a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8016298:	4619      	mov	r1, r3
 801629a:	4610      	mov	r0, r2
 801629c:	f7f7 f9d8 	bl	800d650 <USBD_LL_SetupStage>
}
 80162a0:	bf00      	nop
 80162a2:	3708      	adds	r7, #8
 80162a4:	46bd      	mov	sp, r7
 80162a6:	bd80      	pop	{r7, pc}

080162a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80162a8:	b580      	push	{r7, lr}
 80162aa:	b082      	sub	sp, #8
 80162ac:	af00      	add	r7, sp, #0
 80162ae:	6078      	str	r0, [r7, #4]
 80162b0:	460b      	mov	r3, r1
 80162b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80162ba:	78fa      	ldrb	r2, [r7, #3]
 80162bc:	6879      	ldr	r1, [r7, #4]
 80162be:	4613      	mov	r3, r2
 80162c0:	00db      	lsls	r3, r3, #3
 80162c2:	1a9b      	subs	r3, r3, r2
 80162c4:	009b      	lsls	r3, r3, #2
 80162c6:	440b      	add	r3, r1
 80162c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80162cc:	681a      	ldr	r2, [r3, #0]
 80162ce:	78fb      	ldrb	r3, [r7, #3]
 80162d0:	4619      	mov	r1, r3
 80162d2:	f7f7 fa12 	bl	800d6fa <USBD_LL_DataOutStage>
}
 80162d6:	bf00      	nop
 80162d8:	3708      	adds	r7, #8
 80162da:	46bd      	mov	sp, r7
 80162dc:	bd80      	pop	{r7, pc}

080162de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80162de:	b580      	push	{r7, lr}
 80162e0:	b082      	sub	sp, #8
 80162e2:	af00      	add	r7, sp, #0
 80162e4:	6078      	str	r0, [r7, #4]
 80162e6:	460b      	mov	r3, r1
 80162e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80162f0:	78fa      	ldrb	r2, [r7, #3]
 80162f2:	6879      	ldr	r1, [r7, #4]
 80162f4:	4613      	mov	r3, r2
 80162f6:	00db      	lsls	r3, r3, #3
 80162f8:	1a9b      	subs	r3, r3, r2
 80162fa:	009b      	lsls	r3, r3, #2
 80162fc:	440b      	add	r3, r1
 80162fe:	3348      	adds	r3, #72	; 0x48
 8016300:	681a      	ldr	r2, [r3, #0]
 8016302:	78fb      	ldrb	r3, [r7, #3]
 8016304:	4619      	mov	r1, r3
 8016306:	f7f7 fa5b 	bl	800d7c0 <USBD_LL_DataInStage>
}
 801630a:	bf00      	nop
 801630c:	3708      	adds	r7, #8
 801630e:	46bd      	mov	sp, r7
 8016310:	bd80      	pop	{r7, pc}

08016312 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016312:	b580      	push	{r7, lr}
 8016314:	b082      	sub	sp, #8
 8016316:	af00      	add	r7, sp, #0
 8016318:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016320:	4618      	mov	r0, r3
 8016322:	f7f7 fb6f 	bl	800da04 <USBD_LL_SOF>
}
 8016326:	bf00      	nop
 8016328:	3708      	adds	r7, #8
 801632a:	46bd      	mov	sp, r7
 801632c:	bd80      	pop	{r7, pc}

0801632e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801632e:	b580      	push	{r7, lr}
 8016330:	b084      	sub	sp, #16
 8016332:	af00      	add	r7, sp, #0
 8016334:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016336:	2301      	movs	r3, #1
 8016338:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	68db      	ldr	r3, [r3, #12]
 801633e:	2b00      	cmp	r3, #0
 8016340:	d102      	bne.n	8016348 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016342:	2300      	movs	r3, #0
 8016344:	73fb      	strb	r3, [r7, #15]
 8016346:	e008      	b.n	801635a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	68db      	ldr	r3, [r3, #12]
 801634c:	2b02      	cmp	r3, #2
 801634e:	d102      	bne.n	8016356 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016350:	2301      	movs	r3, #1
 8016352:	73fb      	strb	r3, [r7, #15]
 8016354:	e001      	b.n	801635a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8016356:	f7ee fb85 	bl	8004a64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016360:	7bfa      	ldrb	r2, [r7, #15]
 8016362:	4611      	mov	r1, r2
 8016364:	4618      	mov	r0, r3
 8016366:	f7f7 fb0f 	bl	800d988 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8016370:	4618      	mov	r0, r3
 8016372:	f7f7 fabb 	bl	800d8ec <USBD_LL_Reset>
}
 8016376:	bf00      	nop
 8016378:	3710      	adds	r7, #16
 801637a:	46bd      	mov	sp, r7
 801637c:	bd80      	pop	{r7, pc}
	...

08016380 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016380:	b580      	push	{r7, lr}
 8016382:	b082      	sub	sp, #8
 8016384:	af00      	add	r7, sp, #0
 8016386:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801638e:	4618      	mov	r0, r3
 8016390:	f7f7 fb0a 	bl	800d9a8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	687a      	ldr	r2, [r7, #4]
 80163a0:	6812      	ldr	r2, [r2, #0]
 80163a2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80163a6:	f043 0301 	orr.w	r3, r3, #1
 80163aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	6a1b      	ldr	r3, [r3, #32]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d005      	beq.n	80163c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80163b4:	4b04      	ldr	r3, [pc, #16]	; (80163c8 <HAL_PCD_SuspendCallback+0x48>)
 80163b6:	691b      	ldr	r3, [r3, #16]
 80163b8:	4a03      	ldr	r2, [pc, #12]	; (80163c8 <HAL_PCD_SuspendCallback+0x48>)
 80163ba:	f043 0306 	orr.w	r3, r3, #6
 80163be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80163c0:	bf00      	nop
 80163c2:	3708      	adds	r7, #8
 80163c4:	46bd      	mov	sp, r7
 80163c6:	bd80      	pop	{r7, pc}
 80163c8:	e000ed00 	.word	0xe000ed00

080163cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b082      	sub	sp, #8
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80163da:	4618      	mov	r0, r3
 80163dc:	f7f7 fafa 	bl	800d9d4 <USBD_LL_Resume>
}
 80163e0:	bf00      	nop
 80163e2:	3708      	adds	r7, #8
 80163e4:	46bd      	mov	sp, r7
 80163e6:	bd80      	pop	{r7, pc}

080163e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80163e8:	b580      	push	{r7, lr}
 80163ea:	b082      	sub	sp, #8
 80163ec:	af00      	add	r7, sp, #0
 80163ee:	6078      	str	r0, [r7, #4]
 80163f0:	460b      	mov	r3, r1
 80163f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80163fa:	78fa      	ldrb	r2, [r7, #3]
 80163fc:	4611      	mov	r1, r2
 80163fe:	4618      	mov	r0, r3
 8016400:	f7f7 fb48 	bl	800da94 <USBD_LL_IsoOUTIncomplete>
}
 8016404:	bf00      	nop
 8016406:	3708      	adds	r7, #8
 8016408:	46bd      	mov	sp, r7
 801640a:	bd80      	pop	{r7, pc}

0801640c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801640c:	b580      	push	{r7, lr}
 801640e:	b082      	sub	sp, #8
 8016410:	af00      	add	r7, sp, #0
 8016412:	6078      	str	r0, [r7, #4]
 8016414:	460b      	mov	r3, r1
 8016416:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801641e:	78fa      	ldrb	r2, [r7, #3]
 8016420:	4611      	mov	r1, r2
 8016422:	4618      	mov	r0, r3
 8016424:	f7f7 fb10 	bl	800da48 <USBD_LL_IsoINIncomplete>
}
 8016428:	bf00      	nop
 801642a:	3708      	adds	r7, #8
 801642c:	46bd      	mov	sp, r7
 801642e:	bd80      	pop	{r7, pc}

08016430 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016430:	b580      	push	{r7, lr}
 8016432:	b082      	sub	sp, #8
 8016434:	af00      	add	r7, sp, #0
 8016436:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801643e:	4618      	mov	r0, r3
 8016440:	f7f7 fb4e 	bl	800dae0 <USBD_LL_DevConnected>
}
 8016444:	bf00      	nop
 8016446:	3708      	adds	r7, #8
 8016448:	46bd      	mov	sp, r7
 801644a:	bd80      	pop	{r7, pc}

0801644c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801644c:	b580      	push	{r7, lr}
 801644e:	b082      	sub	sp, #8
 8016450:	af00      	add	r7, sp, #0
 8016452:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801645a:	4618      	mov	r0, r3
 801645c:	f7f7 fb4b 	bl	800daf6 <USBD_LL_DevDisconnected>
}
 8016460:	bf00      	nop
 8016462:	3708      	adds	r7, #8
 8016464:	46bd      	mov	sp, r7
 8016466:	bd80      	pop	{r7, pc}

08016468 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b082      	sub	sp, #8
 801646c:	af00      	add	r7, sp, #0
 801646e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	781b      	ldrb	r3, [r3, #0]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d13c      	bne.n	80164f2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8016478:	4a20      	ldr	r2, [pc, #128]	; (80164fc <USBD_LL_Init+0x94>)
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	4a1e      	ldr	r2, [pc, #120]	; (80164fc <USBD_LL_Init+0x94>)
 8016484:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8016488:	4b1c      	ldr	r3, [pc, #112]	; (80164fc <USBD_LL_Init+0x94>)
 801648a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801648e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8016490:	4b1a      	ldr	r3, [pc, #104]	; (80164fc <USBD_LL_Init+0x94>)
 8016492:	2204      	movs	r2, #4
 8016494:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8016496:	4b19      	ldr	r3, [pc, #100]	; (80164fc <USBD_LL_Init+0x94>)
 8016498:	2202      	movs	r2, #2
 801649a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801649c:	4b17      	ldr	r3, [pc, #92]	; (80164fc <USBD_LL_Init+0x94>)
 801649e:	2200      	movs	r2, #0
 80164a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80164a2:	4b16      	ldr	r3, [pc, #88]	; (80164fc <USBD_LL_Init+0x94>)
 80164a4:	2202      	movs	r2, #2
 80164a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80164a8:	4b14      	ldr	r3, [pc, #80]	; (80164fc <USBD_LL_Init+0x94>)
 80164aa:	2200      	movs	r2, #0
 80164ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80164ae:	4b13      	ldr	r3, [pc, #76]	; (80164fc <USBD_LL_Init+0x94>)
 80164b0:	2200      	movs	r2, #0
 80164b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80164b4:	4b11      	ldr	r3, [pc, #68]	; (80164fc <USBD_LL_Init+0x94>)
 80164b6:	2200      	movs	r2, #0
 80164b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80164ba:	4b10      	ldr	r3, [pc, #64]	; (80164fc <USBD_LL_Init+0x94>)
 80164bc:	2200      	movs	r2, #0
 80164be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80164c0:	4b0e      	ldr	r3, [pc, #56]	; (80164fc <USBD_LL_Init+0x94>)
 80164c2:	2200      	movs	r2, #0
 80164c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80164c6:	480d      	ldr	r0, [pc, #52]	; (80164fc <USBD_LL_Init+0x94>)
 80164c8:	f7f1 fb29 	bl	8007b1e <HAL_PCD_Init>
 80164cc:	4603      	mov	r3, r0
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d001      	beq.n	80164d6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80164d2:	f7ee fac7 	bl	8004a64 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80164d6:	2180      	movs	r1, #128	; 0x80
 80164d8:	4808      	ldr	r0, [pc, #32]	; (80164fc <USBD_LL_Init+0x94>)
 80164da:	f7f2 fc86 	bl	8008dea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80164de:	2240      	movs	r2, #64	; 0x40
 80164e0:	2100      	movs	r1, #0
 80164e2:	4806      	ldr	r0, [pc, #24]	; (80164fc <USBD_LL_Init+0x94>)
 80164e4:	f7f2 fc3a 	bl	8008d5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80164e8:	2280      	movs	r2, #128	; 0x80
 80164ea:	2101      	movs	r1, #1
 80164ec:	4803      	ldr	r0, [pc, #12]	; (80164fc <USBD_LL_Init+0x94>)
 80164ee:	f7f2 fc35 	bl	8008d5c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80164f2:	2300      	movs	r3, #0
}
 80164f4:	4618      	mov	r0, r3
 80164f6:	3708      	adds	r7, #8
 80164f8:	46bd      	mov	sp, r7
 80164fa:	bd80      	pop	{r7, pc}
 80164fc:	2001cc40 	.word	0x2001cc40

08016500 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016500:	b580      	push	{r7, lr}
 8016502:	b084      	sub	sp, #16
 8016504:	af00      	add	r7, sp, #0
 8016506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016508:	2300      	movs	r3, #0
 801650a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801650c:	2300      	movs	r3, #0
 801650e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016516:	4618      	mov	r0, r3
 8016518:	f7f1 fc1e 	bl	8007d58 <HAL_PCD_Start>
 801651c:	4603      	mov	r3, r0
 801651e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016520:	7bfb      	ldrb	r3, [r7, #15]
 8016522:	4618      	mov	r0, r3
 8016524:	f000 f942 	bl	80167ac <USBD_Get_USB_Status>
 8016528:	4603      	mov	r3, r0
 801652a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801652c:	7bbb      	ldrb	r3, [r7, #14]
}
 801652e:	4618      	mov	r0, r3
 8016530:	3710      	adds	r7, #16
 8016532:	46bd      	mov	sp, r7
 8016534:	bd80      	pop	{r7, pc}

08016536 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016536:	b580      	push	{r7, lr}
 8016538:	b084      	sub	sp, #16
 801653a:	af00      	add	r7, sp, #0
 801653c:	6078      	str	r0, [r7, #4]
 801653e:	4608      	mov	r0, r1
 8016540:	4611      	mov	r1, r2
 8016542:	461a      	mov	r2, r3
 8016544:	4603      	mov	r3, r0
 8016546:	70fb      	strb	r3, [r7, #3]
 8016548:	460b      	mov	r3, r1
 801654a:	70bb      	strb	r3, [r7, #2]
 801654c:	4613      	mov	r3, r2
 801654e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016550:	2300      	movs	r3, #0
 8016552:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016554:	2300      	movs	r3, #0
 8016556:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801655e:	78bb      	ldrb	r3, [r7, #2]
 8016560:	883a      	ldrh	r2, [r7, #0]
 8016562:	78f9      	ldrb	r1, [r7, #3]
 8016564:	f7f2 f802 	bl	800856c <HAL_PCD_EP_Open>
 8016568:	4603      	mov	r3, r0
 801656a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801656c:	7bfb      	ldrb	r3, [r7, #15]
 801656e:	4618      	mov	r0, r3
 8016570:	f000 f91c 	bl	80167ac <USBD_Get_USB_Status>
 8016574:	4603      	mov	r3, r0
 8016576:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016578:	7bbb      	ldrb	r3, [r7, #14]
}
 801657a:	4618      	mov	r0, r3
 801657c:	3710      	adds	r7, #16
 801657e:	46bd      	mov	sp, r7
 8016580:	bd80      	pop	{r7, pc}

08016582 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016582:	b580      	push	{r7, lr}
 8016584:	b084      	sub	sp, #16
 8016586:	af00      	add	r7, sp, #0
 8016588:	6078      	str	r0, [r7, #4]
 801658a:	460b      	mov	r3, r1
 801658c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801658e:	2300      	movs	r3, #0
 8016590:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016592:	2300      	movs	r3, #0
 8016594:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801659c:	78fa      	ldrb	r2, [r7, #3]
 801659e:	4611      	mov	r1, r2
 80165a0:	4618      	mov	r0, r3
 80165a2:	f7f2 f84b 	bl	800863c <HAL_PCD_EP_Close>
 80165a6:	4603      	mov	r3, r0
 80165a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80165aa:	7bfb      	ldrb	r3, [r7, #15]
 80165ac:	4618      	mov	r0, r3
 80165ae:	f000 f8fd 	bl	80167ac <USBD_Get_USB_Status>
 80165b2:	4603      	mov	r3, r0
 80165b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80165b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80165b8:	4618      	mov	r0, r3
 80165ba:	3710      	adds	r7, #16
 80165bc:	46bd      	mov	sp, r7
 80165be:	bd80      	pop	{r7, pc}

080165c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	b084      	sub	sp, #16
 80165c4:	af00      	add	r7, sp, #0
 80165c6:	6078      	str	r0, [r7, #4]
 80165c8:	460b      	mov	r3, r1
 80165ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80165cc:	2300      	movs	r3, #0
 80165ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80165d0:	2300      	movs	r3, #0
 80165d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80165da:	78fa      	ldrb	r2, [r7, #3]
 80165dc:	4611      	mov	r1, r2
 80165de:	4618      	mov	r0, r3
 80165e0:	f7f2 f923 	bl	800882a <HAL_PCD_EP_SetStall>
 80165e4:	4603      	mov	r3, r0
 80165e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80165e8:	7bfb      	ldrb	r3, [r7, #15]
 80165ea:	4618      	mov	r0, r3
 80165ec:	f000 f8de 	bl	80167ac <USBD_Get_USB_Status>
 80165f0:	4603      	mov	r3, r0
 80165f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80165f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80165f6:	4618      	mov	r0, r3
 80165f8:	3710      	adds	r7, #16
 80165fa:	46bd      	mov	sp, r7
 80165fc:	bd80      	pop	{r7, pc}

080165fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80165fe:	b580      	push	{r7, lr}
 8016600:	b084      	sub	sp, #16
 8016602:	af00      	add	r7, sp, #0
 8016604:	6078      	str	r0, [r7, #4]
 8016606:	460b      	mov	r3, r1
 8016608:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801660a:	2300      	movs	r3, #0
 801660c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801660e:	2300      	movs	r3, #0
 8016610:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016618:	78fa      	ldrb	r2, [r7, #3]
 801661a:	4611      	mov	r1, r2
 801661c:	4618      	mov	r0, r3
 801661e:	f7f2 f968 	bl	80088f2 <HAL_PCD_EP_ClrStall>
 8016622:	4603      	mov	r3, r0
 8016624:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016626:	7bfb      	ldrb	r3, [r7, #15]
 8016628:	4618      	mov	r0, r3
 801662a:	f000 f8bf 	bl	80167ac <USBD_Get_USB_Status>
 801662e:	4603      	mov	r3, r0
 8016630:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016632:	7bbb      	ldrb	r3, [r7, #14]
}
 8016634:	4618      	mov	r0, r3
 8016636:	3710      	adds	r7, #16
 8016638:	46bd      	mov	sp, r7
 801663a:	bd80      	pop	{r7, pc}

0801663c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801663c:	b480      	push	{r7}
 801663e:	b085      	sub	sp, #20
 8016640:	af00      	add	r7, sp, #0
 8016642:	6078      	str	r0, [r7, #4]
 8016644:	460b      	mov	r3, r1
 8016646:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801664e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016650:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016654:	2b00      	cmp	r3, #0
 8016656:	da0b      	bge.n	8016670 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016658:	78fb      	ldrb	r3, [r7, #3]
 801665a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801665e:	68f9      	ldr	r1, [r7, #12]
 8016660:	4613      	mov	r3, r2
 8016662:	00db      	lsls	r3, r3, #3
 8016664:	1a9b      	subs	r3, r3, r2
 8016666:	009b      	lsls	r3, r3, #2
 8016668:	440b      	add	r3, r1
 801666a:	333e      	adds	r3, #62	; 0x3e
 801666c:	781b      	ldrb	r3, [r3, #0]
 801666e:	e00b      	b.n	8016688 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016670:	78fb      	ldrb	r3, [r7, #3]
 8016672:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016676:	68f9      	ldr	r1, [r7, #12]
 8016678:	4613      	mov	r3, r2
 801667a:	00db      	lsls	r3, r3, #3
 801667c:	1a9b      	subs	r3, r3, r2
 801667e:	009b      	lsls	r3, r3, #2
 8016680:	440b      	add	r3, r1
 8016682:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016686:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016688:	4618      	mov	r0, r3
 801668a:	3714      	adds	r7, #20
 801668c:	46bd      	mov	sp, r7
 801668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016692:	4770      	bx	lr

08016694 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016694:	b580      	push	{r7, lr}
 8016696:	b084      	sub	sp, #16
 8016698:	af00      	add	r7, sp, #0
 801669a:	6078      	str	r0, [r7, #4]
 801669c:	460b      	mov	r3, r1
 801669e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80166a0:	2300      	movs	r3, #0
 80166a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80166a4:	2300      	movs	r3, #0
 80166a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80166ae:	78fa      	ldrb	r2, [r7, #3]
 80166b0:	4611      	mov	r1, r2
 80166b2:	4618      	mov	r0, r3
 80166b4:	f7f1 ff35 	bl	8008522 <HAL_PCD_SetAddress>
 80166b8:	4603      	mov	r3, r0
 80166ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80166bc:	7bfb      	ldrb	r3, [r7, #15]
 80166be:	4618      	mov	r0, r3
 80166c0:	f000 f874 	bl	80167ac <USBD_Get_USB_Status>
 80166c4:	4603      	mov	r3, r0
 80166c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80166c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80166ca:	4618      	mov	r0, r3
 80166cc:	3710      	adds	r7, #16
 80166ce:	46bd      	mov	sp, r7
 80166d0:	bd80      	pop	{r7, pc}

080166d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80166d2:	b580      	push	{r7, lr}
 80166d4:	b086      	sub	sp, #24
 80166d6:	af00      	add	r7, sp, #0
 80166d8:	60f8      	str	r0, [r7, #12]
 80166da:	607a      	str	r2, [r7, #4]
 80166dc:	603b      	str	r3, [r7, #0]
 80166de:	460b      	mov	r3, r1
 80166e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80166e2:	2300      	movs	r3, #0
 80166e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80166e6:	2300      	movs	r3, #0
 80166e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80166f0:	7af9      	ldrb	r1, [r7, #11]
 80166f2:	683b      	ldr	r3, [r7, #0]
 80166f4:	687a      	ldr	r2, [r7, #4]
 80166f6:	f7f2 f84e 	bl	8008796 <HAL_PCD_EP_Transmit>
 80166fa:	4603      	mov	r3, r0
 80166fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80166fe:	7dfb      	ldrb	r3, [r7, #23]
 8016700:	4618      	mov	r0, r3
 8016702:	f000 f853 	bl	80167ac <USBD_Get_USB_Status>
 8016706:	4603      	mov	r3, r0
 8016708:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801670a:	7dbb      	ldrb	r3, [r7, #22]
}
 801670c:	4618      	mov	r0, r3
 801670e:	3718      	adds	r7, #24
 8016710:	46bd      	mov	sp, r7
 8016712:	bd80      	pop	{r7, pc}

08016714 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016714:	b580      	push	{r7, lr}
 8016716:	b086      	sub	sp, #24
 8016718:	af00      	add	r7, sp, #0
 801671a:	60f8      	str	r0, [r7, #12]
 801671c:	607a      	str	r2, [r7, #4]
 801671e:	603b      	str	r3, [r7, #0]
 8016720:	460b      	mov	r3, r1
 8016722:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016724:	2300      	movs	r3, #0
 8016726:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016728:	2300      	movs	r3, #0
 801672a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801672c:	68fb      	ldr	r3, [r7, #12]
 801672e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8016732:	7af9      	ldrb	r1, [r7, #11]
 8016734:	683b      	ldr	r3, [r7, #0]
 8016736:	687a      	ldr	r2, [r7, #4]
 8016738:	f7f1 ffca 	bl	80086d0 <HAL_PCD_EP_Receive>
 801673c:	4603      	mov	r3, r0
 801673e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016740:	7dfb      	ldrb	r3, [r7, #23]
 8016742:	4618      	mov	r0, r3
 8016744:	f000 f832 	bl	80167ac <USBD_Get_USB_Status>
 8016748:	4603      	mov	r3, r0
 801674a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801674c:	7dbb      	ldrb	r3, [r7, #22]
}
 801674e:	4618      	mov	r0, r3
 8016750:	3718      	adds	r7, #24
 8016752:	46bd      	mov	sp, r7
 8016754:	bd80      	pop	{r7, pc}

08016756 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016756:	b580      	push	{r7, lr}
 8016758:	b082      	sub	sp, #8
 801675a:	af00      	add	r7, sp, #0
 801675c:	6078      	str	r0, [r7, #4]
 801675e:	460b      	mov	r3, r1
 8016760:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016768:	78fa      	ldrb	r2, [r7, #3]
 801676a:	4611      	mov	r1, r2
 801676c:	4618      	mov	r0, r3
 801676e:	f7f1 fffa 	bl	8008766 <HAL_PCD_EP_GetRxCount>
 8016772:	4603      	mov	r3, r0
}
 8016774:	4618      	mov	r0, r3
 8016776:	3708      	adds	r7, #8
 8016778:	46bd      	mov	sp, r7
 801677a:	bd80      	pop	{r7, pc}

0801677c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801677c:	b480      	push	{r7}
 801677e:	b083      	sub	sp, #12
 8016780:	af00      	add	r7, sp, #0
 8016782:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016784:	4b03      	ldr	r3, [pc, #12]	; (8016794 <USBD_static_malloc+0x18>)
}
 8016786:	4618      	mov	r0, r3
 8016788:	370c      	adds	r7, #12
 801678a:	46bd      	mov	sp, r7
 801678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016790:	4770      	bx	lr
 8016792:	bf00      	nop
 8016794:	20005c18 	.word	0x20005c18

08016798 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8016798:	b480      	push	{r7}
 801679a:	b083      	sub	sp, #12
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]

}
 80167a0:	bf00      	nop
 80167a2:	370c      	adds	r7, #12
 80167a4:	46bd      	mov	sp, r7
 80167a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167aa:	4770      	bx	lr

080167ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80167ac:	b480      	push	{r7}
 80167ae:	b085      	sub	sp, #20
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	4603      	mov	r3, r0
 80167b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80167b6:	2300      	movs	r3, #0
 80167b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80167ba:	79fb      	ldrb	r3, [r7, #7]
 80167bc:	2b03      	cmp	r3, #3
 80167be:	d817      	bhi.n	80167f0 <USBD_Get_USB_Status+0x44>
 80167c0:	a201      	add	r2, pc, #4	; (adr r2, 80167c8 <USBD_Get_USB_Status+0x1c>)
 80167c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167c6:	bf00      	nop
 80167c8:	080167d9 	.word	0x080167d9
 80167cc:	080167df 	.word	0x080167df
 80167d0:	080167e5 	.word	0x080167e5
 80167d4:	080167eb 	.word	0x080167eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80167d8:	2300      	movs	r3, #0
 80167da:	73fb      	strb	r3, [r7, #15]
    break;
 80167dc:	e00b      	b.n	80167f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80167de:	2303      	movs	r3, #3
 80167e0:	73fb      	strb	r3, [r7, #15]
    break;
 80167e2:	e008      	b.n	80167f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80167e4:	2301      	movs	r3, #1
 80167e6:	73fb      	strb	r3, [r7, #15]
    break;
 80167e8:	e005      	b.n	80167f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80167ea:	2303      	movs	r3, #3
 80167ec:	73fb      	strb	r3, [r7, #15]
    break;
 80167ee:	e002      	b.n	80167f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80167f0:	2303      	movs	r3, #3
 80167f2:	73fb      	strb	r3, [r7, #15]
    break;
 80167f4:	bf00      	nop
  }
  return usb_status;
 80167f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3714      	adds	r7, #20
 80167fc:	46bd      	mov	sp, r7
 80167fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016802:	4770      	bx	lr

08016804 <__errno>:
 8016804:	4b01      	ldr	r3, [pc, #4]	; (801680c <__errno+0x8>)
 8016806:	6818      	ldr	r0, [r3, #0]
 8016808:	4770      	bx	lr
 801680a:	bf00      	nop
 801680c:	200001c4 	.word	0x200001c4

08016810 <std>:
 8016810:	2300      	movs	r3, #0
 8016812:	b510      	push	{r4, lr}
 8016814:	4604      	mov	r4, r0
 8016816:	e9c0 3300 	strd	r3, r3, [r0]
 801681a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801681e:	6083      	str	r3, [r0, #8]
 8016820:	8181      	strh	r1, [r0, #12]
 8016822:	6643      	str	r3, [r0, #100]	; 0x64
 8016824:	81c2      	strh	r2, [r0, #14]
 8016826:	6183      	str	r3, [r0, #24]
 8016828:	4619      	mov	r1, r3
 801682a:	2208      	movs	r2, #8
 801682c:	305c      	adds	r0, #92	; 0x5c
 801682e:	f000 f945 	bl	8016abc <memset>
 8016832:	4b05      	ldr	r3, [pc, #20]	; (8016848 <std+0x38>)
 8016834:	6263      	str	r3, [r4, #36]	; 0x24
 8016836:	4b05      	ldr	r3, [pc, #20]	; (801684c <std+0x3c>)
 8016838:	62a3      	str	r3, [r4, #40]	; 0x28
 801683a:	4b05      	ldr	r3, [pc, #20]	; (8016850 <std+0x40>)
 801683c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801683e:	4b05      	ldr	r3, [pc, #20]	; (8016854 <std+0x44>)
 8016840:	6224      	str	r4, [r4, #32]
 8016842:	6323      	str	r3, [r4, #48]	; 0x30
 8016844:	bd10      	pop	{r4, pc}
 8016846:	bf00      	nop
 8016848:	08017629 	.word	0x08017629
 801684c:	0801764b 	.word	0x0801764b
 8016850:	08017683 	.word	0x08017683
 8016854:	080176a7 	.word	0x080176a7

08016858 <_cleanup_r>:
 8016858:	4901      	ldr	r1, [pc, #4]	; (8016860 <_cleanup_r+0x8>)
 801685a:	f000 b8af 	b.w	80169bc <_fwalk_reent>
 801685e:	bf00      	nop
 8016860:	080185a5 	.word	0x080185a5

08016864 <__sfmoreglue>:
 8016864:	b570      	push	{r4, r5, r6, lr}
 8016866:	1e4a      	subs	r2, r1, #1
 8016868:	2568      	movs	r5, #104	; 0x68
 801686a:	4355      	muls	r5, r2
 801686c:	460e      	mov	r6, r1
 801686e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016872:	f000 f97b 	bl	8016b6c <_malloc_r>
 8016876:	4604      	mov	r4, r0
 8016878:	b140      	cbz	r0, 801688c <__sfmoreglue+0x28>
 801687a:	2100      	movs	r1, #0
 801687c:	e9c0 1600 	strd	r1, r6, [r0]
 8016880:	300c      	adds	r0, #12
 8016882:	60a0      	str	r0, [r4, #8]
 8016884:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016888:	f000 f918 	bl	8016abc <memset>
 801688c:	4620      	mov	r0, r4
 801688e:	bd70      	pop	{r4, r5, r6, pc}

08016890 <__sfp_lock_acquire>:
 8016890:	4801      	ldr	r0, [pc, #4]	; (8016898 <__sfp_lock_acquire+0x8>)
 8016892:	f000 b8f2 	b.w	8016a7a <__retarget_lock_acquire_recursive>
 8016896:	bf00      	nop
 8016898:	2001d050 	.word	0x2001d050

0801689c <__sfp_lock_release>:
 801689c:	4801      	ldr	r0, [pc, #4]	; (80168a4 <__sfp_lock_release+0x8>)
 801689e:	f000 b8ed 	b.w	8016a7c <__retarget_lock_release_recursive>
 80168a2:	bf00      	nop
 80168a4:	2001d050 	.word	0x2001d050

080168a8 <__sinit_lock_acquire>:
 80168a8:	4801      	ldr	r0, [pc, #4]	; (80168b0 <__sinit_lock_acquire+0x8>)
 80168aa:	f000 b8e6 	b.w	8016a7a <__retarget_lock_acquire_recursive>
 80168ae:	bf00      	nop
 80168b0:	2001d04b 	.word	0x2001d04b

080168b4 <__sinit_lock_release>:
 80168b4:	4801      	ldr	r0, [pc, #4]	; (80168bc <__sinit_lock_release+0x8>)
 80168b6:	f000 b8e1 	b.w	8016a7c <__retarget_lock_release_recursive>
 80168ba:	bf00      	nop
 80168bc:	2001d04b 	.word	0x2001d04b

080168c0 <__sinit>:
 80168c0:	b510      	push	{r4, lr}
 80168c2:	4604      	mov	r4, r0
 80168c4:	f7ff fff0 	bl	80168a8 <__sinit_lock_acquire>
 80168c8:	69a3      	ldr	r3, [r4, #24]
 80168ca:	b11b      	cbz	r3, 80168d4 <__sinit+0x14>
 80168cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80168d0:	f7ff bff0 	b.w	80168b4 <__sinit_lock_release>
 80168d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80168d8:	6523      	str	r3, [r4, #80]	; 0x50
 80168da:	4b13      	ldr	r3, [pc, #76]	; (8016928 <__sinit+0x68>)
 80168dc:	4a13      	ldr	r2, [pc, #76]	; (801692c <__sinit+0x6c>)
 80168de:	681b      	ldr	r3, [r3, #0]
 80168e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80168e2:	42a3      	cmp	r3, r4
 80168e4:	bf04      	itt	eq
 80168e6:	2301      	moveq	r3, #1
 80168e8:	61a3      	streq	r3, [r4, #24]
 80168ea:	4620      	mov	r0, r4
 80168ec:	f000 f820 	bl	8016930 <__sfp>
 80168f0:	6060      	str	r0, [r4, #4]
 80168f2:	4620      	mov	r0, r4
 80168f4:	f000 f81c 	bl	8016930 <__sfp>
 80168f8:	60a0      	str	r0, [r4, #8]
 80168fa:	4620      	mov	r0, r4
 80168fc:	f000 f818 	bl	8016930 <__sfp>
 8016900:	2200      	movs	r2, #0
 8016902:	60e0      	str	r0, [r4, #12]
 8016904:	2104      	movs	r1, #4
 8016906:	6860      	ldr	r0, [r4, #4]
 8016908:	f7ff ff82 	bl	8016810 <std>
 801690c:	68a0      	ldr	r0, [r4, #8]
 801690e:	2201      	movs	r2, #1
 8016910:	2109      	movs	r1, #9
 8016912:	f7ff ff7d 	bl	8016810 <std>
 8016916:	68e0      	ldr	r0, [r4, #12]
 8016918:	2202      	movs	r2, #2
 801691a:	2112      	movs	r1, #18
 801691c:	f7ff ff78 	bl	8016810 <std>
 8016920:	2301      	movs	r3, #1
 8016922:	61a3      	str	r3, [r4, #24]
 8016924:	e7d2      	b.n	80168cc <__sinit+0xc>
 8016926:	bf00      	nop
 8016928:	0801e168 	.word	0x0801e168
 801692c:	08016859 	.word	0x08016859

08016930 <__sfp>:
 8016930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016932:	4607      	mov	r7, r0
 8016934:	f7ff ffac 	bl	8016890 <__sfp_lock_acquire>
 8016938:	4b1e      	ldr	r3, [pc, #120]	; (80169b4 <__sfp+0x84>)
 801693a:	681e      	ldr	r6, [r3, #0]
 801693c:	69b3      	ldr	r3, [r6, #24]
 801693e:	b913      	cbnz	r3, 8016946 <__sfp+0x16>
 8016940:	4630      	mov	r0, r6
 8016942:	f7ff ffbd 	bl	80168c0 <__sinit>
 8016946:	3648      	adds	r6, #72	; 0x48
 8016948:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801694c:	3b01      	subs	r3, #1
 801694e:	d503      	bpl.n	8016958 <__sfp+0x28>
 8016950:	6833      	ldr	r3, [r6, #0]
 8016952:	b30b      	cbz	r3, 8016998 <__sfp+0x68>
 8016954:	6836      	ldr	r6, [r6, #0]
 8016956:	e7f7      	b.n	8016948 <__sfp+0x18>
 8016958:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801695c:	b9d5      	cbnz	r5, 8016994 <__sfp+0x64>
 801695e:	4b16      	ldr	r3, [pc, #88]	; (80169b8 <__sfp+0x88>)
 8016960:	60e3      	str	r3, [r4, #12]
 8016962:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016966:	6665      	str	r5, [r4, #100]	; 0x64
 8016968:	f000 f886 	bl	8016a78 <__retarget_lock_init_recursive>
 801696c:	f7ff ff96 	bl	801689c <__sfp_lock_release>
 8016970:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016974:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016978:	6025      	str	r5, [r4, #0]
 801697a:	61a5      	str	r5, [r4, #24]
 801697c:	2208      	movs	r2, #8
 801697e:	4629      	mov	r1, r5
 8016980:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016984:	f000 f89a 	bl	8016abc <memset>
 8016988:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801698c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016990:	4620      	mov	r0, r4
 8016992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016994:	3468      	adds	r4, #104	; 0x68
 8016996:	e7d9      	b.n	801694c <__sfp+0x1c>
 8016998:	2104      	movs	r1, #4
 801699a:	4638      	mov	r0, r7
 801699c:	f7ff ff62 	bl	8016864 <__sfmoreglue>
 80169a0:	4604      	mov	r4, r0
 80169a2:	6030      	str	r0, [r6, #0]
 80169a4:	2800      	cmp	r0, #0
 80169a6:	d1d5      	bne.n	8016954 <__sfp+0x24>
 80169a8:	f7ff ff78 	bl	801689c <__sfp_lock_release>
 80169ac:	230c      	movs	r3, #12
 80169ae:	603b      	str	r3, [r7, #0]
 80169b0:	e7ee      	b.n	8016990 <__sfp+0x60>
 80169b2:	bf00      	nop
 80169b4:	0801e168 	.word	0x0801e168
 80169b8:	ffff0001 	.word	0xffff0001

080169bc <_fwalk_reent>:
 80169bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169c0:	4606      	mov	r6, r0
 80169c2:	4688      	mov	r8, r1
 80169c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80169c8:	2700      	movs	r7, #0
 80169ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80169ce:	f1b9 0901 	subs.w	r9, r9, #1
 80169d2:	d505      	bpl.n	80169e0 <_fwalk_reent+0x24>
 80169d4:	6824      	ldr	r4, [r4, #0]
 80169d6:	2c00      	cmp	r4, #0
 80169d8:	d1f7      	bne.n	80169ca <_fwalk_reent+0xe>
 80169da:	4638      	mov	r0, r7
 80169dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80169e0:	89ab      	ldrh	r3, [r5, #12]
 80169e2:	2b01      	cmp	r3, #1
 80169e4:	d907      	bls.n	80169f6 <_fwalk_reent+0x3a>
 80169e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80169ea:	3301      	adds	r3, #1
 80169ec:	d003      	beq.n	80169f6 <_fwalk_reent+0x3a>
 80169ee:	4629      	mov	r1, r5
 80169f0:	4630      	mov	r0, r6
 80169f2:	47c0      	blx	r8
 80169f4:	4307      	orrs	r7, r0
 80169f6:	3568      	adds	r5, #104	; 0x68
 80169f8:	e7e9      	b.n	80169ce <_fwalk_reent+0x12>
	...

080169fc <__libc_init_array>:
 80169fc:	b570      	push	{r4, r5, r6, lr}
 80169fe:	4d0d      	ldr	r5, [pc, #52]	; (8016a34 <__libc_init_array+0x38>)
 8016a00:	4c0d      	ldr	r4, [pc, #52]	; (8016a38 <__libc_init_array+0x3c>)
 8016a02:	1b64      	subs	r4, r4, r5
 8016a04:	10a4      	asrs	r4, r4, #2
 8016a06:	2600      	movs	r6, #0
 8016a08:	42a6      	cmp	r6, r4
 8016a0a:	d109      	bne.n	8016a20 <__libc_init_array+0x24>
 8016a0c:	4d0b      	ldr	r5, [pc, #44]	; (8016a3c <__libc_init_array+0x40>)
 8016a0e:	4c0c      	ldr	r4, [pc, #48]	; (8016a40 <__libc_init_array+0x44>)
 8016a10:	f002 fea4 	bl	801975c <_init>
 8016a14:	1b64      	subs	r4, r4, r5
 8016a16:	10a4      	asrs	r4, r4, #2
 8016a18:	2600      	movs	r6, #0
 8016a1a:	42a6      	cmp	r6, r4
 8016a1c:	d105      	bne.n	8016a2a <__libc_init_array+0x2e>
 8016a1e:	bd70      	pop	{r4, r5, r6, pc}
 8016a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8016a24:	4798      	blx	r3
 8016a26:	3601      	adds	r6, #1
 8016a28:	e7ee      	b.n	8016a08 <__libc_init_array+0xc>
 8016a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8016a2e:	4798      	blx	r3
 8016a30:	3601      	adds	r6, #1
 8016a32:	e7f2      	b.n	8016a1a <__libc_init_array+0x1e>
 8016a34:	0801e51c 	.word	0x0801e51c
 8016a38:	0801e51c 	.word	0x0801e51c
 8016a3c:	0801e51c 	.word	0x0801e51c
 8016a40:	0801e520 	.word	0x0801e520

08016a44 <__itoa>:
 8016a44:	1e93      	subs	r3, r2, #2
 8016a46:	2b22      	cmp	r3, #34	; 0x22
 8016a48:	b510      	push	{r4, lr}
 8016a4a:	460c      	mov	r4, r1
 8016a4c:	d904      	bls.n	8016a58 <__itoa+0x14>
 8016a4e:	2300      	movs	r3, #0
 8016a50:	700b      	strb	r3, [r1, #0]
 8016a52:	461c      	mov	r4, r3
 8016a54:	4620      	mov	r0, r4
 8016a56:	bd10      	pop	{r4, pc}
 8016a58:	2a0a      	cmp	r2, #10
 8016a5a:	d109      	bne.n	8016a70 <__itoa+0x2c>
 8016a5c:	2800      	cmp	r0, #0
 8016a5e:	da07      	bge.n	8016a70 <__itoa+0x2c>
 8016a60:	232d      	movs	r3, #45	; 0x2d
 8016a62:	700b      	strb	r3, [r1, #0]
 8016a64:	4240      	negs	r0, r0
 8016a66:	2101      	movs	r1, #1
 8016a68:	4421      	add	r1, r4
 8016a6a:	f000 fe37 	bl	80176dc <__utoa>
 8016a6e:	e7f1      	b.n	8016a54 <__itoa+0x10>
 8016a70:	2100      	movs	r1, #0
 8016a72:	e7f9      	b.n	8016a68 <__itoa+0x24>

08016a74 <itoa>:
 8016a74:	f7ff bfe6 	b.w	8016a44 <__itoa>

08016a78 <__retarget_lock_init_recursive>:
 8016a78:	4770      	bx	lr

08016a7a <__retarget_lock_acquire_recursive>:
 8016a7a:	4770      	bx	lr

08016a7c <__retarget_lock_release_recursive>:
 8016a7c:	4770      	bx	lr
	...

08016a80 <malloc>:
 8016a80:	4b02      	ldr	r3, [pc, #8]	; (8016a8c <malloc+0xc>)
 8016a82:	4601      	mov	r1, r0
 8016a84:	6818      	ldr	r0, [r3, #0]
 8016a86:	f000 b871 	b.w	8016b6c <_malloc_r>
 8016a8a:	bf00      	nop
 8016a8c:	200001c4 	.word	0x200001c4

08016a90 <free>:
 8016a90:	4b02      	ldr	r3, [pc, #8]	; (8016a9c <free+0xc>)
 8016a92:	4601      	mov	r1, r0
 8016a94:	6818      	ldr	r0, [r3, #0]
 8016a96:	f000 b819 	b.w	8016acc <_free_r>
 8016a9a:	bf00      	nop
 8016a9c:	200001c4 	.word	0x200001c4

08016aa0 <memcpy>:
 8016aa0:	440a      	add	r2, r1
 8016aa2:	4291      	cmp	r1, r2
 8016aa4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016aa8:	d100      	bne.n	8016aac <memcpy+0xc>
 8016aaa:	4770      	bx	lr
 8016aac:	b510      	push	{r4, lr}
 8016aae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016ab2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016ab6:	4291      	cmp	r1, r2
 8016ab8:	d1f9      	bne.n	8016aae <memcpy+0xe>
 8016aba:	bd10      	pop	{r4, pc}

08016abc <memset>:
 8016abc:	4402      	add	r2, r0
 8016abe:	4603      	mov	r3, r0
 8016ac0:	4293      	cmp	r3, r2
 8016ac2:	d100      	bne.n	8016ac6 <memset+0xa>
 8016ac4:	4770      	bx	lr
 8016ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8016aca:	e7f9      	b.n	8016ac0 <memset+0x4>

08016acc <_free_r>:
 8016acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016ace:	2900      	cmp	r1, #0
 8016ad0:	d048      	beq.n	8016b64 <_free_r+0x98>
 8016ad2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016ad6:	9001      	str	r0, [sp, #4]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	f1a1 0404 	sub.w	r4, r1, #4
 8016ade:	bfb8      	it	lt
 8016ae0:	18e4      	addlt	r4, r4, r3
 8016ae2:	f001 fdb1 	bl	8018648 <__malloc_lock>
 8016ae6:	4a20      	ldr	r2, [pc, #128]	; (8016b68 <_free_r+0x9c>)
 8016ae8:	9801      	ldr	r0, [sp, #4]
 8016aea:	6813      	ldr	r3, [r2, #0]
 8016aec:	4615      	mov	r5, r2
 8016aee:	b933      	cbnz	r3, 8016afe <_free_r+0x32>
 8016af0:	6063      	str	r3, [r4, #4]
 8016af2:	6014      	str	r4, [r2, #0]
 8016af4:	b003      	add	sp, #12
 8016af6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016afa:	f001 bdab 	b.w	8018654 <__malloc_unlock>
 8016afe:	42a3      	cmp	r3, r4
 8016b00:	d90b      	bls.n	8016b1a <_free_r+0x4e>
 8016b02:	6821      	ldr	r1, [r4, #0]
 8016b04:	1862      	adds	r2, r4, r1
 8016b06:	4293      	cmp	r3, r2
 8016b08:	bf04      	itt	eq
 8016b0a:	681a      	ldreq	r2, [r3, #0]
 8016b0c:	685b      	ldreq	r3, [r3, #4]
 8016b0e:	6063      	str	r3, [r4, #4]
 8016b10:	bf04      	itt	eq
 8016b12:	1852      	addeq	r2, r2, r1
 8016b14:	6022      	streq	r2, [r4, #0]
 8016b16:	602c      	str	r4, [r5, #0]
 8016b18:	e7ec      	b.n	8016af4 <_free_r+0x28>
 8016b1a:	461a      	mov	r2, r3
 8016b1c:	685b      	ldr	r3, [r3, #4]
 8016b1e:	b10b      	cbz	r3, 8016b24 <_free_r+0x58>
 8016b20:	42a3      	cmp	r3, r4
 8016b22:	d9fa      	bls.n	8016b1a <_free_r+0x4e>
 8016b24:	6811      	ldr	r1, [r2, #0]
 8016b26:	1855      	adds	r5, r2, r1
 8016b28:	42a5      	cmp	r5, r4
 8016b2a:	d10b      	bne.n	8016b44 <_free_r+0x78>
 8016b2c:	6824      	ldr	r4, [r4, #0]
 8016b2e:	4421      	add	r1, r4
 8016b30:	1854      	adds	r4, r2, r1
 8016b32:	42a3      	cmp	r3, r4
 8016b34:	6011      	str	r1, [r2, #0]
 8016b36:	d1dd      	bne.n	8016af4 <_free_r+0x28>
 8016b38:	681c      	ldr	r4, [r3, #0]
 8016b3a:	685b      	ldr	r3, [r3, #4]
 8016b3c:	6053      	str	r3, [r2, #4]
 8016b3e:	4421      	add	r1, r4
 8016b40:	6011      	str	r1, [r2, #0]
 8016b42:	e7d7      	b.n	8016af4 <_free_r+0x28>
 8016b44:	d902      	bls.n	8016b4c <_free_r+0x80>
 8016b46:	230c      	movs	r3, #12
 8016b48:	6003      	str	r3, [r0, #0]
 8016b4a:	e7d3      	b.n	8016af4 <_free_r+0x28>
 8016b4c:	6825      	ldr	r5, [r4, #0]
 8016b4e:	1961      	adds	r1, r4, r5
 8016b50:	428b      	cmp	r3, r1
 8016b52:	bf04      	itt	eq
 8016b54:	6819      	ldreq	r1, [r3, #0]
 8016b56:	685b      	ldreq	r3, [r3, #4]
 8016b58:	6063      	str	r3, [r4, #4]
 8016b5a:	bf04      	itt	eq
 8016b5c:	1949      	addeq	r1, r1, r5
 8016b5e:	6021      	streq	r1, [r4, #0]
 8016b60:	6054      	str	r4, [r2, #4]
 8016b62:	e7c7      	b.n	8016af4 <_free_r+0x28>
 8016b64:	b003      	add	sp, #12
 8016b66:	bd30      	pop	{r4, r5, pc}
 8016b68:	20005e38 	.word	0x20005e38

08016b6c <_malloc_r>:
 8016b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b6e:	1ccd      	adds	r5, r1, #3
 8016b70:	f025 0503 	bic.w	r5, r5, #3
 8016b74:	3508      	adds	r5, #8
 8016b76:	2d0c      	cmp	r5, #12
 8016b78:	bf38      	it	cc
 8016b7a:	250c      	movcc	r5, #12
 8016b7c:	2d00      	cmp	r5, #0
 8016b7e:	4606      	mov	r6, r0
 8016b80:	db01      	blt.n	8016b86 <_malloc_r+0x1a>
 8016b82:	42a9      	cmp	r1, r5
 8016b84:	d903      	bls.n	8016b8e <_malloc_r+0x22>
 8016b86:	230c      	movs	r3, #12
 8016b88:	6033      	str	r3, [r6, #0]
 8016b8a:	2000      	movs	r0, #0
 8016b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b8e:	f001 fd5b 	bl	8018648 <__malloc_lock>
 8016b92:	4921      	ldr	r1, [pc, #132]	; (8016c18 <_malloc_r+0xac>)
 8016b94:	680a      	ldr	r2, [r1, #0]
 8016b96:	4614      	mov	r4, r2
 8016b98:	b99c      	cbnz	r4, 8016bc2 <_malloc_r+0x56>
 8016b9a:	4f20      	ldr	r7, [pc, #128]	; (8016c1c <_malloc_r+0xb0>)
 8016b9c:	683b      	ldr	r3, [r7, #0]
 8016b9e:	b923      	cbnz	r3, 8016baa <_malloc_r+0x3e>
 8016ba0:	4621      	mov	r1, r4
 8016ba2:	4630      	mov	r0, r6
 8016ba4:	f000 fd10 	bl	80175c8 <_sbrk_r>
 8016ba8:	6038      	str	r0, [r7, #0]
 8016baa:	4629      	mov	r1, r5
 8016bac:	4630      	mov	r0, r6
 8016bae:	f000 fd0b 	bl	80175c8 <_sbrk_r>
 8016bb2:	1c43      	adds	r3, r0, #1
 8016bb4:	d123      	bne.n	8016bfe <_malloc_r+0x92>
 8016bb6:	230c      	movs	r3, #12
 8016bb8:	6033      	str	r3, [r6, #0]
 8016bba:	4630      	mov	r0, r6
 8016bbc:	f001 fd4a 	bl	8018654 <__malloc_unlock>
 8016bc0:	e7e3      	b.n	8016b8a <_malloc_r+0x1e>
 8016bc2:	6823      	ldr	r3, [r4, #0]
 8016bc4:	1b5b      	subs	r3, r3, r5
 8016bc6:	d417      	bmi.n	8016bf8 <_malloc_r+0x8c>
 8016bc8:	2b0b      	cmp	r3, #11
 8016bca:	d903      	bls.n	8016bd4 <_malloc_r+0x68>
 8016bcc:	6023      	str	r3, [r4, #0]
 8016bce:	441c      	add	r4, r3
 8016bd0:	6025      	str	r5, [r4, #0]
 8016bd2:	e004      	b.n	8016bde <_malloc_r+0x72>
 8016bd4:	6863      	ldr	r3, [r4, #4]
 8016bd6:	42a2      	cmp	r2, r4
 8016bd8:	bf0c      	ite	eq
 8016bda:	600b      	streq	r3, [r1, #0]
 8016bdc:	6053      	strne	r3, [r2, #4]
 8016bde:	4630      	mov	r0, r6
 8016be0:	f001 fd38 	bl	8018654 <__malloc_unlock>
 8016be4:	f104 000b 	add.w	r0, r4, #11
 8016be8:	1d23      	adds	r3, r4, #4
 8016bea:	f020 0007 	bic.w	r0, r0, #7
 8016bee:	1ac2      	subs	r2, r0, r3
 8016bf0:	d0cc      	beq.n	8016b8c <_malloc_r+0x20>
 8016bf2:	1a1b      	subs	r3, r3, r0
 8016bf4:	50a3      	str	r3, [r4, r2]
 8016bf6:	e7c9      	b.n	8016b8c <_malloc_r+0x20>
 8016bf8:	4622      	mov	r2, r4
 8016bfa:	6864      	ldr	r4, [r4, #4]
 8016bfc:	e7cc      	b.n	8016b98 <_malloc_r+0x2c>
 8016bfe:	1cc4      	adds	r4, r0, #3
 8016c00:	f024 0403 	bic.w	r4, r4, #3
 8016c04:	42a0      	cmp	r0, r4
 8016c06:	d0e3      	beq.n	8016bd0 <_malloc_r+0x64>
 8016c08:	1a21      	subs	r1, r4, r0
 8016c0a:	4630      	mov	r0, r6
 8016c0c:	f000 fcdc 	bl	80175c8 <_sbrk_r>
 8016c10:	3001      	adds	r0, #1
 8016c12:	d1dd      	bne.n	8016bd0 <_malloc_r+0x64>
 8016c14:	e7cf      	b.n	8016bb6 <_malloc_r+0x4a>
 8016c16:	bf00      	nop
 8016c18:	20005e38 	.word	0x20005e38
 8016c1c:	20005e3c 	.word	0x20005e3c

08016c20 <__cvt>:
 8016c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016c24:	ec55 4b10 	vmov	r4, r5, d0
 8016c28:	2d00      	cmp	r5, #0
 8016c2a:	460e      	mov	r6, r1
 8016c2c:	4619      	mov	r1, r3
 8016c2e:	462b      	mov	r3, r5
 8016c30:	bfbb      	ittet	lt
 8016c32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8016c36:	461d      	movlt	r5, r3
 8016c38:	2300      	movge	r3, #0
 8016c3a:	232d      	movlt	r3, #45	; 0x2d
 8016c3c:	700b      	strb	r3, [r1, #0]
 8016c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016c40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8016c44:	4691      	mov	r9, r2
 8016c46:	f023 0820 	bic.w	r8, r3, #32
 8016c4a:	bfbc      	itt	lt
 8016c4c:	4622      	movlt	r2, r4
 8016c4e:	4614      	movlt	r4, r2
 8016c50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016c54:	d005      	beq.n	8016c62 <__cvt+0x42>
 8016c56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8016c5a:	d100      	bne.n	8016c5e <__cvt+0x3e>
 8016c5c:	3601      	adds	r6, #1
 8016c5e:	2102      	movs	r1, #2
 8016c60:	e000      	b.n	8016c64 <__cvt+0x44>
 8016c62:	2103      	movs	r1, #3
 8016c64:	ab03      	add	r3, sp, #12
 8016c66:	9301      	str	r3, [sp, #4]
 8016c68:	ab02      	add	r3, sp, #8
 8016c6a:	9300      	str	r3, [sp, #0]
 8016c6c:	ec45 4b10 	vmov	d0, r4, r5
 8016c70:	4653      	mov	r3, sl
 8016c72:	4632      	mov	r2, r6
 8016c74:	f000 fe24 	bl	80178c0 <_dtoa_r>
 8016c78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8016c7c:	4607      	mov	r7, r0
 8016c7e:	d102      	bne.n	8016c86 <__cvt+0x66>
 8016c80:	f019 0f01 	tst.w	r9, #1
 8016c84:	d022      	beq.n	8016ccc <__cvt+0xac>
 8016c86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016c8a:	eb07 0906 	add.w	r9, r7, r6
 8016c8e:	d110      	bne.n	8016cb2 <__cvt+0x92>
 8016c90:	783b      	ldrb	r3, [r7, #0]
 8016c92:	2b30      	cmp	r3, #48	; 0x30
 8016c94:	d10a      	bne.n	8016cac <__cvt+0x8c>
 8016c96:	2200      	movs	r2, #0
 8016c98:	2300      	movs	r3, #0
 8016c9a:	4620      	mov	r0, r4
 8016c9c:	4629      	mov	r1, r5
 8016c9e:	f7e9 ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8016ca2:	b918      	cbnz	r0, 8016cac <__cvt+0x8c>
 8016ca4:	f1c6 0601 	rsb	r6, r6, #1
 8016ca8:	f8ca 6000 	str.w	r6, [sl]
 8016cac:	f8da 3000 	ldr.w	r3, [sl]
 8016cb0:	4499      	add	r9, r3
 8016cb2:	2200      	movs	r2, #0
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	4620      	mov	r0, r4
 8016cb8:	4629      	mov	r1, r5
 8016cba:	f7e9 ff05 	bl	8000ac8 <__aeabi_dcmpeq>
 8016cbe:	b108      	cbz	r0, 8016cc4 <__cvt+0xa4>
 8016cc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8016cc4:	2230      	movs	r2, #48	; 0x30
 8016cc6:	9b03      	ldr	r3, [sp, #12]
 8016cc8:	454b      	cmp	r3, r9
 8016cca:	d307      	bcc.n	8016cdc <__cvt+0xbc>
 8016ccc:	9b03      	ldr	r3, [sp, #12]
 8016cce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016cd0:	1bdb      	subs	r3, r3, r7
 8016cd2:	4638      	mov	r0, r7
 8016cd4:	6013      	str	r3, [r2, #0]
 8016cd6:	b004      	add	sp, #16
 8016cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016cdc:	1c59      	adds	r1, r3, #1
 8016cde:	9103      	str	r1, [sp, #12]
 8016ce0:	701a      	strb	r2, [r3, #0]
 8016ce2:	e7f0      	b.n	8016cc6 <__cvt+0xa6>

08016ce4 <__exponent>:
 8016ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016ce6:	4603      	mov	r3, r0
 8016ce8:	2900      	cmp	r1, #0
 8016cea:	bfb8      	it	lt
 8016cec:	4249      	neglt	r1, r1
 8016cee:	f803 2b02 	strb.w	r2, [r3], #2
 8016cf2:	bfb4      	ite	lt
 8016cf4:	222d      	movlt	r2, #45	; 0x2d
 8016cf6:	222b      	movge	r2, #43	; 0x2b
 8016cf8:	2909      	cmp	r1, #9
 8016cfa:	7042      	strb	r2, [r0, #1]
 8016cfc:	dd2a      	ble.n	8016d54 <__exponent+0x70>
 8016cfe:	f10d 0407 	add.w	r4, sp, #7
 8016d02:	46a4      	mov	ip, r4
 8016d04:	270a      	movs	r7, #10
 8016d06:	46a6      	mov	lr, r4
 8016d08:	460a      	mov	r2, r1
 8016d0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8016d0e:	fb07 1516 	mls	r5, r7, r6, r1
 8016d12:	3530      	adds	r5, #48	; 0x30
 8016d14:	2a63      	cmp	r2, #99	; 0x63
 8016d16:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8016d1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016d1e:	4631      	mov	r1, r6
 8016d20:	dcf1      	bgt.n	8016d06 <__exponent+0x22>
 8016d22:	3130      	adds	r1, #48	; 0x30
 8016d24:	f1ae 0502 	sub.w	r5, lr, #2
 8016d28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016d2c:	1c44      	adds	r4, r0, #1
 8016d2e:	4629      	mov	r1, r5
 8016d30:	4561      	cmp	r1, ip
 8016d32:	d30a      	bcc.n	8016d4a <__exponent+0x66>
 8016d34:	f10d 0209 	add.w	r2, sp, #9
 8016d38:	eba2 020e 	sub.w	r2, r2, lr
 8016d3c:	4565      	cmp	r5, ip
 8016d3e:	bf88      	it	hi
 8016d40:	2200      	movhi	r2, #0
 8016d42:	4413      	add	r3, r2
 8016d44:	1a18      	subs	r0, r3, r0
 8016d46:	b003      	add	sp, #12
 8016d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016d4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8016d52:	e7ed      	b.n	8016d30 <__exponent+0x4c>
 8016d54:	2330      	movs	r3, #48	; 0x30
 8016d56:	3130      	adds	r1, #48	; 0x30
 8016d58:	7083      	strb	r3, [r0, #2]
 8016d5a:	70c1      	strb	r1, [r0, #3]
 8016d5c:	1d03      	adds	r3, r0, #4
 8016d5e:	e7f1      	b.n	8016d44 <__exponent+0x60>

08016d60 <_printf_float>:
 8016d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d64:	ed2d 8b02 	vpush	{d8}
 8016d68:	b08d      	sub	sp, #52	; 0x34
 8016d6a:	460c      	mov	r4, r1
 8016d6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8016d70:	4616      	mov	r6, r2
 8016d72:	461f      	mov	r7, r3
 8016d74:	4605      	mov	r5, r0
 8016d76:	f001 fc51 	bl	801861c <_localeconv_r>
 8016d7a:	f8d0 a000 	ldr.w	sl, [r0]
 8016d7e:	4650      	mov	r0, sl
 8016d80:	f7e9 fa26 	bl	80001d0 <strlen>
 8016d84:	2300      	movs	r3, #0
 8016d86:	930a      	str	r3, [sp, #40]	; 0x28
 8016d88:	6823      	ldr	r3, [r4, #0]
 8016d8a:	9305      	str	r3, [sp, #20]
 8016d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8016d90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8016d94:	3307      	adds	r3, #7
 8016d96:	f023 0307 	bic.w	r3, r3, #7
 8016d9a:	f103 0208 	add.w	r2, r3, #8
 8016d9e:	f8c8 2000 	str.w	r2, [r8]
 8016da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016da6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8016daa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8016dae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016db2:	9307      	str	r3, [sp, #28]
 8016db4:	f8cd 8018 	str.w	r8, [sp, #24]
 8016db8:	ee08 0a10 	vmov	s16, r0
 8016dbc:	4b9f      	ldr	r3, [pc, #636]	; (801703c <_printf_float+0x2dc>)
 8016dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016dc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016dc6:	f7e9 feb1 	bl	8000b2c <__aeabi_dcmpun>
 8016dca:	bb88      	cbnz	r0, 8016e30 <_printf_float+0xd0>
 8016dcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016dd0:	4b9a      	ldr	r3, [pc, #616]	; (801703c <_printf_float+0x2dc>)
 8016dd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016dd6:	f7e9 fe8b 	bl	8000af0 <__aeabi_dcmple>
 8016dda:	bb48      	cbnz	r0, 8016e30 <_printf_float+0xd0>
 8016ddc:	2200      	movs	r2, #0
 8016dde:	2300      	movs	r3, #0
 8016de0:	4640      	mov	r0, r8
 8016de2:	4649      	mov	r1, r9
 8016de4:	f7e9 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8016de8:	b110      	cbz	r0, 8016df0 <_printf_float+0x90>
 8016dea:	232d      	movs	r3, #45	; 0x2d
 8016dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016df0:	4b93      	ldr	r3, [pc, #588]	; (8017040 <_printf_float+0x2e0>)
 8016df2:	4894      	ldr	r0, [pc, #592]	; (8017044 <_printf_float+0x2e4>)
 8016df4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8016df8:	bf94      	ite	ls
 8016dfa:	4698      	movls	r8, r3
 8016dfc:	4680      	movhi	r8, r0
 8016dfe:	2303      	movs	r3, #3
 8016e00:	6123      	str	r3, [r4, #16]
 8016e02:	9b05      	ldr	r3, [sp, #20]
 8016e04:	f023 0204 	bic.w	r2, r3, #4
 8016e08:	6022      	str	r2, [r4, #0]
 8016e0a:	f04f 0900 	mov.w	r9, #0
 8016e0e:	9700      	str	r7, [sp, #0]
 8016e10:	4633      	mov	r3, r6
 8016e12:	aa0b      	add	r2, sp, #44	; 0x2c
 8016e14:	4621      	mov	r1, r4
 8016e16:	4628      	mov	r0, r5
 8016e18:	f000 f9d8 	bl	80171cc <_printf_common>
 8016e1c:	3001      	adds	r0, #1
 8016e1e:	f040 8090 	bne.w	8016f42 <_printf_float+0x1e2>
 8016e22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016e26:	b00d      	add	sp, #52	; 0x34
 8016e28:	ecbd 8b02 	vpop	{d8}
 8016e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e30:	4642      	mov	r2, r8
 8016e32:	464b      	mov	r3, r9
 8016e34:	4640      	mov	r0, r8
 8016e36:	4649      	mov	r1, r9
 8016e38:	f7e9 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8016e3c:	b140      	cbz	r0, 8016e50 <_printf_float+0xf0>
 8016e3e:	464b      	mov	r3, r9
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	bfbc      	itt	lt
 8016e44:	232d      	movlt	r3, #45	; 0x2d
 8016e46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8016e4a:	487f      	ldr	r0, [pc, #508]	; (8017048 <_printf_float+0x2e8>)
 8016e4c:	4b7f      	ldr	r3, [pc, #508]	; (801704c <_printf_float+0x2ec>)
 8016e4e:	e7d1      	b.n	8016df4 <_printf_float+0x94>
 8016e50:	6863      	ldr	r3, [r4, #4]
 8016e52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8016e56:	9206      	str	r2, [sp, #24]
 8016e58:	1c5a      	adds	r2, r3, #1
 8016e5a:	d13f      	bne.n	8016edc <_printf_float+0x17c>
 8016e5c:	2306      	movs	r3, #6
 8016e5e:	6063      	str	r3, [r4, #4]
 8016e60:	9b05      	ldr	r3, [sp, #20]
 8016e62:	6861      	ldr	r1, [r4, #4]
 8016e64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8016e68:	2300      	movs	r3, #0
 8016e6a:	9303      	str	r3, [sp, #12]
 8016e6c:	ab0a      	add	r3, sp, #40	; 0x28
 8016e6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8016e72:	ab09      	add	r3, sp, #36	; 0x24
 8016e74:	ec49 8b10 	vmov	d0, r8, r9
 8016e78:	9300      	str	r3, [sp, #0]
 8016e7a:	6022      	str	r2, [r4, #0]
 8016e7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016e80:	4628      	mov	r0, r5
 8016e82:	f7ff fecd 	bl	8016c20 <__cvt>
 8016e86:	9b06      	ldr	r3, [sp, #24]
 8016e88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016e8a:	2b47      	cmp	r3, #71	; 0x47
 8016e8c:	4680      	mov	r8, r0
 8016e8e:	d108      	bne.n	8016ea2 <_printf_float+0x142>
 8016e90:	1cc8      	adds	r0, r1, #3
 8016e92:	db02      	blt.n	8016e9a <_printf_float+0x13a>
 8016e94:	6863      	ldr	r3, [r4, #4]
 8016e96:	4299      	cmp	r1, r3
 8016e98:	dd41      	ble.n	8016f1e <_printf_float+0x1be>
 8016e9a:	f1ab 0b02 	sub.w	fp, fp, #2
 8016e9e:	fa5f fb8b 	uxtb.w	fp, fp
 8016ea2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016ea6:	d820      	bhi.n	8016eea <_printf_float+0x18a>
 8016ea8:	3901      	subs	r1, #1
 8016eaa:	465a      	mov	r2, fp
 8016eac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016eb0:	9109      	str	r1, [sp, #36]	; 0x24
 8016eb2:	f7ff ff17 	bl	8016ce4 <__exponent>
 8016eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016eb8:	1813      	adds	r3, r2, r0
 8016eba:	2a01      	cmp	r2, #1
 8016ebc:	4681      	mov	r9, r0
 8016ebe:	6123      	str	r3, [r4, #16]
 8016ec0:	dc02      	bgt.n	8016ec8 <_printf_float+0x168>
 8016ec2:	6822      	ldr	r2, [r4, #0]
 8016ec4:	07d2      	lsls	r2, r2, #31
 8016ec6:	d501      	bpl.n	8016ecc <_printf_float+0x16c>
 8016ec8:	3301      	adds	r3, #1
 8016eca:	6123      	str	r3, [r4, #16]
 8016ecc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d09c      	beq.n	8016e0e <_printf_float+0xae>
 8016ed4:	232d      	movs	r3, #45	; 0x2d
 8016ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016eda:	e798      	b.n	8016e0e <_printf_float+0xae>
 8016edc:	9a06      	ldr	r2, [sp, #24]
 8016ede:	2a47      	cmp	r2, #71	; 0x47
 8016ee0:	d1be      	bne.n	8016e60 <_printf_float+0x100>
 8016ee2:	2b00      	cmp	r3, #0
 8016ee4:	d1bc      	bne.n	8016e60 <_printf_float+0x100>
 8016ee6:	2301      	movs	r3, #1
 8016ee8:	e7b9      	b.n	8016e5e <_printf_float+0xfe>
 8016eea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8016eee:	d118      	bne.n	8016f22 <_printf_float+0x1c2>
 8016ef0:	2900      	cmp	r1, #0
 8016ef2:	6863      	ldr	r3, [r4, #4]
 8016ef4:	dd0b      	ble.n	8016f0e <_printf_float+0x1ae>
 8016ef6:	6121      	str	r1, [r4, #16]
 8016ef8:	b913      	cbnz	r3, 8016f00 <_printf_float+0x1a0>
 8016efa:	6822      	ldr	r2, [r4, #0]
 8016efc:	07d0      	lsls	r0, r2, #31
 8016efe:	d502      	bpl.n	8016f06 <_printf_float+0x1a6>
 8016f00:	3301      	adds	r3, #1
 8016f02:	440b      	add	r3, r1
 8016f04:	6123      	str	r3, [r4, #16]
 8016f06:	65a1      	str	r1, [r4, #88]	; 0x58
 8016f08:	f04f 0900 	mov.w	r9, #0
 8016f0c:	e7de      	b.n	8016ecc <_printf_float+0x16c>
 8016f0e:	b913      	cbnz	r3, 8016f16 <_printf_float+0x1b6>
 8016f10:	6822      	ldr	r2, [r4, #0]
 8016f12:	07d2      	lsls	r2, r2, #31
 8016f14:	d501      	bpl.n	8016f1a <_printf_float+0x1ba>
 8016f16:	3302      	adds	r3, #2
 8016f18:	e7f4      	b.n	8016f04 <_printf_float+0x1a4>
 8016f1a:	2301      	movs	r3, #1
 8016f1c:	e7f2      	b.n	8016f04 <_printf_float+0x1a4>
 8016f1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8016f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016f24:	4299      	cmp	r1, r3
 8016f26:	db05      	blt.n	8016f34 <_printf_float+0x1d4>
 8016f28:	6823      	ldr	r3, [r4, #0]
 8016f2a:	6121      	str	r1, [r4, #16]
 8016f2c:	07d8      	lsls	r0, r3, #31
 8016f2e:	d5ea      	bpl.n	8016f06 <_printf_float+0x1a6>
 8016f30:	1c4b      	adds	r3, r1, #1
 8016f32:	e7e7      	b.n	8016f04 <_printf_float+0x1a4>
 8016f34:	2900      	cmp	r1, #0
 8016f36:	bfd4      	ite	le
 8016f38:	f1c1 0202 	rsble	r2, r1, #2
 8016f3c:	2201      	movgt	r2, #1
 8016f3e:	4413      	add	r3, r2
 8016f40:	e7e0      	b.n	8016f04 <_printf_float+0x1a4>
 8016f42:	6823      	ldr	r3, [r4, #0]
 8016f44:	055a      	lsls	r2, r3, #21
 8016f46:	d407      	bmi.n	8016f58 <_printf_float+0x1f8>
 8016f48:	6923      	ldr	r3, [r4, #16]
 8016f4a:	4642      	mov	r2, r8
 8016f4c:	4631      	mov	r1, r6
 8016f4e:	4628      	mov	r0, r5
 8016f50:	47b8      	blx	r7
 8016f52:	3001      	adds	r0, #1
 8016f54:	d12c      	bne.n	8016fb0 <_printf_float+0x250>
 8016f56:	e764      	b.n	8016e22 <_printf_float+0xc2>
 8016f58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016f5c:	f240 80e0 	bls.w	8017120 <_printf_float+0x3c0>
 8016f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016f64:	2200      	movs	r2, #0
 8016f66:	2300      	movs	r3, #0
 8016f68:	f7e9 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8016f6c:	2800      	cmp	r0, #0
 8016f6e:	d034      	beq.n	8016fda <_printf_float+0x27a>
 8016f70:	4a37      	ldr	r2, [pc, #220]	; (8017050 <_printf_float+0x2f0>)
 8016f72:	2301      	movs	r3, #1
 8016f74:	4631      	mov	r1, r6
 8016f76:	4628      	mov	r0, r5
 8016f78:	47b8      	blx	r7
 8016f7a:	3001      	adds	r0, #1
 8016f7c:	f43f af51 	beq.w	8016e22 <_printf_float+0xc2>
 8016f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016f84:	429a      	cmp	r2, r3
 8016f86:	db02      	blt.n	8016f8e <_printf_float+0x22e>
 8016f88:	6823      	ldr	r3, [r4, #0]
 8016f8a:	07d8      	lsls	r0, r3, #31
 8016f8c:	d510      	bpl.n	8016fb0 <_printf_float+0x250>
 8016f8e:	ee18 3a10 	vmov	r3, s16
 8016f92:	4652      	mov	r2, sl
 8016f94:	4631      	mov	r1, r6
 8016f96:	4628      	mov	r0, r5
 8016f98:	47b8      	blx	r7
 8016f9a:	3001      	adds	r0, #1
 8016f9c:	f43f af41 	beq.w	8016e22 <_printf_float+0xc2>
 8016fa0:	f04f 0800 	mov.w	r8, #0
 8016fa4:	f104 091a 	add.w	r9, r4, #26
 8016fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016faa:	3b01      	subs	r3, #1
 8016fac:	4543      	cmp	r3, r8
 8016fae:	dc09      	bgt.n	8016fc4 <_printf_float+0x264>
 8016fb0:	6823      	ldr	r3, [r4, #0]
 8016fb2:	079b      	lsls	r3, r3, #30
 8016fb4:	f100 8105 	bmi.w	80171c2 <_printf_float+0x462>
 8016fb8:	68e0      	ldr	r0, [r4, #12]
 8016fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016fbc:	4298      	cmp	r0, r3
 8016fbe:	bfb8      	it	lt
 8016fc0:	4618      	movlt	r0, r3
 8016fc2:	e730      	b.n	8016e26 <_printf_float+0xc6>
 8016fc4:	2301      	movs	r3, #1
 8016fc6:	464a      	mov	r2, r9
 8016fc8:	4631      	mov	r1, r6
 8016fca:	4628      	mov	r0, r5
 8016fcc:	47b8      	blx	r7
 8016fce:	3001      	adds	r0, #1
 8016fd0:	f43f af27 	beq.w	8016e22 <_printf_float+0xc2>
 8016fd4:	f108 0801 	add.w	r8, r8, #1
 8016fd8:	e7e6      	b.n	8016fa8 <_printf_float+0x248>
 8016fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	dc39      	bgt.n	8017054 <_printf_float+0x2f4>
 8016fe0:	4a1b      	ldr	r2, [pc, #108]	; (8017050 <_printf_float+0x2f0>)
 8016fe2:	2301      	movs	r3, #1
 8016fe4:	4631      	mov	r1, r6
 8016fe6:	4628      	mov	r0, r5
 8016fe8:	47b8      	blx	r7
 8016fea:	3001      	adds	r0, #1
 8016fec:	f43f af19 	beq.w	8016e22 <_printf_float+0xc2>
 8016ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016ff4:	4313      	orrs	r3, r2
 8016ff6:	d102      	bne.n	8016ffe <_printf_float+0x29e>
 8016ff8:	6823      	ldr	r3, [r4, #0]
 8016ffa:	07d9      	lsls	r1, r3, #31
 8016ffc:	d5d8      	bpl.n	8016fb0 <_printf_float+0x250>
 8016ffe:	ee18 3a10 	vmov	r3, s16
 8017002:	4652      	mov	r2, sl
 8017004:	4631      	mov	r1, r6
 8017006:	4628      	mov	r0, r5
 8017008:	47b8      	blx	r7
 801700a:	3001      	adds	r0, #1
 801700c:	f43f af09 	beq.w	8016e22 <_printf_float+0xc2>
 8017010:	f04f 0900 	mov.w	r9, #0
 8017014:	f104 0a1a 	add.w	sl, r4, #26
 8017018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801701a:	425b      	negs	r3, r3
 801701c:	454b      	cmp	r3, r9
 801701e:	dc01      	bgt.n	8017024 <_printf_float+0x2c4>
 8017020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017022:	e792      	b.n	8016f4a <_printf_float+0x1ea>
 8017024:	2301      	movs	r3, #1
 8017026:	4652      	mov	r2, sl
 8017028:	4631      	mov	r1, r6
 801702a:	4628      	mov	r0, r5
 801702c:	47b8      	blx	r7
 801702e:	3001      	adds	r0, #1
 8017030:	f43f aef7 	beq.w	8016e22 <_printf_float+0xc2>
 8017034:	f109 0901 	add.w	r9, r9, #1
 8017038:	e7ee      	b.n	8017018 <_printf_float+0x2b8>
 801703a:	bf00      	nop
 801703c:	7fefffff 	.word	0x7fefffff
 8017040:	0801e16c 	.word	0x0801e16c
 8017044:	0801e170 	.word	0x0801e170
 8017048:	0801e178 	.word	0x0801e178
 801704c:	0801e174 	.word	0x0801e174
 8017050:	0801e17c 	.word	0x0801e17c
 8017054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017056:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017058:	429a      	cmp	r2, r3
 801705a:	bfa8      	it	ge
 801705c:	461a      	movge	r2, r3
 801705e:	2a00      	cmp	r2, #0
 8017060:	4691      	mov	r9, r2
 8017062:	dc37      	bgt.n	80170d4 <_printf_float+0x374>
 8017064:	f04f 0b00 	mov.w	fp, #0
 8017068:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801706c:	f104 021a 	add.w	r2, r4, #26
 8017070:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017072:	9305      	str	r3, [sp, #20]
 8017074:	eba3 0309 	sub.w	r3, r3, r9
 8017078:	455b      	cmp	r3, fp
 801707a:	dc33      	bgt.n	80170e4 <_printf_float+0x384>
 801707c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017080:	429a      	cmp	r2, r3
 8017082:	db3b      	blt.n	80170fc <_printf_float+0x39c>
 8017084:	6823      	ldr	r3, [r4, #0]
 8017086:	07da      	lsls	r2, r3, #31
 8017088:	d438      	bmi.n	80170fc <_printf_float+0x39c>
 801708a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801708c:	9b05      	ldr	r3, [sp, #20]
 801708e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017090:	1ad3      	subs	r3, r2, r3
 8017092:	eba2 0901 	sub.w	r9, r2, r1
 8017096:	4599      	cmp	r9, r3
 8017098:	bfa8      	it	ge
 801709a:	4699      	movge	r9, r3
 801709c:	f1b9 0f00 	cmp.w	r9, #0
 80170a0:	dc35      	bgt.n	801710e <_printf_float+0x3ae>
 80170a2:	f04f 0800 	mov.w	r8, #0
 80170a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80170aa:	f104 0a1a 	add.w	sl, r4, #26
 80170ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80170b2:	1a9b      	subs	r3, r3, r2
 80170b4:	eba3 0309 	sub.w	r3, r3, r9
 80170b8:	4543      	cmp	r3, r8
 80170ba:	f77f af79 	ble.w	8016fb0 <_printf_float+0x250>
 80170be:	2301      	movs	r3, #1
 80170c0:	4652      	mov	r2, sl
 80170c2:	4631      	mov	r1, r6
 80170c4:	4628      	mov	r0, r5
 80170c6:	47b8      	blx	r7
 80170c8:	3001      	adds	r0, #1
 80170ca:	f43f aeaa 	beq.w	8016e22 <_printf_float+0xc2>
 80170ce:	f108 0801 	add.w	r8, r8, #1
 80170d2:	e7ec      	b.n	80170ae <_printf_float+0x34e>
 80170d4:	4613      	mov	r3, r2
 80170d6:	4631      	mov	r1, r6
 80170d8:	4642      	mov	r2, r8
 80170da:	4628      	mov	r0, r5
 80170dc:	47b8      	blx	r7
 80170de:	3001      	adds	r0, #1
 80170e0:	d1c0      	bne.n	8017064 <_printf_float+0x304>
 80170e2:	e69e      	b.n	8016e22 <_printf_float+0xc2>
 80170e4:	2301      	movs	r3, #1
 80170e6:	4631      	mov	r1, r6
 80170e8:	4628      	mov	r0, r5
 80170ea:	9205      	str	r2, [sp, #20]
 80170ec:	47b8      	blx	r7
 80170ee:	3001      	adds	r0, #1
 80170f0:	f43f ae97 	beq.w	8016e22 <_printf_float+0xc2>
 80170f4:	9a05      	ldr	r2, [sp, #20]
 80170f6:	f10b 0b01 	add.w	fp, fp, #1
 80170fa:	e7b9      	b.n	8017070 <_printf_float+0x310>
 80170fc:	ee18 3a10 	vmov	r3, s16
 8017100:	4652      	mov	r2, sl
 8017102:	4631      	mov	r1, r6
 8017104:	4628      	mov	r0, r5
 8017106:	47b8      	blx	r7
 8017108:	3001      	adds	r0, #1
 801710a:	d1be      	bne.n	801708a <_printf_float+0x32a>
 801710c:	e689      	b.n	8016e22 <_printf_float+0xc2>
 801710e:	9a05      	ldr	r2, [sp, #20]
 8017110:	464b      	mov	r3, r9
 8017112:	4442      	add	r2, r8
 8017114:	4631      	mov	r1, r6
 8017116:	4628      	mov	r0, r5
 8017118:	47b8      	blx	r7
 801711a:	3001      	adds	r0, #1
 801711c:	d1c1      	bne.n	80170a2 <_printf_float+0x342>
 801711e:	e680      	b.n	8016e22 <_printf_float+0xc2>
 8017120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017122:	2a01      	cmp	r2, #1
 8017124:	dc01      	bgt.n	801712a <_printf_float+0x3ca>
 8017126:	07db      	lsls	r3, r3, #31
 8017128:	d538      	bpl.n	801719c <_printf_float+0x43c>
 801712a:	2301      	movs	r3, #1
 801712c:	4642      	mov	r2, r8
 801712e:	4631      	mov	r1, r6
 8017130:	4628      	mov	r0, r5
 8017132:	47b8      	blx	r7
 8017134:	3001      	adds	r0, #1
 8017136:	f43f ae74 	beq.w	8016e22 <_printf_float+0xc2>
 801713a:	ee18 3a10 	vmov	r3, s16
 801713e:	4652      	mov	r2, sl
 8017140:	4631      	mov	r1, r6
 8017142:	4628      	mov	r0, r5
 8017144:	47b8      	blx	r7
 8017146:	3001      	adds	r0, #1
 8017148:	f43f ae6b 	beq.w	8016e22 <_printf_float+0xc2>
 801714c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017150:	2200      	movs	r2, #0
 8017152:	2300      	movs	r3, #0
 8017154:	f7e9 fcb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8017158:	b9d8      	cbnz	r0, 8017192 <_printf_float+0x432>
 801715a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801715c:	f108 0201 	add.w	r2, r8, #1
 8017160:	3b01      	subs	r3, #1
 8017162:	4631      	mov	r1, r6
 8017164:	4628      	mov	r0, r5
 8017166:	47b8      	blx	r7
 8017168:	3001      	adds	r0, #1
 801716a:	d10e      	bne.n	801718a <_printf_float+0x42a>
 801716c:	e659      	b.n	8016e22 <_printf_float+0xc2>
 801716e:	2301      	movs	r3, #1
 8017170:	4652      	mov	r2, sl
 8017172:	4631      	mov	r1, r6
 8017174:	4628      	mov	r0, r5
 8017176:	47b8      	blx	r7
 8017178:	3001      	adds	r0, #1
 801717a:	f43f ae52 	beq.w	8016e22 <_printf_float+0xc2>
 801717e:	f108 0801 	add.w	r8, r8, #1
 8017182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017184:	3b01      	subs	r3, #1
 8017186:	4543      	cmp	r3, r8
 8017188:	dcf1      	bgt.n	801716e <_printf_float+0x40e>
 801718a:	464b      	mov	r3, r9
 801718c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8017190:	e6dc      	b.n	8016f4c <_printf_float+0x1ec>
 8017192:	f04f 0800 	mov.w	r8, #0
 8017196:	f104 0a1a 	add.w	sl, r4, #26
 801719a:	e7f2      	b.n	8017182 <_printf_float+0x422>
 801719c:	2301      	movs	r3, #1
 801719e:	4642      	mov	r2, r8
 80171a0:	e7df      	b.n	8017162 <_printf_float+0x402>
 80171a2:	2301      	movs	r3, #1
 80171a4:	464a      	mov	r2, r9
 80171a6:	4631      	mov	r1, r6
 80171a8:	4628      	mov	r0, r5
 80171aa:	47b8      	blx	r7
 80171ac:	3001      	adds	r0, #1
 80171ae:	f43f ae38 	beq.w	8016e22 <_printf_float+0xc2>
 80171b2:	f108 0801 	add.w	r8, r8, #1
 80171b6:	68e3      	ldr	r3, [r4, #12]
 80171b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80171ba:	1a5b      	subs	r3, r3, r1
 80171bc:	4543      	cmp	r3, r8
 80171be:	dcf0      	bgt.n	80171a2 <_printf_float+0x442>
 80171c0:	e6fa      	b.n	8016fb8 <_printf_float+0x258>
 80171c2:	f04f 0800 	mov.w	r8, #0
 80171c6:	f104 0919 	add.w	r9, r4, #25
 80171ca:	e7f4      	b.n	80171b6 <_printf_float+0x456>

080171cc <_printf_common>:
 80171cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80171d0:	4616      	mov	r6, r2
 80171d2:	4699      	mov	r9, r3
 80171d4:	688a      	ldr	r2, [r1, #8]
 80171d6:	690b      	ldr	r3, [r1, #16]
 80171d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80171dc:	4293      	cmp	r3, r2
 80171de:	bfb8      	it	lt
 80171e0:	4613      	movlt	r3, r2
 80171e2:	6033      	str	r3, [r6, #0]
 80171e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80171e8:	4607      	mov	r7, r0
 80171ea:	460c      	mov	r4, r1
 80171ec:	b10a      	cbz	r2, 80171f2 <_printf_common+0x26>
 80171ee:	3301      	adds	r3, #1
 80171f0:	6033      	str	r3, [r6, #0]
 80171f2:	6823      	ldr	r3, [r4, #0]
 80171f4:	0699      	lsls	r1, r3, #26
 80171f6:	bf42      	ittt	mi
 80171f8:	6833      	ldrmi	r3, [r6, #0]
 80171fa:	3302      	addmi	r3, #2
 80171fc:	6033      	strmi	r3, [r6, #0]
 80171fe:	6825      	ldr	r5, [r4, #0]
 8017200:	f015 0506 	ands.w	r5, r5, #6
 8017204:	d106      	bne.n	8017214 <_printf_common+0x48>
 8017206:	f104 0a19 	add.w	sl, r4, #25
 801720a:	68e3      	ldr	r3, [r4, #12]
 801720c:	6832      	ldr	r2, [r6, #0]
 801720e:	1a9b      	subs	r3, r3, r2
 8017210:	42ab      	cmp	r3, r5
 8017212:	dc26      	bgt.n	8017262 <_printf_common+0x96>
 8017214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017218:	1e13      	subs	r3, r2, #0
 801721a:	6822      	ldr	r2, [r4, #0]
 801721c:	bf18      	it	ne
 801721e:	2301      	movne	r3, #1
 8017220:	0692      	lsls	r2, r2, #26
 8017222:	d42b      	bmi.n	801727c <_printf_common+0xb0>
 8017224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017228:	4649      	mov	r1, r9
 801722a:	4638      	mov	r0, r7
 801722c:	47c0      	blx	r8
 801722e:	3001      	adds	r0, #1
 8017230:	d01e      	beq.n	8017270 <_printf_common+0xa4>
 8017232:	6823      	ldr	r3, [r4, #0]
 8017234:	68e5      	ldr	r5, [r4, #12]
 8017236:	6832      	ldr	r2, [r6, #0]
 8017238:	f003 0306 	and.w	r3, r3, #6
 801723c:	2b04      	cmp	r3, #4
 801723e:	bf08      	it	eq
 8017240:	1aad      	subeq	r5, r5, r2
 8017242:	68a3      	ldr	r3, [r4, #8]
 8017244:	6922      	ldr	r2, [r4, #16]
 8017246:	bf0c      	ite	eq
 8017248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801724c:	2500      	movne	r5, #0
 801724e:	4293      	cmp	r3, r2
 8017250:	bfc4      	itt	gt
 8017252:	1a9b      	subgt	r3, r3, r2
 8017254:	18ed      	addgt	r5, r5, r3
 8017256:	2600      	movs	r6, #0
 8017258:	341a      	adds	r4, #26
 801725a:	42b5      	cmp	r5, r6
 801725c:	d11a      	bne.n	8017294 <_printf_common+0xc8>
 801725e:	2000      	movs	r0, #0
 8017260:	e008      	b.n	8017274 <_printf_common+0xa8>
 8017262:	2301      	movs	r3, #1
 8017264:	4652      	mov	r2, sl
 8017266:	4649      	mov	r1, r9
 8017268:	4638      	mov	r0, r7
 801726a:	47c0      	blx	r8
 801726c:	3001      	adds	r0, #1
 801726e:	d103      	bne.n	8017278 <_printf_common+0xac>
 8017270:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017278:	3501      	adds	r5, #1
 801727a:	e7c6      	b.n	801720a <_printf_common+0x3e>
 801727c:	18e1      	adds	r1, r4, r3
 801727e:	1c5a      	adds	r2, r3, #1
 8017280:	2030      	movs	r0, #48	; 0x30
 8017282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017286:	4422      	add	r2, r4
 8017288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801728c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017290:	3302      	adds	r3, #2
 8017292:	e7c7      	b.n	8017224 <_printf_common+0x58>
 8017294:	2301      	movs	r3, #1
 8017296:	4622      	mov	r2, r4
 8017298:	4649      	mov	r1, r9
 801729a:	4638      	mov	r0, r7
 801729c:	47c0      	blx	r8
 801729e:	3001      	adds	r0, #1
 80172a0:	d0e6      	beq.n	8017270 <_printf_common+0xa4>
 80172a2:	3601      	adds	r6, #1
 80172a4:	e7d9      	b.n	801725a <_printf_common+0x8e>
	...

080172a8 <_printf_i>:
 80172a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80172ac:	460c      	mov	r4, r1
 80172ae:	4691      	mov	r9, r2
 80172b0:	7e27      	ldrb	r7, [r4, #24]
 80172b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80172b4:	2f78      	cmp	r7, #120	; 0x78
 80172b6:	4680      	mov	r8, r0
 80172b8:	469a      	mov	sl, r3
 80172ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80172be:	d807      	bhi.n	80172d0 <_printf_i+0x28>
 80172c0:	2f62      	cmp	r7, #98	; 0x62
 80172c2:	d80a      	bhi.n	80172da <_printf_i+0x32>
 80172c4:	2f00      	cmp	r7, #0
 80172c6:	f000 80d8 	beq.w	801747a <_printf_i+0x1d2>
 80172ca:	2f58      	cmp	r7, #88	; 0x58
 80172cc:	f000 80a3 	beq.w	8017416 <_printf_i+0x16e>
 80172d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80172d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80172d8:	e03a      	b.n	8017350 <_printf_i+0xa8>
 80172da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80172de:	2b15      	cmp	r3, #21
 80172e0:	d8f6      	bhi.n	80172d0 <_printf_i+0x28>
 80172e2:	a001      	add	r0, pc, #4	; (adr r0, 80172e8 <_printf_i+0x40>)
 80172e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80172e8:	08017341 	.word	0x08017341
 80172ec:	08017355 	.word	0x08017355
 80172f0:	080172d1 	.word	0x080172d1
 80172f4:	080172d1 	.word	0x080172d1
 80172f8:	080172d1 	.word	0x080172d1
 80172fc:	080172d1 	.word	0x080172d1
 8017300:	08017355 	.word	0x08017355
 8017304:	080172d1 	.word	0x080172d1
 8017308:	080172d1 	.word	0x080172d1
 801730c:	080172d1 	.word	0x080172d1
 8017310:	080172d1 	.word	0x080172d1
 8017314:	08017461 	.word	0x08017461
 8017318:	08017385 	.word	0x08017385
 801731c:	08017443 	.word	0x08017443
 8017320:	080172d1 	.word	0x080172d1
 8017324:	080172d1 	.word	0x080172d1
 8017328:	08017483 	.word	0x08017483
 801732c:	080172d1 	.word	0x080172d1
 8017330:	08017385 	.word	0x08017385
 8017334:	080172d1 	.word	0x080172d1
 8017338:	080172d1 	.word	0x080172d1
 801733c:	0801744b 	.word	0x0801744b
 8017340:	680b      	ldr	r3, [r1, #0]
 8017342:	1d1a      	adds	r2, r3, #4
 8017344:	681b      	ldr	r3, [r3, #0]
 8017346:	600a      	str	r2, [r1, #0]
 8017348:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801734c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017350:	2301      	movs	r3, #1
 8017352:	e0a3      	b.n	801749c <_printf_i+0x1f4>
 8017354:	6825      	ldr	r5, [r4, #0]
 8017356:	6808      	ldr	r0, [r1, #0]
 8017358:	062e      	lsls	r6, r5, #24
 801735a:	f100 0304 	add.w	r3, r0, #4
 801735e:	d50a      	bpl.n	8017376 <_printf_i+0xce>
 8017360:	6805      	ldr	r5, [r0, #0]
 8017362:	600b      	str	r3, [r1, #0]
 8017364:	2d00      	cmp	r5, #0
 8017366:	da03      	bge.n	8017370 <_printf_i+0xc8>
 8017368:	232d      	movs	r3, #45	; 0x2d
 801736a:	426d      	negs	r5, r5
 801736c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017370:	485e      	ldr	r0, [pc, #376]	; (80174ec <_printf_i+0x244>)
 8017372:	230a      	movs	r3, #10
 8017374:	e019      	b.n	80173aa <_printf_i+0x102>
 8017376:	f015 0f40 	tst.w	r5, #64	; 0x40
 801737a:	6805      	ldr	r5, [r0, #0]
 801737c:	600b      	str	r3, [r1, #0]
 801737e:	bf18      	it	ne
 8017380:	b22d      	sxthne	r5, r5
 8017382:	e7ef      	b.n	8017364 <_printf_i+0xbc>
 8017384:	680b      	ldr	r3, [r1, #0]
 8017386:	6825      	ldr	r5, [r4, #0]
 8017388:	1d18      	adds	r0, r3, #4
 801738a:	6008      	str	r0, [r1, #0]
 801738c:	0628      	lsls	r0, r5, #24
 801738e:	d501      	bpl.n	8017394 <_printf_i+0xec>
 8017390:	681d      	ldr	r5, [r3, #0]
 8017392:	e002      	b.n	801739a <_printf_i+0xf2>
 8017394:	0669      	lsls	r1, r5, #25
 8017396:	d5fb      	bpl.n	8017390 <_printf_i+0xe8>
 8017398:	881d      	ldrh	r5, [r3, #0]
 801739a:	4854      	ldr	r0, [pc, #336]	; (80174ec <_printf_i+0x244>)
 801739c:	2f6f      	cmp	r7, #111	; 0x6f
 801739e:	bf0c      	ite	eq
 80173a0:	2308      	moveq	r3, #8
 80173a2:	230a      	movne	r3, #10
 80173a4:	2100      	movs	r1, #0
 80173a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80173aa:	6866      	ldr	r6, [r4, #4]
 80173ac:	60a6      	str	r6, [r4, #8]
 80173ae:	2e00      	cmp	r6, #0
 80173b0:	bfa2      	ittt	ge
 80173b2:	6821      	ldrge	r1, [r4, #0]
 80173b4:	f021 0104 	bicge.w	r1, r1, #4
 80173b8:	6021      	strge	r1, [r4, #0]
 80173ba:	b90d      	cbnz	r5, 80173c0 <_printf_i+0x118>
 80173bc:	2e00      	cmp	r6, #0
 80173be:	d04d      	beq.n	801745c <_printf_i+0x1b4>
 80173c0:	4616      	mov	r6, r2
 80173c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80173c6:	fb03 5711 	mls	r7, r3, r1, r5
 80173ca:	5dc7      	ldrb	r7, [r0, r7]
 80173cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80173d0:	462f      	mov	r7, r5
 80173d2:	42bb      	cmp	r3, r7
 80173d4:	460d      	mov	r5, r1
 80173d6:	d9f4      	bls.n	80173c2 <_printf_i+0x11a>
 80173d8:	2b08      	cmp	r3, #8
 80173da:	d10b      	bne.n	80173f4 <_printf_i+0x14c>
 80173dc:	6823      	ldr	r3, [r4, #0]
 80173de:	07df      	lsls	r7, r3, #31
 80173e0:	d508      	bpl.n	80173f4 <_printf_i+0x14c>
 80173e2:	6923      	ldr	r3, [r4, #16]
 80173e4:	6861      	ldr	r1, [r4, #4]
 80173e6:	4299      	cmp	r1, r3
 80173e8:	bfde      	ittt	le
 80173ea:	2330      	movle	r3, #48	; 0x30
 80173ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80173f0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80173f4:	1b92      	subs	r2, r2, r6
 80173f6:	6122      	str	r2, [r4, #16]
 80173f8:	f8cd a000 	str.w	sl, [sp]
 80173fc:	464b      	mov	r3, r9
 80173fe:	aa03      	add	r2, sp, #12
 8017400:	4621      	mov	r1, r4
 8017402:	4640      	mov	r0, r8
 8017404:	f7ff fee2 	bl	80171cc <_printf_common>
 8017408:	3001      	adds	r0, #1
 801740a:	d14c      	bne.n	80174a6 <_printf_i+0x1fe>
 801740c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017410:	b004      	add	sp, #16
 8017412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017416:	4835      	ldr	r0, [pc, #212]	; (80174ec <_printf_i+0x244>)
 8017418:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801741c:	6823      	ldr	r3, [r4, #0]
 801741e:	680e      	ldr	r6, [r1, #0]
 8017420:	061f      	lsls	r7, r3, #24
 8017422:	f856 5b04 	ldr.w	r5, [r6], #4
 8017426:	600e      	str	r6, [r1, #0]
 8017428:	d514      	bpl.n	8017454 <_printf_i+0x1ac>
 801742a:	07d9      	lsls	r1, r3, #31
 801742c:	bf44      	itt	mi
 801742e:	f043 0320 	orrmi.w	r3, r3, #32
 8017432:	6023      	strmi	r3, [r4, #0]
 8017434:	b91d      	cbnz	r5, 801743e <_printf_i+0x196>
 8017436:	6823      	ldr	r3, [r4, #0]
 8017438:	f023 0320 	bic.w	r3, r3, #32
 801743c:	6023      	str	r3, [r4, #0]
 801743e:	2310      	movs	r3, #16
 8017440:	e7b0      	b.n	80173a4 <_printf_i+0xfc>
 8017442:	6823      	ldr	r3, [r4, #0]
 8017444:	f043 0320 	orr.w	r3, r3, #32
 8017448:	6023      	str	r3, [r4, #0]
 801744a:	2378      	movs	r3, #120	; 0x78
 801744c:	4828      	ldr	r0, [pc, #160]	; (80174f0 <_printf_i+0x248>)
 801744e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8017452:	e7e3      	b.n	801741c <_printf_i+0x174>
 8017454:	065e      	lsls	r6, r3, #25
 8017456:	bf48      	it	mi
 8017458:	b2ad      	uxthmi	r5, r5
 801745a:	e7e6      	b.n	801742a <_printf_i+0x182>
 801745c:	4616      	mov	r6, r2
 801745e:	e7bb      	b.n	80173d8 <_printf_i+0x130>
 8017460:	680b      	ldr	r3, [r1, #0]
 8017462:	6826      	ldr	r6, [r4, #0]
 8017464:	6960      	ldr	r0, [r4, #20]
 8017466:	1d1d      	adds	r5, r3, #4
 8017468:	600d      	str	r5, [r1, #0]
 801746a:	0635      	lsls	r5, r6, #24
 801746c:	681b      	ldr	r3, [r3, #0]
 801746e:	d501      	bpl.n	8017474 <_printf_i+0x1cc>
 8017470:	6018      	str	r0, [r3, #0]
 8017472:	e002      	b.n	801747a <_printf_i+0x1d2>
 8017474:	0671      	lsls	r1, r6, #25
 8017476:	d5fb      	bpl.n	8017470 <_printf_i+0x1c8>
 8017478:	8018      	strh	r0, [r3, #0]
 801747a:	2300      	movs	r3, #0
 801747c:	6123      	str	r3, [r4, #16]
 801747e:	4616      	mov	r6, r2
 8017480:	e7ba      	b.n	80173f8 <_printf_i+0x150>
 8017482:	680b      	ldr	r3, [r1, #0]
 8017484:	1d1a      	adds	r2, r3, #4
 8017486:	600a      	str	r2, [r1, #0]
 8017488:	681e      	ldr	r6, [r3, #0]
 801748a:	6862      	ldr	r2, [r4, #4]
 801748c:	2100      	movs	r1, #0
 801748e:	4630      	mov	r0, r6
 8017490:	f7e8 fea6 	bl	80001e0 <memchr>
 8017494:	b108      	cbz	r0, 801749a <_printf_i+0x1f2>
 8017496:	1b80      	subs	r0, r0, r6
 8017498:	6060      	str	r0, [r4, #4]
 801749a:	6863      	ldr	r3, [r4, #4]
 801749c:	6123      	str	r3, [r4, #16]
 801749e:	2300      	movs	r3, #0
 80174a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80174a4:	e7a8      	b.n	80173f8 <_printf_i+0x150>
 80174a6:	6923      	ldr	r3, [r4, #16]
 80174a8:	4632      	mov	r2, r6
 80174aa:	4649      	mov	r1, r9
 80174ac:	4640      	mov	r0, r8
 80174ae:	47d0      	blx	sl
 80174b0:	3001      	adds	r0, #1
 80174b2:	d0ab      	beq.n	801740c <_printf_i+0x164>
 80174b4:	6823      	ldr	r3, [r4, #0]
 80174b6:	079b      	lsls	r3, r3, #30
 80174b8:	d413      	bmi.n	80174e2 <_printf_i+0x23a>
 80174ba:	68e0      	ldr	r0, [r4, #12]
 80174bc:	9b03      	ldr	r3, [sp, #12]
 80174be:	4298      	cmp	r0, r3
 80174c0:	bfb8      	it	lt
 80174c2:	4618      	movlt	r0, r3
 80174c4:	e7a4      	b.n	8017410 <_printf_i+0x168>
 80174c6:	2301      	movs	r3, #1
 80174c8:	4632      	mov	r2, r6
 80174ca:	4649      	mov	r1, r9
 80174cc:	4640      	mov	r0, r8
 80174ce:	47d0      	blx	sl
 80174d0:	3001      	adds	r0, #1
 80174d2:	d09b      	beq.n	801740c <_printf_i+0x164>
 80174d4:	3501      	adds	r5, #1
 80174d6:	68e3      	ldr	r3, [r4, #12]
 80174d8:	9903      	ldr	r1, [sp, #12]
 80174da:	1a5b      	subs	r3, r3, r1
 80174dc:	42ab      	cmp	r3, r5
 80174de:	dcf2      	bgt.n	80174c6 <_printf_i+0x21e>
 80174e0:	e7eb      	b.n	80174ba <_printf_i+0x212>
 80174e2:	2500      	movs	r5, #0
 80174e4:	f104 0619 	add.w	r6, r4, #25
 80174e8:	e7f5      	b.n	80174d6 <_printf_i+0x22e>
 80174ea:	bf00      	nop
 80174ec:	0801e17e 	.word	0x0801e17e
 80174f0:	0801e18f 	.word	0x0801e18f

080174f4 <cleanup_glue>:
 80174f4:	b538      	push	{r3, r4, r5, lr}
 80174f6:	460c      	mov	r4, r1
 80174f8:	6809      	ldr	r1, [r1, #0]
 80174fa:	4605      	mov	r5, r0
 80174fc:	b109      	cbz	r1, 8017502 <cleanup_glue+0xe>
 80174fe:	f7ff fff9 	bl	80174f4 <cleanup_glue>
 8017502:	4621      	mov	r1, r4
 8017504:	4628      	mov	r0, r5
 8017506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801750a:	f7ff badf 	b.w	8016acc <_free_r>
	...

08017510 <_reclaim_reent>:
 8017510:	4b2c      	ldr	r3, [pc, #176]	; (80175c4 <_reclaim_reent+0xb4>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	4283      	cmp	r3, r0
 8017516:	b570      	push	{r4, r5, r6, lr}
 8017518:	4604      	mov	r4, r0
 801751a:	d051      	beq.n	80175c0 <_reclaim_reent+0xb0>
 801751c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801751e:	b143      	cbz	r3, 8017532 <_reclaim_reent+0x22>
 8017520:	68db      	ldr	r3, [r3, #12]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d14a      	bne.n	80175bc <_reclaim_reent+0xac>
 8017526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017528:	6819      	ldr	r1, [r3, #0]
 801752a:	b111      	cbz	r1, 8017532 <_reclaim_reent+0x22>
 801752c:	4620      	mov	r0, r4
 801752e:	f7ff facd 	bl	8016acc <_free_r>
 8017532:	6961      	ldr	r1, [r4, #20]
 8017534:	b111      	cbz	r1, 801753c <_reclaim_reent+0x2c>
 8017536:	4620      	mov	r0, r4
 8017538:	f7ff fac8 	bl	8016acc <_free_r>
 801753c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801753e:	b111      	cbz	r1, 8017546 <_reclaim_reent+0x36>
 8017540:	4620      	mov	r0, r4
 8017542:	f7ff fac3 	bl	8016acc <_free_r>
 8017546:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8017548:	b111      	cbz	r1, 8017550 <_reclaim_reent+0x40>
 801754a:	4620      	mov	r0, r4
 801754c:	f7ff fabe 	bl	8016acc <_free_r>
 8017550:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8017552:	b111      	cbz	r1, 801755a <_reclaim_reent+0x4a>
 8017554:	4620      	mov	r0, r4
 8017556:	f7ff fab9 	bl	8016acc <_free_r>
 801755a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801755c:	b111      	cbz	r1, 8017564 <_reclaim_reent+0x54>
 801755e:	4620      	mov	r0, r4
 8017560:	f7ff fab4 	bl	8016acc <_free_r>
 8017564:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8017566:	b111      	cbz	r1, 801756e <_reclaim_reent+0x5e>
 8017568:	4620      	mov	r0, r4
 801756a:	f7ff faaf 	bl	8016acc <_free_r>
 801756e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8017570:	b111      	cbz	r1, 8017578 <_reclaim_reent+0x68>
 8017572:	4620      	mov	r0, r4
 8017574:	f7ff faaa 	bl	8016acc <_free_r>
 8017578:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801757a:	b111      	cbz	r1, 8017582 <_reclaim_reent+0x72>
 801757c:	4620      	mov	r0, r4
 801757e:	f7ff faa5 	bl	8016acc <_free_r>
 8017582:	69a3      	ldr	r3, [r4, #24]
 8017584:	b1e3      	cbz	r3, 80175c0 <_reclaim_reent+0xb0>
 8017586:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8017588:	4620      	mov	r0, r4
 801758a:	4798      	blx	r3
 801758c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801758e:	b1b9      	cbz	r1, 80175c0 <_reclaim_reent+0xb0>
 8017590:	4620      	mov	r0, r4
 8017592:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017596:	f7ff bfad 	b.w	80174f4 <cleanup_glue>
 801759a:	5949      	ldr	r1, [r1, r5]
 801759c:	b941      	cbnz	r1, 80175b0 <_reclaim_reent+0xa0>
 801759e:	3504      	adds	r5, #4
 80175a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80175a2:	2d80      	cmp	r5, #128	; 0x80
 80175a4:	68d9      	ldr	r1, [r3, #12]
 80175a6:	d1f8      	bne.n	801759a <_reclaim_reent+0x8a>
 80175a8:	4620      	mov	r0, r4
 80175aa:	f7ff fa8f 	bl	8016acc <_free_r>
 80175ae:	e7ba      	b.n	8017526 <_reclaim_reent+0x16>
 80175b0:	680e      	ldr	r6, [r1, #0]
 80175b2:	4620      	mov	r0, r4
 80175b4:	f7ff fa8a 	bl	8016acc <_free_r>
 80175b8:	4631      	mov	r1, r6
 80175ba:	e7ef      	b.n	801759c <_reclaim_reent+0x8c>
 80175bc:	2500      	movs	r5, #0
 80175be:	e7ef      	b.n	80175a0 <_reclaim_reent+0x90>
 80175c0:	bd70      	pop	{r4, r5, r6, pc}
 80175c2:	bf00      	nop
 80175c4:	200001c4 	.word	0x200001c4

080175c8 <_sbrk_r>:
 80175c8:	b538      	push	{r3, r4, r5, lr}
 80175ca:	4d06      	ldr	r5, [pc, #24]	; (80175e4 <_sbrk_r+0x1c>)
 80175cc:	2300      	movs	r3, #0
 80175ce:	4604      	mov	r4, r0
 80175d0:	4608      	mov	r0, r1
 80175d2:	602b      	str	r3, [r5, #0]
 80175d4:	f7ed fdd2 	bl	800517c <_sbrk>
 80175d8:	1c43      	adds	r3, r0, #1
 80175da:	d102      	bne.n	80175e2 <_sbrk_r+0x1a>
 80175dc:	682b      	ldr	r3, [r5, #0]
 80175de:	b103      	cbz	r3, 80175e2 <_sbrk_r+0x1a>
 80175e0:	6023      	str	r3, [r4, #0]
 80175e2:	bd38      	pop	{r3, r4, r5, pc}
 80175e4:	2001d054 	.word	0x2001d054

080175e8 <siprintf>:
 80175e8:	b40e      	push	{r1, r2, r3}
 80175ea:	b500      	push	{lr}
 80175ec:	b09c      	sub	sp, #112	; 0x70
 80175ee:	ab1d      	add	r3, sp, #116	; 0x74
 80175f0:	9002      	str	r0, [sp, #8]
 80175f2:	9006      	str	r0, [sp, #24]
 80175f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80175f8:	4809      	ldr	r0, [pc, #36]	; (8017620 <siprintf+0x38>)
 80175fa:	9107      	str	r1, [sp, #28]
 80175fc:	9104      	str	r1, [sp, #16]
 80175fe:	4909      	ldr	r1, [pc, #36]	; (8017624 <siprintf+0x3c>)
 8017600:	f853 2b04 	ldr.w	r2, [r3], #4
 8017604:	9105      	str	r1, [sp, #20]
 8017606:	6800      	ldr	r0, [r0, #0]
 8017608:	9301      	str	r3, [sp, #4]
 801760a:	a902      	add	r1, sp, #8
 801760c:	f001 fc10 	bl	8018e30 <_svfiprintf_r>
 8017610:	9b02      	ldr	r3, [sp, #8]
 8017612:	2200      	movs	r2, #0
 8017614:	701a      	strb	r2, [r3, #0]
 8017616:	b01c      	add	sp, #112	; 0x70
 8017618:	f85d eb04 	ldr.w	lr, [sp], #4
 801761c:	b003      	add	sp, #12
 801761e:	4770      	bx	lr
 8017620:	200001c4 	.word	0x200001c4
 8017624:	ffff0208 	.word	0xffff0208

08017628 <__sread>:
 8017628:	b510      	push	{r4, lr}
 801762a:	460c      	mov	r4, r1
 801762c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017630:	f001 fcfe 	bl	8019030 <_read_r>
 8017634:	2800      	cmp	r0, #0
 8017636:	bfab      	itete	ge
 8017638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801763a:	89a3      	ldrhlt	r3, [r4, #12]
 801763c:	181b      	addge	r3, r3, r0
 801763e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017642:	bfac      	ite	ge
 8017644:	6563      	strge	r3, [r4, #84]	; 0x54
 8017646:	81a3      	strhlt	r3, [r4, #12]
 8017648:	bd10      	pop	{r4, pc}

0801764a <__swrite>:
 801764a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801764e:	461f      	mov	r7, r3
 8017650:	898b      	ldrh	r3, [r1, #12]
 8017652:	05db      	lsls	r3, r3, #23
 8017654:	4605      	mov	r5, r0
 8017656:	460c      	mov	r4, r1
 8017658:	4616      	mov	r6, r2
 801765a:	d505      	bpl.n	8017668 <__swrite+0x1e>
 801765c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017660:	2302      	movs	r3, #2
 8017662:	2200      	movs	r2, #0
 8017664:	f000 ffde 	bl	8018624 <_lseek_r>
 8017668:	89a3      	ldrh	r3, [r4, #12]
 801766a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801766e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017672:	81a3      	strh	r3, [r4, #12]
 8017674:	4632      	mov	r2, r6
 8017676:	463b      	mov	r3, r7
 8017678:	4628      	mov	r0, r5
 801767a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801767e:	f000 b86f 	b.w	8017760 <_write_r>

08017682 <__sseek>:
 8017682:	b510      	push	{r4, lr}
 8017684:	460c      	mov	r4, r1
 8017686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801768a:	f000 ffcb 	bl	8018624 <_lseek_r>
 801768e:	1c43      	adds	r3, r0, #1
 8017690:	89a3      	ldrh	r3, [r4, #12]
 8017692:	bf15      	itete	ne
 8017694:	6560      	strne	r0, [r4, #84]	; 0x54
 8017696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801769a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801769e:	81a3      	strheq	r3, [r4, #12]
 80176a0:	bf18      	it	ne
 80176a2:	81a3      	strhne	r3, [r4, #12]
 80176a4:	bd10      	pop	{r4, pc}

080176a6 <__sclose>:
 80176a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176aa:	f000 b86b 	b.w	8017784 <_close_r>

080176ae <strcat>:
 80176ae:	b510      	push	{r4, lr}
 80176b0:	4602      	mov	r2, r0
 80176b2:	7814      	ldrb	r4, [r2, #0]
 80176b4:	4613      	mov	r3, r2
 80176b6:	3201      	adds	r2, #1
 80176b8:	2c00      	cmp	r4, #0
 80176ba:	d1fa      	bne.n	80176b2 <strcat+0x4>
 80176bc:	3b01      	subs	r3, #1
 80176be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80176c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80176c6:	2a00      	cmp	r2, #0
 80176c8:	d1f9      	bne.n	80176be <strcat+0x10>
 80176ca:	bd10      	pop	{r4, pc}

080176cc <strcpy>:
 80176cc:	4603      	mov	r3, r0
 80176ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80176d2:	f803 2b01 	strb.w	r2, [r3], #1
 80176d6:	2a00      	cmp	r2, #0
 80176d8:	d1f9      	bne.n	80176ce <strcpy+0x2>
 80176da:	4770      	bx	lr

080176dc <__utoa>:
 80176dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80176de:	4c1f      	ldr	r4, [pc, #124]	; (801775c <__utoa+0x80>)
 80176e0:	b08b      	sub	sp, #44	; 0x2c
 80176e2:	4605      	mov	r5, r0
 80176e4:	460b      	mov	r3, r1
 80176e6:	466e      	mov	r6, sp
 80176e8:	f104 0c20 	add.w	ip, r4, #32
 80176ec:	6820      	ldr	r0, [r4, #0]
 80176ee:	6861      	ldr	r1, [r4, #4]
 80176f0:	4637      	mov	r7, r6
 80176f2:	c703      	stmia	r7!, {r0, r1}
 80176f4:	3408      	adds	r4, #8
 80176f6:	4564      	cmp	r4, ip
 80176f8:	463e      	mov	r6, r7
 80176fa:	d1f7      	bne.n	80176ec <__utoa+0x10>
 80176fc:	7921      	ldrb	r1, [r4, #4]
 80176fe:	7139      	strb	r1, [r7, #4]
 8017700:	1e91      	subs	r1, r2, #2
 8017702:	6820      	ldr	r0, [r4, #0]
 8017704:	6038      	str	r0, [r7, #0]
 8017706:	2922      	cmp	r1, #34	; 0x22
 8017708:	f04f 0100 	mov.w	r1, #0
 801770c:	d904      	bls.n	8017718 <__utoa+0x3c>
 801770e:	7019      	strb	r1, [r3, #0]
 8017710:	460b      	mov	r3, r1
 8017712:	4618      	mov	r0, r3
 8017714:	b00b      	add	sp, #44	; 0x2c
 8017716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017718:	1e58      	subs	r0, r3, #1
 801771a:	4684      	mov	ip, r0
 801771c:	fbb5 f7f2 	udiv	r7, r5, r2
 8017720:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8017724:	fb02 5617 	mls	r6, r2, r7, r5
 8017728:	4476      	add	r6, lr
 801772a:	460c      	mov	r4, r1
 801772c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8017730:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8017734:	462e      	mov	r6, r5
 8017736:	42b2      	cmp	r2, r6
 8017738:	f101 0101 	add.w	r1, r1, #1
 801773c:	463d      	mov	r5, r7
 801773e:	d9ed      	bls.n	801771c <__utoa+0x40>
 8017740:	2200      	movs	r2, #0
 8017742:	545a      	strb	r2, [r3, r1]
 8017744:	1919      	adds	r1, r3, r4
 8017746:	1aa5      	subs	r5, r4, r2
 8017748:	42aa      	cmp	r2, r5
 801774a:	dae2      	bge.n	8017712 <__utoa+0x36>
 801774c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8017750:	780e      	ldrb	r6, [r1, #0]
 8017752:	7006      	strb	r6, [r0, #0]
 8017754:	3201      	adds	r2, #1
 8017756:	f801 5901 	strb.w	r5, [r1], #-1
 801775a:	e7f4      	b.n	8017746 <__utoa+0x6a>
 801775c:	0801e1a0 	.word	0x0801e1a0

08017760 <_write_r>:
 8017760:	b538      	push	{r3, r4, r5, lr}
 8017762:	4d07      	ldr	r5, [pc, #28]	; (8017780 <_write_r+0x20>)
 8017764:	4604      	mov	r4, r0
 8017766:	4608      	mov	r0, r1
 8017768:	4611      	mov	r1, r2
 801776a:	2200      	movs	r2, #0
 801776c:	602a      	str	r2, [r5, #0]
 801776e:	461a      	mov	r2, r3
 8017770:	f7ed fcb3 	bl	80050da <_write>
 8017774:	1c43      	adds	r3, r0, #1
 8017776:	d102      	bne.n	801777e <_write_r+0x1e>
 8017778:	682b      	ldr	r3, [r5, #0]
 801777a:	b103      	cbz	r3, 801777e <_write_r+0x1e>
 801777c:	6023      	str	r3, [r4, #0]
 801777e:	bd38      	pop	{r3, r4, r5, pc}
 8017780:	2001d054 	.word	0x2001d054

08017784 <_close_r>:
 8017784:	b538      	push	{r3, r4, r5, lr}
 8017786:	4d06      	ldr	r5, [pc, #24]	; (80177a0 <_close_r+0x1c>)
 8017788:	2300      	movs	r3, #0
 801778a:	4604      	mov	r4, r0
 801778c:	4608      	mov	r0, r1
 801778e:	602b      	str	r3, [r5, #0]
 8017790:	f7ed fcbf 	bl	8005112 <_close>
 8017794:	1c43      	adds	r3, r0, #1
 8017796:	d102      	bne.n	801779e <_close_r+0x1a>
 8017798:	682b      	ldr	r3, [r5, #0]
 801779a:	b103      	cbz	r3, 801779e <_close_r+0x1a>
 801779c:	6023      	str	r3, [r4, #0]
 801779e:	bd38      	pop	{r3, r4, r5, pc}
 80177a0:	2001d054 	.word	0x2001d054

080177a4 <quorem>:
 80177a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177a8:	6903      	ldr	r3, [r0, #16]
 80177aa:	690c      	ldr	r4, [r1, #16]
 80177ac:	42a3      	cmp	r3, r4
 80177ae:	4607      	mov	r7, r0
 80177b0:	f2c0 8081 	blt.w	80178b6 <quorem+0x112>
 80177b4:	3c01      	subs	r4, #1
 80177b6:	f101 0814 	add.w	r8, r1, #20
 80177ba:	f100 0514 	add.w	r5, r0, #20
 80177be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80177c2:	9301      	str	r3, [sp, #4]
 80177c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80177c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80177cc:	3301      	adds	r3, #1
 80177ce:	429a      	cmp	r2, r3
 80177d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80177d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80177d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80177dc:	d331      	bcc.n	8017842 <quorem+0x9e>
 80177de:	f04f 0e00 	mov.w	lr, #0
 80177e2:	4640      	mov	r0, r8
 80177e4:	46ac      	mov	ip, r5
 80177e6:	46f2      	mov	sl, lr
 80177e8:	f850 2b04 	ldr.w	r2, [r0], #4
 80177ec:	b293      	uxth	r3, r2
 80177ee:	fb06 e303 	mla	r3, r6, r3, lr
 80177f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80177f6:	b29b      	uxth	r3, r3
 80177f8:	ebaa 0303 	sub.w	r3, sl, r3
 80177fc:	0c12      	lsrs	r2, r2, #16
 80177fe:	f8dc a000 	ldr.w	sl, [ip]
 8017802:	fb06 e202 	mla	r2, r6, r2, lr
 8017806:	fa13 f38a 	uxtah	r3, r3, sl
 801780a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801780e:	fa1f fa82 	uxth.w	sl, r2
 8017812:	f8dc 2000 	ldr.w	r2, [ip]
 8017816:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801781a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801781e:	b29b      	uxth	r3, r3
 8017820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017824:	4581      	cmp	r9, r0
 8017826:	f84c 3b04 	str.w	r3, [ip], #4
 801782a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801782e:	d2db      	bcs.n	80177e8 <quorem+0x44>
 8017830:	f855 300b 	ldr.w	r3, [r5, fp]
 8017834:	b92b      	cbnz	r3, 8017842 <quorem+0x9e>
 8017836:	9b01      	ldr	r3, [sp, #4]
 8017838:	3b04      	subs	r3, #4
 801783a:	429d      	cmp	r5, r3
 801783c:	461a      	mov	r2, r3
 801783e:	d32e      	bcc.n	801789e <quorem+0xfa>
 8017840:	613c      	str	r4, [r7, #16]
 8017842:	4638      	mov	r0, r7
 8017844:	f001 f98a 	bl	8018b5c <__mcmp>
 8017848:	2800      	cmp	r0, #0
 801784a:	db24      	blt.n	8017896 <quorem+0xf2>
 801784c:	3601      	adds	r6, #1
 801784e:	4628      	mov	r0, r5
 8017850:	f04f 0c00 	mov.w	ip, #0
 8017854:	f858 2b04 	ldr.w	r2, [r8], #4
 8017858:	f8d0 e000 	ldr.w	lr, [r0]
 801785c:	b293      	uxth	r3, r2
 801785e:	ebac 0303 	sub.w	r3, ip, r3
 8017862:	0c12      	lsrs	r2, r2, #16
 8017864:	fa13 f38e 	uxtah	r3, r3, lr
 8017868:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801786c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017870:	b29b      	uxth	r3, r3
 8017872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017876:	45c1      	cmp	r9, r8
 8017878:	f840 3b04 	str.w	r3, [r0], #4
 801787c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017880:	d2e8      	bcs.n	8017854 <quorem+0xb0>
 8017882:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017886:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801788a:	b922      	cbnz	r2, 8017896 <quorem+0xf2>
 801788c:	3b04      	subs	r3, #4
 801788e:	429d      	cmp	r5, r3
 8017890:	461a      	mov	r2, r3
 8017892:	d30a      	bcc.n	80178aa <quorem+0x106>
 8017894:	613c      	str	r4, [r7, #16]
 8017896:	4630      	mov	r0, r6
 8017898:	b003      	add	sp, #12
 801789a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801789e:	6812      	ldr	r2, [r2, #0]
 80178a0:	3b04      	subs	r3, #4
 80178a2:	2a00      	cmp	r2, #0
 80178a4:	d1cc      	bne.n	8017840 <quorem+0x9c>
 80178a6:	3c01      	subs	r4, #1
 80178a8:	e7c7      	b.n	801783a <quorem+0x96>
 80178aa:	6812      	ldr	r2, [r2, #0]
 80178ac:	3b04      	subs	r3, #4
 80178ae:	2a00      	cmp	r2, #0
 80178b0:	d1f0      	bne.n	8017894 <quorem+0xf0>
 80178b2:	3c01      	subs	r4, #1
 80178b4:	e7eb      	b.n	801788e <quorem+0xea>
 80178b6:	2000      	movs	r0, #0
 80178b8:	e7ee      	b.n	8017898 <quorem+0xf4>
 80178ba:	0000      	movs	r0, r0
 80178bc:	0000      	movs	r0, r0
	...

080178c0 <_dtoa_r>:
 80178c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178c4:	ed2d 8b02 	vpush	{d8}
 80178c8:	ec57 6b10 	vmov	r6, r7, d0
 80178cc:	b095      	sub	sp, #84	; 0x54
 80178ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80178d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80178d4:	9105      	str	r1, [sp, #20]
 80178d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80178da:	4604      	mov	r4, r0
 80178dc:	9209      	str	r2, [sp, #36]	; 0x24
 80178de:	930f      	str	r3, [sp, #60]	; 0x3c
 80178e0:	b975      	cbnz	r5, 8017900 <_dtoa_r+0x40>
 80178e2:	2010      	movs	r0, #16
 80178e4:	f7ff f8cc 	bl	8016a80 <malloc>
 80178e8:	4602      	mov	r2, r0
 80178ea:	6260      	str	r0, [r4, #36]	; 0x24
 80178ec:	b920      	cbnz	r0, 80178f8 <_dtoa_r+0x38>
 80178ee:	4bb2      	ldr	r3, [pc, #712]	; (8017bb8 <_dtoa_r+0x2f8>)
 80178f0:	21ea      	movs	r1, #234	; 0xea
 80178f2:	48b2      	ldr	r0, [pc, #712]	; (8017bbc <_dtoa_r+0x2fc>)
 80178f4:	f001 fbae 	bl	8019054 <__assert_func>
 80178f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80178fc:	6005      	str	r5, [r0, #0]
 80178fe:	60c5      	str	r5, [r0, #12]
 8017900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017902:	6819      	ldr	r1, [r3, #0]
 8017904:	b151      	cbz	r1, 801791c <_dtoa_r+0x5c>
 8017906:	685a      	ldr	r2, [r3, #4]
 8017908:	604a      	str	r2, [r1, #4]
 801790a:	2301      	movs	r3, #1
 801790c:	4093      	lsls	r3, r2
 801790e:	608b      	str	r3, [r1, #8]
 8017910:	4620      	mov	r0, r4
 8017912:	f000 fee5 	bl	80186e0 <_Bfree>
 8017916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017918:	2200      	movs	r2, #0
 801791a:	601a      	str	r2, [r3, #0]
 801791c:	1e3b      	subs	r3, r7, #0
 801791e:	bfb9      	ittee	lt
 8017920:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017924:	9303      	strlt	r3, [sp, #12]
 8017926:	2300      	movge	r3, #0
 8017928:	f8c8 3000 	strge.w	r3, [r8]
 801792c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8017930:	4ba3      	ldr	r3, [pc, #652]	; (8017bc0 <_dtoa_r+0x300>)
 8017932:	bfbc      	itt	lt
 8017934:	2201      	movlt	r2, #1
 8017936:	f8c8 2000 	strlt.w	r2, [r8]
 801793a:	ea33 0309 	bics.w	r3, r3, r9
 801793e:	d11b      	bne.n	8017978 <_dtoa_r+0xb8>
 8017940:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017942:	f242 730f 	movw	r3, #9999	; 0x270f
 8017946:	6013      	str	r3, [r2, #0]
 8017948:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801794c:	4333      	orrs	r3, r6
 801794e:	f000 857a 	beq.w	8018446 <_dtoa_r+0xb86>
 8017952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017954:	b963      	cbnz	r3, 8017970 <_dtoa_r+0xb0>
 8017956:	4b9b      	ldr	r3, [pc, #620]	; (8017bc4 <_dtoa_r+0x304>)
 8017958:	e024      	b.n	80179a4 <_dtoa_r+0xe4>
 801795a:	4b9b      	ldr	r3, [pc, #620]	; (8017bc8 <_dtoa_r+0x308>)
 801795c:	9300      	str	r3, [sp, #0]
 801795e:	3308      	adds	r3, #8
 8017960:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017962:	6013      	str	r3, [r2, #0]
 8017964:	9800      	ldr	r0, [sp, #0]
 8017966:	b015      	add	sp, #84	; 0x54
 8017968:	ecbd 8b02 	vpop	{d8}
 801796c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017970:	4b94      	ldr	r3, [pc, #592]	; (8017bc4 <_dtoa_r+0x304>)
 8017972:	9300      	str	r3, [sp, #0]
 8017974:	3303      	adds	r3, #3
 8017976:	e7f3      	b.n	8017960 <_dtoa_r+0xa0>
 8017978:	ed9d 7b02 	vldr	d7, [sp, #8]
 801797c:	2200      	movs	r2, #0
 801797e:	ec51 0b17 	vmov	r0, r1, d7
 8017982:	2300      	movs	r3, #0
 8017984:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8017988:	f7e9 f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 801798c:	4680      	mov	r8, r0
 801798e:	b158      	cbz	r0, 80179a8 <_dtoa_r+0xe8>
 8017990:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017992:	2301      	movs	r3, #1
 8017994:	6013      	str	r3, [r2, #0]
 8017996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017998:	2b00      	cmp	r3, #0
 801799a:	f000 8551 	beq.w	8018440 <_dtoa_r+0xb80>
 801799e:	488b      	ldr	r0, [pc, #556]	; (8017bcc <_dtoa_r+0x30c>)
 80179a0:	6018      	str	r0, [r3, #0]
 80179a2:	1e43      	subs	r3, r0, #1
 80179a4:	9300      	str	r3, [sp, #0]
 80179a6:	e7dd      	b.n	8017964 <_dtoa_r+0xa4>
 80179a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80179ac:	aa12      	add	r2, sp, #72	; 0x48
 80179ae:	a913      	add	r1, sp, #76	; 0x4c
 80179b0:	4620      	mov	r0, r4
 80179b2:	f001 f977 	bl	8018ca4 <__d2b>
 80179b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80179ba:	4683      	mov	fp, r0
 80179bc:	2d00      	cmp	r5, #0
 80179be:	d07c      	beq.n	8017aba <_dtoa_r+0x1fa>
 80179c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80179c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80179ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80179ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80179d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80179d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80179da:	4b7d      	ldr	r3, [pc, #500]	; (8017bd0 <_dtoa_r+0x310>)
 80179dc:	2200      	movs	r2, #0
 80179de:	4630      	mov	r0, r6
 80179e0:	4639      	mov	r1, r7
 80179e2:	f7e8 fc51 	bl	8000288 <__aeabi_dsub>
 80179e6:	a36e      	add	r3, pc, #440	; (adr r3, 8017ba0 <_dtoa_r+0x2e0>)
 80179e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179ec:	f7e8 fe04 	bl	80005f8 <__aeabi_dmul>
 80179f0:	a36d      	add	r3, pc, #436	; (adr r3, 8017ba8 <_dtoa_r+0x2e8>)
 80179f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179f6:	f7e8 fc49 	bl	800028c <__adddf3>
 80179fa:	4606      	mov	r6, r0
 80179fc:	4628      	mov	r0, r5
 80179fe:	460f      	mov	r7, r1
 8017a00:	f7e8 fd90 	bl	8000524 <__aeabi_i2d>
 8017a04:	a36a      	add	r3, pc, #424	; (adr r3, 8017bb0 <_dtoa_r+0x2f0>)
 8017a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a0a:	f7e8 fdf5 	bl	80005f8 <__aeabi_dmul>
 8017a0e:	4602      	mov	r2, r0
 8017a10:	460b      	mov	r3, r1
 8017a12:	4630      	mov	r0, r6
 8017a14:	4639      	mov	r1, r7
 8017a16:	f7e8 fc39 	bl	800028c <__adddf3>
 8017a1a:	4606      	mov	r6, r0
 8017a1c:	460f      	mov	r7, r1
 8017a1e:	f7e9 f89b 	bl	8000b58 <__aeabi_d2iz>
 8017a22:	2200      	movs	r2, #0
 8017a24:	4682      	mov	sl, r0
 8017a26:	2300      	movs	r3, #0
 8017a28:	4630      	mov	r0, r6
 8017a2a:	4639      	mov	r1, r7
 8017a2c:	f7e9 f856 	bl	8000adc <__aeabi_dcmplt>
 8017a30:	b148      	cbz	r0, 8017a46 <_dtoa_r+0x186>
 8017a32:	4650      	mov	r0, sl
 8017a34:	f7e8 fd76 	bl	8000524 <__aeabi_i2d>
 8017a38:	4632      	mov	r2, r6
 8017a3a:	463b      	mov	r3, r7
 8017a3c:	f7e9 f844 	bl	8000ac8 <__aeabi_dcmpeq>
 8017a40:	b908      	cbnz	r0, 8017a46 <_dtoa_r+0x186>
 8017a42:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8017a46:	f1ba 0f16 	cmp.w	sl, #22
 8017a4a:	d854      	bhi.n	8017af6 <_dtoa_r+0x236>
 8017a4c:	4b61      	ldr	r3, [pc, #388]	; (8017bd4 <_dtoa_r+0x314>)
 8017a4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017a5a:	f7e9 f83f 	bl	8000adc <__aeabi_dcmplt>
 8017a5e:	2800      	cmp	r0, #0
 8017a60:	d04b      	beq.n	8017afa <_dtoa_r+0x23a>
 8017a62:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8017a66:	2300      	movs	r3, #0
 8017a68:	930e      	str	r3, [sp, #56]	; 0x38
 8017a6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017a6c:	1b5d      	subs	r5, r3, r5
 8017a6e:	1e6b      	subs	r3, r5, #1
 8017a70:	9304      	str	r3, [sp, #16]
 8017a72:	bf43      	ittte	mi
 8017a74:	2300      	movmi	r3, #0
 8017a76:	f1c5 0801 	rsbmi	r8, r5, #1
 8017a7a:	9304      	strmi	r3, [sp, #16]
 8017a7c:	f04f 0800 	movpl.w	r8, #0
 8017a80:	f1ba 0f00 	cmp.w	sl, #0
 8017a84:	db3b      	blt.n	8017afe <_dtoa_r+0x23e>
 8017a86:	9b04      	ldr	r3, [sp, #16]
 8017a88:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8017a8c:	4453      	add	r3, sl
 8017a8e:	9304      	str	r3, [sp, #16]
 8017a90:	2300      	movs	r3, #0
 8017a92:	9306      	str	r3, [sp, #24]
 8017a94:	9b05      	ldr	r3, [sp, #20]
 8017a96:	2b09      	cmp	r3, #9
 8017a98:	d869      	bhi.n	8017b6e <_dtoa_r+0x2ae>
 8017a9a:	2b05      	cmp	r3, #5
 8017a9c:	bfc4      	itt	gt
 8017a9e:	3b04      	subgt	r3, #4
 8017aa0:	9305      	strgt	r3, [sp, #20]
 8017aa2:	9b05      	ldr	r3, [sp, #20]
 8017aa4:	f1a3 0302 	sub.w	r3, r3, #2
 8017aa8:	bfcc      	ite	gt
 8017aaa:	2500      	movgt	r5, #0
 8017aac:	2501      	movle	r5, #1
 8017aae:	2b03      	cmp	r3, #3
 8017ab0:	d869      	bhi.n	8017b86 <_dtoa_r+0x2c6>
 8017ab2:	e8df f003 	tbb	[pc, r3]
 8017ab6:	4e2c      	.short	0x4e2c
 8017ab8:	5a4c      	.short	0x5a4c
 8017aba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8017abe:	441d      	add	r5, r3
 8017ac0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8017ac4:	2b20      	cmp	r3, #32
 8017ac6:	bfc1      	itttt	gt
 8017ac8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017acc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8017ad0:	fa09 f303 	lslgt.w	r3, r9, r3
 8017ad4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017ad8:	bfda      	itte	le
 8017ada:	f1c3 0320 	rsble	r3, r3, #32
 8017ade:	fa06 f003 	lslle.w	r0, r6, r3
 8017ae2:	4318      	orrgt	r0, r3
 8017ae4:	f7e8 fd0e 	bl	8000504 <__aeabi_ui2d>
 8017ae8:	2301      	movs	r3, #1
 8017aea:	4606      	mov	r6, r0
 8017aec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8017af0:	3d01      	subs	r5, #1
 8017af2:	9310      	str	r3, [sp, #64]	; 0x40
 8017af4:	e771      	b.n	80179da <_dtoa_r+0x11a>
 8017af6:	2301      	movs	r3, #1
 8017af8:	e7b6      	b.n	8017a68 <_dtoa_r+0x1a8>
 8017afa:	900e      	str	r0, [sp, #56]	; 0x38
 8017afc:	e7b5      	b.n	8017a6a <_dtoa_r+0x1aa>
 8017afe:	f1ca 0300 	rsb	r3, sl, #0
 8017b02:	9306      	str	r3, [sp, #24]
 8017b04:	2300      	movs	r3, #0
 8017b06:	eba8 080a 	sub.w	r8, r8, sl
 8017b0a:	930d      	str	r3, [sp, #52]	; 0x34
 8017b0c:	e7c2      	b.n	8017a94 <_dtoa_r+0x1d4>
 8017b0e:	2300      	movs	r3, #0
 8017b10:	9308      	str	r3, [sp, #32]
 8017b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	dc39      	bgt.n	8017b8c <_dtoa_r+0x2cc>
 8017b18:	f04f 0901 	mov.w	r9, #1
 8017b1c:	f8cd 9004 	str.w	r9, [sp, #4]
 8017b20:	464b      	mov	r3, r9
 8017b22:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8017b26:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8017b28:	2200      	movs	r2, #0
 8017b2a:	6042      	str	r2, [r0, #4]
 8017b2c:	2204      	movs	r2, #4
 8017b2e:	f102 0614 	add.w	r6, r2, #20
 8017b32:	429e      	cmp	r6, r3
 8017b34:	6841      	ldr	r1, [r0, #4]
 8017b36:	d92f      	bls.n	8017b98 <_dtoa_r+0x2d8>
 8017b38:	4620      	mov	r0, r4
 8017b3a:	f000 fd91 	bl	8018660 <_Balloc>
 8017b3e:	9000      	str	r0, [sp, #0]
 8017b40:	2800      	cmp	r0, #0
 8017b42:	d14b      	bne.n	8017bdc <_dtoa_r+0x31c>
 8017b44:	4b24      	ldr	r3, [pc, #144]	; (8017bd8 <_dtoa_r+0x318>)
 8017b46:	4602      	mov	r2, r0
 8017b48:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8017b4c:	e6d1      	b.n	80178f2 <_dtoa_r+0x32>
 8017b4e:	2301      	movs	r3, #1
 8017b50:	e7de      	b.n	8017b10 <_dtoa_r+0x250>
 8017b52:	2300      	movs	r3, #0
 8017b54:	9308      	str	r3, [sp, #32]
 8017b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b58:	eb0a 0903 	add.w	r9, sl, r3
 8017b5c:	f109 0301 	add.w	r3, r9, #1
 8017b60:	2b01      	cmp	r3, #1
 8017b62:	9301      	str	r3, [sp, #4]
 8017b64:	bfb8      	it	lt
 8017b66:	2301      	movlt	r3, #1
 8017b68:	e7dd      	b.n	8017b26 <_dtoa_r+0x266>
 8017b6a:	2301      	movs	r3, #1
 8017b6c:	e7f2      	b.n	8017b54 <_dtoa_r+0x294>
 8017b6e:	2501      	movs	r5, #1
 8017b70:	2300      	movs	r3, #0
 8017b72:	9305      	str	r3, [sp, #20]
 8017b74:	9508      	str	r5, [sp, #32]
 8017b76:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8017b7a:	2200      	movs	r2, #0
 8017b7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8017b80:	2312      	movs	r3, #18
 8017b82:	9209      	str	r2, [sp, #36]	; 0x24
 8017b84:	e7cf      	b.n	8017b26 <_dtoa_r+0x266>
 8017b86:	2301      	movs	r3, #1
 8017b88:	9308      	str	r3, [sp, #32]
 8017b8a:	e7f4      	b.n	8017b76 <_dtoa_r+0x2b6>
 8017b8c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8017b90:	f8cd 9004 	str.w	r9, [sp, #4]
 8017b94:	464b      	mov	r3, r9
 8017b96:	e7c6      	b.n	8017b26 <_dtoa_r+0x266>
 8017b98:	3101      	adds	r1, #1
 8017b9a:	6041      	str	r1, [r0, #4]
 8017b9c:	0052      	lsls	r2, r2, #1
 8017b9e:	e7c6      	b.n	8017b2e <_dtoa_r+0x26e>
 8017ba0:	636f4361 	.word	0x636f4361
 8017ba4:	3fd287a7 	.word	0x3fd287a7
 8017ba8:	8b60c8b3 	.word	0x8b60c8b3
 8017bac:	3fc68a28 	.word	0x3fc68a28
 8017bb0:	509f79fb 	.word	0x509f79fb
 8017bb4:	3fd34413 	.word	0x3fd34413
 8017bb8:	0801e1d2 	.word	0x0801e1d2
 8017bbc:	0801e1e9 	.word	0x0801e1e9
 8017bc0:	7ff00000 	.word	0x7ff00000
 8017bc4:	0801e1ce 	.word	0x0801e1ce
 8017bc8:	0801e1c5 	.word	0x0801e1c5
 8017bcc:	0801e17d 	.word	0x0801e17d
 8017bd0:	3ff80000 	.word	0x3ff80000
 8017bd4:	0801e2e8 	.word	0x0801e2e8
 8017bd8:	0801e248 	.word	0x0801e248
 8017bdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017bde:	9a00      	ldr	r2, [sp, #0]
 8017be0:	601a      	str	r2, [r3, #0]
 8017be2:	9b01      	ldr	r3, [sp, #4]
 8017be4:	2b0e      	cmp	r3, #14
 8017be6:	f200 80ad 	bhi.w	8017d44 <_dtoa_r+0x484>
 8017bea:	2d00      	cmp	r5, #0
 8017bec:	f000 80aa 	beq.w	8017d44 <_dtoa_r+0x484>
 8017bf0:	f1ba 0f00 	cmp.w	sl, #0
 8017bf4:	dd36      	ble.n	8017c64 <_dtoa_r+0x3a4>
 8017bf6:	4ac3      	ldr	r2, [pc, #780]	; (8017f04 <_dtoa_r+0x644>)
 8017bf8:	f00a 030f 	and.w	r3, sl, #15
 8017bfc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017c00:	ed93 7b00 	vldr	d7, [r3]
 8017c04:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8017c08:	ea4f 172a 	mov.w	r7, sl, asr #4
 8017c0c:	eeb0 8a47 	vmov.f32	s16, s14
 8017c10:	eef0 8a67 	vmov.f32	s17, s15
 8017c14:	d016      	beq.n	8017c44 <_dtoa_r+0x384>
 8017c16:	4bbc      	ldr	r3, [pc, #752]	; (8017f08 <_dtoa_r+0x648>)
 8017c18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017c1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017c20:	f7e8 fe14 	bl	800084c <__aeabi_ddiv>
 8017c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017c28:	f007 070f 	and.w	r7, r7, #15
 8017c2c:	2503      	movs	r5, #3
 8017c2e:	4eb6      	ldr	r6, [pc, #728]	; (8017f08 <_dtoa_r+0x648>)
 8017c30:	b957      	cbnz	r7, 8017c48 <_dtoa_r+0x388>
 8017c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017c36:	ec53 2b18 	vmov	r2, r3, d8
 8017c3a:	f7e8 fe07 	bl	800084c <__aeabi_ddiv>
 8017c3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017c42:	e029      	b.n	8017c98 <_dtoa_r+0x3d8>
 8017c44:	2502      	movs	r5, #2
 8017c46:	e7f2      	b.n	8017c2e <_dtoa_r+0x36e>
 8017c48:	07f9      	lsls	r1, r7, #31
 8017c4a:	d508      	bpl.n	8017c5e <_dtoa_r+0x39e>
 8017c4c:	ec51 0b18 	vmov	r0, r1, d8
 8017c50:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017c54:	f7e8 fcd0 	bl	80005f8 <__aeabi_dmul>
 8017c58:	ec41 0b18 	vmov	d8, r0, r1
 8017c5c:	3501      	adds	r5, #1
 8017c5e:	107f      	asrs	r7, r7, #1
 8017c60:	3608      	adds	r6, #8
 8017c62:	e7e5      	b.n	8017c30 <_dtoa_r+0x370>
 8017c64:	f000 80a6 	beq.w	8017db4 <_dtoa_r+0x4f4>
 8017c68:	f1ca 0600 	rsb	r6, sl, #0
 8017c6c:	4ba5      	ldr	r3, [pc, #660]	; (8017f04 <_dtoa_r+0x644>)
 8017c6e:	4fa6      	ldr	r7, [pc, #664]	; (8017f08 <_dtoa_r+0x648>)
 8017c70:	f006 020f 	and.w	r2, r6, #15
 8017c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017c80:	f7e8 fcba 	bl	80005f8 <__aeabi_dmul>
 8017c84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017c88:	1136      	asrs	r6, r6, #4
 8017c8a:	2300      	movs	r3, #0
 8017c8c:	2502      	movs	r5, #2
 8017c8e:	2e00      	cmp	r6, #0
 8017c90:	f040 8085 	bne.w	8017d9e <_dtoa_r+0x4de>
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d1d2      	bne.n	8017c3e <_dtoa_r+0x37e>
 8017c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	f000 808c 	beq.w	8017db8 <_dtoa_r+0x4f8>
 8017ca0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017ca4:	4b99      	ldr	r3, [pc, #612]	; (8017f0c <_dtoa_r+0x64c>)
 8017ca6:	2200      	movs	r2, #0
 8017ca8:	4630      	mov	r0, r6
 8017caa:	4639      	mov	r1, r7
 8017cac:	f7e8 ff16 	bl	8000adc <__aeabi_dcmplt>
 8017cb0:	2800      	cmp	r0, #0
 8017cb2:	f000 8081 	beq.w	8017db8 <_dtoa_r+0x4f8>
 8017cb6:	9b01      	ldr	r3, [sp, #4]
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	d07d      	beq.n	8017db8 <_dtoa_r+0x4f8>
 8017cbc:	f1b9 0f00 	cmp.w	r9, #0
 8017cc0:	dd3c      	ble.n	8017d3c <_dtoa_r+0x47c>
 8017cc2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8017cc6:	9307      	str	r3, [sp, #28]
 8017cc8:	2200      	movs	r2, #0
 8017cca:	4b91      	ldr	r3, [pc, #580]	; (8017f10 <_dtoa_r+0x650>)
 8017ccc:	4630      	mov	r0, r6
 8017cce:	4639      	mov	r1, r7
 8017cd0:	f7e8 fc92 	bl	80005f8 <__aeabi_dmul>
 8017cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017cd8:	3501      	adds	r5, #1
 8017cda:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8017cde:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017ce2:	4628      	mov	r0, r5
 8017ce4:	f7e8 fc1e 	bl	8000524 <__aeabi_i2d>
 8017ce8:	4632      	mov	r2, r6
 8017cea:	463b      	mov	r3, r7
 8017cec:	f7e8 fc84 	bl	80005f8 <__aeabi_dmul>
 8017cf0:	4b88      	ldr	r3, [pc, #544]	; (8017f14 <_dtoa_r+0x654>)
 8017cf2:	2200      	movs	r2, #0
 8017cf4:	f7e8 faca 	bl	800028c <__adddf3>
 8017cf8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8017cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017d00:	9303      	str	r3, [sp, #12]
 8017d02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d15c      	bne.n	8017dc2 <_dtoa_r+0x502>
 8017d08:	4b83      	ldr	r3, [pc, #524]	; (8017f18 <_dtoa_r+0x658>)
 8017d0a:	2200      	movs	r2, #0
 8017d0c:	4630      	mov	r0, r6
 8017d0e:	4639      	mov	r1, r7
 8017d10:	f7e8 faba 	bl	8000288 <__aeabi_dsub>
 8017d14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d18:	4606      	mov	r6, r0
 8017d1a:	460f      	mov	r7, r1
 8017d1c:	f7e8 fefc 	bl	8000b18 <__aeabi_dcmpgt>
 8017d20:	2800      	cmp	r0, #0
 8017d22:	f040 8296 	bne.w	8018252 <_dtoa_r+0x992>
 8017d26:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017d2a:	4630      	mov	r0, r6
 8017d2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017d30:	4639      	mov	r1, r7
 8017d32:	f7e8 fed3 	bl	8000adc <__aeabi_dcmplt>
 8017d36:	2800      	cmp	r0, #0
 8017d38:	f040 8288 	bne.w	801824c <_dtoa_r+0x98c>
 8017d3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017d40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017d44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	f2c0 8158 	blt.w	8017ffc <_dtoa_r+0x73c>
 8017d4c:	f1ba 0f0e 	cmp.w	sl, #14
 8017d50:	f300 8154 	bgt.w	8017ffc <_dtoa_r+0x73c>
 8017d54:	4b6b      	ldr	r3, [pc, #428]	; (8017f04 <_dtoa_r+0x644>)
 8017d56:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017d5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d60:	2b00      	cmp	r3, #0
 8017d62:	f280 80e3 	bge.w	8017f2c <_dtoa_r+0x66c>
 8017d66:	9b01      	ldr	r3, [sp, #4]
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	f300 80df 	bgt.w	8017f2c <_dtoa_r+0x66c>
 8017d6e:	f040 826d 	bne.w	801824c <_dtoa_r+0x98c>
 8017d72:	4b69      	ldr	r3, [pc, #420]	; (8017f18 <_dtoa_r+0x658>)
 8017d74:	2200      	movs	r2, #0
 8017d76:	4640      	mov	r0, r8
 8017d78:	4649      	mov	r1, r9
 8017d7a:	f7e8 fc3d 	bl	80005f8 <__aeabi_dmul>
 8017d7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d82:	f7e8 febf 	bl	8000b04 <__aeabi_dcmpge>
 8017d86:	9e01      	ldr	r6, [sp, #4]
 8017d88:	4637      	mov	r7, r6
 8017d8a:	2800      	cmp	r0, #0
 8017d8c:	f040 8243 	bne.w	8018216 <_dtoa_r+0x956>
 8017d90:	9d00      	ldr	r5, [sp, #0]
 8017d92:	2331      	movs	r3, #49	; 0x31
 8017d94:	f805 3b01 	strb.w	r3, [r5], #1
 8017d98:	f10a 0a01 	add.w	sl, sl, #1
 8017d9c:	e23f      	b.n	801821e <_dtoa_r+0x95e>
 8017d9e:	07f2      	lsls	r2, r6, #31
 8017da0:	d505      	bpl.n	8017dae <_dtoa_r+0x4ee>
 8017da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017da6:	f7e8 fc27 	bl	80005f8 <__aeabi_dmul>
 8017daa:	3501      	adds	r5, #1
 8017dac:	2301      	movs	r3, #1
 8017dae:	1076      	asrs	r6, r6, #1
 8017db0:	3708      	adds	r7, #8
 8017db2:	e76c      	b.n	8017c8e <_dtoa_r+0x3ce>
 8017db4:	2502      	movs	r5, #2
 8017db6:	e76f      	b.n	8017c98 <_dtoa_r+0x3d8>
 8017db8:	9b01      	ldr	r3, [sp, #4]
 8017dba:	f8cd a01c 	str.w	sl, [sp, #28]
 8017dbe:	930c      	str	r3, [sp, #48]	; 0x30
 8017dc0:	e78d      	b.n	8017cde <_dtoa_r+0x41e>
 8017dc2:	9900      	ldr	r1, [sp, #0]
 8017dc4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8017dc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017dc8:	4b4e      	ldr	r3, [pc, #312]	; (8017f04 <_dtoa_r+0x644>)
 8017dca:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017dce:	4401      	add	r1, r0
 8017dd0:	9102      	str	r1, [sp, #8]
 8017dd2:	9908      	ldr	r1, [sp, #32]
 8017dd4:	eeb0 8a47 	vmov.f32	s16, s14
 8017dd8:	eef0 8a67 	vmov.f32	s17, s15
 8017ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017de0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017de4:	2900      	cmp	r1, #0
 8017de6:	d045      	beq.n	8017e74 <_dtoa_r+0x5b4>
 8017de8:	494c      	ldr	r1, [pc, #304]	; (8017f1c <_dtoa_r+0x65c>)
 8017dea:	2000      	movs	r0, #0
 8017dec:	f7e8 fd2e 	bl	800084c <__aeabi_ddiv>
 8017df0:	ec53 2b18 	vmov	r2, r3, d8
 8017df4:	f7e8 fa48 	bl	8000288 <__aeabi_dsub>
 8017df8:	9d00      	ldr	r5, [sp, #0]
 8017dfa:	ec41 0b18 	vmov	d8, r0, r1
 8017dfe:	4639      	mov	r1, r7
 8017e00:	4630      	mov	r0, r6
 8017e02:	f7e8 fea9 	bl	8000b58 <__aeabi_d2iz>
 8017e06:	900c      	str	r0, [sp, #48]	; 0x30
 8017e08:	f7e8 fb8c 	bl	8000524 <__aeabi_i2d>
 8017e0c:	4602      	mov	r2, r0
 8017e0e:	460b      	mov	r3, r1
 8017e10:	4630      	mov	r0, r6
 8017e12:	4639      	mov	r1, r7
 8017e14:	f7e8 fa38 	bl	8000288 <__aeabi_dsub>
 8017e18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017e1a:	3330      	adds	r3, #48	; 0x30
 8017e1c:	f805 3b01 	strb.w	r3, [r5], #1
 8017e20:	ec53 2b18 	vmov	r2, r3, d8
 8017e24:	4606      	mov	r6, r0
 8017e26:	460f      	mov	r7, r1
 8017e28:	f7e8 fe58 	bl	8000adc <__aeabi_dcmplt>
 8017e2c:	2800      	cmp	r0, #0
 8017e2e:	d165      	bne.n	8017efc <_dtoa_r+0x63c>
 8017e30:	4632      	mov	r2, r6
 8017e32:	463b      	mov	r3, r7
 8017e34:	4935      	ldr	r1, [pc, #212]	; (8017f0c <_dtoa_r+0x64c>)
 8017e36:	2000      	movs	r0, #0
 8017e38:	f7e8 fa26 	bl	8000288 <__aeabi_dsub>
 8017e3c:	ec53 2b18 	vmov	r2, r3, d8
 8017e40:	f7e8 fe4c 	bl	8000adc <__aeabi_dcmplt>
 8017e44:	2800      	cmp	r0, #0
 8017e46:	f040 80b9 	bne.w	8017fbc <_dtoa_r+0x6fc>
 8017e4a:	9b02      	ldr	r3, [sp, #8]
 8017e4c:	429d      	cmp	r5, r3
 8017e4e:	f43f af75 	beq.w	8017d3c <_dtoa_r+0x47c>
 8017e52:	4b2f      	ldr	r3, [pc, #188]	; (8017f10 <_dtoa_r+0x650>)
 8017e54:	ec51 0b18 	vmov	r0, r1, d8
 8017e58:	2200      	movs	r2, #0
 8017e5a:	f7e8 fbcd 	bl	80005f8 <__aeabi_dmul>
 8017e5e:	4b2c      	ldr	r3, [pc, #176]	; (8017f10 <_dtoa_r+0x650>)
 8017e60:	ec41 0b18 	vmov	d8, r0, r1
 8017e64:	2200      	movs	r2, #0
 8017e66:	4630      	mov	r0, r6
 8017e68:	4639      	mov	r1, r7
 8017e6a:	f7e8 fbc5 	bl	80005f8 <__aeabi_dmul>
 8017e6e:	4606      	mov	r6, r0
 8017e70:	460f      	mov	r7, r1
 8017e72:	e7c4      	b.n	8017dfe <_dtoa_r+0x53e>
 8017e74:	ec51 0b17 	vmov	r0, r1, d7
 8017e78:	f7e8 fbbe 	bl	80005f8 <__aeabi_dmul>
 8017e7c:	9b02      	ldr	r3, [sp, #8]
 8017e7e:	9d00      	ldr	r5, [sp, #0]
 8017e80:	930c      	str	r3, [sp, #48]	; 0x30
 8017e82:	ec41 0b18 	vmov	d8, r0, r1
 8017e86:	4639      	mov	r1, r7
 8017e88:	4630      	mov	r0, r6
 8017e8a:	f7e8 fe65 	bl	8000b58 <__aeabi_d2iz>
 8017e8e:	9011      	str	r0, [sp, #68]	; 0x44
 8017e90:	f7e8 fb48 	bl	8000524 <__aeabi_i2d>
 8017e94:	4602      	mov	r2, r0
 8017e96:	460b      	mov	r3, r1
 8017e98:	4630      	mov	r0, r6
 8017e9a:	4639      	mov	r1, r7
 8017e9c:	f7e8 f9f4 	bl	8000288 <__aeabi_dsub>
 8017ea0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017ea2:	3330      	adds	r3, #48	; 0x30
 8017ea4:	f805 3b01 	strb.w	r3, [r5], #1
 8017ea8:	9b02      	ldr	r3, [sp, #8]
 8017eaa:	429d      	cmp	r5, r3
 8017eac:	4606      	mov	r6, r0
 8017eae:	460f      	mov	r7, r1
 8017eb0:	f04f 0200 	mov.w	r2, #0
 8017eb4:	d134      	bne.n	8017f20 <_dtoa_r+0x660>
 8017eb6:	4b19      	ldr	r3, [pc, #100]	; (8017f1c <_dtoa_r+0x65c>)
 8017eb8:	ec51 0b18 	vmov	r0, r1, d8
 8017ebc:	f7e8 f9e6 	bl	800028c <__adddf3>
 8017ec0:	4602      	mov	r2, r0
 8017ec2:	460b      	mov	r3, r1
 8017ec4:	4630      	mov	r0, r6
 8017ec6:	4639      	mov	r1, r7
 8017ec8:	f7e8 fe26 	bl	8000b18 <__aeabi_dcmpgt>
 8017ecc:	2800      	cmp	r0, #0
 8017ece:	d175      	bne.n	8017fbc <_dtoa_r+0x6fc>
 8017ed0:	ec53 2b18 	vmov	r2, r3, d8
 8017ed4:	4911      	ldr	r1, [pc, #68]	; (8017f1c <_dtoa_r+0x65c>)
 8017ed6:	2000      	movs	r0, #0
 8017ed8:	f7e8 f9d6 	bl	8000288 <__aeabi_dsub>
 8017edc:	4602      	mov	r2, r0
 8017ede:	460b      	mov	r3, r1
 8017ee0:	4630      	mov	r0, r6
 8017ee2:	4639      	mov	r1, r7
 8017ee4:	f7e8 fdfa 	bl	8000adc <__aeabi_dcmplt>
 8017ee8:	2800      	cmp	r0, #0
 8017eea:	f43f af27 	beq.w	8017d3c <_dtoa_r+0x47c>
 8017eee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017ef0:	1e6b      	subs	r3, r5, #1
 8017ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8017ef4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017ef8:	2b30      	cmp	r3, #48	; 0x30
 8017efa:	d0f8      	beq.n	8017eee <_dtoa_r+0x62e>
 8017efc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8017f00:	e04a      	b.n	8017f98 <_dtoa_r+0x6d8>
 8017f02:	bf00      	nop
 8017f04:	0801e2e8 	.word	0x0801e2e8
 8017f08:	0801e2c0 	.word	0x0801e2c0
 8017f0c:	3ff00000 	.word	0x3ff00000
 8017f10:	40240000 	.word	0x40240000
 8017f14:	401c0000 	.word	0x401c0000
 8017f18:	40140000 	.word	0x40140000
 8017f1c:	3fe00000 	.word	0x3fe00000
 8017f20:	4baf      	ldr	r3, [pc, #700]	; (80181e0 <_dtoa_r+0x920>)
 8017f22:	f7e8 fb69 	bl	80005f8 <__aeabi_dmul>
 8017f26:	4606      	mov	r6, r0
 8017f28:	460f      	mov	r7, r1
 8017f2a:	e7ac      	b.n	8017e86 <_dtoa_r+0x5c6>
 8017f2c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017f30:	9d00      	ldr	r5, [sp, #0]
 8017f32:	4642      	mov	r2, r8
 8017f34:	464b      	mov	r3, r9
 8017f36:	4630      	mov	r0, r6
 8017f38:	4639      	mov	r1, r7
 8017f3a:	f7e8 fc87 	bl	800084c <__aeabi_ddiv>
 8017f3e:	f7e8 fe0b 	bl	8000b58 <__aeabi_d2iz>
 8017f42:	9002      	str	r0, [sp, #8]
 8017f44:	f7e8 faee 	bl	8000524 <__aeabi_i2d>
 8017f48:	4642      	mov	r2, r8
 8017f4a:	464b      	mov	r3, r9
 8017f4c:	f7e8 fb54 	bl	80005f8 <__aeabi_dmul>
 8017f50:	4602      	mov	r2, r0
 8017f52:	460b      	mov	r3, r1
 8017f54:	4630      	mov	r0, r6
 8017f56:	4639      	mov	r1, r7
 8017f58:	f7e8 f996 	bl	8000288 <__aeabi_dsub>
 8017f5c:	9e02      	ldr	r6, [sp, #8]
 8017f5e:	9f01      	ldr	r7, [sp, #4]
 8017f60:	3630      	adds	r6, #48	; 0x30
 8017f62:	f805 6b01 	strb.w	r6, [r5], #1
 8017f66:	9e00      	ldr	r6, [sp, #0]
 8017f68:	1bae      	subs	r6, r5, r6
 8017f6a:	42b7      	cmp	r7, r6
 8017f6c:	4602      	mov	r2, r0
 8017f6e:	460b      	mov	r3, r1
 8017f70:	d137      	bne.n	8017fe2 <_dtoa_r+0x722>
 8017f72:	f7e8 f98b 	bl	800028c <__adddf3>
 8017f76:	4642      	mov	r2, r8
 8017f78:	464b      	mov	r3, r9
 8017f7a:	4606      	mov	r6, r0
 8017f7c:	460f      	mov	r7, r1
 8017f7e:	f7e8 fdcb 	bl	8000b18 <__aeabi_dcmpgt>
 8017f82:	b9c8      	cbnz	r0, 8017fb8 <_dtoa_r+0x6f8>
 8017f84:	4642      	mov	r2, r8
 8017f86:	464b      	mov	r3, r9
 8017f88:	4630      	mov	r0, r6
 8017f8a:	4639      	mov	r1, r7
 8017f8c:	f7e8 fd9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8017f90:	b110      	cbz	r0, 8017f98 <_dtoa_r+0x6d8>
 8017f92:	9b02      	ldr	r3, [sp, #8]
 8017f94:	07d9      	lsls	r1, r3, #31
 8017f96:	d40f      	bmi.n	8017fb8 <_dtoa_r+0x6f8>
 8017f98:	4620      	mov	r0, r4
 8017f9a:	4659      	mov	r1, fp
 8017f9c:	f000 fba0 	bl	80186e0 <_Bfree>
 8017fa0:	2300      	movs	r3, #0
 8017fa2:	702b      	strb	r3, [r5, #0]
 8017fa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017fa6:	f10a 0001 	add.w	r0, sl, #1
 8017faa:	6018      	str	r0, [r3, #0]
 8017fac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	f43f acd8 	beq.w	8017964 <_dtoa_r+0xa4>
 8017fb4:	601d      	str	r5, [r3, #0]
 8017fb6:	e4d5      	b.n	8017964 <_dtoa_r+0xa4>
 8017fb8:	f8cd a01c 	str.w	sl, [sp, #28]
 8017fbc:	462b      	mov	r3, r5
 8017fbe:	461d      	mov	r5, r3
 8017fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017fc4:	2a39      	cmp	r2, #57	; 0x39
 8017fc6:	d108      	bne.n	8017fda <_dtoa_r+0x71a>
 8017fc8:	9a00      	ldr	r2, [sp, #0]
 8017fca:	429a      	cmp	r2, r3
 8017fcc:	d1f7      	bne.n	8017fbe <_dtoa_r+0x6fe>
 8017fce:	9a07      	ldr	r2, [sp, #28]
 8017fd0:	9900      	ldr	r1, [sp, #0]
 8017fd2:	3201      	adds	r2, #1
 8017fd4:	9207      	str	r2, [sp, #28]
 8017fd6:	2230      	movs	r2, #48	; 0x30
 8017fd8:	700a      	strb	r2, [r1, #0]
 8017fda:	781a      	ldrb	r2, [r3, #0]
 8017fdc:	3201      	adds	r2, #1
 8017fde:	701a      	strb	r2, [r3, #0]
 8017fe0:	e78c      	b.n	8017efc <_dtoa_r+0x63c>
 8017fe2:	4b7f      	ldr	r3, [pc, #508]	; (80181e0 <_dtoa_r+0x920>)
 8017fe4:	2200      	movs	r2, #0
 8017fe6:	f7e8 fb07 	bl	80005f8 <__aeabi_dmul>
 8017fea:	2200      	movs	r2, #0
 8017fec:	2300      	movs	r3, #0
 8017fee:	4606      	mov	r6, r0
 8017ff0:	460f      	mov	r7, r1
 8017ff2:	f7e8 fd69 	bl	8000ac8 <__aeabi_dcmpeq>
 8017ff6:	2800      	cmp	r0, #0
 8017ff8:	d09b      	beq.n	8017f32 <_dtoa_r+0x672>
 8017ffa:	e7cd      	b.n	8017f98 <_dtoa_r+0x6d8>
 8017ffc:	9a08      	ldr	r2, [sp, #32]
 8017ffe:	2a00      	cmp	r2, #0
 8018000:	f000 80c4 	beq.w	801818c <_dtoa_r+0x8cc>
 8018004:	9a05      	ldr	r2, [sp, #20]
 8018006:	2a01      	cmp	r2, #1
 8018008:	f300 80a8 	bgt.w	801815c <_dtoa_r+0x89c>
 801800c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801800e:	2a00      	cmp	r2, #0
 8018010:	f000 80a0 	beq.w	8018154 <_dtoa_r+0x894>
 8018014:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8018018:	9e06      	ldr	r6, [sp, #24]
 801801a:	4645      	mov	r5, r8
 801801c:	9a04      	ldr	r2, [sp, #16]
 801801e:	2101      	movs	r1, #1
 8018020:	441a      	add	r2, r3
 8018022:	4620      	mov	r0, r4
 8018024:	4498      	add	r8, r3
 8018026:	9204      	str	r2, [sp, #16]
 8018028:	f000 fc16 	bl	8018858 <__i2b>
 801802c:	4607      	mov	r7, r0
 801802e:	2d00      	cmp	r5, #0
 8018030:	dd0b      	ble.n	801804a <_dtoa_r+0x78a>
 8018032:	9b04      	ldr	r3, [sp, #16]
 8018034:	2b00      	cmp	r3, #0
 8018036:	dd08      	ble.n	801804a <_dtoa_r+0x78a>
 8018038:	42ab      	cmp	r3, r5
 801803a:	9a04      	ldr	r2, [sp, #16]
 801803c:	bfa8      	it	ge
 801803e:	462b      	movge	r3, r5
 8018040:	eba8 0803 	sub.w	r8, r8, r3
 8018044:	1aed      	subs	r5, r5, r3
 8018046:	1ad3      	subs	r3, r2, r3
 8018048:	9304      	str	r3, [sp, #16]
 801804a:	9b06      	ldr	r3, [sp, #24]
 801804c:	b1fb      	cbz	r3, 801808e <_dtoa_r+0x7ce>
 801804e:	9b08      	ldr	r3, [sp, #32]
 8018050:	2b00      	cmp	r3, #0
 8018052:	f000 809f 	beq.w	8018194 <_dtoa_r+0x8d4>
 8018056:	2e00      	cmp	r6, #0
 8018058:	dd11      	ble.n	801807e <_dtoa_r+0x7be>
 801805a:	4639      	mov	r1, r7
 801805c:	4632      	mov	r2, r6
 801805e:	4620      	mov	r0, r4
 8018060:	f000 fcb6 	bl	80189d0 <__pow5mult>
 8018064:	465a      	mov	r2, fp
 8018066:	4601      	mov	r1, r0
 8018068:	4607      	mov	r7, r0
 801806a:	4620      	mov	r0, r4
 801806c:	f000 fc0a 	bl	8018884 <__multiply>
 8018070:	4659      	mov	r1, fp
 8018072:	9007      	str	r0, [sp, #28]
 8018074:	4620      	mov	r0, r4
 8018076:	f000 fb33 	bl	80186e0 <_Bfree>
 801807a:	9b07      	ldr	r3, [sp, #28]
 801807c:	469b      	mov	fp, r3
 801807e:	9b06      	ldr	r3, [sp, #24]
 8018080:	1b9a      	subs	r2, r3, r6
 8018082:	d004      	beq.n	801808e <_dtoa_r+0x7ce>
 8018084:	4659      	mov	r1, fp
 8018086:	4620      	mov	r0, r4
 8018088:	f000 fca2 	bl	80189d0 <__pow5mult>
 801808c:	4683      	mov	fp, r0
 801808e:	2101      	movs	r1, #1
 8018090:	4620      	mov	r0, r4
 8018092:	f000 fbe1 	bl	8018858 <__i2b>
 8018096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018098:	2b00      	cmp	r3, #0
 801809a:	4606      	mov	r6, r0
 801809c:	dd7c      	ble.n	8018198 <_dtoa_r+0x8d8>
 801809e:	461a      	mov	r2, r3
 80180a0:	4601      	mov	r1, r0
 80180a2:	4620      	mov	r0, r4
 80180a4:	f000 fc94 	bl	80189d0 <__pow5mult>
 80180a8:	9b05      	ldr	r3, [sp, #20]
 80180aa:	2b01      	cmp	r3, #1
 80180ac:	4606      	mov	r6, r0
 80180ae:	dd76      	ble.n	801819e <_dtoa_r+0x8de>
 80180b0:	2300      	movs	r3, #0
 80180b2:	9306      	str	r3, [sp, #24]
 80180b4:	6933      	ldr	r3, [r6, #16]
 80180b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80180ba:	6918      	ldr	r0, [r3, #16]
 80180bc:	f000 fb7c 	bl	80187b8 <__hi0bits>
 80180c0:	f1c0 0020 	rsb	r0, r0, #32
 80180c4:	9b04      	ldr	r3, [sp, #16]
 80180c6:	4418      	add	r0, r3
 80180c8:	f010 001f 	ands.w	r0, r0, #31
 80180cc:	f000 8086 	beq.w	80181dc <_dtoa_r+0x91c>
 80180d0:	f1c0 0320 	rsb	r3, r0, #32
 80180d4:	2b04      	cmp	r3, #4
 80180d6:	dd7f      	ble.n	80181d8 <_dtoa_r+0x918>
 80180d8:	f1c0 001c 	rsb	r0, r0, #28
 80180dc:	9b04      	ldr	r3, [sp, #16]
 80180de:	4403      	add	r3, r0
 80180e0:	4480      	add	r8, r0
 80180e2:	4405      	add	r5, r0
 80180e4:	9304      	str	r3, [sp, #16]
 80180e6:	f1b8 0f00 	cmp.w	r8, #0
 80180ea:	dd05      	ble.n	80180f8 <_dtoa_r+0x838>
 80180ec:	4659      	mov	r1, fp
 80180ee:	4642      	mov	r2, r8
 80180f0:	4620      	mov	r0, r4
 80180f2:	f000 fcc7 	bl	8018a84 <__lshift>
 80180f6:	4683      	mov	fp, r0
 80180f8:	9b04      	ldr	r3, [sp, #16]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	dd05      	ble.n	801810a <_dtoa_r+0x84a>
 80180fe:	4631      	mov	r1, r6
 8018100:	461a      	mov	r2, r3
 8018102:	4620      	mov	r0, r4
 8018104:	f000 fcbe 	bl	8018a84 <__lshift>
 8018108:	4606      	mov	r6, r0
 801810a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801810c:	2b00      	cmp	r3, #0
 801810e:	d069      	beq.n	80181e4 <_dtoa_r+0x924>
 8018110:	4631      	mov	r1, r6
 8018112:	4658      	mov	r0, fp
 8018114:	f000 fd22 	bl	8018b5c <__mcmp>
 8018118:	2800      	cmp	r0, #0
 801811a:	da63      	bge.n	80181e4 <_dtoa_r+0x924>
 801811c:	2300      	movs	r3, #0
 801811e:	4659      	mov	r1, fp
 8018120:	220a      	movs	r2, #10
 8018122:	4620      	mov	r0, r4
 8018124:	f000 fafe 	bl	8018724 <__multadd>
 8018128:	9b08      	ldr	r3, [sp, #32]
 801812a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801812e:	4683      	mov	fp, r0
 8018130:	2b00      	cmp	r3, #0
 8018132:	f000 818f 	beq.w	8018454 <_dtoa_r+0xb94>
 8018136:	4639      	mov	r1, r7
 8018138:	2300      	movs	r3, #0
 801813a:	220a      	movs	r2, #10
 801813c:	4620      	mov	r0, r4
 801813e:	f000 faf1 	bl	8018724 <__multadd>
 8018142:	f1b9 0f00 	cmp.w	r9, #0
 8018146:	4607      	mov	r7, r0
 8018148:	f300 808e 	bgt.w	8018268 <_dtoa_r+0x9a8>
 801814c:	9b05      	ldr	r3, [sp, #20]
 801814e:	2b02      	cmp	r3, #2
 8018150:	dc50      	bgt.n	80181f4 <_dtoa_r+0x934>
 8018152:	e089      	b.n	8018268 <_dtoa_r+0x9a8>
 8018154:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018156:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801815a:	e75d      	b.n	8018018 <_dtoa_r+0x758>
 801815c:	9b01      	ldr	r3, [sp, #4]
 801815e:	1e5e      	subs	r6, r3, #1
 8018160:	9b06      	ldr	r3, [sp, #24]
 8018162:	42b3      	cmp	r3, r6
 8018164:	bfbf      	itttt	lt
 8018166:	9b06      	ldrlt	r3, [sp, #24]
 8018168:	9606      	strlt	r6, [sp, #24]
 801816a:	1af2      	sublt	r2, r6, r3
 801816c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801816e:	bfb6      	itet	lt
 8018170:	189b      	addlt	r3, r3, r2
 8018172:	1b9e      	subge	r6, r3, r6
 8018174:	930d      	strlt	r3, [sp, #52]	; 0x34
 8018176:	9b01      	ldr	r3, [sp, #4]
 8018178:	bfb8      	it	lt
 801817a:	2600      	movlt	r6, #0
 801817c:	2b00      	cmp	r3, #0
 801817e:	bfb5      	itete	lt
 8018180:	eba8 0503 	sublt.w	r5, r8, r3
 8018184:	9b01      	ldrge	r3, [sp, #4]
 8018186:	2300      	movlt	r3, #0
 8018188:	4645      	movge	r5, r8
 801818a:	e747      	b.n	801801c <_dtoa_r+0x75c>
 801818c:	9e06      	ldr	r6, [sp, #24]
 801818e:	9f08      	ldr	r7, [sp, #32]
 8018190:	4645      	mov	r5, r8
 8018192:	e74c      	b.n	801802e <_dtoa_r+0x76e>
 8018194:	9a06      	ldr	r2, [sp, #24]
 8018196:	e775      	b.n	8018084 <_dtoa_r+0x7c4>
 8018198:	9b05      	ldr	r3, [sp, #20]
 801819a:	2b01      	cmp	r3, #1
 801819c:	dc18      	bgt.n	80181d0 <_dtoa_r+0x910>
 801819e:	9b02      	ldr	r3, [sp, #8]
 80181a0:	b9b3      	cbnz	r3, 80181d0 <_dtoa_r+0x910>
 80181a2:	9b03      	ldr	r3, [sp, #12]
 80181a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80181a8:	b9a3      	cbnz	r3, 80181d4 <_dtoa_r+0x914>
 80181aa:	9b03      	ldr	r3, [sp, #12]
 80181ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80181b0:	0d1b      	lsrs	r3, r3, #20
 80181b2:	051b      	lsls	r3, r3, #20
 80181b4:	b12b      	cbz	r3, 80181c2 <_dtoa_r+0x902>
 80181b6:	9b04      	ldr	r3, [sp, #16]
 80181b8:	3301      	adds	r3, #1
 80181ba:	9304      	str	r3, [sp, #16]
 80181bc:	f108 0801 	add.w	r8, r8, #1
 80181c0:	2301      	movs	r3, #1
 80181c2:	9306      	str	r3, [sp, #24]
 80181c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	f47f af74 	bne.w	80180b4 <_dtoa_r+0x7f4>
 80181cc:	2001      	movs	r0, #1
 80181ce:	e779      	b.n	80180c4 <_dtoa_r+0x804>
 80181d0:	2300      	movs	r3, #0
 80181d2:	e7f6      	b.n	80181c2 <_dtoa_r+0x902>
 80181d4:	9b02      	ldr	r3, [sp, #8]
 80181d6:	e7f4      	b.n	80181c2 <_dtoa_r+0x902>
 80181d8:	d085      	beq.n	80180e6 <_dtoa_r+0x826>
 80181da:	4618      	mov	r0, r3
 80181dc:	301c      	adds	r0, #28
 80181de:	e77d      	b.n	80180dc <_dtoa_r+0x81c>
 80181e0:	40240000 	.word	0x40240000
 80181e4:	9b01      	ldr	r3, [sp, #4]
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	dc38      	bgt.n	801825c <_dtoa_r+0x99c>
 80181ea:	9b05      	ldr	r3, [sp, #20]
 80181ec:	2b02      	cmp	r3, #2
 80181ee:	dd35      	ble.n	801825c <_dtoa_r+0x99c>
 80181f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80181f4:	f1b9 0f00 	cmp.w	r9, #0
 80181f8:	d10d      	bne.n	8018216 <_dtoa_r+0x956>
 80181fa:	4631      	mov	r1, r6
 80181fc:	464b      	mov	r3, r9
 80181fe:	2205      	movs	r2, #5
 8018200:	4620      	mov	r0, r4
 8018202:	f000 fa8f 	bl	8018724 <__multadd>
 8018206:	4601      	mov	r1, r0
 8018208:	4606      	mov	r6, r0
 801820a:	4658      	mov	r0, fp
 801820c:	f000 fca6 	bl	8018b5c <__mcmp>
 8018210:	2800      	cmp	r0, #0
 8018212:	f73f adbd 	bgt.w	8017d90 <_dtoa_r+0x4d0>
 8018216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018218:	9d00      	ldr	r5, [sp, #0]
 801821a:	ea6f 0a03 	mvn.w	sl, r3
 801821e:	f04f 0800 	mov.w	r8, #0
 8018222:	4631      	mov	r1, r6
 8018224:	4620      	mov	r0, r4
 8018226:	f000 fa5b 	bl	80186e0 <_Bfree>
 801822a:	2f00      	cmp	r7, #0
 801822c:	f43f aeb4 	beq.w	8017f98 <_dtoa_r+0x6d8>
 8018230:	f1b8 0f00 	cmp.w	r8, #0
 8018234:	d005      	beq.n	8018242 <_dtoa_r+0x982>
 8018236:	45b8      	cmp	r8, r7
 8018238:	d003      	beq.n	8018242 <_dtoa_r+0x982>
 801823a:	4641      	mov	r1, r8
 801823c:	4620      	mov	r0, r4
 801823e:	f000 fa4f 	bl	80186e0 <_Bfree>
 8018242:	4639      	mov	r1, r7
 8018244:	4620      	mov	r0, r4
 8018246:	f000 fa4b 	bl	80186e0 <_Bfree>
 801824a:	e6a5      	b.n	8017f98 <_dtoa_r+0x6d8>
 801824c:	2600      	movs	r6, #0
 801824e:	4637      	mov	r7, r6
 8018250:	e7e1      	b.n	8018216 <_dtoa_r+0x956>
 8018252:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8018254:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018258:	4637      	mov	r7, r6
 801825a:	e599      	b.n	8017d90 <_dtoa_r+0x4d0>
 801825c:	9b08      	ldr	r3, [sp, #32]
 801825e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018262:	2b00      	cmp	r3, #0
 8018264:	f000 80fd 	beq.w	8018462 <_dtoa_r+0xba2>
 8018268:	2d00      	cmp	r5, #0
 801826a:	dd05      	ble.n	8018278 <_dtoa_r+0x9b8>
 801826c:	4639      	mov	r1, r7
 801826e:	462a      	mov	r2, r5
 8018270:	4620      	mov	r0, r4
 8018272:	f000 fc07 	bl	8018a84 <__lshift>
 8018276:	4607      	mov	r7, r0
 8018278:	9b06      	ldr	r3, [sp, #24]
 801827a:	2b00      	cmp	r3, #0
 801827c:	d05c      	beq.n	8018338 <_dtoa_r+0xa78>
 801827e:	6879      	ldr	r1, [r7, #4]
 8018280:	4620      	mov	r0, r4
 8018282:	f000 f9ed 	bl	8018660 <_Balloc>
 8018286:	4605      	mov	r5, r0
 8018288:	b928      	cbnz	r0, 8018296 <_dtoa_r+0x9d6>
 801828a:	4b80      	ldr	r3, [pc, #512]	; (801848c <_dtoa_r+0xbcc>)
 801828c:	4602      	mov	r2, r0
 801828e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018292:	f7ff bb2e 	b.w	80178f2 <_dtoa_r+0x32>
 8018296:	693a      	ldr	r2, [r7, #16]
 8018298:	3202      	adds	r2, #2
 801829a:	0092      	lsls	r2, r2, #2
 801829c:	f107 010c 	add.w	r1, r7, #12
 80182a0:	300c      	adds	r0, #12
 80182a2:	f7fe fbfd 	bl	8016aa0 <memcpy>
 80182a6:	2201      	movs	r2, #1
 80182a8:	4629      	mov	r1, r5
 80182aa:	4620      	mov	r0, r4
 80182ac:	f000 fbea 	bl	8018a84 <__lshift>
 80182b0:	9b00      	ldr	r3, [sp, #0]
 80182b2:	3301      	adds	r3, #1
 80182b4:	9301      	str	r3, [sp, #4]
 80182b6:	9b00      	ldr	r3, [sp, #0]
 80182b8:	444b      	add	r3, r9
 80182ba:	9307      	str	r3, [sp, #28]
 80182bc:	9b02      	ldr	r3, [sp, #8]
 80182be:	f003 0301 	and.w	r3, r3, #1
 80182c2:	46b8      	mov	r8, r7
 80182c4:	9306      	str	r3, [sp, #24]
 80182c6:	4607      	mov	r7, r0
 80182c8:	9b01      	ldr	r3, [sp, #4]
 80182ca:	4631      	mov	r1, r6
 80182cc:	3b01      	subs	r3, #1
 80182ce:	4658      	mov	r0, fp
 80182d0:	9302      	str	r3, [sp, #8]
 80182d2:	f7ff fa67 	bl	80177a4 <quorem>
 80182d6:	4603      	mov	r3, r0
 80182d8:	3330      	adds	r3, #48	; 0x30
 80182da:	9004      	str	r0, [sp, #16]
 80182dc:	4641      	mov	r1, r8
 80182de:	4658      	mov	r0, fp
 80182e0:	9308      	str	r3, [sp, #32]
 80182e2:	f000 fc3b 	bl	8018b5c <__mcmp>
 80182e6:	463a      	mov	r2, r7
 80182e8:	4681      	mov	r9, r0
 80182ea:	4631      	mov	r1, r6
 80182ec:	4620      	mov	r0, r4
 80182ee:	f000 fc51 	bl	8018b94 <__mdiff>
 80182f2:	68c2      	ldr	r2, [r0, #12]
 80182f4:	9b08      	ldr	r3, [sp, #32]
 80182f6:	4605      	mov	r5, r0
 80182f8:	bb02      	cbnz	r2, 801833c <_dtoa_r+0xa7c>
 80182fa:	4601      	mov	r1, r0
 80182fc:	4658      	mov	r0, fp
 80182fe:	f000 fc2d 	bl	8018b5c <__mcmp>
 8018302:	9b08      	ldr	r3, [sp, #32]
 8018304:	4602      	mov	r2, r0
 8018306:	4629      	mov	r1, r5
 8018308:	4620      	mov	r0, r4
 801830a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801830e:	f000 f9e7 	bl	80186e0 <_Bfree>
 8018312:	9b05      	ldr	r3, [sp, #20]
 8018314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018316:	9d01      	ldr	r5, [sp, #4]
 8018318:	ea43 0102 	orr.w	r1, r3, r2
 801831c:	9b06      	ldr	r3, [sp, #24]
 801831e:	430b      	orrs	r3, r1
 8018320:	9b08      	ldr	r3, [sp, #32]
 8018322:	d10d      	bne.n	8018340 <_dtoa_r+0xa80>
 8018324:	2b39      	cmp	r3, #57	; 0x39
 8018326:	d029      	beq.n	801837c <_dtoa_r+0xabc>
 8018328:	f1b9 0f00 	cmp.w	r9, #0
 801832c:	dd01      	ble.n	8018332 <_dtoa_r+0xa72>
 801832e:	9b04      	ldr	r3, [sp, #16]
 8018330:	3331      	adds	r3, #49	; 0x31
 8018332:	9a02      	ldr	r2, [sp, #8]
 8018334:	7013      	strb	r3, [r2, #0]
 8018336:	e774      	b.n	8018222 <_dtoa_r+0x962>
 8018338:	4638      	mov	r0, r7
 801833a:	e7b9      	b.n	80182b0 <_dtoa_r+0x9f0>
 801833c:	2201      	movs	r2, #1
 801833e:	e7e2      	b.n	8018306 <_dtoa_r+0xa46>
 8018340:	f1b9 0f00 	cmp.w	r9, #0
 8018344:	db06      	blt.n	8018354 <_dtoa_r+0xa94>
 8018346:	9905      	ldr	r1, [sp, #20]
 8018348:	ea41 0909 	orr.w	r9, r1, r9
 801834c:	9906      	ldr	r1, [sp, #24]
 801834e:	ea59 0101 	orrs.w	r1, r9, r1
 8018352:	d120      	bne.n	8018396 <_dtoa_r+0xad6>
 8018354:	2a00      	cmp	r2, #0
 8018356:	ddec      	ble.n	8018332 <_dtoa_r+0xa72>
 8018358:	4659      	mov	r1, fp
 801835a:	2201      	movs	r2, #1
 801835c:	4620      	mov	r0, r4
 801835e:	9301      	str	r3, [sp, #4]
 8018360:	f000 fb90 	bl	8018a84 <__lshift>
 8018364:	4631      	mov	r1, r6
 8018366:	4683      	mov	fp, r0
 8018368:	f000 fbf8 	bl	8018b5c <__mcmp>
 801836c:	2800      	cmp	r0, #0
 801836e:	9b01      	ldr	r3, [sp, #4]
 8018370:	dc02      	bgt.n	8018378 <_dtoa_r+0xab8>
 8018372:	d1de      	bne.n	8018332 <_dtoa_r+0xa72>
 8018374:	07da      	lsls	r2, r3, #31
 8018376:	d5dc      	bpl.n	8018332 <_dtoa_r+0xa72>
 8018378:	2b39      	cmp	r3, #57	; 0x39
 801837a:	d1d8      	bne.n	801832e <_dtoa_r+0xa6e>
 801837c:	9a02      	ldr	r2, [sp, #8]
 801837e:	2339      	movs	r3, #57	; 0x39
 8018380:	7013      	strb	r3, [r2, #0]
 8018382:	462b      	mov	r3, r5
 8018384:	461d      	mov	r5, r3
 8018386:	3b01      	subs	r3, #1
 8018388:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801838c:	2a39      	cmp	r2, #57	; 0x39
 801838e:	d050      	beq.n	8018432 <_dtoa_r+0xb72>
 8018390:	3201      	adds	r2, #1
 8018392:	701a      	strb	r2, [r3, #0]
 8018394:	e745      	b.n	8018222 <_dtoa_r+0x962>
 8018396:	2a00      	cmp	r2, #0
 8018398:	dd03      	ble.n	80183a2 <_dtoa_r+0xae2>
 801839a:	2b39      	cmp	r3, #57	; 0x39
 801839c:	d0ee      	beq.n	801837c <_dtoa_r+0xabc>
 801839e:	3301      	adds	r3, #1
 80183a0:	e7c7      	b.n	8018332 <_dtoa_r+0xa72>
 80183a2:	9a01      	ldr	r2, [sp, #4]
 80183a4:	9907      	ldr	r1, [sp, #28]
 80183a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80183aa:	428a      	cmp	r2, r1
 80183ac:	d02a      	beq.n	8018404 <_dtoa_r+0xb44>
 80183ae:	4659      	mov	r1, fp
 80183b0:	2300      	movs	r3, #0
 80183b2:	220a      	movs	r2, #10
 80183b4:	4620      	mov	r0, r4
 80183b6:	f000 f9b5 	bl	8018724 <__multadd>
 80183ba:	45b8      	cmp	r8, r7
 80183bc:	4683      	mov	fp, r0
 80183be:	f04f 0300 	mov.w	r3, #0
 80183c2:	f04f 020a 	mov.w	r2, #10
 80183c6:	4641      	mov	r1, r8
 80183c8:	4620      	mov	r0, r4
 80183ca:	d107      	bne.n	80183dc <_dtoa_r+0xb1c>
 80183cc:	f000 f9aa 	bl	8018724 <__multadd>
 80183d0:	4680      	mov	r8, r0
 80183d2:	4607      	mov	r7, r0
 80183d4:	9b01      	ldr	r3, [sp, #4]
 80183d6:	3301      	adds	r3, #1
 80183d8:	9301      	str	r3, [sp, #4]
 80183da:	e775      	b.n	80182c8 <_dtoa_r+0xa08>
 80183dc:	f000 f9a2 	bl	8018724 <__multadd>
 80183e0:	4639      	mov	r1, r7
 80183e2:	4680      	mov	r8, r0
 80183e4:	2300      	movs	r3, #0
 80183e6:	220a      	movs	r2, #10
 80183e8:	4620      	mov	r0, r4
 80183ea:	f000 f99b 	bl	8018724 <__multadd>
 80183ee:	4607      	mov	r7, r0
 80183f0:	e7f0      	b.n	80183d4 <_dtoa_r+0xb14>
 80183f2:	f1b9 0f00 	cmp.w	r9, #0
 80183f6:	9a00      	ldr	r2, [sp, #0]
 80183f8:	bfcc      	ite	gt
 80183fa:	464d      	movgt	r5, r9
 80183fc:	2501      	movle	r5, #1
 80183fe:	4415      	add	r5, r2
 8018400:	f04f 0800 	mov.w	r8, #0
 8018404:	4659      	mov	r1, fp
 8018406:	2201      	movs	r2, #1
 8018408:	4620      	mov	r0, r4
 801840a:	9301      	str	r3, [sp, #4]
 801840c:	f000 fb3a 	bl	8018a84 <__lshift>
 8018410:	4631      	mov	r1, r6
 8018412:	4683      	mov	fp, r0
 8018414:	f000 fba2 	bl	8018b5c <__mcmp>
 8018418:	2800      	cmp	r0, #0
 801841a:	dcb2      	bgt.n	8018382 <_dtoa_r+0xac2>
 801841c:	d102      	bne.n	8018424 <_dtoa_r+0xb64>
 801841e:	9b01      	ldr	r3, [sp, #4]
 8018420:	07db      	lsls	r3, r3, #31
 8018422:	d4ae      	bmi.n	8018382 <_dtoa_r+0xac2>
 8018424:	462b      	mov	r3, r5
 8018426:	461d      	mov	r5, r3
 8018428:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801842c:	2a30      	cmp	r2, #48	; 0x30
 801842e:	d0fa      	beq.n	8018426 <_dtoa_r+0xb66>
 8018430:	e6f7      	b.n	8018222 <_dtoa_r+0x962>
 8018432:	9a00      	ldr	r2, [sp, #0]
 8018434:	429a      	cmp	r2, r3
 8018436:	d1a5      	bne.n	8018384 <_dtoa_r+0xac4>
 8018438:	f10a 0a01 	add.w	sl, sl, #1
 801843c:	2331      	movs	r3, #49	; 0x31
 801843e:	e779      	b.n	8018334 <_dtoa_r+0xa74>
 8018440:	4b13      	ldr	r3, [pc, #76]	; (8018490 <_dtoa_r+0xbd0>)
 8018442:	f7ff baaf 	b.w	80179a4 <_dtoa_r+0xe4>
 8018446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018448:	2b00      	cmp	r3, #0
 801844a:	f47f aa86 	bne.w	801795a <_dtoa_r+0x9a>
 801844e:	4b11      	ldr	r3, [pc, #68]	; (8018494 <_dtoa_r+0xbd4>)
 8018450:	f7ff baa8 	b.w	80179a4 <_dtoa_r+0xe4>
 8018454:	f1b9 0f00 	cmp.w	r9, #0
 8018458:	dc03      	bgt.n	8018462 <_dtoa_r+0xba2>
 801845a:	9b05      	ldr	r3, [sp, #20]
 801845c:	2b02      	cmp	r3, #2
 801845e:	f73f aec9 	bgt.w	80181f4 <_dtoa_r+0x934>
 8018462:	9d00      	ldr	r5, [sp, #0]
 8018464:	4631      	mov	r1, r6
 8018466:	4658      	mov	r0, fp
 8018468:	f7ff f99c 	bl	80177a4 <quorem>
 801846c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018470:	f805 3b01 	strb.w	r3, [r5], #1
 8018474:	9a00      	ldr	r2, [sp, #0]
 8018476:	1aaa      	subs	r2, r5, r2
 8018478:	4591      	cmp	r9, r2
 801847a:	ddba      	ble.n	80183f2 <_dtoa_r+0xb32>
 801847c:	4659      	mov	r1, fp
 801847e:	2300      	movs	r3, #0
 8018480:	220a      	movs	r2, #10
 8018482:	4620      	mov	r0, r4
 8018484:	f000 f94e 	bl	8018724 <__multadd>
 8018488:	4683      	mov	fp, r0
 801848a:	e7eb      	b.n	8018464 <_dtoa_r+0xba4>
 801848c:	0801e248 	.word	0x0801e248
 8018490:	0801e17c 	.word	0x0801e17c
 8018494:	0801e1c5 	.word	0x0801e1c5

08018498 <__sflush_r>:
 8018498:	898a      	ldrh	r2, [r1, #12]
 801849a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801849e:	4605      	mov	r5, r0
 80184a0:	0710      	lsls	r0, r2, #28
 80184a2:	460c      	mov	r4, r1
 80184a4:	d458      	bmi.n	8018558 <__sflush_r+0xc0>
 80184a6:	684b      	ldr	r3, [r1, #4]
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	dc05      	bgt.n	80184b8 <__sflush_r+0x20>
 80184ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	dc02      	bgt.n	80184b8 <__sflush_r+0x20>
 80184b2:	2000      	movs	r0, #0
 80184b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80184b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80184ba:	2e00      	cmp	r6, #0
 80184bc:	d0f9      	beq.n	80184b2 <__sflush_r+0x1a>
 80184be:	2300      	movs	r3, #0
 80184c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80184c4:	682f      	ldr	r7, [r5, #0]
 80184c6:	602b      	str	r3, [r5, #0]
 80184c8:	d032      	beq.n	8018530 <__sflush_r+0x98>
 80184ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80184cc:	89a3      	ldrh	r3, [r4, #12]
 80184ce:	075a      	lsls	r2, r3, #29
 80184d0:	d505      	bpl.n	80184de <__sflush_r+0x46>
 80184d2:	6863      	ldr	r3, [r4, #4]
 80184d4:	1ac0      	subs	r0, r0, r3
 80184d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80184d8:	b10b      	cbz	r3, 80184de <__sflush_r+0x46>
 80184da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80184dc:	1ac0      	subs	r0, r0, r3
 80184de:	2300      	movs	r3, #0
 80184e0:	4602      	mov	r2, r0
 80184e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80184e4:	6a21      	ldr	r1, [r4, #32]
 80184e6:	4628      	mov	r0, r5
 80184e8:	47b0      	blx	r6
 80184ea:	1c43      	adds	r3, r0, #1
 80184ec:	89a3      	ldrh	r3, [r4, #12]
 80184ee:	d106      	bne.n	80184fe <__sflush_r+0x66>
 80184f0:	6829      	ldr	r1, [r5, #0]
 80184f2:	291d      	cmp	r1, #29
 80184f4:	d82c      	bhi.n	8018550 <__sflush_r+0xb8>
 80184f6:	4a2a      	ldr	r2, [pc, #168]	; (80185a0 <__sflush_r+0x108>)
 80184f8:	40ca      	lsrs	r2, r1
 80184fa:	07d6      	lsls	r6, r2, #31
 80184fc:	d528      	bpl.n	8018550 <__sflush_r+0xb8>
 80184fe:	2200      	movs	r2, #0
 8018500:	6062      	str	r2, [r4, #4]
 8018502:	04d9      	lsls	r1, r3, #19
 8018504:	6922      	ldr	r2, [r4, #16]
 8018506:	6022      	str	r2, [r4, #0]
 8018508:	d504      	bpl.n	8018514 <__sflush_r+0x7c>
 801850a:	1c42      	adds	r2, r0, #1
 801850c:	d101      	bne.n	8018512 <__sflush_r+0x7a>
 801850e:	682b      	ldr	r3, [r5, #0]
 8018510:	b903      	cbnz	r3, 8018514 <__sflush_r+0x7c>
 8018512:	6560      	str	r0, [r4, #84]	; 0x54
 8018514:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018516:	602f      	str	r7, [r5, #0]
 8018518:	2900      	cmp	r1, #0
 801851a:	d0ca      	beq.n	80184b2 <__sflush_r+0x1a>
 801851c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018520:	4299      	cmp	r1, r3
 8018522:	d002      	beq.n	801852a <__sflush_r+0x92>
 8018524:	4628      	mov	r0, r5
 8018526:	f7fe fad1 	bl	8016acc <_free_r>
 801852a:	2000      	movs	r0, #0
 801852c:	6360      	str	r0, [r4, #52]	; 0x34
 801852e:	e7c1      	b.n	80184b4 <__sflush_r+0x1c>
 8018530:	6a21      	ldr	r1, [r4, #32]
 8018532:	2301      	movs	r3, #1
 8018534:	4628      	mov	r0, r5
 8018536:	47b0      	blx	r6
 8018538:	1c41      	adds	r1, r0, #1
 801853a:	d1c7      	bne.n	80184cc <__sflush_r+0x34>
 801853c:	682b      	ldr	r3, [r5, #0]
 801853e:	2b00      	cmp	r3, #0
 8018540:	d0c4      	beq.n	80184cc <__sflush_r+0x34>
 8018542:	2b1d      	cmp	r3, #29
 8018544:	d001      	beq.n	801854a <__sflush_r+0xb2>
 8018546:	2b16      	cmp	r3, #22
 8018548:	d101      	bne.n	801854e <__sflush_r+0xb6>
 801854a:	602f      	str	r7, [r5, #0]
 801854c:	e7b1      	b.n	80184b2 <__sflush_r+0x1a>
 801854e:	89a3      	ldrh	r3, [r4, #12]
 8018550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018554:	81a3      	strh	r3, [r4, #12]
 8018556:	e7ad      	b.n	80184b4 <__sflush_r+0x1c>
 8018558:	690f      	ldr	r7, [r1, #16]
 801855a:	2f00      	cmp	r7, #0
 801855c:	d0a9      	beq.n	80184b2 <__sflush_r+0x1a>
 801855e:	0793      	lsls	r3, r2, #30
 8018560:	680e      	ldr	r6, [r1, #0]
 8018562:	bf08      	it	eq
 8018564:	694b      	ldreq	r3, [r1, #20]
 8018566:	600f      	str	r7, [r1, #0]
 8018568:	bf18      	it	ne
 801856a:	2300      	movne	r3, #0
 801856c:	eba6 0807 	sub.w	r8, r6, r7
 8018570:	608b      	str	r3, [r1, #8]
 8018572:	f1b8 0f00 	cmp.w	r8, #0
 8018576:	dd9c      	ble.n	80184b2 <__sflush_r+0x1a>
 8018578:	6a21      	ldr	r1, [r4, #32]
 801857a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801857c:	4643      	mov	r3, r8
 801857e:	463a      	mov	r2, r7
 8018580:	4628      	mov	r0, r5
 8018582:	47b0      	blx	r6
 8018584:	2800      	cmp	r0, #0
 8018586:	dc06      	bgt.n	8018596 <__sflush_r+0xfe>
 8018588:	89a3      	ldrh	r3, [r4, #12]
 801858a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801858e:	81a3      	strh	r3, [r4, #12]
 8018590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018594:	e78e      	b.n	80184b4 <__sflush_r+0x1c>
 8018596:	4407      	add	r7, r0
 8018598:	eba8 0800 	sub.w	r8, r8, r0
 801859c:	e7e9      	b.n	8018572 <__sflush_r+0xda>
 801859e:	bf00      	nop
 80185a0:	20400001 	.word	0x20400001

080185a4 <_fflush_r>:
 80185a4:	b538      	push	{r3, r4, r5, lr}
 80185a6:	690b      	ldr	r3, [r1, #16]
 80185a8:	4605      	mov	r5, r0
 80185aa:	460c      	mov	r4, r1
 80185ac:	b913      	cbnz	r3, 80185b4 <_fflush_r+0x10>
 80185ae:	2500      	movs	r5, #0
 80185b0:	4628      	mov	r0, r5
 80185b2:	bd38      	pop	{r3, r4, r5, pc}
 80185b4:	b118      	cbz	r0, 80185be <_fflush_r+0x1a>
 80185b6:	6983      	ldr	r3, [r0, #24]
 80185b8:	b90b      	cbnz	r3, 80185be <_fflush_r+0x1a>
 80185ba:	f7fe f981 	bl	80168c0 <__sinit>
 80185be:	4b14      	ldr	r3, [pc, #80]	; (8018610 <_fflush_r+0x6c>)
 80185c0:	429c      	cmp	r4, r3
 80185c2:	d11b      	bne.n	80185fc <_fflush_r+0x58>
 80185c4:	686c      	ldr	r4, [r5, #4]
 80185c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d0ef      	beq.n	80185ae <_fflush_r+0xa>
 80185ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80185d0:	07d0      	lsls	r0, r2, #31
 80185d2:	d404      	bmi.n	80185de <_fflush_r+0x3a>
 80185d4:	0599      	lsls	r1, r3, #22
 80185d6:	d402      	bmi.n	80185de <_fflush_r+0x3a>
 80185d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80185da:	f7fe fa4e 	bl	8016a7a <__retarget_lock_acquire_recursive>
 80185de:	4628      	mov	r0, r5
 80185e0:	4621      	mov	r1, r4
 80185e2:	f7ff ff59 	bl	8018498 <__sflush_r>
 80185e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80185e8:	07da      	lsls	r2, r3, #31
 80185ea:	4605      	mov	r5, r0
 80185ec:	d4e0      	bmi.n	80185b0 <_fflush_r+0xc>
 80185ee:	89a3      	ldrh	r3, [r4, #12]
 80185f0:	059b      	lsls	r3, r3, #22
 80185f2:	d4dd      	bmi.n	80185b0 <_fflush_r+0xc>
 80185f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80185f6:	f7fe fa41 	bl	8016a7c <__retarget_lock_release_recursive>
 80185fa:	e7d9      	b.n	80185b0 <_fflush_r+0xc>
 80185fc:	4b05      	ldr	r3, [pc, #20]	; (8018614 <_fflush_r+0x70>)
 80185fe:	429c      	cmp	r4, r3
 8018600:	d101      	bne.n	8018606 <_fflush_r+0x62>
 8018602:	68ac      	ldr	r4, [r5, #8]
 8018604:	e7df      	b.n	80185c6 <_fflush_r+0x22>
 8018606:	4b04      	ldr	r3, [pc, #16]	; (8018618 <_fflush_r+0x74>)
 8018608:	429c      	cmp	r4, r3
 801860a:	bf08      	it	eq
 801860c:	68ec      	ldreq	r4, [r5, #12]
 801860e:	e7da      	b.n	80185c6 <_fflush_r+0x22>
 8018610:	0801e128 	.word	0x0801e128
 8018614:	0801e148 	.word	0x0801e148
 8018618:	0801e108 	.word	0x0801e108

0801861c <_localeconv_r>:
 801861c:	4800      	ldr	r0, [pc, #0]	; (8018620 <_localeconv_r+0x4>)
 801861e:	4770      	bx	lr
 8018620:	20000318 	.word	0x20000318

08018624 <_lseek_r>:
 8018624:	b538      	push	{r3, r4, r5, lr}
 8018626:	4d07      	ldr	r5, [pc, #28]	; (8018644 <_lseek_r+0x20>)
 8018628:	4604      	mov	r4, r0
 801862a:	4608      	mov	r0, r1
 801862c:	4611      	mov	r1, r2
 801862e:	2200      	movs	r2, #0
 8018630:	602a      	str	r2, [r5, #0]
 8018632:	461a      	mov	r2, r3
 8018634:	f7ec fd94 	bl	8005160 <_lseek>
 8018638:	1c43      	adds	r3, r0, #1
 801863a:	d102      	bne.n	8018642 <_lseek_r+0x1e>
 801863c:	682b      	ldr	r3, [r5, #0]
 801863e:	b103      	cbz	r3, 8018642 <_lseek_r+0x1e>
 8018640:	6023      	str	r3, [r4, #0]
 8018642:	bd38      	pop	{r3, r4, r5, pc}
 8018644:	2001d054 	.word	0x2001d054

08018648 <__malloc_lock>:
 8018648:	4801      	ldr	r0, [pc, #4]	; (8018650 <__malloc_lock+0x8>)
 801864a:	f7fe ba16 	b.w	8016a7a <__retarget_lock_acquire_recursive>
 801864e:	bf00      	nop
 8018650:	2001d04c 	.word	0x2001d04c

08018654 <__malloc_unlock>:
 8018654:	4801      	ldr	r0, [pc, #4]	; (801865c <__malloc_unlock+0x8>)
 8018656:	f7fe ba11 	b.w	8016a7c <__retarget_lock_release_recursive>
 801865a:	bf00      	nop
 801865c:	2001d04c 	.word	0x2001d04c

08018660 <_Balloc>:
 8018660:	b570      	push	{r4, r5, r6, lr}
 8018662:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018664:	4604      	mov	r4, r0
 8018666:	460d      	mov	r5, r1
 8018668:	b976      	cbnz	r6, 8018688 <_Balloc+0x28>
 801866a:	2010      	movs	r0, #16
 801866c:	f7fe fa08 	bl	8016a80 <malloc>
 8018670:	4602      	mov	r2, r0
 8018672:	6260      	str	r0, [r4, #36]	; 0x24
 8018674:	b920      	cbnz	r0, 8018680 <_Balloc+0x20>
 8018676:	4b18      	ldr	r3, [pc, #96]	; (80186d8 <_Balloc+0x78>)
 8018678:	4818      	ldr	r0, [pc, #96]	; (80186dc <_Balloc+0x7c>)
 801867a:	2166      	movs	r1, #102	; 0x66
 801867c:	f000 fcea 	bl	8019054 <__assert_func>
 8018680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018684:	6006      	str	r6, [r0, #0]
 8018686:	60c6      	str	r6, [r0, #12]
 8018688:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801868a:	68f3      	ldr	r3, [r6, #12]
 801868c:	b183      	cbz	r3, 80186b0 <_Balloc+0x50>
 801868e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018690:	68db      	ldr	r3, [r3, #12]
 8018692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018696:	b9b8      	cbnz	r0, 80186c8 <_Balloc+0x68>
 8018698:	2101      	movs	r1, #1
 801869a:	fa01 f605 	lsl.w	r6, r1, r5
 801869e:	1d72      	adds	r2, r6, #5
 80186a0:	0092      	lsls	r2, r2, #2
 80186a2:	4620      	mov	r0, r4
 80186a4:	f000 fb5a 	bl	8018d5c <_calloc_r>
 80186a8:	b160      	cbz	r0, 80186c4 <_Balloc+0x64>
 80186aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80186ae:	e00e      	b.n	80186ce <_Balloc+0x6e>
 80186b0:	2221      	movs	r2, #33	; 0x21
 80186b2:	2104      	movs	r1, #4
 80186b4:	4620      	mov	r0, r4
 80186b6:	f000 fb51 	bl	8018d5c <_calloc_r>
 80186ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80186bc:	60f0      	str	r0, [r6, #12]
 80186be:	68db      	ldr	r3, [r3, #12]
 80186c0:	2b00      	cmp	r3, #0
 80186c2:	d1e4      	bne.n	801868e <_Balloc+0x2e>
 80186c4:	2000      	movs	r0, #0
 80186c6:	bd70      	pop	{r4, r5, r6, pc}
 80186c8:	6802      	ldr	r2, [r0, #0]
 80186ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80186ce:	2300      	movs	r3, #0
 80186d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80186d4:	e7f7      	b.n	80186c6 <_Balloc+0x66>
 80186d6:	bf00      	nop
 80186d8:	0801e1d2 	.word	0x0801e1d2
 80186dc:	0801e259 	.word	0x0801e259

080186e0 <_Bfree>:
 80186e0:	b570      	push	{r4, r5, r6, lr}
 80186e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80186e4:	4605      	mov	r5, r0
 80186e6:	460c      	mov	r4, r1
 80186e8:	b976      	cbnz	r6, 8018708 <_Bfree+0x28>
 80186ea:	2010      	movs	r0, #16
 80186ec:	f7fe f9c8 	bl	8016a80 <malloc>
 80186f0:	4602      	mov	r2, r0
 80186f2:	6268      	str	r0, [r5, #36]	; 0x24
 80186f4:	b920      	cbnz	r0, 8018700 <_Bfree+0x20>
 80186f6:	4b09      	ldr	r3, [pc, #36]	; (801871c <_Bfree+0x3c>)
 80186f8:	4809      	ldr	r0, [pc, #36]	; (8018720 <_Bfree+0x40>)
 80186fa:	218a      	movs	r1, #138	; 0x8a
 80186fc:	f000 fcaa 	bl	8019054 <__assert_func>
 8018700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018704:	6006      	str	r6, [r0, #0]
 8018706:	60c6      	str	r6, [r0, #12]
 8018708:	b13c      	cbz	r4, 801871a <_Bfree+0x3a>
 801870a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801870c:	6862      	ldr	r2, [r4, #4]
 801870e:	68db      	ldr	r3, [r3, #12]
 8018710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018714:	6021      	str	r1, [r4, #0]
 8018716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801871a:	bd70      	pop	{r4, r5, r6, pc}
 801871c:	0801e1d2 	.word	0x0801e1d2
 8018720:	0801e259 	.word	0x0801e259

08018724 <__multadd>:
 8018724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018728:	690e      	ldr	r6, [r1, #16]
 801872a:	4607      	mov	r7, r0
 801872c:	4698      	mov	r8, r3
 801872e:	460c      	mov	r4, r1
 8018730:	f101 0014 	add.w	r0, r1, #20
 8018734:	2300      	movs	r3, #0
 8018736:	6805      	ldr	r5, [r0, #0]
 8018738:	b2a9      	uxth	r1, r5
 801873a:	fb02 8101 	mla	r1, r2, r1, r8
 801873e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8018742:	0c2d      	lsrs	r5, r5, #16
 8018744:	fb02 c505 	mla	r5, r2, r5, ip
 8018748:	b289      	uxth	r1, r1
 801874a:	3301      	adds	r3, #1
 801874c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8018750:	429e      	cmp	r6, r3
 8018752:	f840 1b04 	str.w	r1, [r0], #4
 8018756:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801875a:	dcec      	bgt.n	8018736 <__multadd+0x12>
 801875c:	f1b8 0f00 	cmp.w	r8, #0
 8018760:	d022      	beq.n	80187a8 <__multadd+0x84>
 8018762:	68a3      	ldr	r3, [r4, #8]
 8018764:	42b3      	cmp	r3, r6
 8018766:	dc19      	bgt.n	801879c <__multadd+0x78>
 8018768:	6861      	ldr	r1, [r4, #4]
 801876a:	4638      	mov	r0, r7
 801876c:	3101      	adds	r1, #1
 801876e:	f7ff ff77 	bl	8018660 <_Balloc>
 8018772:	4605      	mov	r5, r0
 8018774:	b928      	cbnz	r0, 8018782 <__multadd+0x5e>
 8018776:	4602      	mov	r2, r0
 8018778:	4b0d      	ldr	r3, [pc, #52]	; (80187b0 <__multadd+0x8c>)
 801877a:	480e      	ldr	r0, [pc, #56]	; (80187b4 <__multadd+0x90>)
 801877c:	21b5      	movs	r1, #181	; 0xb5
 801877e:	f000 fc69 	bl	8019054 <__assert_func>
 8018782:	6922      	ldr	r2, [r4, #16]
 8018784:	3202      	adds	r2, #2
 8018786:	f104 010c 	add.w	r1, r4, #12
 801878a:	0092      	lsls	r2, r2, #2
 801878c:	300c      	adds	r0, #12
 801878e:	f7fe f987 	bl	8016aa0 <memcpy>
 8018792:	4621      	mov	r1, r4
 8018794:	4638      	mov	r0, r7
 8018796:	f7ff ffa3 	bl	80186e0 <_Bfree>
 801879a:	462c      	mov	r4, r5
 801879c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80187a0:	3601      	adds	r6, #1
 80187a2:	f8c3 8014 	str.w	r8, [r3, #20]
 80187a6:	6126      	str	r6, [r4, #16]
 80187a8:	4620      	mov	r0, r4
 80187aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187ae:	bf00      	nop
 80187b0:	0801e248 	.word	0x0801e248
 80187b4:	0801e259 	.word	0x0801e259

080187b8 <__hi0bits>:
 80187b8:	0c03      	lsrs	r3, r0, #16
 80187ba:	041b      	lsls	r3, r3, #16
 80187bc:	b9d3      	cbnz	r3, 80187f4 <__hi0bits+0x3c>
 80187be:	0400      	lsls	r0, r0, #16
 80187c0:	2310      	movs	r3, #16
 80187c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80187c6:	bf04      	itt	eq
 80187c8:	0200      	lsleq	r0, r0, #8
 80187ca:	3308      	addeq	r3, #8
 80187cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80187d0:	bf04      	itt	eq
 80187d2:	0100      	lsleq	r0, r0, #4
 80187d4:	3304      	addeq	r3, #4
 80187d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80187da:	bf04      	itt	eq
 80187dc:	0080      	lsleq	r0, r0, #2
 80187de:	3302      	addeq	r3, #2
 80187e0:	2800      	cmp	r0, #0
 80187e2:	db05      	blt.n	80187f0 <__hi0bits+0x38>
 80187e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80187e8:	f103 0301 	add.w	r3, r3, #1
 80187ec:	bf08      	it	eq
 80187ee:	2320      	moveq	r3, #32
 80187f0:	4618      	mov	r0, r3
 80187f2:	4770      	bx	lr
 80187f4:	2300      	movs	r3, #0
 80187f6:	e7e4      	b.n	80187c2 <__hi0bits+0xa>

080187f8 <__lo0bits>:
 80187f8:	6803      	ldr	r3, [r0, #0]
 80187fa:	f013 0207 	ands.w	r2, r3, #7
 80187fe:	4601      	mov	r1, r0
 8018800:	d00b      	beq.n	801881a <__lo0bits+0x22>
 8018802:	07da      	lsls	r2, r3, #31
 8018804:	d424      	bmi.n	8018850 <__lo0bits+0x58>
 8018806:	0798      	lsls	r0, r3, #30
 8018808:	bf49      	itett	mi
 801880a:	085b      	lsrmi	r3, r3, #1
 801880c:	089b      	lsrpl	r3, r3, #2
 801880e:	2001      	movmi	r0, #1
 8018810:	600b      	strmi	r3, [r1, #0]
 8018812:	bf5c      	itt	pl
 8018814:	600b      	strpl	r3, [r1, #0]
 8018816:	2002      	movpl	r0, #2
 8018818:	4770      	bx	lr
 801881a:	b298      	uxth	r0, r3
 801881c:	b9b0      	cbnz	r0, 801884c <__lo0bits+0x54>
 801881e:	0c1b      	lsrs	r3, r3, #16
 8018820:	2010      	movs	r0, #16
 8018822:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018826:	bf04      	itt	eq
 8018828:	0a1b      	lsreq	r3, r3, #8
 801882a:	3008      	addeq	r0, #8
 801882c:	071a      	lsls	r2, r3, #28
 801882e:	bf04      	itt	eq
 8018830:	091b      	lsreq	r3, r3, #4
 8018832:	3004      	addeq	r0, #4
 8018834:	079a      	lsls	r2, r3, #30
 8018836:	bf04      	itt	eq
 8018838:	089b      	lsreq	r3, r3, #2
 801883a:	3002      	addeq	r0, #2
 801883c:	07da      	lsls	r2, r3, #31
 801883e:	d403      	bmi.n	8018848 <__lo0bits+0x50>
 8018840:	085b      	lsrs	r3, r3, #1
 8018842:	f100 0001 	add.w	r0, r0, #1
 8018846:	d005      	beq.n	8018854 <__lo0bits+0x5c>
 8018848:	600b      	str	r3, [r1, #0]
 801884a:	4770      	bx	lr
 801884c:	4610      	mov	r0, r2
 801884e:	e7e8      	b.n	8018822 <__lo0bits+0x2a>
 8018850:	2000      	movs	r0, #0
 8018852:	4770      	bx	lr
 8018854:	2020      	movs	r0, #32
 8018856:	4770      	bx	lr

08018858 <__i2b>:
 8018858:	b510      	push	{r4, lr}
 801885a:	460c      	mov	r4, r1
 801885c:	2101      	movs	r1, #1
 801885e:	f7ff feff 	bl	8018660 <_Balloc>
 8018862:	4602      	mov	r2, r0
 8018864:	b928      	cbnz	r0, 8018872 <__i2b+0x1a>
 8018866:	4b05      	ldr	r3, [pc, #20]	; (801887c <__i2b+0x24>)
 8018868:	4805      	ldr	r0, [pc, #20]	; (8018880 <__i2b+0x28>)
 801886a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801886e:	f000 fbf1 	bl	8019054 <__assert_func>
 8018872:	2301      	movs	r3, #1
 8018874:	6144      	str	r4, [r0, #20]
 8018876:	6103      	str	r3, [r0, #16]
 8018878:	bd10      	pop	{r4, pc}
 801887a:	bf00      	nop
 801887c:	0801e248 	.word	0x0801e248
 8018880:	0801e259 	.word	0x0801e259

08018884 <__multiply>:
 8018884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018888:	4614      	mov	r4, r2
 801888a:	690a      	ldr	r2, [r1, #16]
 801888c:	6923      	ldr	r3, [r4, #16]
 801888e:	429a      	cmp	r2, r3
 8018890:	bfb8      	it	lt
 8018892:	460b      	movlt	r3, r1
 8018894:	460d      	mov	r5, r1
 8018896:	bfbc      	itt	lt
 8018898:	4625      	movlt	r5, r4
 801889a:	461c      	movlt	r4, r3
 801889c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80188a0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80188a4:	68ab      	ldr	r3, [r5, #8]
 80188a6:	6869      	ldr	r1, [r5, #4]
 80188a8:	eb0a 0709 	add.w	r7, sl, r9
 80188ac:	42bb      	cmp	r3, r7
 80188ae:	b085      	sub	sp, #20
 80188b0:	bfb8      	it	lt
 80188b2:	3101      	addlt	r1, #1
 80188b4:	f7ff fed4 	bl	8018660 <_Balloc>
 80188b8:	b930      	cbnz	r0, 80188c8 <__multiply+0x44>
 80188ba:	4602      	mov	r2, r0
 80188bc:	4b42      	ldr	r3, [pc, #264]	; (80189c8 <__multiply+0x144>)
 80188be:	4843      	ldr	r0, [pc, #268]	; (80189cc <__multiply+0x148>)
 80188c0:	f240 115d 	movw	r1, #349	; 0x15d
 80188c4:	f000 fbc6 	bl	8019054 <__assert_func>
 80188c8:	f100 0614 	add.w	r6, r0, #20
 80188cc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80188d0:	4633      	mov	r3, r6
 80188d2:	2200      	movs	r2, #0
 80188d4:	4543      	cmp	r3, r8
 80188d6:	d31e      	bcc.n	8018916 <__multiply+0x92>
 80188d8:	f105 0c14 	add.w	ip, r5, #20
 80188dc:	f104 0314 	add.w	r3, r4, #20
 80188e0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80188e4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80188e8:	9202      	str	r2, [sp, #8]
 80188ea:	ebac 0205 	sub.w	r2, ip, r5
 80188ee:	3a15      	subs	r2, #21
 80188f0:	f022 0203 	bic.w	r2, r2, #3
 80188f4:	3204      	adds	r2, #4
 80188f6:	f105 0115 	add.w	r1, r5, #21
 80188fa:	458c      	cmp	ip, r1
 80188fc:	bf38      	it	cc
 80188fe:	2204      	movcc	r2, #4
 8018900:	9201      	str	r2, [sp, #4]
 8018902:	9a02      	ldr	r2, [sp, #8]
 8018904:	9303      	str	r3, [sp, #12]
 8018906:	429a      	cmp	r2, r3
 8018908:	d808      	bhi.n	801891c <__multiply+0x98>
 801890a:	2f00      	cmp	r7, #0
 801890c:	dc55      	bgt.n	80189ba <__multiply+0x136>
 801890e:	6107      	str	r7, [r0, #16]
 8018910:	b005      	add	sp, #20
 8018912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018916:	f843 2b04 	str.w	r2, [r3], #4
 801891a:	e7db      	b.n	80188d4 <__multiply+0x50>
 801891c:	f8b3 a000 	ldrh.w	sl, [r3]
 8018920:	f1ba 0f00 	cmp.w	sl, #0
 8018924:	d020      	beq.n	8018968 <__multiply+0xe4>
 8018926:	f105 0e14 	add.w	lr, r5, #20
 801892a:	46b1      	mov	r9, r6
 801892c:	2200      	movs	r2, #0
 801892e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8018932:	f8d9 b000 	ldr.w	fp, [r9]
 8018936:	b2a1      	uxth	r1, r4
 8018938:	fa1f fb8b 	uxth.w	fp, fp
 801893c:	fb0a b101 	mla	r1, sl, r1, fp
 8018940:	4411      	add	r1, r2
 8018942:	f8d9 2000 	ldr.w	r2, [r9]
 8018946:	0c24      	lsrs	r4, r4, #16
 8018948:	0c12      	lsrs	r2, r2, #16
 801894a:	fb0a 2404 	mla	r4, sl, r4, r2
 801894e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8018952:	b289      	uxth	r1, r1
 8018954:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8018958:	45f4      	cmp	ip, lr
 801895a:	f849 1b04 	str.w	r1, [r9], #4
 801895e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8018962:	d8e4      	bhi.n	801892e <__multiply+0xaa>
 8018964:	9901      	ldr	r1, [sp, #4]
 8018966:	5072      	str	r2, [r6, r1]
 8018968:	9a03      	ldr	r2, [sp, #12]
 801896a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801896e:	3304      	adds	r3, #4
 8018970:	f1b9 0f00 	cmp.w	r9, #0
 8018974:	d01f      	beq.n	80189b6 <__multiply+0x132>
 8018976:	6834      	ldr	r4, [r6, #0]
 8018978:	f105 0114 	add.w	r1, r5, #20
 801897c:	46b6      	mov	lr, r6
 801897e:	f04f 0a00 	mov.w	sl, #0
 8018982:	880a      	ldrh	r2, [r1, #0]
 8018984:	f8be b002 	ldrh.w	fp, [lr, #2]
 8018988:	fb09 b202 	mla	r2, r9, r2, fp
 801898c:	4492      	add	sl, r2
 801898e:	b2a4      	uxth	r4, r4
 8018990:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8018994:	f84e 4b04 	str.w	r4, [lr], #4
 8018998:	f851 4b04 	ldr.w	r4, [r1], #4
 801899c:	f8be 2000 	ldrh.w	r2, [lr]
 80189a0:	0c24      	lsrs	r4, r4, #16
 80189a2:	fb09 2404 	mla	r4, r9, r4, r2
 80189a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80189aa:	458c      	cmp	ip, r1
 80189ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80189b0:	d8e7      	bhi.n	8018982 <__multiply+0xfe>
 80189b2:	9a01      	ldr	r2, [sp, #4]
 80189b4:	50b4      	str	r4, [r6, r2]
 80189b6:	3604      	adds	r6, #4
 80189b8:	e7a3      	b.n	8018902 <__multiply+0x7e>
 80189ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80189be:	2b00      	cmp	r3, #0
 80189c0:	d1a5      	bne.n	801890e <__multiply+0x8a>
 80189c2:	3f01      	subs	r7, #1
 80189c4:	e7a1      	b.n	801890a <__multiply+0x86>
 80189c6:	bf00      	nop
 80189c8:	0801e248 	.word	0x0801e248
 80189cc:	0801e259 	.word	0x0801e259

080189d0 <__pow5mult>:
 80189d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80189d4:	4615      	mov	r5, r2
 80189d6:	f012 0203 	ands.w	r2, r2, #3
 80189da:	4606      	mov	r6, r0
 80189dc:	460f      	mov	r7, r1
 80189de:	d007      	beq.n	80189f0 <__pow5mult+0x20>
 80189e0:	4c25      	ldr	r4, [pc, #148]	; (8018a78 <__pow5mult+0xa8>)
 80189e2:	3a01      	subs	r2, #1
 80189e4:	2300      	movs	r3, #0
 80189e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80189ea:	f7ff fe9b 	bl	8018724 <__multadd>
 80189ee:	4607      	mov	r7, r0
 80189f0:	10ad      	asrs	r5, r5, #2
 80189f2:	d03d      	beq.n	8018a70 <__pow5mult+0xa0>
 80189f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80189f6:	b97c      	cbnz	r4, 8018a18 <__pow5mult+0x48>
 80189f8:	2010      	movs	r0, #16
 80189fa:	f7fe f841 	bl	8016a80 <malloc>
 80189fe:	4602      	mov	r2, r0
 8018a00:	6270      	str	r0, [r6, #36]	; 0x24
 8018a02:	b928      	cbnz	r0, 8018a10 <__pow5mult+0x40>
 8018a04:	4b1d      	ldr	r3, [pc, #116]	; (8018a7c <__pow5mult+0xac>)
 8018a06:	481e      	ldr	r0, [pc, #120]	; (8018a80 <__pow5mult+0xb0>)
 8018a08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8018a0c:	f000 fb22 	bl	8019054 <__assert_func>
 8018a10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018a14:	6004      	str	r4, [r0, #0]
 8018a16:	60c4      	str	r4, [r0, #12]
 8018a18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018a1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018a20:	b94c      	cbnz	r4, 8018a36 <__pow5mult+0x66>
 8018a22:	f240 2171 	movw	r1, #625	; 0x271
 8018a26:	4630      	mov	r0, r6
 8018a28:	f7ff ff16 	bl	8018858 <__i2b>
 8018a2c:	2300      	movs	r3, #0
 8018a2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8018a32:	4604      	mov	r4, r0
 8018a34:	6003      	str	r3, [r0, #0]
 8018a36:	f04f 0900 	mov.w	r9, #0
 8018a3a:	07eb      	lsls	r3, r5, #31
 8018a3c:	d50a      	bpl.n	8018a54 <__pow5mult+0x84>
 8018a3e:	4639      	mov	r1, r7
 8018a40:	4622      	mov	r2, r4
 8018a42:	4630      	mov	r0, r6
 8018a44:	f7ff ff1e 	bl	8018884 <__multiply>
 8018a48:	4639      	mov	r1, r7
 8018a4a:	4680      	mov	r8, r0
 8018a4c:	4630      	mov	r0, r6
 8018a4e:	f7ff fe47 	bl	80186e0 <_Bfree>
 8018a52:	4647      	mov	r7, r8
 8018a54:	106d      	asrs	r5, r5, #1
 8018a56:	d00b      	beq.n	8018a70 <__pow5mult+0xa0>
 8018a58:	6820      	ldr	r0, [r4, #0]
 8018a5a:	b938      	cbnz	r0, 8018a6c <__pow5mult+0x9c>
 8018a5c:	4622      	mov	r2, r4
 8018a5e:	4621      	mov	r1, r4
 8018a60:	4630      	mov	r0, r6
 8018a62:	f7ff ff0f 	bl	8018884 <__multiply>
 8018a66:	6020      	str	r0, [r4, #0]
 8018a68:	f8c0 9000 	str.w	r9, [r0]
 8018a6c:	4604      	mov	r4, r0
 8018a6e:	e7e4      	b.n	8018a3a <__pow5mult+0x6a>
 8018a70:	4638      	mov	r0, r7
 8018a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018a76:	bf00      	nop
 8018a78:	0801e3b0 	.word	0x0801e3b0
 8018a7c:	0801e1d2 	.word	0x0801e1d2
 8018a80:	0801e259 	.word	0x0801e259

08018a84 <__lshift>:
 8018a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a88:	460c      	mov	r4, r1
 8018a8a:	6849      	ldr	r1, [r1, #4]
 8018a8c:	6923      	ldr	r3, [r4, #16]
 8018a8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018a92:	68a3      	ldr	r3, [r4, #8]
 8018a94:	4607      	mov	r7, r0
 8018a96:	4691      	mov	r9, r2
 8018a98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018a9c:	f108 0601 	add.w	r6, r8, #1
 8018aa0:	42b3      	cmp	r3, r6
 8018aa2:	db0b      	blt.n	8018abc <__lshift+0x38>
 8018aa4:	4638      	mov	r0, r7
 8018aa6:	f7ff fddb 	bl	8018660 <_Balloc>
 8018aaa:	4605      	mov	r5, r0
 8018aac:	b948      	cbnz	r0, 8018ac2 <__lshift+0x3e>
 8018aae:	4602      	mov	r2, r0
 8018ab0:	4b28      	ldr	r3, [pc, #160]	; (8018b54 <__lshift+0xd0>)
 8018ab2:	4829      	ldr	r0, [pc, #164]	; (8018b58 <__lshift+0xd4>)
 8018ab4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8018ab8:	f000 facc 	bl	8019054 <__assert_func>
 8018abc:	3101      	adds	r1, #1
 8018abe:	005b      	lsls	r3, r3, #1
 8018ac0:	e7ee      	b.n	8018aa0 <__lshift+0x1c>
 8018ac2:	2300      	movs	r3, #0
 8018ac4:	f100 0114 	add.w	r1, r0, #20
 8018ac8:	f100 0210 	add.w	r2, r0, #16
 8018acc:	4618      	mov	r0, r3
 8018ace:	4553      	cmp	r3, sl
 8018ad0:	db33      	blt.n	8018b3a <__lshift+0xb6>
 8018ad2:	6920      	ldr	r0, [r4, #16]
 8018ad4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018ad8:	f104 0314 	add.w	r3, r4, #20
 8018adc:	f019 091f 	ands.w	r9, r9, #31
 8018ae0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018ae4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018ae8:	d02b      	beq.n	8018b42 <__lshift+0xbe>
 8018aea:	f1c9 0e20 	rsb	lr, r9, #32
 8018aee:	468a      	mov	sl, r1
 8018af0:	2200      	movs	r2, #0
 8018af2:	6818      	ldr	r0, [r3, #0]
 8018af4:	fa00 f009 	lsl.w	r0, r0, r9
 8018af8:	4302      	orrs	r2, r0
 8018afa:	f84a 2b04 	str.w	r2, [sl], #4
 8018afe:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b02:	459c      	cmp	ip, r3
 8018b04:	fa22 f20e 	lsr.w	r2, r2, lr
 8018b08:	d8f3      	bhi.n	8018af2 <__lshift+0x6e>
 8018b0a:	ebac 0304 	sub.w	r3, ip, r4
 8018b0e:	3b15      	subs	r3, #21
 8018b10:	f023 0303 	bic.w	r3, r3, #3
 8018b14:	3304      	adds	r3, #4
 8018b16:	f104 0015 	add.w	r0, r4, #21
 8018b1a:	4584      	cmp	ip, r0
 8018b1c:	bf38      	it	cc
 8018b1e:	2304      	movcc	r3, #4
 8018b20:	50ca      	str	r2, [r1, r3]
 8018b22:	b10a      	cbz	r2, 8018b28 <__lshift+0xa4>
 8018b24:	f108 0602 	add.w	r6, r8, #2
 8018b28:	3e01      	subs	r6, #1
 8018b2a:	4638      	mov	r0, r7
 8018b2c:	612e      	str	r6, [r5, #16]
 8018b2e:	4621      	mov	r1, r4
 8018b30:	f7ff fdd6 	bl	80186e0 <_Bfree>
 8018b34:	4628      	mov	r0, r5
 8018b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018b3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8018b3e:	3301      	adds	r3, #1
 8018b40:	e7c5      	b.n	8018ace <__lshift+0x4a>
 8018b42:	3904      	subs	r1, #4
 8018b44:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b48:	f841 2f04 	str.w	r2, [r1, #4]!
 8018b4c:	459c      	cmp	ip, r3
 8018b4e:	d8f9      	bhi.n	8018b44 <__lshift+0xc0>
 8018b50:	e7ea      	b.n	8018b28 <__lshift+0xa4>
 8018b52:	bf00      	nop
 8018b54:	0801e248 	.word	0x0801e248
 8018b58:	0801e259 	.word	0x0801e259

08018b5c <__mcmp>:
 8018b5c:	b530      	push	{r4, r5, lr}
 8018b5e:	6902      	ldr	r2, [r0, #16]
 8018b60:	690c      	ldr	r4, [r1, #16]
 8018b62:	1b12      	subs	r2, r2, r4
 8018b64:	d10e      	bne.n	8018b84 <__mcmp+0x28>
 8018b66:	f100 0314 	add.w	r3, r0, #20
 8018b6a:	3114      	adds	r1, #20
 8018b6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018b70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018b74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8018b78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018b7c:	42a5      	cmp	r5, r4
 8018b7e:	d003      	beq.n	8018b88 <__mcmp+0x2c>
 8018b80:	d305      	bcc.n	8018b8e <__mcmp+0x32>
 8018b82:	2201      	movs	r2, #1
 8018b84:	4610      	mov	r0, r2
 8018b86:	bd30      	pop	{r4, r5, pc}
 8018b88:	4283      	cmp	r3, r0
 8018b8a:	d3f3      	bcc.n	8018b74 <__mcmp+0x18>
 8018b8c:	e7fa      	b.n	8018b84 <__mcmp+0x28>
 8018b8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018b92:	e7f7      	b.n	8018b84 <__mcmp+0x28>

08018b94 <__mdiff>:
 8018b94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b98:	460c      	mov	r4, r1
 8018b9a:	4606      	mov	r6, r0
 8018b9c:	4611      	mov	r1, r2
 8018b9e:	4620      	mov	r0, r4
 8018ba0:	4617      	mov	r7, r2
 8018ba2:	f7ff ffdb 	bl	8018b5c <__mcmp>
 8018ba6:	1e05      	subs	r5, r0, #0
 8018ba8:	d110      	bne.n	8018bcc <__mdiff+0x38>
 8018baa:	4629      	mov	r1, r5
 8018bac:	4630      	mov	r0, r6
 8018bae:	f7ff fd57 	bl	8018660 <_Balloc>
 8018bb2:	b930      	cbnz	r0, 8018bc2 <__mdiff+0x2e>
 8018bb4:	4b39      	ldr	r3, [pc, #228]	; (8018c9c <__mdiff+0x108>)
 8018bb6:	4602      	mov	r2, r0
 8018bb8:	f240 2132 	movw	r1, #562	; 0x232
 8018bbc:	4838      	ldr	r0, [pc, #224]	; (8018ca0 <__mdiff+0x10c>)
 8018bbe:	f000 fa49 	bl	8019054 <__assert_func>
 8018bc2:	2301      	movs	r3, #1
 8018bc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018bc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018bcc:	bfa4      	itt	ge
 8018bce:	463b      	movge	r3, r7
 8018bd0:	4627      	movge	r7, r4
 8018bd2:	4630      	mov	r0, r6
 8018bd4:	6879      	ldr	r1, [r7, #4]
 8018bd6:	bfa6      	itte	ge
 8018bd8:	461c      	movge	r4, r3
 8018bda:	2500      	movge	r5, #0
 8018bdc:	2501      	movlt	r5, #1
 8018bde:	f7ff fd3f 	bl	8018660 <_Balloc>
 8018be2:	b920      	cbnz	r0, 8018bee <__mdiff+0x5a>
 8018be4:	4b2d      	ldr	r3, [pc, #180]	; (8018c9c <__mdiff+0x108>)
 8018be6:	4602      	mov	r2, r0
 8018be8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8018bec:	e7e6      	b.n	8018bbc <__mdiff+0x28>
 8018bee:	693e      	ldr	r6, [r7, #16]
 8018bf0:	60c5      	str	r5, [r0, #12]
 8018bf2:	6925      	ldr	r5, [r4, #16]
 8018bf4:	f107 0114 	add.w	r1, r7, #20
 8018bf8:	f104 0914 	add.w	r9, r4, #20
 8018bfc:	f100 0e14 	add.w	lr, r0, #20
 8018c00:	f107 0210 	add.w	r2, r7, #16
 8018c04:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8018c08:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8018c0c:	46f2      	mov	sl, lr
 8018c0e:	2700      	movs	r7, #0
 8018c10:	f859 3b04 	ldr.w	r3, [r9], #4
 8018c14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018c18:	fa1f f883 	uxth.w	r8, r3
 8018c1c:	fa17 f78b 	uxtah	r7, r7, fp
 8018c20:	0c1b      	lsrs	r3, r3, #16
 8018c22:	eba7 0808 	sub.w	r8, r7, r8
 8018c26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018c2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018c2e:	fa1f f888 	uxth.w	r8, r8
 8018c32:	141f      	asrs	r7, r3, #16
 8018c34:	454d      	cmp	r5, r9
 8018c36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018c3a:	f84a 3b04 	str.w	r3, [sl], #4
 8018c3e:	d8e7      	bhi.n	8018c10 <__mdiff+0x7c>
 8018c40:	1b2b      	subs	r3, r5, r4
 8018c42:	3b15      	subs	r3, #21
 8018c44:	f023 0303 	bic.w	r3, r3, #3
 8018c48:	3304      	adds	r3, #4
 8018c4a:	3415      	adds	r4, #21
 8018c4c:	42a5      	cmp	r5, r4
 8018c4e:	bf38      	it	cc
 8018c50:	2304      	movcc	r3, #4
 8018c52:	4419      	add	r1, r3
 8018c54:	4473      	add	r3, lr
 8018c56:	469e      	mov	lr, r3
 8018c58:	460d      	mov	r5, r1
 8018c5a:	4565      	cmp	r5, ip
 8018c5c:	d30e      	bcc.n	8018c7c <__mdiff+0xe8>
 8018c5e:	f10c 0203 	add.w	r2, ip, #3
 8018c62:	1a52      	subs	r2, r2, r1
 8018c64:	f022 0203 	bic.w	r2, r2, #3
 8018c68:	3903      	subs	r1, #3
 8018c6a:	458c      	cmp	ip, r1
 8018c6c:	bf38      	it	cc
 8018c6e:	2200      	movcc	r2, #0
 8018c70:	441a      	add	r2, r3
 8018c72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8018c76:	b17b      	cbz	r3, 8018c98 <__mdiff+0x104>
 8018c78:	6106      	str	r6, [r0, #16]
 8018c7a:	e7a5      	b.n	8018bc8 <__mdiff+0x34>
 8018c7c:	f855 8b04 	ldr.w	r8, [r5], #4
 8018c80:	fa17 f488 	uxtah	r4, r7, r8
 8018c84:	1422      	asrs	r2, r4, #16
 8018c86:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8018c8a:	b2a4      	uxth	r4, r4
 8018c8c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8018c90:	f84e 4b04 	str.w	r4, [lr], #4
 8018c94:	1417      	asrs	r7, r2, #16
 8018c96:	e7e0      	b.n	8018c5a <__mdiff+0xc6>
 8018c98:	3e01      	subs	r6, #1
 8018c9a:	e7ea      	b.n	8018c72 <__mdiff+0xde>
 8018c9c:	0801e248 	.word	0x0801e248
 8018ca0:	0801e259 	.word	0x0801e259

08018ca4 <__d2b>:
 8018ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018ca8:	4689      	mov	r9, r1
 8018caa:	2101      	movs	r1, #1
 8018cac:	ec57 6b10 	vmov	r6, r7, d0
 8018cb0:	4690      	mov	r8, r2
 8018cb2:	f7ff fcd5 	bl	8018660 <_Balloc>
 8018cb6:	4604      	mov	r4, r0
 8018cb8:	b930      	cbnz	r0, 8018cc8 <__d2b+0x24>
 8018cba:	4602      	mov	r2, r0
 8018cbc:	4b25      	ldr	r3, [pc, #148]	; (8018d54 <__d2b+0xb0>)
 8018cbe:	4826      	ldr	r0, [pc, #152]	; (8018d58 <__d2b+0xb4>)
 8018cc0:	f240 310a 	movw	r1, #778	; 0x30a
 8018cc4:	f000 f9c6 	bl	8019054 <__assert_func>
 8018cc8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8018ccc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018cd0:	bb35      	cbnz	r5, 8018d20 <__d2b+0x7c>
 8018cd2:	2e00      	cmp	r6, #0
 8018cd4:	9301      	str	r3, [sp, #4]
 8018cd6:	d028      	beq.n	8018d2a <__d2b+0x86>
 8018cd8:	4668      	mov	r0, sp
 8018cda:	9600      	str	r6, [sp, #0]
 8018cdc:	f7ff fd8c 	bl	80187f8 <__lo0bits>
 8018ce0:	9900      	ldr	r1, [sp, #0]
 8018ce2:	b300      	cbz	r0, 8018d26 <__d2b+0x82>
 8018ce4:	9a01      	ldr	r2, [sp, #4]
 8018ce6:	f1c0 0320 	rsb	r3, r0, #32
 8018cea:	fa02 f303 	lsl.w	r3, r2, r3
 8018cee:	430b      	orrs	r3, r1
 8018cf0:	40c2      	lsrs	r2, r0
 8018cf2:	6163      	str	r3, [r4, #20]
 8018cf4:	9201      	str	r2, [sp, #4]
 8018cf6:	9b01      	ldr	r3, [sp, #4]
 8018cf8:	61a3      	str	r3, [r4, #24]
 8018cfa:	2b00      	cmp	r3, #0
 8018cfc:	bf14      	ite	ne
 8018cfe:	2202      	movne	r2, #2
 8018d00:	2201      	moveq	r2, #1
 8018d02:	6122      	str	r2, [r4, #16]
 8018d04:	b1d5      	cbz	r5, 8018d3c <__d2b+0x98>
 8018d06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8018d0a:	4405      	add	r5, r0
 8018d0c:	f8c9 5000 	str.w	r5, [r9]
 8018d10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018d14:	f8c8 0000 	str.w	r0, [r8]
 8018d18:	4620      	mov	r0, r4
 8018d1a:	b003      	add	sp, #12
 8018d1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018d20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018d24:	e7d5      	b.n	8018cd2 <__d2b+0x2e>
 8018d26:	6161      	str	r1, [r4, #20]
 8018d28:	e7e5      	b.n	8018cf6 <__d2b+0x52>
 8018d2a:	a801      	add	r0, sp, #4
 8018d2c:	f7ff fd64 	bl	80187f8 <__lo0bits>
 8018d30:	9b01      	ldr	r3, [sp, #4]
 8018d32:	6163      	str	r3, [r4, #20]
 8018d34:	2201      	movs	r2, #1
 8018d36:	6122      	str	r2, [r4, #16]
 8018d38:	3020      	adds	r0, #32
 8018d3a:	e7e3      	b.n	8018d04 <__d2b+0x60>
 8018d3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018d40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018d44:	f8c9 0000 	str.w	r0, [r9]
 8018d48:	6918      	ldr	r0, [r3, #16]
 8018d4a:	f7ff fd35 	bl	80187b8 <__hi0bits>
 8018d4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018d52:	e7df      	b.n	8018d14 <__d2b+0x70>
 8018d54:	0801e248 	.word	0x0801e248
 8018d58:	0801e259 	.word	0x0801e259

08018d5c <_calloc_r>:
 8018d5c:	b513      	push	{r0, r1, r4, lr}
 8018d5e:	434a      	muls	r2, r1
 8018d60:	4611      	mov	r1, r2
 8018d62:	9201      	str	r2, [sp, #4]
 8018d64:	f7fd ff02 	bl	8016b6c <_malloc_r>
 8018d68:	4604      	mov	r4, r0
 8018d6a:	b118      	cbz	r0, 8018d74 <_calloc_r+0x18>
 8018d6c:	9a01      	ldr	r2, [sp, #4]
 8018d6e:	2100      	movs	r1, #0
 8018d70:	f7fd fea4 	bl	8016abc <memset>
 8018d74:	4620      	mov	r0, r4
 8018d76:	b002      	add	sp, #8
 8018d78:	bd10      	pop	{r4, pc}

08018d7a <__ssputs_r>:
 8018d7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018d7e:	688e      	ldr	r6, [r1, #8]
 8018d80:	429e      	cmp	r6, r3
 8018d82:	4682      	mov	sl, r0
 8018d84:	460c      	mov	r4, r1
 8018d86:	4690      	mov	r8, r2
 8018d88:	461f      	mov	r7, r3
 8018d8a:	d838      	bhi.n	8018dfe <__ssputs_r+0x84>
 8018d8c:	898a      	ldrh	r2, [r1, #12]
 8018d8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018d92:	d032      	beq.n	8018dfa <__ssputs_r+0x80>
 8018d94:	6825      	ldr	r5, [r4, #0]
 8018d96:	6909      	ldr	r1, [r1, #16]
 8018d98:	eba5 0901 	sub.w	r9, r5, r1
 8018d9c:	6965      	ldr	r5, [r4, #20]
 8018d9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018da2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018da6:	3301      	adds	r3, #1
 8018da8:	444b      	add	r3, r9
 8018daa:	106d      	asrs	r5, r5, #1
 8018dac:	429d      	cmp	r5, r3
 8018dae:	bf38      	it	cc
 8018db0:	461d      	movcc	r5, r3
 8018db2:	0553      	lsls	r3, r2, #21
 8018db4:	d531      	bpl.n	8018e1a <__ssputs_r+0xa0>
 8018db6:	4629      	mov	r1, r5
 8018db8:	f7fd fed8 	bl	8016b6c <_malloc_r>
 8018dbc:	4606      	mov	r6, r0
 8018dbe:	b950      	cbnz	r0, 8018dd6 <__ssputs_r+0x5c>
 8018dc0:	230c      	movs	r3, #12
 8018dc2:	f8ca 3000 	str.w	r3, [sl]
 8018dc6:	89a3      	ldrh	r3, [r4, #12]
 8018dc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018dcc:	81a3      	strh	r3, [r4, #12]
 8018dce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018dd6:	6921      	ldr	r1, [r4, #16]
 8018dd8:	464a      	mov	r2, r9
 8018dda:	f7fd fe61 	bl	8016aa0 <memcpy>
 8018dde:	89a3      	ldrh	r3, [r4, #12]
 8018de0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018de8:	81a3      	strh	r3, [r4, #12]
 8018dea:	6126      	str	r6, [r4, #16]
 8018dec:	6165      	str	r5, [r4, #20]
 8018dee:	444e      	add	r6, r9
 8018df0:	eba5 0509 	sub.w	r5, r5, r9
 8018df4:	6026      	str	r6, [r4, #0]
 8018df6:	60a5      	str	r5, [r4, #8]
 8018df8:	463e      	mov	r6, r7
 8018dfa:	42be      	cmp	r6, r7
 8018dfc:	d900      	bls.n	8018e00 <__ssputs_r+0x86>
 8018dfe:	463e      	mov	r6, r7
 8018e00:	4632      	mov	r2, r6
 8018e02:	6820      	ldr	r0, [r4, #0]
 8018e04:	4641      	mov	r1, r8
 8018e06:	f000 f967 	bl	80190d8 <memmove>
 8018e0a:	68a3      	ldr	r3, [r4, #8]
 8018e0c:	6822      	ldr	r2, [r4, #0]
 8018e0e:	1b9b      	subs	r3, r3, r6
 8018e10:	4432      	add	r2, r6
 8018e12:	60a3      	str	r3, [r4, #8]
 8018e14:	6022      	str	r2, [r4, #0]
 8018e16:	2000      	movs	r0, #0
 8018e18:	e7db      	b.n	8018dd2 <__ssputs_r+0x58>
 8018e1a:	462a      	mov	r2, r5
 8018e1c:	f000 f976 	bl	801910c <_realloc_r>
 8018e20:	4606      	mov	r6, r0
 8018e22:	2800      	cmp	r0, #0
 8018e24:	d1e1      	bne.n	8018dea <__ssputs_r+0x70>
 8018e26:	6921      	ldr	r1, [r4, #16]
 8018e28:	4650      	mov	r0, sl
 8018e2a:	f7fd fe4f 	bl	8016acc <_free_r>
 8018e2e:	e7c7      	b.n	8018dc0 <__ssputs_r+0x46>

08018e30 <_svfiprintf_r>:
 8018e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e34:	4698      	mov	r8, r3
 8018e36:	898b      	ldrh	r3, [r1, #12]
 8018e38:	061b      	lsls	r3, r3, #24
 8018e3a:	b09d      	sub	sp, #116	; 0x74
 8018e3c:	4607      	mov	r7, r0
 8018e3e:	460d      	mov	r5, r1
 8018e40:	4614      	mov	r4, r2
 8018e42:	d50e      	bpl.n	8018e62 <_svfiprintf_r+0x32>
 8018e44:	690b      	ldr	r3, [r1, #16]
 8018e46:	b963      	cbnz	r3, 8018e62 <_svfiprintf_r+0x32>
 8018e48:	2140      	movs	r1, #64	; 0x40
 8018e4a:	f7fd fe8f 	bl	8016b6c <_malloc_r>
 8018e4e:	6028      	str	r0, [r5, #0]
 8018e50:	6128      	str	r0, [r5, #16]
 8018e52:	b920      	cbnz	r0, 8018e5e <_svfiprintf_r+0x2e>
 8018e54:	230c      	movs	r3, #12
 8018e56:	603b      	str	r3, [r7, #0]
 8018e58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018e5c:	e0d1      	b.n	8019002 <_svfiprintf_r+0x1d2>
 8018e5e:	2340      	movs	r3, #64	; 0x40
 8018e60:	616b      	str	r3, [r5, #20]
 8018e62:	2300      	movs	r3, #0
 8018e64:	9309      	str	r3, [sp, #36]	; 0x24
 8018e66:	2320      	movs	r3, #32
 8018e68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018e6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018e70:	2330      	movs	r3, #48	; 0x30
 8018e72:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801901c <_svfiprintf_r+0x1ec>
 8018e76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018e7a:	f04f 0901 	mov.w	r9, #1
 8018e7e:	4623      	mov	r3, r4
 8018e80:	469a      	mov	sl, r3
 8018e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018e86:	b10a      	cbz	r2, 8018e8c <_svfiprintf_r+0x5c>
 8018e88:	2a25      	cmp	r2, #37	; 0x25
 8018e8a:	d1f9      	bne.n	8018e80 <_svfiprintf_r+0x50>
 8018e8c:	ebba 0b04 	subs.w	fp, sl, r4
 8018e90:	d00b      	beq.n	8018eaa <_svfiprintf_r+0x7a>
 8018e92:	465b      	mov	r3, fp
 8018e94:	4622      	mov	r2, r4
 8018e96:	4629      	mov	r1, r5
 8018e98:	4638      	mov	r0, r7
 8018e9a:	f7ff ff6e 	bl	8018d7a <__ssputs_r>
 8018e9e:	3001      	adds	r0, #1
 8018ea0:	f000 80aa 	beq.w	8018ff8 <_svfiprintf_r+0x1c8>
 8018ea4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018ea6:	445a      	add	r2, fp
 8018ea8:	9209      	str	r2, [sp, #36]	; 0x24
 8018eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	f000 80a2 	beq.w	8018ff8 <_svfiprintf_r+0x1c8>
 8018eb4:	2300      	movs	r3, #0
 8018eb6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018eba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ebe:	f10a 0a01 	add.w	sl, sl, #1
 8018ec2:	9304      	str	r3, [sp, #16]
 8018ec4:	9307      	str	r3, [sp, #28]
 8018ec6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018eca:	931a      	str	r3, [sp, #104]	; 0x68
 8018ecc:	4654      	mov	r4, sl
 8018ece:	2205      	movs	r2, #5
 8018ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018ed4:	4851      	ldr	r0, [pc, #324]	; (801901c <_svfiprintf_r+0x1ec>)
 8018ed6:	f7e7 f983 	bl	80001e0 <memchr>
 8018eda:	9a04      	ldr	r2, [sp, #16]
 8018edc:	b9d8      	cbnz	r0, 8018f16 <_svfiprintf_r+0xe6>
 8018ede:	06d0      	lsls	r0, r2, #27
 8018ee0:	bf44      	itt	mi
 8018ee2:	2320      	movmi	r3, #32
 8018ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018ee8:	0711      	lsls	r1, r2, #28
 8018eea:	bf44      	itt	mi
 8018eec:	232b      	movmi	r3, #43	; 0x2b
 8018eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8018ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8018ef8:	d015      	beq.n	8018f26 <_svfiprintf_r+0xf6>
 8018efa:	9a07      	ldr	r2, [sp, #28]
 8018efc:	4654      	mov	r4, sl
 8018efe:	2000      	movs	r0, #0
 8018f00:	f04f 0c0a 	mov.w	ip, #10
 8018f04:	4621      	mov	r1, r4
 8018f06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018f0a:	3b30      	subs	r3, #48	; 0x30
 8018f0c:	2b09      	cmp	r3, #9
 8018f0e:	d94e      	bls.n	8018fae <_svfiprintf_r+0x17e>
 8018f10:	b1b0      	cbz	r0, 8018f40 <_svfiprintf_r+0x110>
 8018f12:	9207      	str	r2, [sp, #28]
 8018f14:	e014      	b.n	8018f40 <_svfiprintf_r+0x110>
 8018f16:	eba0 0308 	sub.w	r3, r0, r8
 8018f1a:	fa09 f303 	lsl.w	r3, r9, r3
 8018f1e:	4313      	orrs	r3, r2
 8018f20:	9304      	str	r3, [sp, #16]
 8018f22:	46a2      	mov	sl, r4
 8018f24:	e7d2      	b.n	8018ecc <_svfiprintf_r+0x9c>
 8018f26:	9b03      	ldr	r3, [sp, #12]
 8018f28:	1d19      	adds	r1, r3, #4
 8018f2a:	681b      	ldr	r3, [r3, #0]
 8018f2c:	9103      	str	r1, [sp, #12]
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	bfbb      	ittet	lt
 8018f32:	425b      	neglt	r3, r3
 8018f34:	f042 0202 	orrlt.w	r2, r2, #2
 8018f38:	9307      	strge	r3, [sp, #28]
 8018f3a:	9307      	strlt	r3, [sp, #28]
 8018f3c:	bfb8      	it	lt
 8018f3e:	9204      	strlt	r2, [sp, #16]
 8018f40:	7823      	ldrb	r3, [r4, #0]
 8018f42:	2b2e      	cmp	r3, #46	; 0x2e
 8018f44:	d10c      	bne.n	8018f60 <_svfiprintf_r+0x130>
 8018f46:	7863      	ldrb	r3, [r4, #1]
 8018f48:	2b2a      	cmp	r3, #42	; 0x2a
 8018f4a:	d135      	bne.n	8018fb8 <_svfiprintf_r+0x188>
 8018f4c:	9b03      	ldr	r3, [sp, #12]
 8018f4e:	1d1a      	adds	r2, r3, #4
 8018f50:	681b      	ldr	r3, [r3, #0]
 8018f52:	9203      	str	r2, [sp, #12]
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	bfb8      	it	lt
 8018f58:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8018f5c:	3402      	adds	r4, #2
 8018f5e:	9305      	str	r3, [sp, #20]
 8018f60:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801902c <_svfiprintf_r+0x1fc>
 8018f64:	7821      	ldrb	r1, [r4, #0]
 8018f66:	2203      	movs	r2, #3
 8018f68:	4650      	mov	r0, sl
 8018f6a:	f7e7 f939 	bl	80001e0 <memchr>
 8018f6e:	b140      	cbz	r0, 8018f82 <_svfiprintf_r+0x152>
 8018f70:	2340      	movs	r3, #64	; 0x40
 8018f72:	eba0 000a 	sub.w	r0, r0, sl
 8018f76:	fa03 f000 	lsl.w	r0, r3, r0
 8018f7a:	9b04      	ldr	r3, [sp, #16]
 8018f7c:	4303      	orrs	r3, r0
 8018f7e:	3401      	adds	r4, #1
 8018f80:	9304      	str	r3, [sp, #16]
 8018f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f86:	4826      	ldr	r0, [pc, #152]	; (8019020 <_svfiprintf_r+0x1f0>)
 8018f88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018f8c:	2206      	movs	r2, #6
 8018f8e:	f7e7 f927 	bl	80001e0 <memchr>
 8018f92:	2800      	cmp	r0, #0
 8018f94:	d038      	beq.n	8019008 <_svfiprintf_r+0x1d8>
 8018f96:	4b23      	ldr	r3, [pc, #140]	; (8019024 <_svfiprintf_r+0x1f4>)
 8018f98:	bb1b      	cbnz	r3, 8018fe2 <_svfiprintf_r+0x1b2>
 8018f9a:	9b03      	ldr	r3, [sp, #12]
 8018f9c:	3307      	adds	r3, #7
 8018f9e:	f023 0307 	bic.w	r3, r3, #7
 8018fa2:	3308      	adds	r3, #8
 8018fa4:	9303      	str	r3, [sp, #12]
 8018fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018fa8:	4433      	add	r3, r6
 8018faa:	9309      	str	r3, [sp, #36]	; 0x24
 8018fac:	e767      	b.n	8018e7e <_svfiprintf_r+0x4e>
 8018fae:	fb0c 3202 	mla	r2, ip, r2, r3
 8018fb2:	460c      	mov	r4, r1
 8018fb4:	2001      	movs	r0, #1
 8018fb6:	e7a5      	b.n	8018f04 <_svfiprintf_r+0xd4>
 8018fb8:	2300      	movs	r3, #0
 8018fba:	3401      	adds	r4, #1
 8018fbc:	9305      	str	r3, [sp, #20]
 8018fbe:	4619      	mov	r1, r3
 8018fc0:	f04f 0c0a 	mov.w	ip, #10
 8018fc4:	4620      	mov	r0, r4
 8018fc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018fca:	3a30      	subs	r2, #48	; 0x30
 8018fcc:	2a09      	cmp	r2, #9
 8018fce:	d903      	bls.n	8018fd8 <_svfiprintf_r+0x1a8>
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d0c5      	beq.n	8018f60 <_svfiprintf_r+0x130>
 8018fd4:	9105      	str	r1, [sp, #20]
 8018fd6:	e7c3      	b.n	8018f60 <_svfiprintf_r+0x130>
 8018fd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8018fdc:	4604      	mov	r4, r0
 8018fde:	2301      	movs	r3, #1
 8018fe0:	e7f0      	b.n	8018fc4 <_svfiprintf_r+0x194>
 8018fe2:	ab03      	add	r3, sp, #12
 8018fe4:	9300      	str	r3, [sp, #0]
 8018fe6:	462a      	mov	r2, r5
 8018fe8:	4b0f      	ldr	r3, [pc, #60]	; (8019028 <_svfiprintf_r+0x1f8>)
 8018fea:	a904      	add	r1, sp, #16
 8018fec:	4638      	mov	r0, r7
 8018fee:	f7fd feb7 	bl	8016d60 <_printf_float>
 8018ff2:	1c42      	adds	r2, r0, #1
 8018ff4:	4606      	mov	r6, r0
 8018ff6:	d1d6      	bne.n	8018fa6 <_svfiprintf_r+0x176>
 8018ff8:	89ab      	ldrh	r3, [r5, #12]
 8018ffa:	065b      	lsls	r3, r3, #25
 8018ffc:	f53f af2c 	bmi.w	8018e58 <_svfiprintf_r+0x28>
 8019000:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019002:	b01d      	add	sp, #116	; 0x74
 8019004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019008:	ab03      	add	r3, sp, #12
 801900a:	9300      	str	r3, [sp, #0]
 801900c:	462a      	mov	r2, r5
 801900e:	4b06      	ldr	r3, [pc, #24]	; (8019028 <_svfiprintf_r+0x1f8>)
 8019010:	a904      	add	r1, sp, #16
 8019012:	4638      	mov	r0, r7
 8019014:	f7fe f948 	bl	80172a8 <_printf_i>
 8019018:	e7eb      	b.n	8018ff2 <_svfiprintf_r+0x1c2>
 801901a:	bf00      	nop
 801901c:	0801e3bc 	.word	0x0801e3bc
 8019020:	0801e3c6 	.word	0x0801e3c6
 8019024:	08016d61 	.word	0x08016d61
 8019028:	08018d7b 	.word	0x08018d7b
 801902c:	0801e3c2 	.word	0x0801e3c2

08019030 <_read_r>:
 8019030:	b538      	push	{r3, r4, r5, lr}
 8019032:	4d07      	ldr	r5, [pc, #28]	; (8019050 <_read_r+0x20>)
 8019034:	4604      	mov	r4, r0
 8019036:	4608      	mov	r0, r1
 8019038:	4611      	mov	r1, r2
 801903a:	2200      	movs	r2, #0
 801903c:	602a      	str	r2, [r5, #0]
 801903e:	461a      	mov	r2, r3
 8019040:	f7ec f82e 	bl	80050a0 <_read>
 8019044:	1c43      	adds	r3, r0, #1
 8019046:	d102      	bne.n	801904e <_read_r+0x1e>
 8019048:	682b      	ldr	r3, [r5, #0]
 801904a:	b103      	cbz	r3, 801904e <_read_r+0x1e>
 801904c:	6023      	str	r3, [r4, #0]
 801904e:	bd38      	pop	{r3, r4, r5, pc}
 8019050:	2001d054 	.word	0x2001d054

08019054 <__assert_func>:
 8019054:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019056:	4614      	mov	r4, r2
 8019058:	461a      	mov	r2, r3
 801905a:	4b09      	ldr	r3, [pc, #36]	; (8019080 <__assert_func+0x2c>)
 801905c:	681b      	ldr	r3, [r3, #0]
 801905e:	4605      	mov	r5, r0
 8019060:	68d8      	ldr	r0, [r3, #12]
 8019062:	b14c      	cbz	r4, 8019078 <__assert_func+0x24>
 8019064:	4b07      	ldr	r3, [pc, #28]	; (8019084 <__assert_func+0x30>)
 8019066:	9100      	str	r1, [sp, #0]
 8019068:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801906c:	4906      	ldr	r1, [pc, #24]	; (8019088 <__assert_func+0x34>)
 801906e:	462b      	mov	r3, r5
 8019070:	f000 f80e 	bl	8019090 <fiprintf>
 8019074:	f000 fa98 	bl	80195a8 <abort>
 8019078:	4b04      	ldr	r3, [pc, #16]	; (801908c <__assert_func+0x38>)
 801907a:	461c      	mov	r4, r3
 801907c:	e7f3      	b.n	8019066 <__assert_func+0x12>
 801907e:	bf00      	nop
 8019080:	200001c4 	.word	0x200001c4
 8019084:	0801e3cd 	.word	0x0801e3cd
 8019088:	0801e3da 	.word	0x0801e3da
 801908c:	0801e408 	.word	0x0801e408

08019090 <fiprintf>:
 8019090:	b40e      	push	{r1, r2, r3}
 8019092:	b503      	push	{r0, r1, lr}
 8019094:	4601      	mov	r1, r0
 8019096:	ab03      	add	r3, sp, #12
 8019098:	4805      	ldr	r0, [pc, #20]	; (80190b0 <fiprintf+0x20>)
 801909a:	f853 2b04 	ldr.w	r2, [r3], #4
 801909e:	6800      	ldr	r0, [r0, #0]
 80190a0:	9301      	str	r3, [sp, #4]
 80190a2:	f000 f883 	bl	80191ac <_vfiprintf_r>
 80190a6:	b002      	add	sp, #8
 80190a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80190ac:	b003      	add	sp, #12
 80190ae:	4770      	bx	lr
 80190b0:	200001c4 	.word	0x200001c4

080190b4 <__ascii_mbtowc>:
 80190b4:	b082      	sub	sp, #8
 80190b6:	b901      	cbnz	r1, 80190ba <__ascii_mbtowc+0x6>
 80190b8:	a901      	add	r1, sp, #4
 80190ba:	b142      	cbz	r2, 80190ce <__ascii_mbtowc+0x1a>
 80190bc:	b14b      	cbz	r3, 80190d2 <__ascii_mbtowc+0x1e>
 80190be:	7813      	ldrb	r3, [r2, #0]
 80190c0:	600b      	str	r3, [r1, #0]
 80190c2:	7812      	ldrb	r2, [r2, #0]
 80190c4:	1e10      	subs	r0, r2, #0
 80190c6:	bf18      	it	ne
 80190c8:	2001      	movne	r0, #1
 80190ca:	b002      	add	sp, #8
 80190cc:	4770      	bx	lr
 80190ce:	4610      	mov	r0, r2
 80190d0:	e7fb      	b.n	80190ca <__ascii_mbtowc+0x16>
 80190d2:	f06f 0001 	mvn.w	r0, #1
 80190d6:	e7f8      	b.n	80190ca <__ascii_mbtowc+0x16>

080190d8 <memmove>:
 80190d8:	4288      	cmp	r0, r1
 80190da:	b510      	push	{r4, lr}
 80190dc:	eb01 0402 	add.w	r4, r1, r2
 80190e0:	d902      	bls.n	80190e8 <memmove+0x10>
 80190e2:	4284      	cmp	r4, r0
 80190e4:	4623      	mov	r3, r4
 80190e6:	d807      	bhi.n	80190f8 <memmove+0x20>
 80190e8:	1e43      	subs	r3, r0, #1
 80190ea:	42a1      	cmp	r1, r4
 80190ec:	d008      	beq.n	8019100 <memmove+0x28>
 80190ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80190f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80190f6:	e7f8      	b.n	80190ea <memmove+0x12>
 80190f8:	4402      	add	r2, r0
 80190fa:	4601      	mov	r1, r0
 80190fc:	428a      	cmp	r2, r1
 80190fe:	d100      	bne.n	8019102 <memmove+0x2a>
 8019100:	bd10      	pop	{r4, pc}
 8019102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801910a:	e7f7      	b.n	80190fc <memmove+0x24>

0801910c <_realloc_r>:
 801910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801910e:	4607      	mov	r7, r0
 8019110:	4614      	mov	r4, r2
 8019112:	460e      	mov	r6, r1
 8019114:	b921      	cbnz	r1, 8019120 <_realloc_r+0x14>
 8019116:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801911a:	4611      	mov	r1, r2
 801911c:	f7fd bd26 	b.w	8016b6c <_malloc_r>
 8019120:	b922      	cbnz	r2, 801912c <_realloc_r+0x20>
 8019122:	f7fd fcd3 	bl	8016acc <_free_r>
 8019126:	4625      	mov	r5, r4
 8019128:	4628      	mov	r0, r5
 801912a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801912c:	f000 faa8 	bl	8019680 <_malloc_usable_size_r>
 8019130:	42a0      	cmp	r0, r4
 8019132:	d20f      	bcs.n	8019154 <_realloc_r+0x48>
 8019134:	4621      	mov	r1, r4
 8019136:	4638      	mov	r0, r7
 8019138:	f7fd fd18 	bl	8016b6c <_malloc_r>
 801913c:	4605      	mov	r5, r0
 801913e:	2800      	cmp	r0, #0
 8019140:	d0f2      	beq.n	8019128 <_realloc_r+0x1c>
 8019142:	4631      	mov	r1, r6
 8019144:	4622      	mov	r2, r4
 8019146:	f7fd fcab 	bl	8016aa0 <memcpy>
 801914a:	4631      	mov	r1, r6
 801914c:	4638      	mov	r0, r7
 801914e:	f7fd fcbd 	bl	8016acc <_free_r>
 8019152:	e7e9      	b.n	8019128 <_realloc_r+0x1c>
 8019154:	4635      	mov	r5, r6
 8019156:	e7e7      	b.n	8019128 <_realloc_r+0x1c>

08019158 <__sfputc_r>:
 8019158:	6893      	ldr	r3, [r2, #8]
 801915a:	3b01      	subs	r3, #1
 801915c:	2b00      	cmp	r3, #0
 801915e:	b410      	push	{r4}
 8019160:	6093      	str	r3, [r2, #8]
 8019162:	da08      	bge.n	8019176 <__sfputc_r+0x1e>
 8019164:	6994      	ldr	r4, [r2, #24]
 8019166:	42a3      	cmp	r3, r4
 8019168:	db01      	blt.n	801916e <__sfputc_r+0x16>
 801916a:	290a      	cmp	r1, #10
 801916c:	d103      	bne.n	8019176 <__sfputc_r+0x1e>
 801916e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019172:	f000 b94b 	b.w	801940c <__swbuf_r>
 8019176:	6813      	ldr	r3, [r2, #0]
 8019178:	1c58      	adds	r0, r3, #1
 801917a:	6010      	str	r0, [r2, #0]
 801917c:	7019      	strb	r1, [r3, #0]
 801917e:	4608      	mov	r0, r1
 8019180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019184:	4770      	bx	lr

08019186 <__sfputs_r>:
 8019186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019188:	4606      	mov	r6, r0
 801918a:	460f      	mov	r7, r1
 801918c:	4614      	mov	r4, r2
 801918e:	18d5      	adds	r5, r2, r3
 8019190:	42ac      	cmp	r4, r5
 8019192:	d101      	bne.n	8019198 <__sfputs_r+0x12>
 8019194:	2000      	movs	r0, #0
 8019196:	e007      	b.n	80191a8 <__sfputs_r+0x22>
 8019198:	f814 1b01 	ldrb.w	r1, [r4], #1
 801919c:	463a      	mov	r2, r7
 801919e:	4630      	mov	r0, r6
 80191a0:	f7ff ffda 	bl	8019158 <__sfputc_r>
 80191a4:	1c43      	adds	r3, r0, #1
 80191a6:	d1f3      	bne.n	8019190 <__sfputs_r+0xa>
 80191a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080191ac <_vfiprintf_r>:
 80191ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191b0:	460d      	mov	r5, r1
 80191b2:	b09d      	sub	sp, #116	; 0x74
 80191b4:	4614      	mov	r4, r2
 80191b6:	4698      	mov	r8, r3
 80191b8:	4606      	mov	r6, r0
 80191ba:	b118      	cbz	r0, 80191c4 <_vfiprintf_r+0x18>
 80191bc:	6983      	ldr	r3, [r0, #24]
 80191be:	b90b      	cbnz	r3, 80191c4 <_vfiprintf_r+0x18>
 80191c0:	f7fd fb7e 	bl	80168c0 <__sinit>
 80191c4:	4b89      	ldr	r3, [pc, #548]	; (80193ec <_vfiprintf_r+0x240>)
 80191c6:	429d      	cmp	r5, r3
 80191c8:	d11b      	bne.n	8019202 <_vfiprintf_r+0x56>
 80191ca:	6875      	ldr	r5, [r6, #4]
 80191cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80191ce:	07d9      	lsls	r1, r3, #31
 80191d0:	d405      	bmi.n	80191de <_vfiprintf_r+0x32>
 80191d2:	89ab      	ldrh	r3, [r5, #12]
 80191d4:	059a      	lsls	r2, r3, #22
 80191d6:	d402      	bmi.n	80191de <_vfiprintf_r+0x32>
 80191d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80191da:	f7fd fc4e 	bl	8016a7a <__retarget_lock_acquire_recursive>
 80191de:	89ab      	ldrh	r3, [r5, #12]
 80191e0:	071b      	lsls	r3, r3, #28
 80191e2:	d501      	bpl.n	80191e8 <_vfiprintf_r+0x3c>
 80191e4:	692b      	ldr	r3, [r5, #16]
 80191e6:	b9eb      	cbnz	r3, 8019224 <_vfiprintf_r+0x78>
 80191e8:	4629      	mov	r1, r5
 80191ea:	4630      	mov	r0, r6
 80191ec:	f000 f96e 	bl	80194cc <__swsetup_r>
 80191f0:	b1c0      	cbz	r0, 8019224 <_vfiprintf_r+0x78>
 80191f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80191f4:	07dc      	lsls	r4, r3, #31
 80191f6:	d50e      	bpl.n	8019216 <_vfiprintf_r+0x6a>
 80191f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191fc:	b01d      	add	sp, #116	; 0x74
 80191fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019202:	4b7b      	ldr	r3, [pc, #492]	; (80193f0 <_vfiprintf_r+0x244>)
 8019204:	429d      	cmp	r5, r3
 8019206:	d101      	bne.n	801920c <_vfiprintf_r+0x60>
 8019208:	68b5      	ldr	r5, [r6, #8]
 801920a:	e7df      	b.n	80191cc <_vfiprintf_r+0x20>
 801920c:	4b79      	ldr	r3, [pc, #484]	; (80193f4 <_vfiprintf_r+0x248>)
 801920e:	429d      	cmp	r5, r3
 8019210:	bf08      	it	eq
 8019212:	68f5      	ldreq	r5, [r6, #12]
 8019214:	e7da      	b.n	80191cc <_vfiprintf_r+0x20>
 8019216:	89ab      	ldrh	r3, [r5, #12]
 8019218:	0598      	lsls	r0, r3, #22
 801921a:	d4ed      	bmi.n	80191f8 <_vfiprintf_r+0x4c>
 801921c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801921e:	f7fd fc2d 	bl	8016a7c <__retarget_lock_release_recursive>
 8019222:	e7e9      	b.n	80191f8 <_vfiprintf_r+0x4c>
 8019224:	2300      	movs	r3, #0
 8019226:	9309      	str	r3, [sp, #36]	; 0x24
 8019228:	2320      	movs	r3, #32
 801922a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801922e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019232:	2330      	movs	r3, #48	; 0x30
 8019234:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80193f8 <_vfiprintf_r+0x24c>
 8019238:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801923c:	f04f 0901 	mov.w	r9, #1
 8019240:	4623      	mov	r3, r4
 8019242:	469a      	mov	sl, r3
 8019244:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019248:	b10a      	cbz	r2, 801924e <_vfiprintf_r+0xa2>
 801924a:	2a25      	cmp	r2, #37	; 0x25
 801924c:	d1f9      	bne.n	8019242 <_vfiprintf_r+0x96>
 801924e:	ebba 0b04 	subs.w	fp, sl, r4
 8019252:	d00b      	beq.n	801926c <_vfiprintf_r+0xc0>
 8019254:	465b      	mov	r3, fp
 8019256:	4622      	mov	r2, r4
 8019258:	4629      	mov	r1, r5
 801925a:	4630      	mov	r0, r6
 801925c:	f7ff ff93 	bl	8019186 <__sfputs_r>
 8019260:	3001      	adds	r0, #1
 8019262:	f000 80aa 	beq.w	80193ba <_vfiprintf_r+0x20e>
 8019266:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019268:	445a      	add	r2, fp
 801926a:	9209      	str	r2, [sp, #36]	; 0x24
 801926c:	f89a 3000 	ldrb.w	r3, [sl]
 8019270:	2b00      	cmp	r3, #0
 8019272:	f000 80a2 	beq.w	80193ba <_vfiprintf_r+0x20e>
 8019276:	2300      	movs	r3, #0
 8019278:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801927c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019280:	f10a 0a01 	add.w	sl, sl, #1
 8019284:	9304      	str	r3, [sp, #16]
 8019286:	9307      	str	r3, [sp, #28]
 8019288:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801928c:	931a      	str	r3, [sp, #104]	; 0x68
 801928e:	4654      	mov	r4, sl
 8019290:	2205      	movs	r2, #5
 8019292:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019296:	4858      	ldr	r0, [pc, #352]	; (80193f8 <_vfiprintf_r+0x24c>)
 8019298:	f7e6 ffa2 	bl	80001e0 <memchr>
 801929c:	9a04      	ldr	r2, [sp, #16]
 801929e:	b9d8      	cbnz	r0, 80192d8 <_vfiprintf_r+0x12c>
 80192a0:	06d1      	lsls	r1, r2, #27
 80192a2:	bf44      	itt	mi
 80192a4:	2320      	movmi	r3, #32
 80192a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80192aa:	0713      	lsls	r3, r2, #28
 80192ac:	bf44      	itt	mi
 80192ae:	232b      	movmi	r3, #43	; 0x2b
 80192b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80192b4:	f89a 3000 	ldrb.w	r3, [sl]
 80192b8:	2b2a      	cmp	r3, #42	; 0x2a
 80192ba:	d015      	beq.n	80192e8 <_vfiprintf_r+0x13c>
 80192bc:	9a07      	ldr	r2, [sp, #28]
 80192be:	4654      	mov	r4, sl
 80192c0:	2000      	movs	r0, #0
 80192c2:	f04f 0c0a 	mov.w	ip, #10
 80192c6:	4621      	mov	r1, r4
 80192c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80192cc:	3b30      	subs	r3, #48	; 0x30
 80192ce:	2b09      	cmp	r3, #9
 80192d0:	d94e      	bls.n	8019370 <_vfiprintf_r+0x1c4>
 80192d2:	b1b0      	cbz	r0, 8019302 <_vfiprintf_r+0x156>
 80192d4:	9207      	str	r2, [sp, #28]
 80192d6:	e014      	b.n	8019302 <_vfiprintf_r+0x156>
 80192d8:	eba0 0308 	sub.w	r3, r0, r8
 80192dc:	fa09 f303 	lsl.w	r3, r9, r3
 80192e0:	4313      	orrs	r3, r2
 80192e2:	9304      	str	r3, [sp, #16]
 80192e4:	46a2      	mov	sl, r4
 80192e6:	e7d2      	b.n	801928e <_vfiprintf_r+0xe2>
 80192e8:	9b03      	ldr	r3, [sp, #12]
 80192ea:	1d19      	adds	r1, r3, #4
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	9103      	str	r1, [sp, #12]
 80192f0:	2b00      	cmp	r3, #0
 80192f2:	bfbb      	ittet	lt
 80192f4:	425b      	neglt	r3, r3
 80192f6:	f042 0202 	orrlt.w	r2, r2, #2
 80192fa:	9307      	strge	r3, [sp, #28]
 80192fc:	9307      	strlt	r3, [sp, #28]
 80192fe:	bfb8      	it	lt
 8019300:	9204      	strlt	r2, [sp, #16]
 8019302:	7823      	ldrb	r3, [r4, #0]
 8019304:	2b2e      	cmp	r3, #46	; 0x2e
 8019306:	d10c      	bne.n	8019322 <_vfiprintf_r+0x176>
 8019308:	7863      	ldrb	r3, [r4, #1]
 801930a:	2b2a      	cmp	r3, #42	; 0x2a
 801930c:	d135      	bne.n	801937a <_vfiprintf_r+0x1ce>
 801930e:	9b03      	ldr	r3, [sp, #12]
 8019310:	1d1a      	adds	r2, r3, #4
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	9203      	str	r2, [sp, #12]
 8019316:	2b00      	cmp	r3, #0
 8019318:	bfb8      	it	lt
 801931a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801931e:	3402      	adds	r4, #2
 8019320:	9305      	str	r3, [sp, #20]
 8019322:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8019408 <_vfiprintf_r+0x25c>
 8019326:	7821      	ldrb	r1, [r4, #0]
 8019328:	2203      	movs	r2, #3
 801932a:	4650      	mov	r0, sl
 801932c:	f7e6 ff58 	bl	80001e0 <memchr>
 8019330:	b140      	cbz	r0, 8019344 <_vfiprintf_r+0x198>
 8019332:	2340      	movs	r3, #64	; 0x40
 8019334:	eba0 000a 	sub.w	r0, r0, sl
 8019338:	fa03 f000 	lsl.w	r0, r3, r0
 801933c:	9b04      	ldr	r3, [sp, #16]
 801933e:	4303      	orrs	r3, r0
 8019340:	3401      	adds	r4, #1
 8019342:	9304      	str	r3, [sp, #16]
 8019344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019348:	482c      	ldr	r0, [pc, #176]	; (80193fc <_vfiprintf_r+0x250>)
 801934a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801934e:	2206      	movs	r2, #6
 8019350:	f7e6 ff46 	bl	80001e0 <memchr>
 8019354:	2800      	cmp	r0, #0
 8019356:	d03f      	beq.n	80193d8 <_vfiprintf_r+0x22c>
 8019358:	4b29      	ldr	r3, [pc, #164]	; (8019400 <_vfiprintf_r+0x254>)
 801935a:	bb1b      	cbnz	r3, 80193a4 <_vfiprintf_r+0x1f8>
 801935c:	9b03      	ldr	r3, [sp, #12]
 801935e:	3307      	adds	r3, #7
 8019360:	f023 0307 	bic.w	r3, r3, #7
 8019364:	3308      	adds	r3, #8
 8019366:	9303      	str	r3, [sp, #12]
 8019368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801936a:	443b      	add	r3, r7
 801936c:	9309      	str	r3, [sp, #36]	; 0x24
 801936e:	e767      	b.n	8019240 <_vfiprintf_r+0x94>
 8019370:	fb0c 3202 	mla	r2, ip, r2, r3
 8019374:	460c      	mov	r4, r1
 8019376:	2001      	movs	r0, #1
 8019378:	e7a5      	b.n	80192c6 <_vfiprintf_r+0x11a>
 801937a:	2300      	movs	r3, #0
 801937c:	3401      	adds	r4, #1
 801937e:	9305      	str	r3, [sp, #20]
 8019380:	4619      	mov	r1, r3
 8019382:	f04f 0c0a 	mov.w	ip, #10
 8019386:	4620      	mov	r0, r4
 8019388:	f810 2b01 	ldrb.w	r2, [r0], #1
 801938c:	3a30      	subs	r2, #48	; 0x30
 801938e:	2a09      	cmp	r2, #9
 8019390:	d903      	bls.n	801939a <_vfiprintf_r+0x1ee>
 8019392:	2b00      	cmp	r3, #0
 8019394:	d0c5      	beq.n	8019322 <_vfiprintf_r+0x176>
 8019396:	9105      	str	r1, [sp, #20]
 8019398:	e7c3      	b.n	8019322 <_vfiprintf_r+0x176>
 801939a:	fb0c 2101 	mla	r1, ip, r1, r2
 801939e:	4604      	mov	r4, r0
 80193a0:	2301      	movs	r3, #1
 80193a2:	e7f0      	b.n	8019386 <_vfiprintf_r+0x1da>
 80193a4:	ab03      	add	r3, sp, #12
 80193a6:	9300      	str	r3, [sp, #0]
 80193a8:	462a      	mov	r2, r5
 80193aa:	4b16      	ldr	r3, [pc, #88]	; (8019404 <_vfiprintf_r+0x258>)
 80193ac:	a904      	add	r1, sp, #16
 80193ae:	4630      	mov	r0, r6
 80193b0:	f7fd fcd6 	bl	8016d60 <_printf_float>
 80193b4:	4607      	mov	r7, r0
 80193b6:	1c78      	adds	r0, r7, #1
 80193b8:	d1d6      	bne.n	8019368 <_vfiprintf_r+0x1bc>
 80193ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80193bc:	07d9      	lsls	r1, r3, #31
 80193be:	d405      	bmi.n	80193cc <_vfiprintf_r+0x220>
 80193c0:	89ab      	ldrh	r3, [r5, #12]
 80193c2:	059a      	lsls	r2, r3, #22
 80193c4:	d402      	bmi.n	80193cc <_vfiprintf_r+0x220>
 80193c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80193c8:	f7fd fb58 	bl	8016a7c <__retarget_lock_release_recursive>
 80193cc:	89ab      	ldrh	r3, [r5, #12]
 80193ce:	065b      	lsls	r3, r3, #25
 80193d0:	f53f af12 	bmi.w	80191f8 <_vfiprintf_r+0x4c>
 80193d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80193d6:	e711      	b.n	80191fc <_vfiprintf_r+0x50>
 80193d8:	ab03      	add	r3, sp, #12
 80193da:	9300      	str	r3, [sp, #0]
 80193dc:	462a      	mov	r2, r5
 80193de:	4b09      	ldr	r3, [pc, #36]	; (8019404 <_vfiprintf_r+0x258>)
 80193e0:	a904      	add	r1, sp, #16
 80193e2:	4630      	mov	r0, r6
 80193e4:	f7fd ff60 	bl	80172a8 <_printf_i>
 80193e8:	e7e4      	b.n	80193b4 <_vfiprintf_r+0x208>
 80193ea:	bf00      	nop
 80193ec:	0801e128 	.word	0x0801e128
 80193f0:	0801e148 	.word	0x0801e148
 80193f4:	0801e108 	.word	0x0801e108
 80193f8:	0801e3bc 	.word	0x0801e3bc
 80193fc:	0801e3c6 	.word	0x0801e3c6
 8019400:	08016d61 	.word	0x08016d61
 8019404:	08019187 	.word	0x08019187
 8019408:	0801e3c2 	.word	0x0801e3c2

0801940c <__swbuf_r>:
 801940c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801940e:	460e      	mov	r6, r1
 8019410:	4614      	mov	r4, r2
 8019412:	4605      	mov	r5, r0
 8019414:	b118      	cbz	r0, 801941e <__swbuf_r+0x12>
 8019416:	6983      	ldr	r3, [r0, #24]
 8019418:	b90b      	cbnz	r3, 801941e <__swbuf_r+0x12>
 801941a:	f7fd fa51 	bl	80168c0 <__sinit>
 801941e:	4b21      	ldr	r3, [pc, #132]	; (80194a4 <__swbuf_r+0x98>)
 8019420:	429c      	cmp	r4, r3
 8019422:	d12b      	bne.n	801947c <__swbuf_r+0x70>
 8019424:	686c      	ldr	r4, [r5, #4]
 8019426:	69a3      	ldr	r3, [r4, #24]
 8019428:	60a3      	str	r3, [r4, #8]
 801942a:	89a3      	ldrh	r3, [r4, #12]
 801942c:	071a      	lsls	r2, r3, #28
 801942e:	d52f      	bpl.n	8019490 <__swbuf_r+0x84>
 8019430:	6923      	ldr	r3, [r4, #16]
 8019432:	b36b      	cbz	r3, 8019490 <__swbuf_r+0x84>
 8019434:	6923      	ldr	r3, [r4, #16]
 8019436:	6820      	ldr	r0, [r4, #0]
 8019438:	1ac0      	subs	r0, r0, r3
 801943a:	6963      	ldr	r3, [r4, #20]
 801943c:	b2f6      	uxtb	r6, r6
 801943e:	4283      	cmp	r3, r0
 8019440:	4637      	mov	r7, r6
 8019442:	dc04      	bgt.n	801944e <__swbuf_r+0x42>
 8019444:	4621      	mov	r1, r4
 8019446:	4628      	mov	r0, r5
 8019448:	f7ff f8ac 	bl	80185a4 <_fflush_r>
 801944c:	bb30      	cbnz	r0, 801949c <__swbuf_r+0x90>
 801944e:	68a3      	ldr	r3, [r4, #8]
 8019450:	3b01      	subs	r3, #1
 8019452:	60a3      	str	r3, [r4, #8]
 8019454:	6823      	ldr	r3, [r4, #0]
 8019456:	1c5a      	adds	r2, r3, #1
 8019458:	6022      	str	r2, [r4, #0]
 801945a:	701e      	strb	r6, [r3, #0]
 801945c:	6963      	ldr	r3, [r4, #20]
 801945e:	3001      	adds	r0, #1
 8019460:	4283      	cmp	r3, r0
 8019462:	d004      	beq.n	801946e <__swbuf_r+0x62>
 8019464:	89a3      	ldrh	r3, [r4, #12]
 8019466:	07db      	lsls	r3, r3, #31
 8019468:	d506      	bpl.n	8019478 <__swbuf_r+0x6c>
 801946a:	2e0a      	cmp	r6, #10
 801946c:	d104      	bne.n	8019478 <__swbuf_r+0x6c>
 801946e:	4621      	mov	r1, r4
 8019470:	4628      	mov	r0, r5
 8019472:	f7ff f897 	bl	80185a4 <_fflush_r>
 8019476:	b988      	cbnz	r0, 801949c <__swbuf_r+0x90>
 8019478:	4638      	mov	r0, r7
 801947a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801947c:	4b0a      	ldr	r3, [pc, #40]	; (80194a8 <__swbuf_r+0x9c>)
 801947e:	429c      	cmp	r4, r3
 8019480:	d101      	bne.n	8019486 <__swbuf_r+0x7a>
 8019482:	68ac      	ldr	r4, [r5, #8]
 8019484:	e7cf      	b.n	8019426 <__swbuf_r+0x1a>
 8019486:	4b09      	ldr	r3, [pc, #36]	; (80194ac <__swbuf_r+0xa0>)
 8019488:	429c      	cmp	r4, r3
 801948a:	bf08      	it	eq
 801948c:	68ec      	ldreq	r4, [r5, #12]
 801948e:	e7ca      	b.n	8019426 <__swbuf_r+0x1a>
 8019490:	4621      	mov	r1, r4
 8019492:	4628      	mov	r0, r5
 8019494:	f000 f81a 	bl	80194cc <__swsetup_r>
 8019498:	2800      	cmp	r0, #0
 801949a:	d0cb      	beq.n	8019434 <__swbuf_r+0x28>
 801949c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80194a0:	e7ea      	b.n	8019478 <__swbuf_r+0x6c>
 80194a2:	bf00      	nop
 80194a4:	0801e128 	.word	0x0801e128
 80194a8:	0801e148 	.word	0x0801e148
 80194ac:	0801e108 	.word	0x0801e108

080194b0 <__ascii_wctomb>:
 80194b0:	b149      	cbz	r1, 80194c6 <__ascii_wctomb+0x16>
 80194b2:	2aff      	cmp	r2, #255	; 0xff
 80194b4:	bf85      	ittet	hi
 80194b6:	238a      	movhi	r3, #138	; 0x8a
 80194b8:	6003      	strhi	r3, [r0, #0]
 80194ba:	700a      	strbls	r2, [r1, #0]
 80194bc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80194c0:	bf98      	it	ls
 80194c2:	2001      	movls	r0, #1
 80194c4:	4770      	bx	lr
 80194c6:	4608      	mov	r0, r1
 80194c8:	4770      	bx	lr
	...

080194cc <__swsetup_r>:
 80194cc:	4b32      	ldr	r3, [pc, #200]	; (8019598 <__swsetup_r+0xcc>)
 80194ce:	b570      	push	{r4, r5, r6, lr}
 80194d0:	681d      	ldr	r5, [r3, #0]
 80194d2:	4606      	mov	r6, r0
 80194d4:	460c      	mov	r4, r1
 80194d6:	b125      	cbz	r5, 80194e2 <__swsetup_r+0x16>
 80194d8:	69ab      	ldr	r3, [r5, #24]
 80194da:	b913      	cbnz	r3, 80194e2 <__swsetup_r+0x16>
 80194dc:	4628      	mov	r0, r5
 80194de:	f7fd f9ef 	bl	80168c0 <__sinit>
 80194e2:	4b2e      	ldr	r3, [pc, #184]	; (801959c <__swsetup_r+0xd0>)
 80194e4:	429c      	cmp	r4, r3
 80194e6:	d10f      	bne.n	8019508 <__swsetup_r+0x3c>
 80194e8:	686c      	ldr	r4, [r5, #4]
 80194ea:	89a3      	ldrh	r3, [r4, #12]
 80194ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80194f0:	0719      	lsls	r1, r3, #28
 80194f2:	d42c      	bmi.n	801954e <__swsetup_r+0x82>
 80194f4:	06dd      	lsls	r5, r3, #27
 80194f6:	d411      	bmi.n	801951c <__swsetup_r+0x50>
 80194f8:	2309      	movs	r3, #9
 80194fa:	6033      	str	r3, [r6, #0]
 80194fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019500:	81a3      	strh	r3, [r4, #12]
 8019502:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019506:	e03e      	b.n	8019586 <__swsetup_r+0xba>
 8019508:	4b25      	ldr	r3, [pc, #148]	; (80195a0 <__swsetup_r+0xd4>)
 801950a:	429c      	cmp	r4, r3
 801950c:	d101      	bne.n	8019512 <__swsetup_r+0x46>
 801950e:	68ac      	ldr	r4, [r5, #8]
 8019510:	e7eb      	b.n	80194ea <__swsetup_r+0x1e>
 8019512:	4b24      	ldr	r3, [pc, #144]	; (80195a4 <__swsetup_r+0xd8>)
 8019514:	429c      	cmp	r4, r3
 8019516:	bf08      	it	eq
 8019518:	68ec      	ldreq	r4, [r5, #12]
 801951a:	e7e6      	b.n	80194ea <__swsetup_r+0x1e>
 801951c:	0758      	lsls	r0, r3, #29
 801951e:	d512      	bpl.n	8019546 <__swsetup_r+0x7a>
 8019520:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019522:	b141      	cbz	r1, 8019536 <__swsetup_r+0x6a>
 8019524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019528:	4299      	cmp	r1, r3
 801952a:	d002      	beq.n	8019532 <__swsetup_r+0x66>
 801952c:	4630      	mov	r0, r6
 801952e:	f7fd facd 	bl	8016acc <_free_r>
 8019532:	2300      	movs	r3, #0
 8019534:	6363      	str	r3, [r4, #52]	; 0x34
 8019536:	89a3      	ldrh	r3, [r4, #12]
 8019538:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801953c:	81a3      	strh	r3, [r4, #12]
 801953e:	2300      	movs	r3, #0
 8019540:	6063      	str	r3, [r4, #4]
 8019542:	6923      	ldr	r3, [r4, #16]
 8019544:	6023      	str	r3, [r4, #0]
 8019546:	89a3      	ldrh	r3, [r4, #12]
 8019548:	f043 0308 	orr.w	r3, r3, #8
 801954c:	81a3      	strh	r3, [r4, #12]
 801954e:	6923      	ldr	r3, [r4, #16]
 8019550:	b94b      	cbnz	r3, 8019566 <__swsetup_r+0x9a>
 8019552:	89a3      	ldrh	r3, [r4, #12]
 8019554:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801955c:	d003      	beq.n	8019566 <__swsetup_r+0x9a>
 801955e:	4621      	mov	r1, r4
 8019560:	4630      	mov	r0, r6
 8019562:	f000 f84d 	bl	8019600 <__smakebuf_r>
 8019566:	89a0      	ldrh	r0, [r4, #12]
 8019568:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801956c:	f010 0301 	ands.w	r3, r0, #1
 8019570:	d00a      	beq.n	8019588 <__swsetup_r+0xbc>
 8019572:	2300      	movs	r3, #0
 8019574:	60a3      	str	r3, [r4, #8]
 8019576:	6963      	ldr	r3, [r4, #20]
 8019578:	425b      	negs	r3, r3
 801957a:	61a3      	str	r3, [r4, #24]
 801957c:	6923      	ldr	r3, [r4, #16]
 801957e:	b943      	cbnz	r3, 8019592 <__swsetup_r+0xc6>
 8019580:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019584:	d1ba      	bne.n	80194fc <__swsetup_r+0x30>
 8019586:	bd70      	pop	{r4, r5, r6, pc}
 8019588:	0781      	lsls	r1, r0, #30
 801958a:	bf58      	it	pl
 801958c:	6963      	ldrpl	r3, [r4, #20]
 801958e:	60a3      	str	r3, [r4, #8]
 8019590:	e7f4      	b.n	801957c <__swsetup_r+0xb0>
 8019592:	2000      	movs	r0, #0
 8019594:	e7f7      	b.n	8019586 <__swsetup_r+0xba>
 8019596:	bf00      	nop
 8019598:	200001c4 	.word	0x200001c4
 801959c:	0801e128 	.word	0x0801e128
 80195a0:	0801e148 	.word	0x0801e148
 80195a4:	0801e108 	.word	0x0801e108

080195a8 <abort>:
 80195a8:	b508      	push	{r3, lr}
 80195aa:	2006      	movs	r0, #6
 80195ac:	f000 f898 	bl	80196e0 <raise>
 80195b0:	2001      	movs	r0, #1
 80195b2:	f7eb fd6b 	bl	800508c <_exit>

080195b6 <__swhatbuf_r>:
 80195b6:	b570      	push	{r4, r5, r6, lr}
 80195b8:	460e      	mov	r6, r1
 80195ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195be:	2900      	cmp	r1, #0
 80195c0:	b096      	sub	sp, #88	; 0x58
 80195c2:	4614      	mov	r4, r2
 80195c4:	461d      	mov	r5, r3
 80195c6:	da07      	bge.n	80195d8 <__swhatbuf_r+0x22>
 80195c8:	2300      	movs	r3, #0
 80195ca:	602b      	str	r3, [r5, #0]
 80195cc:	89b3      	ldrh	r3, [r6, #12]
 80195ce:	061a      	lsls	r2, r3, #24
 80195d0:	d410      	bmi.n	80195f4 <__swhatbuf_r+0x3e>
 80195d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80195d6:	e00e      	b.n	80195f6 <__swhatbuf_r+0x40>
 80195d8:	466a      	mov	r2, sp
 80195da:	f000 f89d 	bl	8019718 <_fstat_r>
 80195de:	2800      	cmp	r0, #0
 80195e0:	dbf2      	blt.n	80195c8 <__swhatbuf_r+0x12>
 80195e2:	9a01      	ldr	r2, [sp, #4]
 80195e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80195e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80195ec:	425a      	negs	r2, r3
 80195ee:	415a      	adcs	r2, r3
 80195f0:	602a      	str	r2, [r5, #0]
 80195f2:	e7ee      	b.n	80195d2 <__swhatbuf_r+0x1c>
 80195f4:	2340      	movs	r3, #64	; 0x40
 80195f6:	2000      	movs	r0, #0
 80195f8:	6023      	str	r3, [r4, #0]
 80195fa:	b016      	add	sp, #88	; 0x58
 80195fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08019600 <__smakebuf_r>:
 8019600:	898b      	ldrh	r3, [r1, #12]
 8019602:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019604:	079d      	lsls	r5, r3, #30
 8019606:	4606      	mov	r6, r0
 8019608:	460c      	mov	r4, r1
 801960a:	d507      	bpl.n	801961c <__smakebuf_r+0x1c>
 801960c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019610:	6023      	str	r3, [r4, #0]
 8019612:	6123      	str	r3, [r4, #16]
 8019614:	2301      	movs	r3, #1
 8019616:	6163      	str	r3, [r4, #20]
 8019618:	b002      	add	sp, #8
 801961a:	bd70      	pop	{r4, r5, r6, pc}
 801961c:	ab01      	add	r3, sp, #4
 801961e:	466a      	mov	r2, sp
 8019620:	f7ff ffc9 	bl	80195b6 <__swhatbuf_r>
 8019624:	9900      	ldr	r1, [sp, #0]
 8019626:	4605      	mov	r5, r0
 8019628:	4630      	mov	r0, r6
 801962a:	f7fd fa9f 	bl	8016b6c <_malloc_r>
 801962e:	b948      	cbnz	r0, 8019644 <__smakebuf_r+0x44>
 8019630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019634:	059a      	lsls	r2, r3, #22
 8019636:	d4ef      	bmi.n	8019618 <__smakebuf_r+0x18>
 8019638:	f023 0303 	bic.w	r3, r3, #3
 801963c:	f043 0302 	orr.w	r3, r3, #2
 8019640:	81a3      	strh	r3, [r4, #12]
 8019642:	e7e3      	b.n	801960c <__smakebuf_r+0xc>
 8019644:	4b0d      	ldr	r3, [pc, #52]	; (801967c <__smakebuf_r+0x7c>)
 8019646:	62b3      	str	r3, [r6, #40]	; 0x28
 8019648:	89a3      	ldrh	r3, [r4, #12]
 801964a:	6020      	str	r0, [r4, #0]
 801964c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019650:	81a3      	strh	r3, [r4, #12]
 8019652:	9b00      	ldr	r3, [sp, #0]
 8019654:	6163      	str	r3, [r4, #20]
 8019656:	9b01      	ldr	r3, [sp, #4]
 8019658:	6120      	str	r0, [r4, #16]
 801965a:	b15b      	cbz	r3, 8019674 <__smakebuf_r+0x74>
 801965c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019660:	4630      	mov	r0, r6
 8019662:	f000 f86b 	bl	801973c <_isatty_r>
 8019666:	b128      	cbz	r0, 8019674 <__smakebuf_r+0x74>
 8019668:	89a3      	ldrh	r3, [r4, #12]
 801966a:	f023 0303 	bic.w	r3, r3, #3
 801966e:	f043 0301 	orr.w	r3, r3, #1
 8019672:	81a3      	strh	r3, [r4, #12]
 8019674:	89a0      	ldrh	r0, [r4, #12]
 8019676:	4305      	orrs	r5, r0
 8019678:	81a5      	strh	r5, [r4, #12]
 801967a:	e7cd      	b.n	8019618 <__smakebuf_r+0x18>
 801967c:	08016859 	.word	0x08016859

08019680 <_malloc_usable_size_r>:
 8019680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019684:	1f18      	subs	r0, r3, #4
 8019686:	2b00      	cmp	r3, #0
 8019688:	bfbc      	itt	lt
 801968a:	580b      	ldrlt	r3, [r1, r0]
 801968c:	18c0      	addlt	r0, r0, r3
 801968e:	4770      	bx	lr

08019690 <_raise_r>:
 8019690:	291f      	cmp	r1, #31
 8019692:	b538      	push	{r3, r4, r5, lr}
 8019694:	4604      	mov	r4, r0
 8019696:	460d      	mov	r5, r1
 8019698:	d904      	bls.n	80196a4 <_raise_r+0x14>
 801969a:	2316      	movs	r3, #22
 801969c:	6003      	str	r3, [r0, #0]
 801969e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80196a2:	bd38      	pop	{r3, r4, r5, pc}
 80196a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80196a6:	b112      	cbz	r2, 80196ae <_raise_r+0x1e>
 80196a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80196ac:	b94b      	cbnz	r3, 80196c2 <_raise_r+0x32>
 80196ae:	4620      	mov	r0, r4
 80196b0:	f000 f830 	bl	8019714 <_getpid_r>
 80196b4:	462a      	mov	r2, r5
 80196b6:	4601      	mov	r1, r0
 80196b8:	4620      	mov	r0, r4
 80196ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80196be:	f000 b817 	b.w	80196f0 <_kill_r>
 80196c2:	2b01      	cmp	r3, #1
 80196c4:	d00a      	beq.n	80196dc <_raise_r+0x4c>
 80196c6:	1c59      	adds	r1, r3, #1
 80196c8:	d103      	bne.n	80196d2 <_raise_r+0x42>
 80196ca:	2316      	movs	r3, #22
 80196cc:	6003      	str	r3, [r0, #0]
 80196ce:	2001      	movs	r0, #1
 80196d0:	e7e7      	b.n	80196a2 <_raise_r+0x12>
 80196d2:	2400      	movs	r4, #0
 80196d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80196d8:	4628      	mov	r0, r5
 80196da:	4798      	blx	r3
 80196dc:	2000      	movs	r0, #0
 80196de:	e7e0      	b.n	80196a2 <_raise_r+0x12>

080196e0 <raise>:
 80196e0:	4b02      	ldr	r3, [pc, #8]	; (80196ec <raise+0xc>)
 80196e2:	4601      	mov	r1, r0
 80196e4:	6818      	ldr	r0, [r3, #0]
 80196e6:	f7ff bfd3 	b.w	8019690 <_raise_r>
 80196ea:	bf00      	nop
 80196ec:	200001c4 	.word	0x200001c4

080196f0 <_kill_r>:
 80196f0:	b538      	push	{r3, r4, r5, lr}
 80196f2:	4d07      	ldr	r5, [pc, #28]	; (8019710 <_kill_r+0x20>)
 80196f4:	2300      	movs	r3, #0
 80196f6:	4604      	mov	r4, r0
 80196f8:	4608      	mov	r0, r1
 80196fa:	4611      	mov	r1, r2
 80196fc:	602b      	str	r3, [r5, #0]
 80196fe:	f7eb fcb5 	bl	800506c <_kill>
 8019702:	1c43      	adds	r3, r0, #1
 8019704:	d102      	bne.n	801970c <_kill_r+0x1c>
 8019706:	682b      	ldr	r3, [r5, #0]
 8019708:	b103      	cbz	r3, 801970c <_kill_r+0x1c>
 801970a:	6023      	str	r3, [r4, #0]
 801970c:	bd38      	pop	{r3, r4, r5, pc}
 801970e:	bf00      	nop
 8019710:	2001d054 	.word	0x2001d054

08019714 <_getpid_r>:
 8019714:	f7eb bca2 	b.w	800505c <_getpid>

08019718 <_fstat_r>:
 8019718:	b538      	push	{r3, r4, r5, lr}
 801971a:	4d07      	ldr	r5, [pc, #28]	; (8019738 <_fstat_r+0x20>)
 801971c:	2300      	movs	r3, #0
 801971e:	4604      	mov	r4, r0
 8019720:	4608      	mov	r0, r1
 8019722:	4611      	mov	r1, r2
 8019724:	602b      	str	r3, [r5, #0]
 8019726:	f7eb fd00 	bl	800512a <_fstat>
 801972a:	1c43      	adds	r3, r0, #1
 801972c:	d102      	bne.n	8019734 <_fstat_r+0x1c>
 801972e:	682b      	ldr	r3, [r5, #0]
 8019730:	b103      	cbz	r3, 8019734 <_fstat_r+0x1c>
 8019732:	6023      	str	r3, [r4, #0]
 8019734:	bd38      	pop	{r3, r4, r5, pc}
 8019736:	bf00      	nop
 8019738:	2001d054 	.word	0x2001d054

0801973c <_isatty_r>:
 801973c:	b538      	push	{r3, r4, r5, lr}
 801973e:	4d06      	ldr	r5, [pc, #24]	; (8019758 <_isatty_r+0x1c>)
 8019740:	2300      	movs	r3, #0
 8019742:	4604      	mov	r4, r0
 8019744:	4608      	mov	r0, r1
 8019746:	602b      	str	r3, [r5, #0]
 8019748:	f7eb fcff 	bl	800514a <_isatty>
 801974c:	1c43      	adds	r3, r0, #1
 801974e:	d102      	bne.n	8019756 <_isatty_r+0x1a>
 8019750:	682b      	ldr	r3, [r5, #0]
 8019752:	b103      	cbz	r3, 8019756 <_isatty_r+0x1a>
 8019754:	6023      	str	r3, [r4, #0]
 8019756:	bd38      	pop	{r3, r4, r5, pc}
 8019758:	2001d054 	.word	0x2001d054

0801975c <_init>:
 801975c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801975e:	bf00      	nop
 8019760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019762:	bc08      	pop	{r3}
 8019764:	469e      	mov	lr, r3
 8019766:	4770      	bx	lr

08019768 <_fini>:
 8019768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801976a:	bf00      	nop
 801976c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801976e:	bc08      	pop	{r3}
 8019770:	469e      	mov	lr, r3
 8019772:	4770      	bx	lr
