#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb720609240 .scope module, "DivisionTestbench" "DivisionTestbench" 2 1;
 .timescale 0 0;
v0x7fb72061cbc0_0 .var "clk", 0 0;
v0x7fb72061cc50_0 .net "qres", 31 0, L_0x7fb72061ce60;  1 drivers
v0x7fb72061cce0_0 .net "rres", 31 0, L_0x7fb72061cf10;  1 drivers
v0x7fb72061cdb0_0 .var "s", 0 0;
S_0x7fb720604c80 .scope module, "divider" "Division" 2 19, 3 1 0, S_0x7fb720609240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /OUTPUT 32 "q"
    .port_info 5 /OUTPUT 32 "r"
L_0x7fb72061ce60 .functor BUFZ 32, v0x7fb72061c5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb72061cf10 .functor BUFZ 32, v0x7fb72061c770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10cba9008 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fb720609600_0 .net "a", 31 0, L_0x10cba9008;  1 drivers
L_0x10cba9050 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fb72061c490_0 .net "b", 31 0, L_0x10cba9050;  1 drivers
v0x7fb72061c530_0 .net "clock", 0 0, v0x7fb72061cbc0_0;  1 drivers
v0x7fb72061c5e0_0 .var "current_a_q", 31 0;
v0x7fb72061c680_0 .var "current_b", 31 0;
v0x7fb72061c770_0 .var "current_r", 31 0;
v0x7fb72061c820_0 .var/i "i", 31 0;
v0x7fb72061c8d0_0 .net "q", 31 0, L_0x7fb72061ce60;  alias, 1 drivers
v0x7fb72061c980_0 .net "r", 31 0, L_0x7fb72061cf10;  alias, 1 drivers
v0x7fb72061ca90_0 .net "start", 0 0, v0x7fb72061cdb0_0;  1 drivers
E_0x7fb72060b350 .event posedge, v0x7fb72061c530_0;
    .scope S_0x7fb720604c80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb72061c770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb72061c680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb72061c5e0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fb720604c80;
T_1 ;
    %wait E_0x7fb72060b350;
    %load/vec4 v0x7fb72061ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb72061c770_0, 0;
    %load/vec4 v0x7fb72061c490_0;
    %assign/vec4 v0x7fb72061c680_0, 0;
    %load/vec4 v0x7fb720609600_0;
    %assign/vec4 v0x7fb72061c5e0_0, 0;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x7fb72061c820_0, 0, 32;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb72061c820_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fb72061c770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb72061c770_0, 0;
    %load/vec4 v0x7fb72061c770_0;
    %load/vec4 v0x7fb72061c5e0_0;
    %load/vec4 v0x7fb72061c820_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %assign/vec4 v0x7fb72061c770_0, 0;
    %load/vec4 v0x7fb72061c770_0;
    %load/vec4 v0x7fb72061c680_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fb72061c820_0;
    %store/vec4 v0x7fb72061c5e0_0, 4, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x7fb72061c820_0;
    %store/vec4 v0x7fb72061c5e0_0, 4, 1;
    %load/vec4 v0x7fb72061c770_0;
    %load/vec4 v0x7fb72061c680_0;
    %sub;
    %assign/vec4 v0x7fb72061c770_0, 0;
T_1.5 ;
    %load/vec4 v0x7fb72061c820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb72061c820_0, 0, 32;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb720609240;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb72061cdb0_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb72061cdb0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb72061cdb0_0, 0;
    %delay 160, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb720609240;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb72061cbc0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb72061cbc0_0, 0;
    %delay 2, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb720609240;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "divsim.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %delay 133, 0;
    %load/vec4 v0x7fb72061cc50_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb72061cce0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 36 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
T_4.1 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DivisionTestbench.v";
    "DivisionsSchaltwerk.v";
