Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 01:17:08 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.660        0.000                      0                 3768        0.087        0.000                      0                 3768        3.000        0.000                       0                  1497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          31.234        0.000                      0                  293        0.185        0.000                      0                  293       19.500        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    2.485        0.000                      0                 2994        0.087        0.000                      0                 2994        4.500        0.000                       0                  1351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out2_clk_wiz_0        0.660        0.000                      0                   33        1.085        0.000                      0                   33  
clk_out2_clk_wiz_0  sys_clk_pin               1.175        0.000                      0                  482        0.129        0.000                      0                  482  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X82Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X82Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X82Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X82Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.234ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 1.374ns (16.277%)  route 7.068ns (83.723%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.511    10.145    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.234    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 1.374ns (16.318%)  route 7.046ns (83.682%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.490    10.123    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y101        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.386ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.374ns (16.575%)  route 6.915ns (83.425%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.701     1.703    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.841     3.062    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X88Y122        LUT6 (Prop_lut6_I3_O)        0.124     3.186 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           1.014     4.200    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X86Y122        LUT5 (Prop_lut5_I2_O)        0.152     4.352 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=6, routed)           1.011     5.363    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.332     5.695 r  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=4, routed)           1.034     6.730    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.854 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.656     7.510    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X82Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.634 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.359     9.992    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/C
                         clock pessimism              0.077    41.678    
                         clock uncertainty           -0.095    41.583    
    SLICE_X83Y102        FDRE (Setup_fdre_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 31.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.598     0.600    sfx_manager/sd/clk_out2
    SLICE_X86Y116        FDRE                                         r  sfx_manager/sd/recv_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  sfx_manager/sd/recv_data_reg[1]/Q
                         net (fo=2, routed)           0.131     0.872    sfx_manager/sd/recv_data_reg_n_0_[1]
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.866     0.868    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.052     0.687    sfx_manager/sd/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[50]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.594     0.596    sfx_manager/sd/clk_out2
    SLICE_X82Y119        FDSE                                         r  sfx_manager/sd/cmd_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDSE (Prop_fdse_C_Q)         0.141     0.737 r  sfx_manager/sd/cmd_out_reg[50]/Q
                         net (fo=1, routed)           0.119     0.856    sfx_manager/sd/cmd_out_reg_n_0_[50]
    SLICE_X82Y119        FDSE                                         r  sfx_manager/sd/cmd_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.863     0.865    sfx_manager/sd/clk_out2
    SLICE_X82Y119        FDSE                                         r  sfx_manager/sd/cmd_out_reg[51]/C
                         clock pessimism             -0.270     0.596    
    SLICE_X82Y119        FDSE (Hold_fdse_C_D)         0.071     0.667    sfx_manager/sd/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.592     0.594    sfx_manager/sd/clk_out2
    SLICE_X85Y122        FDRE                                         r  sfx_manager/sd/data_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  sfx_manager/sd/data_sig_reg[3]/Q
                         net (fo=1, routed)           0.108     0.843    sfx_manager/sd/data_sig_reg_n_0_[3]
    SLICE_X85Y121        LUT6 (Prop_lut6_I4_O)        0.045     0.888 r  sfx_manager/sd/data_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.888    sfx_manager/sd/data_sig[4]_i_1_n_0
    SLICE_X85Y121        FDRE                                         r  sfx_manager/sd/data_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.861     0.863    sfx_manager/sd/clk_out2
    SLICE_X85Y121        FDRE                                         r  sfx_manager/sd/data_sig_reg[4]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.091     0.699    sfx_manager/sd/data_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_out2
    SLICE_X86Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/bit_counter_reg[6]/Q
                         net (fo=5, routed)           0.110     0.846    sfx_manager/sd/bit_counter_reg_n_0_[6]
    SLICE_X87Y122        LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  sfx_manager/sd/bit_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.891    sfx_manager/sd/bit_counter[7]_i_2_n_0
    SLICE_X87Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.861     0.863    sfx_manager/sd/clk_out2
    SLICE_X87Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.092     0.700    sfx_manager/sd/bit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/return_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.595     0.597    sfx_manager/sd/clk_out2
    SLICE_X87Y119        FDRE                                         r  sfx_manager/sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sfx_manager/sd/state_reg[2]/Q
                         net (fo=97, routed)          0.121     0.859    sfx_manager/sd/state_reg_n_0_[2]
    SLICE_X86Y119        LUT5 (Prop_lut5_I3_O)        0.049     0.908 r  sfx_manager/sd/return_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.908    sfx_manager/sd/return_state[1]_i_1_n_0
    SLICE_X86Y119        FDRE                                         r  sfx_manager/sd/return_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.864     0.866    sfx_manager/sd/clk_out2
    SLICE_X86Y119        FDRE                                         r  sfx_manager/sd/return_state_reg[1]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107     0.717    sfx_manager/sd/return_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sfx_manager/sd/byte_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.592     0.594    sfx_manager/sd/clk_out2
    SLICE_X84Y121        FDRE                                         r  sfx_manager/sd/byte_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164     0.758 r  sfx_manager/sd/byte_counter_reg[9]/Q
                         net (fo=11, routed)          0.095     0.852    sfx_manager/sd/byte_counter_reg_n_0_[9]
    SLICE_X85Y121        LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  sfx_manager/sd/data_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.897    sfx_manager/sd/data_sig[6]_i_1_n_0
    SLICE_X85Y121        FDRE                                         r  sfx_manager/sd/data_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.861     0.863    sfx_manager/sd/clk_out2
    SLICE_X85Y121        FDRE                                         r  sfx_manager/sd/data_sig_reg[6]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.092     0.699    sfx_manager/sd/data_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.598     0.600    sfx_manager/sd/clk_out2
    SLICE_X86Y116        FDRE                                         r  sfx_manager/sd/recv_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128     0.728 r  sfx_manager/sd/recv_data_reg[7]/Q
                         net (fo=1, routed)           0.125     0.852    sfx_manager/sd/recv_data_reg_n_0_[7]
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.866     0.868    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.019     0.654    sfx_manager/sd/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/return_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.595     0.597    sfx_manager/sd/clk_out2
    SLICE_X87Y119        FDRE                                         r  sfx_manager/sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sfx_manager/sd/state_reg[2]/Q
                         net (fo=97, routed)          0.121     0.859    sfx_manager/sd/state_reg_n_0_[2]
    SLICE_X86Y119        LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  sfx_manager/sd/return_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.904    sfx_manager/sd/return_state[0]_i_1_n_0
    SLICE_X86Y119        FDRE                                         r  sfx_manager/sd/return_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.864     0.866    sfx_manager/sd/clk_out2
    SLICE_X86Y119        FDRE                                         r  sfx_manager/sd/return_state_reg[0]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092     0.702    sfx_manager/sd/return_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.210%)  route 0.151ns (44.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.596     0.598    sfx_manager/sd/clk_out2
    SLICE_X85Y117        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=81, routed)          0.151     0.890    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X86Y116        LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  sfx_manager/sd/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.935    sfx_manager/sd/recv_data[5]
    SLICE_X86Y116        FDRE                                         r  sfx_manager/sd/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.869    sfx_manager/sd/clk_out2
    SLICE_X86Y116        FDRE                                         r  sfx_manager/sd/recv_data_reg[5]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.092     0.728    sfx_manager/sd/recv_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_out2
    SLICE_X88Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.164     0.759 r  sfx_manager/sd/bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.105     0.864    sfx_manager/sd/bit_counter_reg_n_0_[1]
    SLICE_X89Y122        LUT4 (Prop_lut4_I2_O)        0.045     0.909 r  sfx_manager/sd/bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.909    sfx_manager/sd/bit_counter[3]_i_1_n_0
    SLICE_X89Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.861     0.863    sfx_manager/sd/clk_out2
    SLICE_X89Y122        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X89Y122        FDRE (Hold_fdre_C_D)         0.091     0.699    sfx_manager/sd/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y119    sfx_manager/sd/sclk_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y117    sfx_manager/sd/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y118    sfx_manager/sd/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y119    sfx_manager/sd/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y119    sfx_manager/sd/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y119    sfx_manager/sd/state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y122    sfx_manager/sd/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y122    sfx_manager/sd/bit_counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y112    sfx_manager/sd/boot_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y112    sfx_manager/sd/boot_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y112    sfx_manager/sd/boot_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y112    sfx_manager/sd/boot_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y124    sfx_manager/sd/byte_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y124    sfx_manager/sd/byte_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y124    sfx_manager/sd/byte_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y124    sfx_manager/sd/byte_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y124    sfx_manager/sd/byte_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y108    sfx_manager/sd/cmd_out_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y119    sfx_manager/sd/sclk_sig_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y122    sfx_manager/sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y122    sfx_manager/sd/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y122    sfx_manager/sd/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y122    sfx_manager/sd/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y122    sfx_manager/sd/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y122    sfx_manager/sd/bit_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y122    sfx_manager/sd/bit_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y122    sfx_manager/sd/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y122    sfx_manager/sd/bit_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 2.572ns (34.148%)  route 4.960ns (65.852%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.516 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.516    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.739 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.739    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X72Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y96         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 2.569ns (34.122%)  route 4.960ns (65.878%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.736    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 2.548ns (33.938%)  route 4.960ns (66.062%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.715 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.715    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.474ns (33.280%)  route 4.960ns (66.720%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.641 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.641    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_5
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 2.458ns (33.136%)  route 4.960ns (66.864%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.625 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.625    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_7
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 2.455ns (33.109%)  route 4.960ns (66.891%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.622 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.622    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_6
    SLICE_X72Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y94         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 2.434ns (32.919%)  route 4.960ns (67.081%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.013     9.625    sfx_manager/sfx4/sample_counter_reg[0]_0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.777 r  sfx_manager/sfx4/fifo_i_3__0/O
                         net (fo=8, routed)           0.949    10.726    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X73Y98         LUT2 (Prop_lut2_I0_O)        0.332    11.058 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.556    11.614    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.738    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.288    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.601 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.601    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_4
    SLICE_X72Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X72Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X72Y94         FDRE (Setup_fdre_C_D)        0.062    15.224    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.551ns (34.747%)  route 4.791ns (65.253%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          1.664     9.275    sfx_manager/sfx2/sample_counter_reg[0]_0
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.427 r  sfx_manager/sfx2/fifo_i_3__2/O
                         net (fo=8, routed)           1.160    10.587    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.326    10.913 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.526    11.439    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X34Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.563 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.563    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.096 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.096    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.330    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.549 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.549    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X34Y116        FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.496    14.918    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X34Y116        FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.188    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X34Y116        FDRE (Setup_fdre_C_D)        0.109    15.180    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.470ns (22.167%)  route 5.162ns (77.833%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          1.664     9.275    sfx_manager/sfx2/sample_counter_reg[0]_0
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.427 r  sfx_manager/sfx2/fifo_i_3__2/O
                         net (fo=8, routed)           1.160    10.587    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X32Y113        LUT4 (Prop_lut4_I1_O)        0.355    10.942 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.897    11.839    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.543    14.965    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.188    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    14.472    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.538ns (34.632%)  route 4.791ns (65.368%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.605     5.207    sfx_manager/clk_100mhz
    SLICE_X68Y119        FDRE                                         r  sfx_manager/sample_trigger_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.419     5.626 f  sfx_manager/sample_trigger_count_reg[8]/Q
                         net (fo=2, routed)           0.660     6.287    sfx_manager/sfx0/sample_counter_reg[0]_0[8]
    SLICE_X68Y120        LUT4 (Prop_lut4_I1_O)        0.296     6.583 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.280     6.862    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X68Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.986 f  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.501     7.487    sfx_manager/sfx0/sample_trigger_count_reg[3]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          1.664     9.275    sfx_manager/sfx2/sample_counter_reg[0]_0
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.427 r  sfx_manager/sfx2/fifo_i_3__2/O
                         net (fo=8, routed)           1.160    10.587    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.326    10.913 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.526    11.439    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X34Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.563 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.563    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.096 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.096    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.213 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.536 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.536    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X34Y115        FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.497    14.919    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X34Y115        FDRE                                         r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.188    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X34Y115        FDRE (Setup_fdre_C_D)        0.109    15.181    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/data_request_offset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.356ns (77.821%)  route 0.101ns (22.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.596     1.515    sfx_manager/sfx1/clk_100mhz
    SLICE_X72Y99         FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sfx_manager/sfx1/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           0.101     1.757    sfx_manager/sfx1/data_request_offset[1]_8[0]
    SLICE_X72Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.918 r  sfx_manager/sfx1/data_request_offset_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.919    sfx_manager/sfx1/data_request_offset_reg[0]_i_2__0_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  sfx_manager/sfx1/data_request_offset_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.973    sfx_manager/sfx1/data_request_offset_reg[4]_i_1__0_n_7
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     2.027    sfx_manager/sfx1/clk_100mhz
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[4]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.105     1.886    sfx_manager/sfx1/data_request_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.772%)  route 0.189ns (57.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     1.514    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X73Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.189     1.844    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X2Y19         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.910     2.075    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.574    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.757    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.131%)  route 0.419ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.597     1.516    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.419     2.099    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.903     2.068    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.823    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.006    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/data_request_offset_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.367ns (78.341%)  route 0.101ns (21.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.596     1.515    sfx_manager/sfx1/clk_100mhz
    SLICE_X72Y99         FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sfx_manager/sfx1/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           0.101     1.757    sfx_manager/sfx1/data_request_offset[1]_8[0]
    SLICE_X72Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.918 r  sfx_manager/sfx1/data_request_offset_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.919    sfx_manager/sfx1/data_request_offset_reg[0]_i_2__0_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  sfx_manager/sfx1/data_request_offset_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.984    sfx_manager/sfx1/data_request_offset_reg[4]_i_1__0_n_5
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     2.027    sfx_manager/sfx1/clk_100mhz
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sfx1/data_request_offset_reg[6]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.105     1.886    sfx_manager/sfx1/data_request_offset_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/data_request_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.256ns (54.456%)  route 0.214ns (45.544%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.607     1.526    sfx_manager/dm/clk_100mhz
    SLICE_X83Y99         FDRE                                         r  sfx_manager/dm/data_access_granted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sfx_manager/dm/data_access_granted_reg[5]/Q
                         net (fo=39, routed)          0.214     1.881    sfx_manager/dm/p_0_in8_in
    SLICE_X82Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.926 r  sfx_manager/dm/data_request_offset[0]_i_4__4/O
                         net (fo=1, routed)           0.000     1.926    sfx_manager/sfx5/data_request_offset_reg[3]_0[0]
    SLICE_X82Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.996 r  sfx_manager/sfx5/data_request_offset_reg[0]_i_2__4/O[0]
                         net (fo=1, routed)           0.000     1.996    sfx_manager/sfx5/data_request_offset_reg[0]_i_2__4_n_7
    SLICE_X82Y101        FDRE                                         r  sfx_manager/sfx5/data_request_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.873     2.038    sfx_manager/sfx5/clk_100mhz
    SLICE_X82Y101        FDRE                                         r  sfx_manager/sfx5/data_request_offset_reg[0]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.105     1.897    sfx_manager/sfx5/data_request_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.607     1.526    sfx_manager/sfx5/clk_100mhz
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sfx_manager/sfx5/sample_counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.817    sfx_manager/sfx5/sample_counter_reg[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  sfx_manager/sfx5/sample_counter_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    sfx_manager/sfx5/sample_counter_reg[0]_i_3__4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  sfx_manager/sfx5/sample_counter_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.027    sfx_manager/sfx5/sample_counter_reg[4]_i_1__4_n_7
    SLICE_X84Y100        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.873     2.038    sfx_manager/sfx5/clk_100mhz
    SLICE_X84Y100        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[4]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sfx_manager/sfx5/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.898%)  route 0.178ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.555     1.474    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y118        FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.178     1.817    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.866     2.031    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.714    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.607     1.526    sfx_manager/sfx5/clk_100mhz
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sfx_manager/sfx5/sample_counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.817    sfx_manager/sfx5/sample_counter_reg[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  sfx_manager/sfx5/sample_counter_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    sfx_manager/sfx5/sample_counter_reg[0]_i_3__4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  sfx_manager/sfx5/sample_counter_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.040    sfx_manager/sfx5/sample_counter_reg[4]_i_1__4_n_5
    SLICE_X84Y100        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.873     2.038    sfx_manager/sfx5/clk_100mhz
    SLICE_X84Y100        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[6]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sfx_manager/sfx5/sample_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/sample_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/sample_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.569     1.488    sfx_manager/sfx1/clk_100mhz
    SLICE_X64Y99         FDRE                                         r  sfx_manager/sfx1/sample_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  sfx_manager/sfx1/sample_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.763    sfx_manager/sfx1/sample_counter_reg[6]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.923 r  sfx_manager/sfx1/sample_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.924    sfx_manager/sfx1/sample_counter_reg[4]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.978 r  sfx_manager/sfx1/sample_counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.978    sfx_manager/sfx1/sample_counter_reg[8]_i_1__0_n_7
    SLICE_X64Y100        FDRE                                         r  sfx_manager/sfx1/sample_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.835     2.000    sfx_manager/sfx1/clk_100mhz
    SLICE_X64Y100        FDRE                                         r  sfx_manager/sfx1/sample_counter_reg[8]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    sfx_manager/sfx1/sample_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.148ns (25.152%)  route 0.440ns (74.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.568     1.487    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X70Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDRE (Prop_fdre_C_Q)         0.148     1.635 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=8, routed)           0.440     2.076    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.904     2.069    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.245     1.824    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.130     1.954    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  sfx_manager/fs/start_offset_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73    db1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  sfx_manager/fs/start_offset_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  sfx_manager/fs/start_offset_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  sfx_manager/fs/start_offset_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  sfx_manager/fs/start_offset_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73    db1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73    db1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73    db1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  sfx_manager/fs/start_offset_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y114  sfx_manager/sfx2/data_request_offset_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y114  sfx_manager/sfx2/data_request_offset_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y114  sfx_manager/sfx2/data_request_offset_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y107  sfx_manager/sfx4/data_request_offset_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y107  sfx_manager/sfx4/data_request_offset_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y107  sfx_manager/sfx4/data_request_offset_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y107  sfx_manager/sfx4/data_request_offset_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y108  sfx_manager/sfx4/data_request_offset_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y101  sfx_manager/sfx5/data_request_offset_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106  sfx_manager/sfx5/data_request_offset_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.465ns  (logic 2.321ns (42.470%)  route 3.144ns (57.530%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 35.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.709    35.311    sfx_manager/fs/clk_100mhz
    SLICE_X81Y101        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.456    35.767 r  sfx_manager/fs/start_offset_reg[5][0]/Q
                         net (fo=3, routed)           0.806    36.573    sfx_manager/song_start_offset[5]__0[0]
    SLICE_X80Y101        LUT2 (Prop_lut2_I0_O)        0.124    36.697 r  sfx_manager/cmd_out[11]_i_20/O
                         net (fo=1, routed)           0.000    36.697    sfx_manager/fs/cmd_out[8]_i_4_0[0]
    SLICE_X80Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.210 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.210    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X80Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.327 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.327    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.444 r  sfx_manager/fs/cmd_out_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.444    sfx_manager/fs/cmd_out_reg[19]_i_17_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.561 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.561    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.884 r  sfx_manager/fs/cmd_out_reg[27]_i_15/O[1]
                         net (fo=1, routed)           1.033    38.917    sfx_manager/dm/data5[17]
    SLICE_X76Y111        LUT4 (Prop_lut4_I0_O)        0.306    39.223 r  sfx_manager/dm/cmd_out[25]_i_3/O
                         net (fo=1, routed)           0.445    39.668    sfx_manager/dm/cmd_out[25]_i_3_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I4_O)        0.124    39.792 f  sfx_manager/dm/cmd_out[25]_i_2/O
                         net (fo=1, routed)           0.860    40.652    sfx_manager/sd/cmd_out_reg[25]_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I0_O)        0.124    40.776 r  sfx_manager/sd/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000    40.776    sfx_manager/sd/cmd_out[25]
    SLICE_X86Y108        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X86Y108        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/C
                         clock pessimism              0.000    41.601    
                         clock uncertainty           -0.193    41.408    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)        0.029    41.437    sfx_manager/sd/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -40.776    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.577ns  (logic 2.699ns (48.395%)  route 2.878ns (51.605%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.618    35.220    sfx_manager/sfx3/clk_100mhz
    SLICE_X71Y101        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=6, routed)           1.019    36.695    sfx_manager/data_request_offset[3]_10[1]
    SLICE_X79Y97         LUT2 (Prop_lut2_I1_O)        0.124    36.819 r  sfx_manager/cmd_out[11]_i_23/O
                         net (fo=1, routed)           0.000    36.819    sfx_manager/fs/cmd_out[8]_i_4[1]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.369 r  sfx_manager/fs/cmd_out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.369    sfx_manager/fs/cmd_out_reg[11]_i_16_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.483 r  sfx_manager/fs/cmd_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.483    sfx_manager/fs/cmd_out_reg[19]_i_11_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.597 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.598    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.712 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.712    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.826 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.826    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.940 r  sfx_manager/fs/cmd_out_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.940    sfx_manager/fs/cmd_out_reg[35]_i_9_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  sfx_manager/fs/cmd_out_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.054    sfx_manager/fs/cmd_out_reg[35]_i_4_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.388 r  sfx_manager/fs/cmd_out_reg[39]_i_8/O[1]
                         net (fo=1, routed)           0.749    39.137    sfx_manager/dm/data3[29]
    SLICE_X81Y108        LUT4 (Prop_lut4_I0_O)        0.303    39.440 r  sfx_manager/dm/cmd_out[37]_i_3/O
                         net (fo=1, routed)           0.789    40.229    sfx_manager/dm/cmd_out[37]_i_3_n_0
    SLICE_X78Y113        LUT6 (Prop_lut6_I4_O)        0.124    40.353 f  sfx_manager/dm/cmd_out[37]_i_2/O
                         net (fo=1, routed)           0.320    40.673    sfx_manager/sd/cmd_out_reg[37]_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124    40.797 r  sfx_manager/sd/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000    40.797    sfx_manager/sd/cmd_out[37]
    SLICE_X80Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.585    41.588    sfx_manager/sd/clk_out2
    SLICE_X80Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.193    41.395    
    SLICE_X80Y113        FDRE (Setup_fdre_C_D)        0.079    41.474    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                         -40.797    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.429ns  (logic 2.548ns (46.933%)  route 2.881ns (53.067%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 35.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.709    35.311    sfx_manager/fs/clk_100mhz
    SLICE_X81Y101        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.456    35.767 r  sfx_manager/fs/start_offset_reg[5][0]/Q
                         net (fo=3, routed)           0.806    36.573    sfx_manager/song_start_offset[5]__0[0]
    SLICE_X80Y101        LUT2 (Prop_lut2_I0_O)        0.124    36.697 r  sfx_manager/cmd_out[11]_i_20/O
                         net (fo=1, routed)           0.000    36.697    sfx_manager/fs/cmd_out[8]_i_4_0[0]
    SLICE_X80Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.210 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.210    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X80Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.327 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.327    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.444 r  sfx_manager/fs/cmd_out_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.444    sfx_manager/fs/cmd_out_reg[19]_i_17_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.561 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.561    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.678 r  sfx_manager/fs/cmd_out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.678    sfx_manager/fs/cmd_out_reg[27]_i_15_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.795 r  sfx_manager/fs/cmd_out_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.795    sfx_manager/fs/cmd_out_reg[31]_i_15_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.110 r  sfx_manager/fs/cmd_out_reg[35]_i_12/O[3]
                         net (fo=1, routed)           0.782    38.893    sfx_manager/dm/data5[27]
    SLICE_X77Y108        LUT4 (Prop_lut4_I0_O)        0.307    39.200 r  sfx_manager/dm/cmd_out[35]_i_5/O
                         net (fo=1, routed)           0.689    39.889    sfx_manager/dm/cmd_out[35]_i_5_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I4_O)        0.124    40.013 f  sfx_manager/dm/cmd_out[35]_i_2/O
                         net (fo=1, routed)           0.604    40.616    sfx_manager/sd/cmd_out_reg[35]_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124    40.740 r  sfx_manager/sd/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    40.740    sfx_manager/sd/cmd_out[35]
    SLICE_X80Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.585    41.588    sfx_manager/sd/clk_out2
    SLICE_X80Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.193    41.395    
    SLICE_X80Y113        FDRE (Setup_fdre_C_D)        0.081    41.476    sfx_manager/sd/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         41.476    
                         arrival time                         -40.740    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.372ns  (logic 2.339ns (43.540%)  route 3.033ns (56.459%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 35.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.702    35.304    sfx_manager/fs/clk_100mhz
    SLICE_X75Y101        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    35.760 r  sfx_manager/fs/start_offset_reg[0][1]/Q
                         net (fo=3, routed)           1.022    36.782    sfx_manager/song_start_offset[0]__0[1]
    SLICE_X75Y107        LUT2 (Prop_lut2_I0_O)        0.124    36.906 r  sfx_manager/cmd_out[8]_i_8/O
                         net (fo=1, routed)           0.000    36.906    sfx_manager/fs/S[1]
    SLICE_X75Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.456 r  sfx_manager/fs/cmd_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.456    sfx_manager/fs/cmd_out_reg[8]_i_3_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  sfx_manager/fs/cmd_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.570    sfx_manager/fs/cmd_out_reg[12]_i_3_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  sfx_manager/fs/cmd_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.684    sfx_manager/fs/cmd_out_reg[19]_i_3_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  sfx_manager/fs/cmd_out_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.798    sfx_manager/fs/cmd_out_reg[22]_i_3_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.111 r  sfx_manager/fs/cmd_out_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.996    39.107    sfx_manager/dm/data0[19]
    SLICE_X82Y108        LUT4 (Prop_lut4_I2_O)        0.306    39.413 r  sfx_manager/dm/cmd_out[27]_i_5/O
                         net (fo=1, routed)           0.501    39.913    sfx_manager/dm/cmd_out[27]_i_5_n_0
    SLICE_X81Y108        LUT6 (Prop_lut6_I4_O)        0.124    40.037 f  sfx_manager/dm/cmd_out[27]_i_2/O
                         net (fo=1, routed)           0.515    40.552    sfx_manager/sd/cmd_out_reg[27]_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    40.676 r  sfx_manager/sd/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000    40.676    sfx_manager/sd/cmd_out[27]
    SLICE_X85Y108        FDRE                                         r  sfx_manager/sd/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.596    41.599    sfx_manager/sd/clk_out2
    SLICE_X85Y108        FDRE                                         r  sfx_manager/sd/cmd_out_reg[27]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.193    41.406    
    SLICE_X85Y108        FDRE (Setup_fdre_C_D)        0.031    41.437    sfx_manager/sd/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -40.676    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.442ns  (logic 2.375ns (43.645%)  route 3.067ns (56.355%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.618    35.220    sfx_manager/sfx3/clk_100mhz
    SLICE_X71Y101        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=6, routed)           1.019    36.695    sfx_manager/data_request_offset[3]_10[1]
    SLICE_X79Y97         LUT2 (Prop_lut2_I1_O)        0.124    36.819 r  sfx_manager/cmd_out[11]_i_23/O
                         net (fo=1, routed)           0.000    36.819    sfx_manager/fs/cmd_out[8]_i_4[1]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.369 r  sfx_manager/fs/cmd_out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.369    sfx_manager/fs/cmd_out_reg[11]_i_16_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.483 r  sfx_manager/fs/cmd_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.483    sfx_manager/fs/cmd_out_reg[19]_i_11_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.597 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.598    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.712 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.712    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.826 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.826    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.065 r  sfx_manager/fs/cmd_out_reg[35]_i_9/O[2]
                         net (fo=1, routed)           0.484    38.549    sfx_manager/dm/data3[22]
    SLICE_X81Y106        LUT4 (Prop_lut4_I2_O)        0.302    38.851 r  sfx_manager/dm/cmd_out[30]_i_5/O
                         net (fo=1, routed)           0.719    39.570    sfx_manager/dm/cmd_out[30]_i_5_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I5_O)        0.124    39.694 f  sfx_manager/dm/cmd_out[30]_i_2/O
                         net (fo=1, routed)           0.844    40.538    sfx_manager/sd/cmd_out_reg[30]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I0_O)        0.124    40.662 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000    40.662    sfx_manager/sd/cmd_out[30]
    SLICE_X82Y109        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.595    41.598    sfx_manager/sd/clk_out2
    SLICE_X82Y109        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.193    41.405    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.031    41.436    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -40.662    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.421ns  (logic 2.681ns (49.453%)  route 2.740ns (50.547%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.618    35.220    sfx_manager/sfx3/clk_100mhz
    SLICE_X71Y101        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=6, routed)           1.019    36.695    sfx_manager/data_request_offset[3]_10[1]
    SLICE_X79Y97         LUT2 (Prop_lut2_I1_O)        0.124    36.819 r  sfx_manager/cmd_out[11]_i_23/O
                         net (fo=1, routed)           0.000    36.819    sfx_manager/fs/cmd_out[8]_i_4[1]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.369 r  sfx_manager/fs/cmd_out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.369    sfx_manager/fs/cmd_out_reg[11]_i_16_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.483 r  sfx_manager/fs/cmd_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.483    sfx_manager/fs/cmd_out_reg[19]_i_11_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.597 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.598    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.712 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.712    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.826 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.826    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.940 r  sfx_manager/fs/cmd_out_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.940    sfx_manager/fs/cmd_out_reg[35]_i_9_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  sfx_manager/fs/cmd_out_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.054    sfx_manager/fs/cmd_out_reg[35]_i_4_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.367 r  sfx_manager/fs/cmd_out_reg[39]_i_8/O[3]
                         net (fo=1, routed)           0.687    39.054    sfx_manager/dm/data3[31]
    SLICE_X76Y112        LUT4 (Prop_lut4_I2_O)        0.306    39.360 r  sfx_manager/dm/cmd_out[39]_i_6/O
                         net (fo=1, routed)           0.582    39.942    sfx_manager/dm/cmd_out[39]_i_6_n_0
    SLICE_X78Y112        LUT6 (Prop_lut6_I5_O)        0.124    40.066 f  sfx_manager/dm/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.452    40.518    sfx_manager/sd/cmd_out_reg[39]_0
    SLICE_X81Y113        LUT6 (Prop_lut6_I0_O)        0.124    40.642 r  sfx_manager/sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000    40.642    sfx_manager/sd/cmd_out[39]
    SLICE_X81Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.585    41.588    sfx_manager/sd/clk_out2
    SLICE_X81Y113        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.193    41.395    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)        0.031    41.426    sfx_manager/sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                         -40.642    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.318ns  (logic 2.225ns (41.838%)  route 3.093ns (58.162%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 35.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.702    35.304    sfx_manager/fs/clk_100mhz
    SLICE_X75Y101        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    35.760 r  sfx_manager/fs/start_offset_reg[0][1]/Q
                         net (fo=3, routed)           1.022    36.782    sfx_manager/song_start_offset[0]__0[1]
    SLICE_X75Y107        LUT2 (Prop_lut2_I0_O)        0.124    36.906 r  sfx_manager/cmd_out[8]_i_8/O
                         net (fo=1, routed)           0.000    36.906    sfx_manager/fs/S[1]
    SLICE_X75Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.456 r  sfx_manager/fs/cmd_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.456    sfx_manager/fs/cmd_out_reg[8]_i_3_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  sfx_manager/fs/cmd_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.570    sfx_manager/fs/cmd_out_reg[12]_i_3_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  sfx_manager/fs/cmd_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.684    sfx_manager/fs/cmd_out_reg[19]_i_3_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.997 r  sfx_manager/fs/cmd_out_reg[22]_i_3/O[3]
                         net (fo=1, routed)           0.822    38.819    sfx_manager/dm/data0[15]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.306    39.125 r  sfx_manager/dm/cmd_out[23]_i_6/O
                         net (fo=1, routed)           0.544    39.668    sfx_manager/dm/cmd_out[23]_i_6_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I5_O)        0.124    39.792 f  sfx_manager/dm/cmd_out[23]_i_2/O
                         net (fo=1, routed)           0.706    40.498    sfx_manager/sd/cmd_out_reg[23]_0
    SLICE_X86Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.622 r  sfx_manager/sd/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    40.622    sfx_manager/sd/cmd_out[23]
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.599    41.602    sfx_manager/sd/clk_out2
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.193    41.409    
    SLICE_X86Y104        FDRE (Setup_fdre_C_D)        0.031    41.440    sfx_manager/sd/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -40.622    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.198ns  (logic 1.076ns (20.701%)  route 4.122ns (79.299%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    5.301ns = ( 35.301 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.699    35.301    sfx_manager/sfx0/clk_100mhz
    SLICE_X73Y106        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.456    35.757 f  sfx_manager/sfx0/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.023    36.780    sfx_manager/sfx0/data_request_offset[0]_7[0]
    SLICE_X75Y106        LUT6 (Prop_lut6_I1_O)        0.124    36.904 f  sfx_manager/sfx0/data_request_offset[0]_i_3__2/O
                         net (fo=2, routed)           0.584    37.488    sfx_manager/sfx0/data_request_offset[0]_i_3__2_n_0
    SLICE_X75Y106        LUT6 (Prop_lut6_I0_O)        0.124    37.612 f  sfx_manager/sfx0/data_access_granted[1]_i_3/O
                         net (fo=4, routed)           1.080    38.692    sfx_manager/dm/data_access_granted_reg[1]_16
    SLICE_X85Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.816 f  sfx_manager/dm/state[0]_i_6/O
                         net (fo=1, routed)           0.440    39.256    sfx_manager/dm/state[0]_i_6_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124    39.380 f  sfx_manager/dm/state[0]_i_3/O
                         net (fo=1, routed)           0.995    40.375    sfx_manager/sd/state_reg[0]_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I1_O)        0.124    40.499 r  sfx_manager/sd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    40.499    sfx_manager/sd/state[0]_i_1_n_0
    SLICE_X85Y117        FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.589    41.592    sfx_manager/sd/clk_out2
    SLICE_X85Y117        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000    41.592    
                         clock uncertainty           -0.193    41.399    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)        0.031    41.430    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                         -40.499    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 2.453ns (46.584%)  route 2.813ns (53.416%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.618    35.220    sfx_manager/sfx3/clk_100mhz
    SLICE_X71Y101        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=6, routed)           1.019    36.695    sfx_manager/data_request_offset[3]_10[1]
    SLICE_X79Y97         LUT2 (Prop_lut2_I1_O)        0.124    36.819 r  sfx_manager/cmd_out[11]_i_23/O
                         net (fo=1, routed)           0.000    36.819    sfx_manager/fs/cmd_out[8]_i_4[1]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.369 r  sfx_manager/fs/cmd_out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.369    sfx_manager/fs/cmd_out_reg[11]_i_16_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.483 r  sfx_manager/fs/cmd_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.483    sfx_manager/fs/cmd_out_reg[19]_i_11_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.597 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.598    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.712 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.712    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.826 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.826    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.139 r  sfx_manager/fs/cmd_out_reg[35]_i_9/O[3]
                         net (fo=1, routed)           0.901    39.040    sfx_manager/dm/data3[23]
    SLICE_X81Y107        LUT4 (Prop_lut4_I0_O)        0.306    39.346 r  sfx_manager/dm/cmd_out[31]_i_6/O
                         net (fo=1, routed)           0.315    39.660    sfx_manager/dm/cmd_out[31]_i_6_n_0
    SLICE_X80Y109        LUT6 (Prop_lut6_I5_O)        0.124    39.784 f  sfx_manager/dm/cmd_out[31]_i_2/O
                         net (fo=1, routed)           0.578    40.362    sfx_manager/sd/cmd_out_reg[31]_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I0_O)        0.124    40.486 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    40.486    sfx_manager/sd/cmd_out[31]
    SLICE_X82Y109        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.595    41.598    sfx_manager/sd/clk_out2
    SLICE_X82Y109        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.193    41.405    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.029    41.434    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         41.434    
                         arrival time                         -40.486    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 2.469ns (46.962%)  route 2.788ns (53.038%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.618    35.220    sfx_manager/sfx3/clk_100mhz
    SLICE_X71Y101        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=6, routed)           1.019    36.695    sfx_manager/data_request_offset[3]_10[1]
    SLICE_X79Y97         LUT2 (Prop_lut2_I1_O)        0.124    36.819 r  sfx_manager/cmd_out[11]_i_23/O
                         net (fo=1, routed)           0.000    36.819    sfx_manager/fs/cmd_out[8]_i_4[1]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.369 r  sfx_manager/fs/cmd_out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.369    sfx_manager/fs/cmd_out_reg[11]_i_16_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.483 r  sfx_manager/fs/cmd_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.483    sfx_manager/fs/cmd_out_reg[19]_i_11_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.597 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.598    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.712 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.712    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.826 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.826    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.940 r  sfx_manager/fs/cmd_out_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.940    sfx_manager/fs/cmd_out_reg[35]_i_9_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.162 r  sfx_manager/fs/cmd_out_reg[35]_i_4/O[0]
                         net (fo=1, routed)           0.673    38.835    sfx_manager/dm/data3[24]
    SLICE_X81Y107        LUT4 (Prop_lut4_I0_O)        0.299    39.134 r  sfx_manager/dm/cmd_out[32]_i_3/O
                         net (fo=1, routed)           0.707    39.841    sfx_manager/dm/cmd_out[32]_i_3_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.124    39.965 f  sfx_manager/dm/cmd_out[32]_i_2/O
                         net (fo=1, routed)           0.388    40.354    sfx_manager/sd/cmd_out_reg[32]_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I0_O)        0.124    40.478 r  sfx_manager/sd/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000    40.478    sfx_manager/sd/cmd_out[32]
    SLICE_X82Y111        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.594    41.597    sfx_manager/sd/clk_out2
    SLICE_X82Y111        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/C
                         clock pessimism              0.000    41.597    
                         clock uncertainty           -0.193    41.404    
    SLICE_X82Y111        FDRE (Setup_fdre_C_D)        0.029    41.433    sfx_manager/sd/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                         -40.478    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.870%)  route 0.494ns (68.130%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.271     2.201    sfx_manager/sd/state_reg[0]_1
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.246 r  sfx_manager/sd/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.246    sfx_manager/sd/cmd_out[19]
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.595%)  route 0.524ns (69.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.302     2.231    sfx_manager/sd/state_reg[0]_1
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.276 r  sfx_manager/sd/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     2.276    sfx_manager/sd/cmd_out[17]
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.091     1.161    sfx_manager/sd/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.514%)  route 0.526ns (69.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.304     2.233    sfx_manager/sd/state_reg[0]_1
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.278 r  sfx_manager/sd/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     2.278    sfx_manager/sd/cmd_out[18]
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X83Y102        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.309     2.238    sfx_manager/sd/state_reg[0]_1
    SLICE_X82Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.283 r  sfx_manager/sd/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.283    sfx_manager/sd/cmd_out[14]
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.306%)  route 0.531ns (69.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.309     2.239    sfx_manager/sd/state_reg[0]_1
    SLICE_X82Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.284 r  sfx_manager/sd/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.284    sfx_manager/sd/cmd_out[12]
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.091     1.161    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.046%)  route 0.538ns (69.954%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.315     2.245    sfx_manager/sd/state_reg[0]_1
    SLICE_X82Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.290 r  sfx_manager/sd/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.290    sfx_manager/sd/cmd_out[13]
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X82Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.231ns (29.976%)  route 0.540ns (70.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.317     2.247    sfx_manager/sd/state_reg[0]_1
    SLICE_X86Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.292 r  sfx_manager/sd/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     2.292    sfx_manager/sd/cmd_out[23]
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X86Y104        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.664%)  route 0.548ns (70.336%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.325     2.255    sfx_manager/sd/state_reg[0]_1
    SLICE_X86Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.300 r  sfx_manager/sd/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     2.300    sfx_manager/sd/cmd_out[24]
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X86Y104        FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X86Y104        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.048%)  route 0.564ns (70.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.342     2.272    sfx_manager/sd/state_reg[0]_1
    SLICE_X83Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.317 r  sfx_manager/sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.317    sfx_manager/sd/cmd_out[9]
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.011%)  route 0.565ns (70.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.602     1.521    sfx_manager/dm/clk_100mhz
    SLICE_X86Y101        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.222     1.885    sfx_manager/dm/p_0_in_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  sfx_manager/dm/state[0]_i_4/O
                         net (fo=33, routed)          0.343     2.273    sfx_manager/sd/state_reg[0]_1
    SLICE_X83Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.318 r  sfx_manager/sd/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.318    sfx_manager/sd/cmd_out[10]
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.874     0.876    sfx_manager/sd/clk_out2
    SLICE_X83Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.193     1.070    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     1.162    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  1.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 0.518ns (4.647%)  route 10.630ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.518     2.228 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)         10.630    12.858    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.540    14.962    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.193    14.769    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.032    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.833ns  (logic 0.518ns (4.782%)  route 10.315ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.518     2.228 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)         10.315    12.543    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.545    14.967    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.193    14.774    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.037    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 0.456ns (4.354%)  route 10.018ns (95.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)         10.018    12.184    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.545    14.967    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.193    14.774    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.037    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.282ns  (logic 0.456ns (4.435%)  route 9.826ns (95.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          9.826    11.992    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.545    14.967    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.193    14.774    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.037    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.456ns (4.535%)  route 9.600ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          9.600    11.766    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.545    14.967    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.193    14.774    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.037    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 0.518ns (5.203%)  route 9.437ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.518     2.228 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          9.437    11.665    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X1Y24         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.522    14.944    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y24         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.944    
                         clock uncertainty           -0.193    14.751    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.014    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 0.456ns (4.577%)  route 9.507ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          9.507    11.673    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.540    14.962    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.193    14.769    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.032    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.456ns (4.647%)  route 9.358ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          9.358    11.524    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.545    14.967    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.193    14.774    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.037    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 0.456ns (4.663%)  route 9.324ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          9.324    11.490    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.540    14.962    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.193    14.769    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.032    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 0.456ns (4.667%)  route 9.316ns (95.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.708     1.710    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.456     2.166 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          9.316    11.482    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.540    14.962    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.193    14.769    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.032    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  2.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.367ns (8.684%)  route 3.859ns (91.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          3.859     5.819    sfx_manager/fs/start_offset_reg[0][31]_0[6]
    SLICE_X86Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.714     5.316    sfx_manager/fs/clk_100mhz
    SLICE_X86Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][14]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.180     5.689    sfx_manager/fs/duration_samples_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -5.689    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.418ns (9.773%)  route 3.859ns (90.227%))
  Logic Levels:           0  
  Clock Path Skew:        3.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.418     2.011 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          3.859     5.870    sfx_manager/fs/start_offset_reg[0][31]_0[0]
    SLICE_X78Y113        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.700     5.302    sfx_manager/fs/clk_100mhz
    SLICE_X78Y113        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][24]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty            0.193     5.495    
    SLICE_X78Y113        FDRE (Hold_fdre_C_D)         0.243     5.738    sfx_manager/fs/start_offset_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -5.738    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.367ns (8.683%)  route 3.860ns (91.317%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          3.860     5.819    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X82Y112        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.710     5.312    sfx_manager/fs/clk_100mhz
    SLICE_X82Y112        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][31]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty            0.193     5.505    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.180     5.685    sfx_manager/fs/duration_samples_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -5.685    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.418ns (9.740%)  route 3.873ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.418     2.011 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.873     5.884    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X80Y111        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.705     5.307    sfx_manager/fs/clk_100mhz
    SLICE_X80Y111        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][26]/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.193     5.500    
    SLICE_X80Y111        FDRE (Hold_fdre_C_D)         0.243     5.743    sfx_manager/fs/start_offset_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -5.743    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.367ns (8.584%)  route 3.909ns (91.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          3.909     5.868    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X86Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.714     5.316    sfx_manager/fs/clk_100mhz
    SLICE_X86Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][15]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.196     5.705    sfx_manager/fs/duration_samples_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.868    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.367ns (8.630%)  route 3.886ns (91.370%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.308ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          3.886     5.845    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X81Y110        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.706     5.308    sfx_manager/fs/clk_100mhz
    SLICE_X81Y110        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][29]/C
                         clock pessimism              0.000     5.308    
                         clock uncertainty            0.193     5.501    
    SLICE_X81Y110        FDRE (Hold_fdre_C_D)         0.180     5.681    sfx_manager/fs/start_offset_reg[5][29]
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           5.845    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.367ns (8.560%)  route 3.920ns (91.440%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          3.920     5.880    sfx_manager/fs/start_offset_reg[0][31]_0[4]
    SLICE_X87Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.714     5.316    sfx_manager/fs/clk_100mhz
    SLICE_X87Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][12]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X87Y109        FDRE (Hold_fdre_C_D)         0.180     5.689    sfx_manager/fs/duration_samples_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -5.689    
                         arrival time                           5.880    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.367ns (8.529%)  route 3.936ns (91.471%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          3.936     5.896    sfx_manager/fs/start_offset_reg[0][31]_0[4]
    SLICE_X83Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.712     5.314    sfx_manager/fs/clk_100mhz
    SLICE_X83Y109        FDRE                                         r  sfx_manager/fs/duration_samples_reg[5][28]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.193     5.507    
    SLICE_X83Y109        FDRE (Hold_fdre_C_D)         0.191     5.698    sfx_manager/fs/duration_samples_reg[5][28]
  -------------------------------------------------------------------
                         required time                         -5.698    
                         arrival time                           5.896    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.367ns (8.518%)  route 3.942ns (91.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X85Y116        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.367     1.960 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          3.942     5.901    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X83Y111        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.711     5.313    sfx_manager/fs/clk_100mhz
    SLICE_X83Y111        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][29]/C
                         clock pessimism              0.000     5.313    
                         clock uncertainty            0.193     5.506    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.191     5.697    sfx_manager/fs/duration_samples_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -5.697    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.418ns (9.715%)  route 3.885ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X84Y116        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.418     2.011 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.885     5.895    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X83Y111        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.711     5.313    sfx_manager/fs/clk_100mhz
    SLICE_X83Y111        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][25]/C
                         clock pessimism              0.000     5.313    
                         clock uncertainty            0.193     5.506    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.170     5.676    sfx_manager/fs/duration_samples_reg[4][25]
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.219    





