// Seed: 1141794323
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
  assign id_1 = id_2#(.id_2(1), .id_2(-1), .id_2(1), .id_2(1));
  assign id_2 = id_2;
  wire id_3;
  wire id_4 = id_3;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd60,
    parameter id_5 = 32'd63
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [-1 : id_2  ==  id_5] id_8;
  ;
  initial {-1} <= #1 id_4;
  parameter id_9 = 1;
endmodule
