{
  "name": "core_arch::x86::avx512bf16::_mm256_cvtpbh_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::avx2::_mm256_cvtepi16_epi32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Sign-extend 16-bit integers to 32-bit integers.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_cvtepi16_epi32)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx2::_mm256_slli_epi32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts packed 32-bit integers in `a` left by `IMM8` while\n shifting in zeros, return the results;\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_slli_epi32)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_castsi256_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts vector of type __m256i to type __m256.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_castsi256_ps)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::x86::__m128bh": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bf16::_mm256_cvtpbh_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bf16.rs:427:1: 429:2",
  "src": "pub fn _mm256_cvtpbh_ps(a: __m128bh) -> __m256 {\n    unsafe { _mm256_castsi256_ps(_mm256_slli_epi32::<16>(_mm256_cvtepi16_epi32(transmute(a)))) }\n}",
  "mir": "fn core_arch::x86::avx512bf16::_mm256_cvtpbh_ps(_1: core_arch::x86::__m128bh) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let mut _2: core_arch::x86::__m256i;\n    let mut _3: core_arch::x86::__m256i;\n    let mut _4: core_arch::x86::__m128i;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = _1 as core_arch::x86::__m128i;\n        _3 = core_arch::x86::avx2::_mm256_cvtepi16_epi32(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = core_arch::x86::avx2::_mm256_slli_epi32::<16>(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _0 = core_arch::x86::avx::_mm256_castsi256_ps(move _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Converts packed BF16 (16-bit) floating-point elements in a to packed single-precision (32-bit)\n floating-point elements, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpbh_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}