abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1420629819
maxLevel = 1
[133800] is replaced by [124668] with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 29710439 us
--------------- round 2 ---------------
seed = 2834526590
maxLevel = 1
[122760] is replaced by [122543] with estimated error 6e-05
error = 6e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_6e-05_2710_69.4.blif
time = 56348778 us
--------------- round 3 ---------------
seed = 2162789245
maxLevel = 1
[124903] is replaced by zero with estimated error 6e-05
error = 7e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_3_7e-05_2703_69.4.blif
time = 81762468 us
--------------- round 4 ---------------
seed = 2588516810
maxLevel = 1
[38381] is replaced by [124767] with estimated error 7e-05
error = 7e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_7e-05_2701_69.4.blif
time = 108260190 us
--------------- round 5 ---------------
seed = 327485577
maxLevel = 1
[125604] is replaced by zero with estimated error 0.0001
error = 0.0001
area = 2699
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_5_0.0001_2699_69.4.blif
time = 134979037 us
--------------- round 6 ---------------
seed = 1941001545
maxLevel = 1
10729 is replaced by one with estimated error 9e-05
error = 9e-05
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_6_9e-05_2690_69.4.blif
time = 160323363 us
--------------- round 7 ---------------
seed = 4192133301
maxLevel = 1
[32818] is replaced by [122701] with estimated error 0.00011
error = 0.00011
area = 2685
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_7_0.00011_2685_69.4.blif
time = 185774634 us
--------------- round 8 ---------------
seed = 3348850434
maxLevel = 1
[126882] is replaced by [124873] with estimated error 6e-05
error = 6e-05
area = 2679
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_8_6e-05_2679_69.4.blif
time = 209607450 us
--------------- round 9 ---------------
seed = 2072990765
maxLevel = 1
[126864] is replaced by zero with estimated error 0.00011
error = 0.00014
area = 2677
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_9_0.00014_2677_69.4.blif
time = 233270865 us
--------------- round 10 ---------------
seed = 1582131655
maxLevel = 1
[116062] is replaced by [124883] with estimated error 0.00024
error = 0.00024
area = 2672
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_10_0.00024_2672_69.4.blif
time = 256971038 us
--------------- round 11 ---------------
seed = 3717719065
maxLevel = 1
[122804] is replaced by [122795] with estimated error 0.00023
error = 0.00023
area = 2664
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_11_0.00023_2664_69.4.blif
time = 280612450 us
--------------- round 12 ---------------
seed = 2387682970
maxLevel = 1
[122763] is replaced by one with estimated error 0.00015
error = 0.00015
area = 2659
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_12_0.00015_2659_69.4.blif
time = 304101858 us
--------------- round 13 ---------------
seed = 2564136292
maxLevel = 1
[125603] is replaced by [124668] with estimated error 0.00021
error = 0.00021
area = 2656
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_13_0.00021_2656_69.4.blif
time = 334897710 us
--------------- round 14 ---------------
seed = 2248566533
maxLevel = 1
[119502] is replaced by [111393] with estimated error 0.00033
error = 0.00033
area = 2654
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_14_0.00033_2654_69.4.blif
time = 365567808 us
--------------- round 15 ---------------
seed = 3285878993
maxLevel = 1
[122795] is replaced by one with estimated error 0.00035
error = 0.00044
area = 2647
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_15_0.00044_2647_69.4.blif
time = 396211784 us
--------------- round 16 ---------------
seed = 98471474
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.00036
error = 0.00036
area = 2644
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_16_0.00036_2644_69.4.blif
time = 427822497 us
--------------- round 17 ---------------
seed = 1725289787
maxLevel = 1
[111393] is replaced by [125951] with inverter with estimated error 0.00038
error = 0.00038
area = 2643
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_17_0.00038_2643_69.4.blif
time = 459527812 us
--------------- round 18 ---------------
seed = 2729720493
maxLevel = 1
[126564] is replaced by [125830] with estimated error 0.00045
error = 0.00045
area = 2639
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_18_0.00045_2639_69.4.blif
time = 491610694 us
--------------- round 19 ---------------
seed = 1392509082
maxLevel = 1
n1443 is replaced by zero with estimated error 0.00048
error = 0.00053
area = 2638
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_19_0.00053_2638_69.4.blif
time = 523847679 us
--------------- round 20 ---------------
seed = 562662762
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00051
error = 0.00051
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00051_2635_69.4.blif
time = 557262118 us
--------------- round 21 ---------------
seed = 2207405149
maxLevel = 1
[125598] is replaced by [122693] with estimated error 0.00051
error = 0.00051
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00051_2633_69.4.blif
time = 588998346 us
--------------- round 22 ---------------
seed = 810809164
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00057
error = 0.00057
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00057_2631_69.4.blif
time = 620849979 us
--------------- round 23 ---------------
seed = 1191489287
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00056
error = 0.00056
area = 2629
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00056_2629_69.4.blif
time = 653076280 us
--------------- round 24 ---------------
seed = 1483120114
maxLevel = 1
[126896] is replaced by [125951] with estimated error 0.00056
error = 0.00056
area = 2619
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_24_0.00056_2619_69.4.blif
time = 688383407 us
--------------- round 25 ---------------
seed = 1922891655
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00062
error = 0.00062
area = 2617
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_25_0.00062_2617_69.4.blif
time = 719461528 us
--------------- round 26 ---------------
seed = 2779050492
maxLevel = 1
[126349] is replaced by [125820] with estimated error 0.00054
error = 0.00054
area = 2615
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_26_0.00054_2615_69.4.blif
time = 751539000 us
--------------- round 27 ---------------
seed = 1161806248
maxLevel = 1
[149992] is replaced by [125412] with estimated error 0.00092
error = 0.00092
area = 2609
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_27_0.00092_2609_69.4.blif
time = 786700891 us
--------------- round 28 ---------------
seed = 3055669247
maxLevel = 1
[132070] is replaced by [122793] with estimated error 0.00064
error = 0.00064
area = 2606
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_28_0.00064_2606_69.4.blif
time = 819839113 us
--------------- round 29 ---------------
seed = 647426966
maxLevel = 1
[126845] is replaced by [126263] with inverter with estimated error 0.00069
error = 0.00069
area = 2604
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_29_0.00069_2604_69.4.blif
time = 852986753 us
--------------- round 30 ---------------
seed = 143170330
maxLevel = 1
n1444 is replaced by [123119] with estimated error 0.0009
error = 0.0009
area = 2603
delay = 69.4
#gates = 1064
output circuit appNtk/c7552_30_0.0009_2603_69.4.blif
time = 887755202 us
--------------- round 31 ---------------
seed = 1836770674
maxLevel = 1
[118996] is replaced by [126263] with estimated error 0.00069
error = 0.00069
area = 2599
delay = 69.4
#gates = 1063
output circuit appNtk/c7552_31_0.00069_2599_69.4.blif
time = 922771706 us
--------------- round 32 ---------------
seed = 2746259100
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00085
error = 0.00085
area = 2597
delay = 69.4
#gates = 1062
output circuit appNtk/c7552_32_0.00085_2597_69.4.blif
time = 956055078 us
--------------- round 33 ---------------
seed = 2153123380
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00071
error = 0.00071
area = 2596
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_33_0.00071_2596_65.9.blif
time = 990623801 us
--------------- round 34 ---------------
seed = 2802565475
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00088
error = 0.00088
area = 2595
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_34_0.00088_2595_65.9.blif
time = 1026399731 us
--------------- round 35 ---------------
seed = 971883873
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.00082
error = 0.00082
area = 2594
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.00082_2594_65.9.blif
time = 1059632752 us
--------------- round 36 ---------------
seed = 4155704312
maxLevel = 1
[113138] is replaced by [122770] with estimated error 0.00173
error = 0.00173
area = 2562
delay = 65.9
#gates = 1048
output circuit appNtk/c7552_36_0.00173_2562_65.9.blif
time = 1093226164 us
--------------- round 37 ---------------
seed = 2160731788
maxLevel = 1
[122742] is replaced by one with estimated error 0.00228
error = 0.00228
area = 2552
delay = 65.9
#gates = 1044
output circuit appNtk/c7552_37_0.00228_2552_65.9.blif
time = 1124756560 us
--------------- round 38 ---------------
seed = 1748050942
maxLevel = 1
[126906] is replaced by [125951] with estimated error 0.00337
error = 0.00337
area = 2535
delay = 65.9
#gates = 1038
output circuit appNtk/c7552_38_0.00337_2535_65.9.blif
time = 1154220886 us
--------------- round 39 ---------------
seed = 1173037071
maxLevel = 1
[122823] is replaced by [122710] with estimated error 0.00385
error = 0.00385
area = 2531
delay = 65.9
#gates = 1036
output circuit appNtk/c7552_39_0.00385_2531_65.9.blif
time = 1184833195 us
--------------- round 40 ---------------
seed = 968471382
maxLevel = 1
[126556] is replaced by [122709] with estimated error 0.00436
error = 0.00436
area = 2527
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_40_0.00436_2527_65.9.blif
time = 1214277406 us
--------------- round 41 ---------------
seed = 2157001434
maxLevel = 1
[126807] is replaced by [126239] with estimated error 0.00622
error = 0.00622
area = 2519
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_41_0.00622_2519_65.9.blif
time = 1242888760 us
--------------- round 42 ---------------
seed = 504584004
maxLevel = 1
[126304] is replaced by [126545] with estimated error 0.00739
error = 0.00739
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_42_0.00739_2517_65.9.blif
time = 1271382790 us
--------------- round 43 ---------------
seed = 3190400000
maxLevel = 1
[35830] is replaced by [122720] with estimated error 0.00709
error = 0.00709
area = 2515
delay = 65.9
#gates = 1030
output circuit appNtk/c7552_43_0.00709_2515_65.9.blif
time = 1302140486 us
--------------- round 44 ---------------
seed = 1779618276
maxLevel = 1
exceed error bound
