0.7
2020.2
Nov  8 2024
22:36:55
/home/user16/workspace_vivado/basys3_exam/basys3_exam.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sim_1/new/tb_ultrasonic_cntr.v,1755579363,verilog,,,,tb_ultrasonic_cntr,,,,,,,,
/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/clock_library.v,1755480637,verilog,,/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/controller.v,,clock_div_100,,,,,,,,
/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/controller.v,1755579804,verilog,,/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/exam02_sequential_logic.v,,btn_cntr;button_debounce;dht11_cntr;fnd_cntr;ultrasonic_cntr,,,,,,,,
/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/exam01_combinational_logic.v,1751005442,verilog,,,,and_gate;decoder_2_4;demux_1_4_d;encoder_4_2;fadder_4bit_dataflow;fadder_4bit_structural;full_adder_behavioral;full_adder_dataflow;full_adder_structural;half_adder_behavioral;half_adder_dataflow;half_adder_structural;mux_2_1_d;mux_4_1_d;mux_8_1_d;mux_demux_test,,,,,,,,
/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sources_1/new/exam02_sequential_logic.v,1754890383,verilog,,/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/sim_1/new/tb_ultrasonic_cntr.v,,D_flip_flop_n;D_flip_flop_p;T_flip_flop_n;T_flip_flop_p;down_counter_asyc;down_counter_n;down_counter_p;edge_detector_neg;edge_detector_pos;ring_counter_led;ring_counter_pos;up_counter_asyc;up_counter_n;up_counter_p,,,,,,,,
