

================================================================
== Vitis HLS Report for 'Block_entry_split_split_split_split_split_split_split_split_split_proc1'
================================================================
* Date:           Fri Jan  9 14:26:58 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.626 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dPrimalInfeasRes_read = muxlogic"   --->   Operation 4 'muxlogic' 'muxLogicCE_to_dPrimalInfeasRes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.62ns)   --->   "%dPrimalInfeasRes_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dPrimalInfeasRes" [Infeasi_Res_S2.cpp:127]   --->   Operation 5 'read' 'dPrimalInfeasRes_read' <Predicate = true> <Delay = 0.62> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln127 = muxlogic i64 %dPrimalInfeasRes_read"   --->   Operation 6 'muxlogic' 'muxLogicData_to_write_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %dPrimalInfeasRes_val, i64 %dPrimalInfeasRes_read" [Infeasi_Res_S2.cpp:127]   --->   Operation 7 'write' 'write_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dDualInfeasRes_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_dDualInfeasRes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.62ns)   --->   "%dDualInfeasRes_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dDualInfeasRes" [Infeasi_Res_S2.cpp:128]   --->   Operation 9 'read' 'dDualInfeasRes_read' <Predicate = true> <Delay = 0.62> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln128 = muxlogic i64 %dDualInfeasRes_read"   --->   Operation 10 'muxlogic' 'muxLogicData_to_write_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %dDualInfeasRes_val, i64 %dDualInfeasRes_read" [Infeasi_Res_S2.cpp:128]   --->   Operation 11 'write' 'write_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 12 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dPrimalInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dPrimalInfeasRes_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dDualInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dDualInfeasRes_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                   (specinterface) [ 00]
specinterface_ln0                   (specinterface) [ 00]
muxLogicCE_to_dPrimalInfeasRes_read (muxlogic     ) [ 00]
dPrimalInfeasRes_read               (read         ) [ 00]
muxLogicData_to_write_ln127         (muxlogic     ) [ 00]
write_ln127                         (write        ) [ 00]
muxLogicCE_to_dDualInfeasRes_read   (muxlogic     ) [ 00]
dDualInfeasRes_read                 (read         ) [ 00]
muxLogicData_to_write_ln128         (muxlogic     ) [ 00]
write_ln128                         (write        ) [ 00]
ret_ln0                             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dPrimalInfeasRes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dPrimalInfeasRes_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dDualInfeasRes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dDualInfeasRes_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="dPrimalInfeasRes_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="64" slack="0"/>
<pin id="24" dir="0" index="1" bw="64" slack="0"/>
<pin id="25" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dPrimalInfeasRes_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="write_ln127_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="0" index="2" bw="64" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln127/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="dDualInfeasRes_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dDualInfeasRes_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln128_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="64" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln128/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="muxLogicCE_to_dPrimalInfeasRes_read_fu_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dPrimalInfeasRes_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="muxLogicData_to_write_ln127_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln127/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="muxLogicCE_to_dDualInfeasRes_read_fu_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dDualInfeasRes_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="muxLogicData_to_write_ln128_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln128/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="18" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="20" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="22" pin="2"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="36" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="22" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="36" pin="2"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dPrimalInfeasRes_val | {1 }
	Port: dDualInfeasRes_val | {1 }
 - Input state : 
	Port: Block_entry.split.split.split.split.split.split.split.split.split_proc1 : dPrimalInfeasRes | {1 }
	Port: Block_entry.split.split.split.split.split.split.split.split.split_proc1 : dDualInfeasRes | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|
| Operation|              Functional Unit              |
|----------|-------------------------------------------|
|   read   |      dPrimalInfeasRes_read_read_fu_22     |
|          |       dDualInfeasRes_read_read_fu_36      |
|----------|-------------------------------------------|
|   write  |          write_ln127_write_fu_28          |
|          |          write_ln128_write_fu_42          |
|----------|-------------------------------------------|
|          | muxLogicCE_to_dPrimalInfeasRes_read_fu_50 |
| muxlogic |     muxLogicData_to_write_ln127_fu_52     |
|          |  muxLogicCE_to_dDualInfeasRes_read_fu_56  |
|          |     muxLogicData_to_write_ln128_fu_58     |
|----------|-------------------------------------------|
|   Total  |                                           |
|----------|-------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
