#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 21 10:48:54 2024
# Process ID: 9912
# Current directory: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14048 C:\Users\Home\Documents\EPFL\MA3\DSD\dsd_projectv1\lab08_mandelbrot\vivado_project\project_final.xpr
# Log file: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/vivado.log
# Journal file: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {9.375} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.625} CONFIG.CLKOUT1_JITTER {120.155} CONFIG.CLKOUT1_PHASE_ERROR {86.876}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files -ipstatic_source_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/modelsim} {questa=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/questa} {riviera=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {49152} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/ourimage.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files -ipstatic_source_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/modelsim} {questa=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/questa} {riviera=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
