# multicycle-CPU-on-ModelSim
a multicycle CPU done on ModelSim


Design Description:

1, the CPU support instructions:
a) addu, subu, ori, lw, sw, beq, lui.   
b) addi, addiu, slt, j, jal, jr   
c) lb, lbu, lh, lhu, sb, sh, slti  


2, the CPU is multicycle and programmed in Verilog

For more information, please opent the Experiment Report.
