
lcr-meter-stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007278  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08007440  08007440  00008440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007630  08007630  0000900c  2**0
                  CONTENTS
  4 .ARM          00000008  08007630  08007630  00008630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007638  08007638  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007638  08007638  00008638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800763c  0800763c  0000863c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007640  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  2000000c  0800764c  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000640  0800764c  00009640  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015737  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dca  00000000  00000000  0001e773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  00021540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ec8  00000000  00000000  00022830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024cc0  00000000  00000000  000236f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017724  00000000  00000000  000483b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2c09  00000000  00000000  0005fadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001426e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005574  00000000  00000000  00142728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00147c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08007428 	.word	0x08007428

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08007428 	.word	0x08007428

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_uldivmod>:
 8000ba4:	b953      	cbnz	r3, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba6:	b94a      	cbnz	r2, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba8:	2900      	cmp	r1, #0
 8000baa:	bf08      	it	eq
 8000bac:	2800      	cmpeq	r0, #0
 8000bae:	bf1c      	itt	ne
 8000bb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb8:	f000 b98a 	b.w	8000ed0 <__aeabi_idiv0>
 8000bbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc4:	f000 f826 	bl	8000c14 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4770      	bx	lr

08000bd4 <__aeabi_f2ulz>:
 8000bd4:	b5d0      	push	{r4, r6, r7, lr}
 8000bd6:	f7ff fc7b 	bl	80004d0 <__aeabi_f2d>
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <__aeabi_f2ulz+0x38>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	4606      	mov	r6, r0
 8000be0:	460f      	mov	r7, r1
 8000be2:	f7ff fccd 	bl	8000580 <__aeabi_dmul>
 8000be6:	f000 f975 	bl	8000ed4 <__aeabi_d2uiz>
 8000bea:	4604      	mov	r4, r0
 8000bec:	f7ff fc4e 	bl	800048c <__aeabi_ui2d>
 8000bf0:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <__aeabi_f2ulz+0x3c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f7ff fcc4 	bl	8000580 <__aeabi_dmul>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	460b      	mov	r3, r1
 8000bfc:	4630      	mov	r0, r6
 8000bfe:	4639      	mov	r1, r7
 8000c00:	f7ff fb06 	bl	8000210 <__aeabi_dsub>
 8000c04:	f000 f966 	bl	8000ed4 <__aeabi_d2uiz>
 8000c08:	4621      	mov	r1, r4
 8000c0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c0c:	3df00000 	.word	0x3df00000
 8000c10:	41f00000 	.word	0x41f00000

08000c14 <__udivmoddi4>:
 8000c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c18:	9d08      	ldr	r5, [sp, #32]
 8000c1a:	460c      	mov	r4, r1
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d14e      	bne.n	8000cbe <__udivmoddi4+0xaa>
 8000c20:	4694      	mov	ip, r2
 8000c22:	458c      	cmp	ip, r1
 8000c24:	4686      	mov	lr, r0
 8000c26:	fab2 f282 	clz	r2, r2
 8000c2a:	d962      	bls.n	8000cf2 <__udivmoddi4+0xde>
 8000c2c:	b14a      	cbz	r2, 8000c42 <__udivmoddi4+0x2e>
 8000c2e:	f1c2 0320 	rsb	r3, r2, #32
 8000c32:	4091      	lsls	r1, r2
 8000c34:	fa20 f303 	lsr.w	r3, r0, r3
 8000c38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c3c:	4319      	orrs	r1, r3
 8000c3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c46:	fa1f f68c 	uxth.w	r6, ip
 8000c4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c52:	fb07 1114 	mls	r1, r7, r4, r1
 8000c56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5a:	fb04 f106 	mul.w	r1, r4, r6
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x64>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6a:	f080 8112 	bcs.w	8000e92 <__udivmoddi4+0x27e>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 810f 	bls.w	8000e92 <__udivmoddi4+0x27e>
 8000c74:	3c02      	subs	r4, #2
 8000c76:	4463      	add	r3, ip
 8000c78:	1a59      	subs	r1, r3, r1
 8000c7a:	fa1f f38e 	uxth.w	r3, lr
 8000c7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c82:	fb07 1110 	mls	r1, r7, r0, r1
 8000c86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8a:	fb00 f606 	mul.w	r6, r0, r6
 8000c8e:	429e      	cmp	r6, r3
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x94>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9a:	f080 80fc 	bcs.w	8000e96 <__udivmoddi4+0x282>
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	f240 80f9 	bls.w	8000e96 <__udivmoddi4+0x282>
 8000ca4:	4463      	add	r3, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	1b9b      	subs	r3, r3, r6
 8000caa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa6>
 8000cb2:	40d3      	lsrs	r3, r2
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xba>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb4>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa6>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x150>
 8000cd6:	42a3      	cmp	r3, r4
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xcc>
 8000cda:	4290      	cmp	r0, r2
 8000cdc:	f0c0 80f0 	bcc.w	8000ec0 <__udivmoddi4+0x2ac>
 8000ce0:	1a86      	subs	r6, r0, r2
 8000ce2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	2d00      	cmp	r5, #0
 8000cea:	d0e6      	beq.n	8000cba <__udivmoddi4+0xa6>
 8000cec:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf0:	e7e3      	b.n	8000cba <__udivmoddi4+0xa6>
 8000cf2:	2a00      	cmp	r2, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x204>
 8000cf8:	eba1 040c 	sub.w	r4, r1, ip
 8000cfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d00:	fa1f f78c 	uxth.w	r7, ip
 8000d04:	2101      	movs	r1, #1
 8000d06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb07 f006 	mul.w	r0, r7, r6
 8000d1a:	4298      	cmp	r0, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x11c>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x11a>
 8000d28:	4298      	cmp	r0, r3
 8000d2a:	f200 80cd 	bhi.w	8000ec8 <__udivmoddi4+0x2b4>
 8000d2e:	4626      	mov	r6, r4
 8000d30:	1a1c      	subs	r4, r3, r0
 8000d32:	fa1f f38e 	uxth.w	r3, lr
 8000d36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d42:	fb00 f707 	mul.w	r7, r0, r7
 8000d46:	429f      	cmp	r7, r3
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x148>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x146>
 8000d54:	429f      	cmp	r7, r3
 8000d56:	f200 80b0 	bhi.w	8000eba <__udivmoddi4+0x2a6>
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	1bdb      	subs	r3, r3, r7
 8000d5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x9c>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d74:	fa04 f301 	lsl.w	r3, r4, r1
 8000d78:	ea43 030c 	orr.w	r3, r3, ip
 8000d7c:	40f4      	lsrs	r4, r6
 8000d7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d82:	0c38      	lsrs	r0, r7, #16
 8000d84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d88:	fbb4 fef0 	udiv	lr, r4, r0
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fb00 441e 	mls	r4, r0, lr, r4
 8000d94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d98:	fb0e f90c 	mul.w	r9, lr, ip
 8000d9c:	45a1      	cmp	r9, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d90a      	bls.n	8000dba <__udivmoddi4+0x1a6>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000daa:	f080 8084 	bcs.w	8000eb6 <__udivmoddi4+0x2a2>
 8000dae:	45a1      	cmp	r9, r4
 8000db0:	f240 8081 	bls.w	8000eb6 <__udivmoddi4+0x2a2>
 8000db4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	eba4 0409 	sub.w	r4, r4, r9
 8000dbe:	fa1f f983 	uxth.w	r9, r3
 8000dc2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dc6:	fb00 4413 	mls	r4, r0, r3, r4
 8000dca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dce:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x1d2>
 8000dd6:	193c      	adds	r4, r7, r4
 8000dd8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ddc:	d267      	bcs.n	8000eae <__udivmoddi4+0x29a>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d965      	bls.n	8000eae <__udivmoddi4+0x29a>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dea:	fba0 9302 	umull	r9, r3, r0, r2
 8000dee:	eba4 040c 	sub.w	r4, r4, ip
 8000df2:	429c      	cmp	r4, r3
 8000df4:	46ce      	mov	lr, r9
 8000df6:	469c      	mov	ip, r3
 8000df8:	d351      	bcc.n	8000e9e <__udivmoddi4+0x28a>
 8000dfa:	d04e      	beq.n	8000e9a <__udivmoddi4+0x286>
 8000dfc:	b155      	cbz	r5, 8000e14 <__udivmoddi4+0x200>
 8000dfe:	ebb8 030e 	subs.w	r3, r8, lr
 8000e02:	eb64 040c 	sbc.w	r4, r4, ip
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	40cb      	lsrs	r3, r1
 8000e0c:	431e      	orrs	r6, r3
 8000e0e:	40cc      	lsrs	r4, r1
 8000e10:	e9c5 6400 	strd	r6, r4, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	e750      	b.n	8000cba <__udivmoddi4+0xa6>
 8000e18:	f1c2 0320 	rsb	r3, r2, #32
 8000e1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000e20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e24:	fa24 f303 	lsr.w	r3, r4, r3
 8000e28:	4094      	lsls	r4, r2
 8000e2a:	430c      	orrs	r4, r1
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e34:	fa1f f78c 	uxth.w	r7, ip
 8000e38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e40:	0c23      	lsrs	r3, r4, #16
 8000e42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e46:	fb00 f107 	mul.w	r1, r0, r7
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x24c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e56:	d22c      	bcs.n	8000eb2 <__udivmoddi4+0x29e>
 8000e58:	4299      	cmp	r1, r3
 8000e5a:	d92a      	bls.n	8000eb2 <__udivmoddi4+0x29e>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4463      	add	r3, ip
 8000e60:	1a5b      	subs	r3, r3, r1
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e68:	fb08 3311 	mls	r3, r8, r1, r3
 8000e6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e70:	fb01 f307 	mul.w	r3, r1, r7
 8000e74:	42a3      	cmp	r3, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x276>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e80:	d213      	bcs.n	8000eaa <__udivmoddi4+0x296>
 8000e82:	42a3      	cmp	r3, r4
 8000e84:	d911      	bls.n	8000eaa <__udivmoddi4+0x296>
 8000e86:	3902      	subs	r1, #2
 8000e88:	4464      	add	r4, ip
 8000e8a:	1ae4      	subs	r4, r4, r3
 8000e8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e90:	e739      	b.n	8000d06 <__udivmoddi4+0xf2>
 8000e92:	4604      	mov	r4, r0
 8000e94:	e6f0      	b.n	8000c78 <__udivmoddi4+0x64>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e706      	b.n	8000ca8 <__udivmoddi4+0x94>
 8000e9a:	45c8      	cmp	r8, r9
 8000e9c:	d2ae      	bcs.n	8000dfc <__udivmoddi4+0x1e8>
 8000e9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ea6:	3801      	subs	r0, #1
 8000ea8:	e7a8      	b.n	8000dfc <__udivmoddi4+0x1e8>
 8000eaa:	4631      	mov	r1, r6
 8000eac:	e7ed      	b.n	8000e8a <__udivmoddi4+0x276>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	e799      	b.n	8000de6 <__udivmoddi4+0x1d2>
 8000eb2:	4630      	mov	r0, r6
 8000eb4:	e7d4      	b.n	8000e60 <__udivmoddi4+0x24c>
 8000eb6:	46d6      	mov	lr, sl
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1a6>
 8000eba:	4463      	add	r3, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e74d      	b.n	8000d5c <__udivmoddi4+0x148>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	4623      	mov	r3, r4
 8000ec4:	4608      	mov	r0, r1
 8000ec6:	e70f      	b.n	8000ce8 <__udivmoddi4+0xd4>
 8000ec8:	3e02      	subs	r6, #2
 8000eca:	4463      	add	r3, ip
 8000ecc:	e730      	b.n	8000d30 <__udivmoddi4+0x11c>
 8000ece:	bf00      	nop

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_d2uiz>:
 8000ed4:	004a      	lsls	r2, r1, #1
 8000ed6:	d211      	bcs.n	8000efc <__aeabi_d2uiz+0x28>
 8000ed8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000edc:	d211      	bcs.n	8000f02 <__aeabi_d2uiz+0x2e>
 8000ede:	d50d      	bpl.n	8000efc <__aeabi_d2uiz+0x28>
 8000ee0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ee4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ee8:	d40e      	bmi.n	8000f08 <__aeabi_d2uiz+0x34>
 8000eea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000eee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ef2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ef6:	fa23 f002 	lsr.w	r0, r3, r2
 8000efa:	4770      	bx	lr
 8000efc:	f04f 0000 	mov.w	r0, #0
 8000f00:	4770      	bx	lr
 8000f02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f06:	d102      	bne.n	8000f0e <__aeabi_d2uiz+0x3a>
 8000f08:	f04f 30ff 	mov.w	r0, #4294967295
 8000f0c:	4770      	bx	lr
 8000f0e:	f04f 0000 	mov.w	r0, #0
 8000f12:	4770      	bx	lr

08000f14 <AD9833_write>:

// MaKE SURE THIS IS DEFINED IN THE main.c FILE
extern SPI_HandleTypeDef hspi1; // SPI handle (Assuming SPI1 is used)


void AD9833_write(uint8_t data_high, uint8_t data_low) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	460a      	mov	r2, r1
 8000f1e:	71fb      	strb	r3, [r7, #7]
 8000f20:	4613      	mov	r3, r2
 8000f22:	71bb      	strb	r3, [r7, #6]
    uint8_t data_out[2] = {data_high, data_low};
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	733b      	strb	r3, [r7, #12]
 8000f28:	79bb      	ldrb	r3, [r7, #6]
 8000f2a:	737b      	strb	r3, [r7, #13]
    

    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;  // CPOL = 1 (Clock idle high)
 8000f2c:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <AD9833_write+0x5c>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // CPHA = 0 (Sample on the falling edge)
 8000f32:	4b0f      	ldr	r3, [pc, #60]	@ (8000f70 <AD9833_write+0x5c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	615a      	str	r2, [r3, #20]
    HAL_SPI_Init(&hspi1); // Restart the SPI module
 8000f38:	480d      	ldr	r0, [pc, #52]	@ (8000f70 <AD9833_write+0x5c>)
 8000f3a:	f003 fb3d 	bl	80045b8 <HAL_SPI_Init>

    HAL_GPIO_WritePin(AD9833_NCS_GPIO_Port, AD9833_NCS_Pin, GPIO_PIN_RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f44:	480b      	ldr	r0, [pc, #44]	@ (8000f74 <AD9833_write+0x60>)
 8000f46:	f002 f89f 	bl	8003088 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, data_out, 2, HAL_MAX_DELAY);
 8000f4a:	f107 010c 	add.w	r1, r7, #12
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f52:	2202      	movs	r2, #2
 8000f54:	4806      	ldr	r0, [pc, #24]	@ (8000f70 <AD9833_write+0x5c>)
 8000f56:	f003 fbb8 	bl	80046ca <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(AD9833_NCS_GPIO_Port, AD9833_NCS_Pin, GPIO_PIN_SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f60:	4804      	ldr	r0, [pc, #16]	@ (8000f74 <AD9833_write+0x60>)
 8000f62:	f002 f891 	bl	8003088 <HAL_GPIO_WritePin>
}
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000070 	.word	0x20000070
 8000f74:	40020c00 	.word	0x40020c00

08000f78 <AD9833_write4>:

void AD9833_write4(uint8_t data_l_high, uint8_t data_l_low, uint8_t data_h_high, uint8_t data_h_low) {
 8000f78:	b590      	push	{r4, r7, lr}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4604      	mov	r4, r0
 8000f80:	4608      	mov	r0, r1
 8000f82:	4611      	mov	r1, r2
 8000f84:	461a      	mov	r2, r3
 8000f86:	4623      	mov	r3, r4
 8000f88:	71fb      	strb	r3, [r7, #7]
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71bb      	strb	r3, [r7, #6]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	717b      	strb	r3, [r7, #5]
 8000f92:	4613      	mov	r3, r2
 8000f94:	713b      	strb	r3, [r7, #4]
    uint8_t data_out[4] = {data_l_high, data_l_low, data_h_high, data_h_low};
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	733b      	strb	r3, [r7, #12]
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	737b      	strb	r3, [r7, #13]
 8000f9e:	797b      	ldrb	r3, [r7, #5]
 8000fa0:	73bb      	strb	r3, [r7, #14]
 8000fa2:	793b      	ldrb	r3, [r7, #4]
 8000fa4:	73fb      	strb	r3, [r7, #15]

    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;  // CPOL = 1 (Clock idle high)
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <AD9833_write4+0x70>)
 8000fa8:	2202      	movs	r2, #2
 8000faa:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // CPHA = 0 (Sample on the falling edge)
 8000fac:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <AD9833_write4+0x70>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	615a      	str	r2, [r3, #20]
    HAL_SPI_Init(&hspi1); // Restart the SPI module
 8000fb2:	480d      	ldr	r0, [pc, #52]	@ (8000fe8 <AD9833_write4+0x70>)
 8000fb4:	f003 fb00 	bl	80045b8 <HAL_SPI_Init>

    HAL_GPIO_WritePin(AD9833_NCS_GPIO_Port, AD9833_NCS_Pin, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fbe:	480b      	ldr	r0, [pc, #44]	@ (8000fec <AD9833_write4+0x74>)
 8000fc0:	f002 f862 	bl	8003088 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, data_out, 4, HAL_MAX_DELAY);
 8000fc4:	f107 010c 	add.w	r1, r7, #12
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	2204      	movs	r2, #4
 8000fce:	4806      	ldr	r0, [pc, #24]	@ (8000fe8 <AD9833_write4+0x70>)
 8000fd0:	f003 fb7b 	bl	80046ca <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(AD9833_NCS_GPIO_Port, AD9833_NCS_Pin, GPIO_PIN_SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fda:	4804      	ldr	r0, [pc, #16]	@ (8000fec <AD9833_write4+0x74>)
 8000fdc:	f002 f854 	bl	8003088 <HAL_GPIO_WritePin>
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd90      	pop	{r4, r7, pc}
 8000fe8:	20000070 	.word	0x20000070
 8000fec:	40020c00 	.word	0x40020c00

08000ff0 <AD9833_set_freq>:

void AD9833_set_freq(float f) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
    AD9833_write(0b00100000, 0b10000000); // Control reg, start reset
 8000ffa:	2180      	movs	r1, #128	@ 0x80
 8000ffc:	2020      	movs	r0, #32
 8000ffe:	f7ff ff89 	bl	8000f14 <AD9833_write>

    uint64_t FRQREG = (uint64_t)((f * (1 << 28)) / MASTER_CLK);
 8001002:	edd7 7a01 	vldr	s15, [r7, #4]
 8001006:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800109c <AD9833_set_freq+0xac>
 800100a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80010a0 <AD9833_set_freq+0xb0>
 8001012:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001016:	ee16 0a90 	vmov	r0, s13
 800101a:	f7ff fddb 	bl	8000bd4 <__aeabi_f2ulz>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Lower bytes
    uint16_t FL = FRQREG & 0x3FFF;
 8001026:	8a3b      	ldrh	r3, [r7, #16]
 8001028:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800102c:	81fb      	strh	r3, [r7, #14]
    uint8_t Llb = FL & 0xFF;
 800102e:	89fb      	ldrh	r3, [r7, #14]
 8001030:	737b      	strb	r3, [r7, #13]
    uint8_t Lhb = ((FL >> 8) & 0x3F) | 0b01000000;
 8001032:	89fb      	ldrh	r3, [r7, #14]
 8001034:	0a1b      	lsrs	r3, r3, #8
 8001036:	b29b      	uxth	r3, r3
 8001038:	b25b      	sxtb	r3, r3
 800103a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800103e:	b25b      	sxtb	r3, r3
 8001040:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001044:	b25b      	sxtb	r3, r3
 8001046:	733b      	strb	r3, [r7, #12]

    // Higher bytes
    uint16_t FH = (FRQREG >> 14) & 0x3FFF;
 8001048:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	0b82      	lsrs	r2, r0, #14
 8001056:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 800105a:	0b8b      	lsrs	r3, r1, #14
 800105c:	b293      	uxth	r3, r2
 800105e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001062:	817b      	strh	r3, [r7, #10]
    uint8_t Hlb = FH & 0xFF;
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	727b      	strb	r3, [r7, #9]
    uint8_t Hhb = ((FH >> 8) & 0x3F) | 0b01000000;
 8001068:	897b      	ldrh	r3, [r7, #10]
 800106a:	0a1b      	lsrs	r3, r3, #8
 800106c:	b29b      	uxth	r3, r3
 800106e:	b25b      	sxtb	r3, r3
 8001070:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001074:	b25b      	sxtb	r3, r3
 8001076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800107a:	b25b      	sxtb	r3, r3
 800107c:	723b      	strb	r3, [r7, #8]

    AD9833_write4(Lhb, Llb, Hhb, Hlb);
 800107e:	7a7b      	ldrb	r3, [r7, #9]
 8001080:	7a3a      	ldrb	r2, [r7, #8]
 8001082:	7b79      	ldrb	r1, [r7, #13]
 8001084:	7b38      	ldrb	r0, [r7, #12]
 8001086:	f7ff ff77 	bl	8000f78 <AD9833_write4>

    AD9833_write(0b00100000, 0b00000000); // Control reg, finish reset and configure IC
 800108a:	2100      	movs	r1, #0
 800108c:	2020      	movs	r0, #32
 800108e:	f7ff ff41 	bl	8000f14 <AD9833_write>
}
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	4d800000 	.word	0x4d800000
 80010a0:	4bbebc20 	.word	0x4bbebc20

080010a4 <ADC_Channel0>:

// MaKE SURE THIS IS DEFINED IN THE main.c FILE
extern SPI_HandleTypeDef hspi1; // SPI handle (Assuming SPI1 is used)

// Function to read from ADC Channel 0 (CH0)
float ADC_Channel0(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af02      	add	r7, sp, #8
    uint8_t data_out[2] = { MCP3202_CH0, 0x00 };
 80010aa:	23d0      	movs	r3, #208	@ 0xd0
 80010ac:	80bb      	strh	r3, [r7, #4]
    uint8_t data_in[2] = { 0x00, 0x00 };
 80010ae:	2300      	movs	r3, #0
 80010b0:	803b      	strh	r3, [r7, #0]


    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;   // CPOL = 0 (Clock idle Low)
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <ADC_Channel0+0x90>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // CPHA = 0 (Sample on the falling edge)
 80010b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <ADC_Channel0+0x90>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
    HAL_SPI_Init(&hspi1); // Restart the SPI module
 80010be:	481d      	ldr	r0, [pc, #116]	@ (8001134 <ADC_Channel0+0x90>)
 80010c0:	f003 fa7a 	bl	80045b8 <HAL_SPI_Init>

    // Transmit and receive data via SPI
    HAL_GPIO_WritePin(MCP3202_NCS_GPIO_Port, MCP3202_NCS_Pin, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010ca:	481b      	ldr	r0, [pc, #108]	@ (8001138 <ADC_Channel0+0x94>)
 80010cc:	f001 ffdc 	bl	8003088 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, data_out, data_in, 2, HAL_MAX_DELAY);
 80010d0:	463a      	mov	r2, r7
 80010d2:	1d39      	adds	r1, r7, #4
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2302      	movs	r3, #2
 80010dc:	4815      	ldr	r0, [pc, #84]	@ (8001134 <ADC_Channel0+0x90>)
 80010de:	f003 fc38 	bl	8004952 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(MCP3202_NCS_GPIO_Port, MCP3202_NCS_Pin, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010e8:	4813      	ldr	r0, [pc, #76]	@ (8001138 <ADC_Channel0+0x94>)
 80010ea:	f001 ffcd 	bl	8003088 <HAL_GPIO_WritePin>

    // Combine the received bytes to form the 12-bit ADC value
    uint16_t adc_value = ((data_in[0] & 0x0F) << 8) | data_in[1];
 80010ee:	783b      	ldrb	r3, [r7, #0]
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	787b      	ldrb	r3, [r7, #1]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21b      	sxth	r3, r3
 8001102:	81fb      	strh	r3, [r7, #14]

    // Calculate the voltage based on the 3.3V reference and 12-bit ADC resolution
    float voltage = 3.3f * adc_value / (float)(1 << 11); // 12-bit resolution (2^12)
 8001104:	89fb      	ldrh	r3, [r7, #14]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800110e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800113c <ADC_Channel0+0x98>
 8001112:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001116:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001140 <ADC_Channel0+0x9c>
 800111a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800111e:	edc7 7a02 	vstr	s15, [r7, #8]

    return voltage;
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	ee07 3a90 	vmov	s15, r3
}
 8001128:	eeb0 0a67 	vmov.f32	s0, s15
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000070 	.word	0x20000070
 8001138:	40020c00 	.word	0x40020c00
 800113c:	40533333 	.word	0x40533333
 8001140:	45000000 	.word	0x45000000

08001144 <ADC_Channel1>:

// Function to read from ADC Channel 1 (CH1)
float ADC_Channel1(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af02      	add	r7, sp, #8
    uint8_t data_out[2] = { MCP3202_CH1, 0x00 };
 800114a:	23f0      	movs	r3, #240	@ 0xf0
 800114c:	80bb      	strh	r3, [r7, #4]
    uint8_t data_in[2] = { 0x00, 0x00 };
 800114e:	2300      	movs	r3, #0
 8001150:	803b      	strh	r3, [r7, #0]


    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;   // CPOL = 0 (Clock idle Low)
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <ADC_Channel1+0x90>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // CPHA = 0 (Sample on the falling edge)
 8001158:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <ADC_Channel1+0x90>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
    HAL_SPI_Init(&hspi1); // Restart the SPI module
 800115e:	481d      	ldr	r0, [pc, #116]	@ (80011d4 <ADC_Channel1+0x90>)
 8001160:	f003 fa2a 	bl	80045b8 <HAL_SPI_Init>

    // Transmit and receive data via SPI
    HAL_GPIO_WritePin(MCP3202_NCS_GPIO_Port, MCP3202_NCS_Pin, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800116a:	481b      	ldr	r0, [pc, #108]	@ (80011d8 <ADC_Channel1+0x94>)
 800116c:	f001 ff8c 	bl	8003088 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, data_out, data_in, 2, HAL_MAX_DELAY);
 8001170:	463a      	mov	r2, r7
 8001172:	1d39      	adds	r1, r7, #4
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2302      	movs	r3, #2
 800117c:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <ADC_Channel1+0x90>)
 800117e:	f003 fbe8 	bl	8004952 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(MCP3202_NCS_GPIO_Port, MCP3202_NCS_Pin, GPIO_PIN_SET);
 8001182:	2201      	movs	r2, #1
 8001184:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001188:	4813      	ldr	r0, [pc, #76]	@ (80011d8 <ADC_Channel1+0x94>)
 800118a:	f001 ff7d 	bl	8003088 <HAL_GPIO_WritePin>

    // Combine the received bytes to form the 12-bit ADC value
    uint16_t adc_value = ((data_in[0] & 0x0F) << 8) | data_in[1];
 800118e:	783b      	ldrb	r3, [r7, #0]
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b21b      	sxth	r3, r3
 8001194:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001198:	b21a      	sxth	r2, r3
 800119a:	787b      	ldrb	r3, [r7, #1]
 800119c:	b21b      	sxth	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	81fb      	strh	r3, [r7, #14]

    // Calculate the voltage based on the 3.3V reference and 12-bit ADC resolution
    float voltage = 3.3f * adc_value / (float)(1 << 11); // 12-bit resolution (2^12)
 80011a4:	89fb      	ldrh	r3, [r7, #14]
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80011dc <ADC_Channel1+0x98>
 80011b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011b6:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80011e0 <ADC_Channel1+0x9c>
 80011ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011be:	edc7 7a02 	vstr	s15, [r7, #8]

    return voltage;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	ee07 3a90 	vmov	s15, r3
}
 80011c8:	eeb0 0a67 	vmov.f32	s0, s15
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000070 	.word	0x20000070
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	40533333 	.word	0x40533333
 80011e0:	45000000 	.word	0x45000000

080011e4 <Get_Time_us.0>:


  __HAL_TIM_SET_COUNTER(&htim2, 0);
  HAL_TIM_Base_Start(&htim2);

  uint32_t Get_Time_us(void) {
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	f8c7 c004 	str.w	ip, [r7, #4]
	    return __HAL_TIM_GET_COUNTER(&htim2); // Read timer
 80011ee:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <Get_Time_us.0+0x1c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  }
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	200000c8 	.word	0x200000c8
 8001204:	00000000 	.word	0x00000000

08001208 <main>:
{
 8001208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800120c:	b0ac      	sub	sp, #176	@ 0xb0
 800120e:	af02      	add	r7, sp, #8
int main(void)
 8001210:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001214:	643b      	str	r3, [r7, #64]	@ 0x40
  HAL_Init();
 8001216:	f001 f989 	bl	800252c <HAL_Init>
  SystemClock_Config();
 800121a:	f000 facf 	bl	80017bc <SystemClock_Config>
  MX_GPIO_Init();
 800121e:	f000 fc65 	bl	8001aec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001222:	f000 fc0b 	bl	8001a3c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001226:	f000 fc33 	bl	8001a90 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 800122a:	f000 fb33 	bl	8001894 <MX_ADC1_Init>
  MX_SPI1_Init();
 800122e:	f000 fb83 	bl	8001938 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001232:	f000 fbb7 	bl	80019a4 <MX_TIM2_Init>
  float frequency = 10000;
 8001236:	4b8d      	ldr	r3, [pc, #564]	@ (800146c <main+0x264>)
 8001238:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  AD9833_set_freq(frequency);
 800123c:	ed97 0a24 	vldr	s0, [r7, #144]	@ 0x90
 8001240:	f7ff fed6 	bl	8000ff0 <AD9833_set_freq>
  AD9833_set_freq(frequency);
 8001244:	ed97 0a24 	vldr	s0, [r7, #144]	@ 0x90
 8001248:	f7ff fed2 	bl	8000ff0 <AD9833_set_freq>
  int n_points = 1000;
 800124c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001250:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  int sample_delay = 1;
 8001254:	2301      	movs	r3, #1
 8001256:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  int i = 0; // Array index counter
 800125a:	2300      	movs	r3, #0
 800125c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  float ch0_data[n_points];
 8001260:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001264:	1e4b      	subs	r3, r1, #1
 8001266:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800126a:	460a      	mov	r2, r1
 800126c:	2300      	movs	r3, #0
 800126e:	4614      	mov	r4, r2
 8001270:	461d      	mov	r5, r3
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	016b      	lsls	r3, r5, #5
 800127c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001280:	0162      	lsls	r2, r4, #5
 8001282:	460a      	mov	r2, r1
 8001284:	2300      	movs	r3, #0
 8001286:	4690      	mov	r8, r2
 8001288:	4699      	mov	r9, r3
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001296:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800129a:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800129e:	460b      	mov	r3, r1
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	3307      	adds	r3, #7
 80012a4:	08db      	lsrs	r3, r3, #3
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	ebad 0d03 	sub.w	sp, sp, r3
 80012ac:	ab02      	add	r3, sp, #8
 80012ae:	3303      	adds	r3, #3
 80012b0:	089b      	lsrs	r3, r3, #2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  float ch0_time[n_points];
 80012b6:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80012ba:	1e4b      	subs	r3, r1, #1
 80012bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80012be:	460a      	mov	r2, r1
 80012c0:	2300      	movs	r3, #0
 80012c2:	4692      	mov	sl, r2
 80012c4:	469b      	mov	fp, r3
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	f04f 0300 	mov.w	r3, #0
 80012ce:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80012d2:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80012d6:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80012da:	460a      	mov	r2, r1
 80012dc:	2300      	movs	r3, #0
 80012de:	623a      	str	r2, [r7, #32]
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80012ee:	4628      	mov	r0, r5
 80012f0:	0143      	lsls	r3, r0, #5
 80012f2:	4620      	mov	r0, r4
 80012f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80012f8:	4620      	mov	r0, r4
 80012fa:	0142      	lsls	r2, r0, #5
 80012fc:	460b      	mov	r3, r1
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	3307      	adds	r3, #7
 8001302:	08db      	lsrs	r3, r3, #3
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	ebad 0d03 	sub.w	sp, sp, r3
 800130a:	ab02      	add	r3, sp, #8
 800130c:	3303      	adds	r3, #3
 800130e:	089b      	lsrs	r3, r3, #2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	677b      	str	r3, [r7, #116]	@ 0x74
  memset(ch0_data, 0, n_points);  // Set all bytes in the array to 0
 8001314:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001318:	461a      	mov	r2, r3
 800131a:	2100      	movs	r1, #0
 800131c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800131e:	f004 ffd2 	bl	80062c6 <memset>
  memset(ch0_time, 0, n_points);  // Set all bytes in the array to 0
 8001322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001326:	461a      	mov	r2, r3
 8001328:	2100      	movs	r1, #0
 800132a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800132c:	f004 ffcb 	bl	80062c6 <memset>
  float ch1_data[n_points];
 8001330:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001334:	1e4b      	subs	r3, r1, #1
 8001336:	673b      	str	r3, [r7, #112]	@ 0x70
 8001338:	460a      	mov	r2, r1
 800133a:	2300      	movs	r3, #0
 800133c:	61ba      	str	r2, [r7, #24]
 800133e:	61fb      	str	r3, [r7, #28]
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	f04f 0300 	mov.w	r3, #0
 8001348:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800134c:	4628      	mov	r0, r5
 800134e:	0143      	lsls	r3, r0, #5
 8001350:	4620      	mov	r0, r4
 8001352:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001356:	4620      	mov	r0, r4
 8001358:	0142      	lsls	r2, r0, #5
 800135a:	460a      	mov	r2, r1
 800135c:	2300      	movs	r3, #0
 800135e:	613a      	str	r2, [r7, #16]
 8001360:	617b      	str	r3, [r7, #20]
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800136e:	4628      	mov	r0, r5
 8001370:	0143      	lsls	r3, r0, #5
 8001372:	4620      	mov	r0, r4
 8001374:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001378:	4620      	mov	r0, r4
 800137a:	0142      	lsls	r2, r0, #5
 800137c:	460b      	mov	r3, r1
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	3307      	adds	r3, #7
 8001382:	08db      	lsrs	r3, r3, #3
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	ebad 0d03 	sub.w	sp, sp, r3
 800138a:	ab02      	add	r3, sp, #8
 800138c:	3303      	adds	r3, #3
 800138e:	089b      	lsrs	r3, r3, #2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	66fb      	str	r3, [r7, #108]	@ 0x6c
  float ch1_time[n_points];
 8001394:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001398:	1e4b      	subs	r3, r1, #1
 800139a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800139c:	460a      	mov	r2, r1
 800139e:	2300      	movs	r3, #0
 80013a0:	60ba      	str	r2, [r7, #8]
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80013b0:	4628      	mov	r0, r5
 80013b2:	0143      	lsls	r3, r0, #5
 80013b4:	4620      	mov	r0, r4
 80013b6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80013ba:	4620      	mov	r0, r4
 80013bc:	0142      	lsls	r2, r0, #5
 80013be:	460a      	mov	r2, r1
 80013c0:	2300      	movs	r3, #0
 80013c2:	603a      	str	r2, [r7, #0]
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80013d2:	4628      	mov	r0, r5
 80013d4:	0143      	lsls	r3, r0, #5
 80013d6:	4620      	mov	r0, r4
 80013d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80013dc:	4620      	mov	r0, r4
 80013de:	0142      	lsls	r2, r0, #5
 80013e0:	460b      	mov	r3, r1
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	3307      	adds	r3, #7
 80013e6:	08db      	lsrs	r3, r3, #3
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	ebad 0d03 	sub.w	sp, sp, r3
 80013ee:	ab02      	add	r3, sp, #8
 80013f0:	3303      	adds	r3, #3
 80013f2:	089b      	lsrs	r3, r3, #2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	667b      	str	r3, [r7, #100]	@ 0x64
  memset(ch1_time, 0, n_points);  // Set all bytes in the array to 0
 80013f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013fc:	461a      	mov	r2, r3
 80013fe:	2100      	movs	r1, #0
 8001400:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001402:	f004 ff60 	bl	80062c6 <memset>
  memset(ch1_data, 0, n_points);  // Set all bytes in the array to 0
 8001406:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800140a:	461a      	mov	r2, r3
 800140c:	2100      	movs	r1, #0
 800140e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001410:	f004 ff59 	bl	80062c6 <memset>
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001414:	4b16      	ldr	r3, [pc, #88]	@ (8001470 <main+0x268>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2200      	movs	r2, #0
 800141a:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 800141c:	4814      	ldr	r0, [pc, #80]	@ (8001470 <main+0x268>)
 800141e:	f003 fd6d 	bl	8004efc <HAL_TIM_Base_Start>

  start_time = Get_Time_us();
 8001422:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001426:	469c      	mov	ip, r3
 8001428:	f7ff fedc 	bl	80011e4 <Get_Time_us.0>
 800142c:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

  void wait_us(uint32_t w) {
	  uint32_t s = Get_Time_us();
  }

  float load_amplitude = 0;
 8001430:	f04f 0300 	mov.w	r3, #0
 8001434:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float load_phase = 0;
 8001436:	f04f 0300 	mov.w	r3, #0
 800143a:	63bb      	str	r3, [r7, #56]	@ 0x38
  float load_offset = 0;
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	637b      	str	r3, [r7, #52]	@ 0x34

  float shunt_amplitude = 0;
 8001442:	f04f 0300 	mov.w	r3, #0
 8001446:	633b      	str	r3, [r7, #48]	@ 0x30
  float shunt_phase = 0;
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  float shunt_offset = 0;
 800144e:	f04f 0300 	mov.w	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float avg = 0;
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	  int cycles = 1000;
 800145c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001460:	663b      	str	r3, [r7, #96]	@ 0x60
	  for (int i = 0; i < cycles; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001468:	e183      	b.n	8001772 <main+0x56a>
 800146a:	bf00      	nop
 800146c:	461c4000 	.word	0x461c4000
 8001470:	200000c8 	.word	0x200000c8
		  int samples = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		  uint32_t s = Get_Time_us();
 800147a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800147e:	469c      	mov	ip, r3
 8001480:	f7ff feb0 	bl	80011e4 <Get_Time_us.0>
 8001484:	65f8      	str	r0, [r7, #92]	@ 0x5c
		  do { // Ensures that sample time is no longer than one period of a sine wave
			  //	  HAL_Delay(sample_delay);
			  ch0_data[samples] = ADC_Channel0();
 8001486:	f7ff fe0d 	bl	80010a4 <ADC_Channel0>
 800148a:	eef0 7a40 	vmov.f32	s15, s0
 800148e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001490:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	edc3 7a00 	vstr	s15, [r3]
			  ch0_time[samples] = ((double)(Get_Time_us() - start_time)) / 1e6;
 800149c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014a0:	469c      	mov	ip, r3
 80014a2:	f7ff fe9f 	bl	80011e4 <Get_Time_us.0>
 80014a6:	4602      	mov	r2, r0
 80014a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe ffec 	bl	800048c <__aeabi_ui2d>
 80014b4:	a3bf      	add	r3, pc, #764	@ (adr r3, 80017b4 <main+0x5ac>)
 80014b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ba:	f7ff f98b 	bl	80007d4 <__aeabi_ddiv>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	4610      	mov	r0, r2
 80014c4:	4619      	mov	r1, r3
 80014c6:	f7ff fb1d 	bl	8000b04 <__aeabi_d2f>
 80014ca:	4601      	mov	r1, r0
 80014cc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80014ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	6019      	str	r1, [r3, #0]
		//	  HAL_Delay(sample_delay);
			  ch1_data[samples] = ADC_Channel1();
 80014d8:	f7ff fe34 	bl	8001144 <ADC_Channel1>
 80014dc:	eef0 7a40 	vmov.f32	s15, s0
 80014e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80014e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	edc3 7a00 	vstr	s15, [r3]
			  ch1_time[samples] = ((double)(Get_Time_us() - start_time)) / 1e6;
 80014ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014f2:	469c      	mov	ip, r3
 80014f4:	f7ff fe76 	bl	80011e4 <Get_Time_us.0>
 80014f8:	4602      	mov	r2, r0
 80014fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	4618      	mov	r0, r3
 8001502:	f7fe ffc3 	bl	800048c <__aeabi_ui2d>
 8001506:	a3ab      	add	r3, pc, #684	@ (adr r3, 80017b4 <main+0x5ac>)
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	f7ff f962 	bl	80007d4 <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff faf4 	bl	8000b04 <__aeabi_d2f>
 800151c:	4601      	mov	r1, r0
 800151e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	6019      	str	r1, [r3, #0]

			  samples++;
 800152a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800152e:	3301      	adds	r3, #1
 8001530:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		  } while((float)(Get_Time_us() - s) < 1 * 1e6 / frequency);
 8001534:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001538:	469c      	mov	ip, r3
 800153a:	f7ff fe53 	bl	80011e4 <Get_Time_us.0>
 800153e:	4602      	mov	r2, r0
 8001540:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	ee07 3a90 	vmov	s15, r3
 8001548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154c:	ee17 0a90 	vmov	r0, s15
 8001550:	f7fe ffbe 	bl	80004d0 <__aeabi_f2d>
 8001554:	4604      	mov	r4, r0
 8001556:	460d      	mov	r5, r1
 8001558:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800155c:	f7fe ffb8 	bl	80004d0 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	a193      	add	r1, pc, #588	@ (adr r1, 80017b4 <main+0x5ac>)
 8001566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800156a:	f7ff f933 	bl	80007d4 <__aeabi_ddiv>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7ff fa75 	bl	8000a64 <__aeabi_dcmplt>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d182      	bne.n	8001486 <main+0x27e>

		  fitSineWave(ch0_data, ch0_time, samples, frequency, &load_amplitude, &load_phase, &load_offset);
 8001580:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001584:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4613      	mov	r3, r2
 8001592:	ed97 0a24 	vldr	s0, [r7, #144]	@ 0x90
 8001596:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800159a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800159c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800159e:	f000 fcb9 	bl	8001f14 <fitSineWave>
		  fitSineWave(ch1_data, ch1_time, samples, frequency, &shunt_amplitude, &shunt_phase, &shunt_offset);
 80015a2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80015a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	4613      	mov	r3, r2
 80015b4:	ed97 0a24 	vldr	s0, [r7, #144]	@ 0x90
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80015be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80015c0:	f000 fca8 	bl	8001f14 <fitSineWave>

		  float shunt_resistance = 1000;
 80015c4:	4b78      	ldr	r3, [pc, #480]	@ (80017a8 <main+0x5a0>)
 80015c6:	65bb      	str	r3, [r7, #88]	@ 0x58
		  float impedance_magnitude = (load_amplitude / (shunt_amplitude / shunt_resistance));
 80015c8:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80015cc:	ed97 6a0c 	vldr	s12, [r7, #48]	@ 0x30
 80015d0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80015d4:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80015d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015dc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		  float impedance_angle = (load_phase - shunt_phase);
 80015e0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80015e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ec:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		  if (impedance_angle > M_PI) {
 80015f0:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80015f4:	f7fe ff6c 	bl	80004d0 <__aeabi_f2d>
 80015f8:	a367      	add	r3, pc, #412	@ (adr r3, 8001798 <main+0x590>)
 80015fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fe:	f7ff fa4f 	bl	8000aa0 <__aeabi_dcmpgt>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d011      	beq.n	800162c <main+0x424>
			  impedance_angle -= 2 * M_PI;
 8001608:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800160c:	f7fe ff60 	bl	80004d0 <__aeabi_f2d>
 8001610:	a363      	add	r3, pc, #396	@ (adr r3, 80017a0 <main+0x598>)
 8001612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001616:	f7fe fdfb 	bl	8000210 <__aeabi_dsub>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	f7ff fa6f 	bl	8000b04 <__aeabi_d2f>
 8001626:	4603      	mov	r3, r0
 8001628:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		  }
		  float resistance = impedance_magnitude * cos(impedance_angle) - shunt_resistance;
 800162c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800162e:	f7fe ff4f 	bl	80004d0 <__aeabi_f2d>
 8001632:	4604      	mov	r4, r0
 8001634:	460d      	mov	r5, r1
 8001636:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800163a:	f7fe ff49 	bl	80004d0 <__aeabi_f2d>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	ec43 2b10 	vmov	d0, r2, r3
 8001646:	f004 fe6b 	bl	8006320 <cos>
 800164a:	ec53 2b10 	vmov	r2, r3, d0
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7fe ff95 	bl	8000580 <__aeabi_dmul>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4614      	mov	r4, r2
 800165c:	461d      	mov	r5, r3
 800165e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001660:	f7fe ff36 	bl	80004d0 <__aeabi_f2d>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4620      	mov	r0, r4
 800166a:	4629      	mov	r1, r5
 800166c:	f7fe fdd0 	bl	8000210 <__aeabi_dsub>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f7ff fa44 	bl	8000b04 <__aeabi_d2f>
 800167c:	4603      	mov	r3, r0
 800167e:	653b      	str	r3, [r7, #80]	@ 0x50
		  float reactance = impedance_magnitude * sin(impedance_angle);
 8001680:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001682:	f7fe ff25 	bl	80004d0 <__aeabi_f2d>
 8001686:	4604      	mov	r4, r0
 8001688:	460d      	mov	r5, r1
 800168a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800168e:	f7fe ff1f 	bl	80004d0 <__aeabi_f2d>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	ec43 2b10 	vmov	d0, r2, r3
 800169a:	f004 fe9d 	bl	80063d8 <sin>
 800169e:	ec53 2b10 	vmov	r2, r3, d0
 80016a2:	4620      	mov	r0, r4
 80016a4:	4629      	mov	r1, r5
 80016a6:	f7fe ff6b 	bl	8000580 <__aeabi_dmul>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	f7ff fa27 	bl	8000b04 <__aeabi_d2f>
 80016b6:	4603      	mov	r3, r0
 80016b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  float inductance = reactance / (2 * M_PI * frequency);
 80016ba:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016bc:	f7fe ff08 	bl	80004d0 <__aeabi_f2d>
 80016c0:	4604      	mov	r4, r0
 80016c2:	460d      	mov	r5, r1
 80016c4:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80016c8:	f7fe ff02 	bl	80004d0 <__aeabi_f2d>
 80016cc:	a334      	add	r3, pc, #208	@ (adr r3, 80017a0 <main+0x598>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ff55 	bl	8000580 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7ff f879 	bl	80007d4 <__aeabi_ddiv>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff fa0b 	bl	8000b04 <__aeabi_d2f>
 80016ee:	4603      	mov	r3, r0
 80016f0:	64bb      	str	r3, [r7, #72]	@ 0x48
		  float capacitance = - 1 / (2 * M_PI * frequency * reactance);
 80016f2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80016f6:	f7fe feeb 	bl	80004d0 <__aeabi_f2d>
 80016fa:	a329      	add	r3, pc, #164	@ (adr r3, 80017a0 <main+0x598>)
 80016fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001700:	f7fe ff3e 	bl	8000580 <__aeabi_dmul>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4614      	mov	r4, r2
 800170a:	461d      	mov	r5, r3
 800170c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800170e:	f7fe fedf 	bl	80004d0 <__aeabi_f2d>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4620      	mov	r0, r4
 8001718:	4629      	mov	r1, r5
 800171a:	f7fe ff31 	bl	8000580 <__aeabi_dmul>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	f04f 0000 	mov.w	r0, #0
 8001726:	4921      	ldr	r1, [pc, #132]	@ (80017ac <main+0x5a4>)
 8001728:	f7ff f854 	bl	80007d4 <__aeabi_ddiv>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4610      	mov	r0, r2
 8001732:	4619      	mov	r1, r3
 8001734:	f7ff f9e6 	bl	8000b04 <__aeabi_d2f>
 8001738:	4603      	mov	r3, r0
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
		  samples = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001742:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <main+0x5a8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2200      	movs	r2, #0
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24
		  start_time = Get_Time_us();
 800174a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800174e:	469c      	mov	ip, r3
 8001750:	f7ff fd48 	bl	80011e4 <Get_Time_us.0>
 8001754:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
		  avg += capacitance;
 8001758:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 800175c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001760:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001764:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
	  for (int i = 0; i < cycles; i++) {
 8001768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800176c:	3301      	adds	r3, #1
 800176e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001772:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001776:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001778:	429a      	cmp	r2, r3
 800177a:	f6ff ae7b 	blt.w	8001474 <main+0x26c>
	  }
	  avg = avg / cycles;
 800177e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001788:	edd7 6a28 	vldr	s13, [r7, #160]	@ 0xa0
 800178c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001790:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
  {
 8001794:	e65e      	b.n	8001454 <main+0x24c>
 8001796:	bf00      	nop
 8001798:	54442d18 	.word	0x54442d18
 800179c:	400921fb 	.word	0x400921fb
 80017a0:	54442d18 	.word	0x54442d18
 80017a4:	401921fb 	.word	0x401921fb
 80017a8:	447a0000 	.word	0x447a0000
 80017ac:	bff00000 	.word	0xbff00000
 80017b0:	200000c8 	.word	0x200000c8
 80017b4:	00000000 	.word	0x00000000
 80017b8:	412e8480 	.word	0x412e8480

080017bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b094      	sub	sp, #80	@ 0x50
 80017c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	2234      	movs	r2, #52	@ 0x34
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f004 fd7b 	bl	80062c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e0:	2300      	movs	r3, #0
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	4b29      	ldr	r3, [pc, #164]	@ (800188c <SystemClock_Config+0xd0>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	4a28      	ldr	r2, [pc, #160]	@ (800188c <SystemClock_Config+0xd0>)
 80017ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f0:	4b26      	ldr	r3, [pc, #152]	@ (800188c <SystemClock_Config+0xd0>)
 80017f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017fc:	2300      	movs	r3, #0
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	4b23      	ldr	r3, [pc, #140]	@ (8001890 <SystemClock_Config+0xd4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a22      	ldr	r2, [pc, #136]	@ (8001890 <SystemClock_Config+0xd4>)
 8001806:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <SystemClock_Config+0xd4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001814:	603b      	str	r3, [r7, #0]
 8001816:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001818:	2301      	movs	r3, #1
 800181a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800181c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001820:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001822:	2302      	movs	r3, #2
 8001824:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001826:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800182a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800182c:	2304      	movs	r3, #4
 800182e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001830:	23a8      	movs	r3, #168	@ 0xa8
 8001832:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001834:	2302      	movs	r3, #2
 8001836:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001838:	2307      	movs	r3, #7
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800183c:	2302      	movs	r3, #2
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4618      	mov	r0, r3
 8001846:	f002 fc19 	bl	800407c <HAL_RCC_OscConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001850:	f000 fa28 	bl	8001ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001854:	230f      	movs	r3, #15
 8001856:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001858:	2302      	movs	r3, #2
 800185a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001860:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001864:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001866:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	2105      	movs	r1, #5
 8001872:	4618      	mov	r0, r3
 8001874:	f001 fd8e 	bl	8003394 <HAL_RCC_ClockConfig>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800187e:	f000 fa11 	bl	8001ca4 <Error_Handler>
  }
}
 8001882:	bf00      	nop
 8001884:	3750      	adds	r7, #80	@ 0x50
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800
 8001890:	40007000 	.word	0x40007000

08001894 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800189a:	463b      	mov	r3, r7
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018a6:	4b21      	ldr	r3, [pc, #132]	@ (800192c <MX_ADC1_Init+0x98>)
 80018a8:	4a21      	ldr	r2, [pc, #132]	@ (8001930 <MX_ADC1_Init+0x9c>)
 80018aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_ADC1_Init+0x98>)
 80018ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <MX_ADC1_Init+0x98>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_ADC1_Init+0x98>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_ADC1_Init+0x98>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_ADC1_Init+0x98>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018ce:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_ADC1_Init+0x98>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018d4:	4b15      	ldr	r3, [pc, #84]	@ (800192c <MX_ADC1_Init+0x98>)
 80018d6:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <MX_ADC1_Init+0xa0>)
 80018d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018da:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_ADC1_Init+0x98>)
 80018dc:	2200      	movs	r2, #0
 80018de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018e0:	4b12      	ldr	r3, [pc, #72]	@ (800192c <MX_ADC1_Init+0x98>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018e6:	4b11      	ldr	r3, [pc, #68]	@ (800192c <MX_ADC1_Init+0x98>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018ee:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <MX_ADC1_Init+0x98>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018f4:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_ADC1_Init+0x98>)
 80018f6:	f000 feaf 	bl	8002658 <HAL_ADC_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001900:	f000 f9d0 	bl	8001ca4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001904:	2309      	movs	r3, #9
 8001906:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001908:	2301      	movs	r3, #1
 800190a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001910:	463b      	mov	r3, r7
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	@ (800192c <MX_ADC1_Init+0x98>)
 8001916:	f000 fee3 	bl	80026e0 <HAL_ADC_ConfigChannel>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001920:	f000 f9c0 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000028 	.word	0x20000028
 8001930:	40012000 	.word	0x40012000
 8001934:	0f000001 	.word	0x0f000001

08001938 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800193c:	4b17      	ldr	r3, [pc, #92]	@ (800199c <MX_SPI1_Init+0x64>)
 800193e:	4a18      	ldr	r2, [pc, #96]	@ (80019a0 <MX_SPI1_Init+0x68>)
 8001940:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001942:	4b16      	ldr	r3, [pc, #88]	@ (800199c <MX_SPI1_Init+0x64>)
 8001944:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001948:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800194a:	4b14      	ldr	r3, [pc, #80]	@ (800199c <MX_SPI1_Init+0x64>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_SPI1_Init+0x64>)
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001956:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_SPI1_Init+0x64>)
 8001958:	2202      	movs	r2, #2
 800195a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_SPI1_Init+0x64>)
 800195e:	2200      	movs	r2, #0
 8001960:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_SPI1_Init+0x64>)
 8001964:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001968:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800196a:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_SPI1_Init+0x64>)
 800196c:	2238      	movs	r2, #56	@ 0x38
 800196e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <MX_SPI1_Init+0x64>)
 8001972:	2200      	movs	r2, #0
 8001974:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_SPI1_Init+0x64>)
 8001978:	2200      	movs	r2, #0
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_SPI1_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_SPI1_Init+0x64>)
 8001984:	220a      	movs	r2, #10
 8001986:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <MX_SPI1_Init+0x64>)
 800198a:	f002 fe15 	bl	80045b8 <HAL_SPI_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001994:	f000 f986 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000070 	.word	0x20000070
 80019a0:	40013000 	.word	0x40013000

080019a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019aa:	f107 0308 	add.w	r3, r7, #8
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b8:	463b      	mov	r3, r7
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019ca:	2253      	movs	r2, #83	@ 0x53
 80019cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019d4:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019d6:	f04f 32ff 	mov.w	r2, #4294967295
 80019da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019e4:	2280      	movs	r2, #128	@ 0x80
 80019e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019e8:	4813      	ldr	r0, [pc, #76]	@ (8001a38 <MX_TIM2_Init+0x94>)
 80019ea:	f003 fa37 	bl	8004e5c <HAL_TIM_Base_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80019f4:	f000 f956 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019fe:	f107 0308 	add.w	r3, r7, #8
 8001a02:	4619      	mov	r1, r3
 8001a04:	480c      	ldr	r0, [pc, #48]	@ (8001a38 <MX_TIM2_Init+0x94>)
 8001a06:	f003 fbd1 	bl	80051ac <HAL_TIM_ConfigClockSource>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a10:	f000 f948 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a14:	2300      	movs	r3, #0
 8001a16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4805      	ldr	r0, [pc, #20]	@ (8001a38 <MX_TIM2_Init+0x94>)
 8001a22:	f003 fe03 	bl	800562c <HAL_TIMEx_MasterConfigSynchronization>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a2c:	f000 f93a 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a30:	bf00      	nop
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200000c8 	.word	0x200000c8

08001a3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a42:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <MX_USART3_UART_Init+0x50>)
 8001a44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a60:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a62:	220c      	movs	r2, #12
 8001a64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a72:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_USART3_UART_Init+0x4c>)
 8001a74:	f003 fe6a 	bl	800574c <HAL_UART_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a7e:	f000 f911 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000110 	.word	0x20000110
 8001a8c:	40004800 	.word	0x40004800

08001a90 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a94:	4b14      	ldr	r3, [pc, #80]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a96:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001a9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001a9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a9e:	2206      	movs	r2, #6
 8001aa0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001aa2:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001aba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001ac0:	4b09      	ldr	r3, [pc, #36]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001ad2:	4805      	ldr	r0, [pc, #20]	@ (8001ae8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ad4:	f001 fb24 	bl	8003120 <HAL_PCD_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001ade:	f000 f8e1 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000158 	.word	0x20000158

08001aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	@ 0x30
 8001af0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af2:	f107 031c 	add.w	r3, r7, #28
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
 8001b06:	4b5a      	ldr	r3, [pc, #360]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a59      	ldr	r2, [pc, #356]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b57      	ldr	r3, [pc, #348]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	4b53      	ldr	r3, [pc, #332]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a52      	ldr	r2, [pc, #328]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b50      	ldr	r3, [pc, #320]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b4c      	ldr	r3, [pc, #304]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a4b      	ldr	r2, [pc, #300]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b49      	ldr	r3, [pc, #292]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b45      	ldr	r3, [pc, #276]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a44      	ldr	r2, [pc, #272]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b42      	ldr	r3, [pc, #264]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	4b3e      	ldr	r3, [pc, #248]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b7c:	f043 0308 	orr.w	r3, r3, #8
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b3b      	ldr	r3, [pc, #236]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	4b37      	ldr	r3, [pc, #220]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	4a36      	ldr	r2, [pc, #216]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001b98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9e:	4b34      	ldr	r3, [pc, #208]	@ (8001c70 <MX_GPIO_Init+0x184>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ba6:	607b      	str	r3, [r7, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001baa:	2200      	movs	r2, #0
 8001bac:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001bb0:	4830      	ldr	r0, [pc, #192]	@ (8001c74 <MX_GPIO_Init+0x188>)
 8001bb2:	f001 fa69 	bl	8003088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD9833_NCS_Pin|MCP3202_NCS_Pin, GPIO_PIN_SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001bbc:	482e      	ldr	r0, [pc, #184]	@ (8001c78 <MX_GPIO_Init+0x18c>)
 8001bbe:	f001 fa63 	bl	8003088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2140      	movs	r1, #64	@ 0x40
 8001bc6:	482d      	ldr	r0, [pc, #180]	@ (8001c7c <MX_GPIO_Init+0x190>)
 8001bc8:	f001 fa5e 	bl	8003088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001bcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bd2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	4827      	ldr	r0, [pc, #156]	@ (8001c80 <MX_GPIO_Init+0x194>)
 8001be4:	f001 f8bc 	bl	8002d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001be8:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	481c      	ldr	r0, [pc, #112]	@ (8001c74 <MX_GPIO_Init+0x188>)
 8001c02:	f001 f8ad 	bl	8002d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9833_NCS_Pin MCP3202_NCS_Pin */
  GPIO_InitStruct.Pin = AD9833_NCS_Pin|MCP3202_NCS_Pin;
 8001c06:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c14:	2303      	movs	r3, #3
 8001c16:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4816      	ldr	r0, [pc, #88]	@ (8001c78 <MX_GPIO_Init+0x18c>)
 8001c20:	f001 f89e 	bl	8002d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001c24:	2340      	movs	r3, #64	@ 0x40
 8001c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4810      	ldr	r0, [pc, #64]	@ (8001c7c <MX_GPIO_Init+0x190>)
 8001c3c:	f001 f890 	bl	8002d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c44:	2300      	movs	r3, #0
 8001c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c4c:	f107 031c 	add.w	r3, r7, #28
 8001c50:	4619      	mov	r1, r3
 8001c52:	480a      	ldr	r0, [pc, #40]	@ (8001c7c <MX_GPIO_Init+0x190>)
 8001c54:	f001 f884 	bl	8002d60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2028      	movs	r0, #40	@ 0x28
 8001c5e:	f001 f848 	bl	8002cf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c62:	2028      	movs	r0, #40	@ 0x28
 8001c64:	f001 f861 	bl	8002d2a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c68:	bf00      	nop
 8001c6a:	3730      	adds	r7, #48	@ 0x30
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020400 	.word	0x40020400
 8001c78:	40020c00 	.word	0x40020c00
 8001c7c:	40021800 	.word	0x40021800
 8001c80:	40020800 	.word	0x40020800

08001c84 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8001c8e:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001c92:	4803      	ldr	r0, [pc, #12]	@ (8001ca0 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001c94:	f001 fa11 	bl	80030ba <HAL_GPIO_TogglePin>
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40020400 	.word	0x40020400

08001ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca8:	b672      	cpsid	i
}
 8001caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cac:	bf00      	nop
 8001cae:	e7fd      	b.n	8001cac <Error_Handler+0x8>

08001cb0 <calculateError>:
#include <float.h>
#include <stdbool.h>

// Function to calculate the error between the input data and a sine wave
float calculateError(float data[], float timestamps[], int dataLength,
                      float amplitude, float phase, float offset, float frequency) {
 8001cb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cb4:	b08e      	sub	sp, #56	@ 0x38
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	61f8      	str	r0, [r7, #28]
 8001cba:	61b9      	str	r1, [r7, #24]
 8001cbc:	617a      	str	r2, [r7, #20]
 8001cbe:	ed87 0a04 	vstr	s0, [r7, #16]
 8001cc2:	edc7 0a03 	vstr	s1, [r7, #12]
 8001cc6:	ed87 1a02 	vstr	s2, [r7, #8]
 8001cca:	edc7 1a01 	vstr	s3, [r7, #4]
    double error = 0.0;
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    for (int i = 0; i < dataLength; i++) {
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cde:	e071      	b.n	8001dc4 <calculateError+0x114>
        float sineValue = amplitude * sin(2 * M_PI * frequency * timestamps[i] + phase) + offset;
 8001ce0:	6938      	ldr	r0, [r7, #16]
 8001ce2:	f7fe fbf5 	bl	80004d0 <__aeabi_f2d>
 8001ce6:	4604      	mov	r4, r0
 8001ce8:	460d      	mov	r5, r1
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7fe fbf0 	bl	80004d0 <__aeabi_f2d>
 8001cf0:	a33d      	add	r3, pc, #244	@ (adr r3, 8001de8 <calculateError+0x138>)
 8001cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf6:	f7fe fc43 	bl	8000580 <__aeabi_dmul>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4690      	mov	r8, r2
 8001d00:	4699      	mov	r9, r3
 8001d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4413      	add	r3, r2
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7fe fbdf 	bl	80004d0 <__aeabi_f2d>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4640      	mov	r0, r8
 8001d18:	4649      	mov	r1, r9
 8001d1a:	f7fe fc31 	bl	8000580 <__aeabi_dmul>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4690      	mov	r8, r2
 8001d24:	4699      	mov	r9, r3
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f7fe fbd2 	bl	80004d0 <__aeabi_f2d>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4640      	mov	r0, r8
 8001d32:	4649      	mov	r1, r9
 8001d34:	f7fe fa6e 	bl	8000214 <__adddf3>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	ec43 2b17 	vmov	d7, r2, r3
 8001d40:	eeb0 0a47 	vmov.f32	s0, s14
 8001d44:	eef0 0a67 	vmov.f32	s1, s15
 8001d48:	f004 fb46 	bl	80063d8 <sin>
 8001d4c:	ec53 2b10 	vmov	r2, r3, d0
 8001d50:	4620      	mov	r0, r4
 8001d52:	4629      	mov	r1, r5
 8001d54:	f7fe fc14 	bl	8000580 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4614      	mov	r4, r2
 8001d5e:	461d      	mov	r5, r3
 8001d60:	68b8      	ldr	r0, [r7, #8]
 8001d62:	f7fe fbb5 	bl	80004d0 <__aeabi_f2d>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4620      	mov	r0, r4
 8001d6c:	4629      	mov	r1, r5
 8001d6e:	f7fe fa51 	bl	8000214 <__adddf3>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f7fe fec3 	bl	8000b04 <__aeabi_d2f>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	62bb      	str	r3, [r7, #40]	@ 0x28
        float difference = sineValue - data[i];
 8001d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	4413      	add	r3, r2
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d96:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        error += difference * difference; // Squared error
 8001d9a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d9e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001da2:	ee17 0a90 	vmov	r0, s15
 8001da6:	f7fe fb93 	bl	80004d0 <__aeabi_f2d>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001db2:	f7fe fa2f 	bl	8000214 <__adddf3>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    for (int i = 0; i < dataLength; i++) {
 8001dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	db89      	blt.n	8001ce0 <calculateError+0x30>
    }
    return error;
 8001dcc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001dd0:	f7fe fe98 	bl	8000b04 <__aeabi_d2f>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	ee07 3a90 	vmov	s15, r3
}
 8001dda:	eeb0 0a67 	vmov.f32	s0, s15
 8001dde:	3738      	adds	r7, #56	@ 0x38
 8001de0:	46bd      	mov	sp, r7
 8001de2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001de6:	bf00      	nop
 8001de8:	54442d18 	.word	0x54442d18
 8001dec:	401921fb 	.word	0x401921fb

08001df0 <max>:


float max(float data[], int dataLength) {
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
	float max = 0.0f;
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001e00:	2300      	movs	r3, #0
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	e015      	b.n	8001e32 <max+0x42>
		if (data[i] > max) {
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	edd3 7a00 	vldr	s15, [r3]
 8001e12:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	d505      	bpl.n	8001e2c <max+0x3c>
			max = data[i];
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	4413      	add	r3, r2
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	dbe5      	blt.n	8001e06 <max+0x16>
		}
	}
	return max;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	ee07 3a90 	vmov	s15, r3
}
 8001e40:	eeb0 0a67 	vmov.f32	s0, s15
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <min>:


float min(float data[], int dataLength) {
 8001e4e:	b480      	push	{r7}
 8001e50:	b085      	sub	sp, #20
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	6039      	str	r1, [r7, #0]
	float min = data[0];
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	e015      	b.n	8001e90 <min+0x42>
		if (data[i] < min) {
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	edd3 7a00 	vldr	s15, [r3]
 8001e70:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	dd05      	ble.n	8001e8a <min+0x3c>
			min = data[i];
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	dbe5      	blt.n	8001e64 <min+0x16>
		}
	}
	return min;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	ee07 3a90 	vmov	s15, r3
}
 8001e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <find_offset>:
			}
		}
	}
}

float find_offset(float data[], int dataLength) {
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	float total = 0;
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	e00e      	b.n	8001ee0 <find_offset+0x34>
		total += data[i];
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	edd3 7a00 	vldr	s15, [r3]
 8001ece:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed6:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i = 0; i < dataLength; i++) {
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	3301      	adds	r3, #1
 8001ede:	60bb      	str	r3, [r7, #8]
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	dbec      	blt.n	8001ec2 <find_offset+0x16>
	}
	total = total / dataLength;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	ee07 3a90 	vmov	s15, r3
 8001eee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ef2:	edd7 6a03 	vldr	s13, [r7, #12]
 8001ef6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001efa:	edc7 7a03 	vstr	s15, [r7, #12]
	return total;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	ee07 3a90 	vmov	s15, r3
}
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <fitSineWave>:

// Function to fit sine wave to the data by sweeping amplitude, phase, and offset
void fitSineWave(const float data[], const float timestamps[], int dataLength, float frequency,
				float* bestAmplitude, float* bestPhase, float* bestOffset) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	ed2d 8b02 	vpush	{d8}
 8001f1a:	b098      	sub	sp, #96	@ 0x60
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6178      	str	r0, [r7, #20]
 8001f20:	6139      	str	r1, [r7, #16]
 8001f22:	60fa      	str	r2, [r7, #12]
 8001f24:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f28:	607b      	str	r3, [r7, #4]

    float amplitudeMin = 0.01, amplitudeMax = 1.0, amplitudeStep = 0.01;
 8001f2a:	4b75      	ldr	r3, [pc, #468]	@ (8002100 <fitSineWave+0x1ec>)
 8001f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f2e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f34:	4b72      	ldr	r3, [pc, #456]	@ (8002100 <fitSineWave+0x1ec>)
 8001f36:	647b      	str	r3, [r7, #68]	@ 0x44
    float phaseMin = - M_PI, phaseMax = M_PI, phaseStepLarge = 1;
 8001f38:	4b72      	ldr	r3, [pc, #456]	@ (8002104 <fitSineWave+0x1f0>)
 8001f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f3c:	4b72      	ldr	r3, [pc, #456]	@ (8002108 <fitSineWave+0x1f4>)
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f40:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001f44:	63bb      	str	r3, [r7, #56]	@ 0x38
    float offsetMin = 0.5, offsetMax = 2.0, offsetStep = 0.01;
 8001f46:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001f50:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f52:	4b6b      	ldr	r3, [pc, #428]	@ (8002100 <fitSineWave+0x1ec>)
 8001f54:	62fb      	str	r3, [r7, #44]	@ 0x2c

    int cycleSteps = 3;
 8001f56:	2303      	movs	r3, #3
 8001f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    // SImplest (worst) method for sine fitting.
    // Bad guesses for amplitude and offset, then recursively find the phase angle.
    float A = (max(data, dataLength) - min(data, dataLength)) / 2;
 8001f5a:	68f9      	ldr	r1, [r7, #12]
 8001f5c:	6978      	ldr	r0, [r7, #20]
 8001f5e:	f7ff ff47 	bl	8001df0 <max>
 8001f62:	eeb0 8a40 	vmov.f32	s16, s0
 8001f66:	68f9      	ldr	r1, [r7, #12]
 8001f68:	6978      	ldr	r0, [r7, #20]
 8001f6a:	f7ff ff70 	bl	8001e4e <min>
 8001f6e:	eef0 7a40 	vmov.f32	s15, s0
 8001f72:	ee38 7a67 	vsub.f32	s14, s16, s15
 8001f76:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
//    float O = (max(data, dataLength) + min(data, dataLength)) / 2;
    float O = find_offset(data, dataLength);
 8001f82:	68f9      	ldr	r1, [r7, #12]
 8001f84:	6978      	ldr	r0, [r7, #20]
 8001f86:	f7ff ff91 	bl	8001eac <find_offset>
 8001f8a:	ed87 0a08 	vstr	s0, [r7, #32]


    float minError = DBL_MAX; // Initialize with the largest possible number
 8001f8e:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 8001f92:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // Start by finding a quick estimate
    for (float phase = phaseMin; phase <= phaseMax; phase += phaseStepLarge / cycleSteps) {
 8001f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f98:	e031      	b.n	8001ffe <fitSineWave+0xea>
		// Calculate the error for the current combination of parameters
		float error = calculateError(data, timestamps, dataLength, A, phase, O, frequency);
 8001f9a:	edd7 1a02 	vldr	s3, [r7, #8]
 8001f9e:	ed97 1a08 	vldr	s2, [r7, #32]
 8001fa2:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 8001fa6:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	6939      	ldr	r1, [r7, #16]
 8001fae:	6978      	ldr	r0, [r7, #20]
 8001fb0:	f7ff fe7e 	bl	8001cb0 <calculateError>
 8001fb4:	ed87 0a06 	vstr	s0, [r7, #24]

		// If this combination gives a smaller error, update the best parameters
		if (error < minError) {
 8001fb8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fbc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001fc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc8:	d50a      	bpl.n	8001fe0 <fitSineWave+0xcc>
			minError = error;
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
			*bestPhase = phase;
 8001fce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001fd2:	601a      	str	r2, [r3, #0]
			*bestAmplitude = A;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd8:	601a      	str	r2, [r3, #0]
			*bestOffset = O;
 8001fda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fdc:	6a3a      	ldr	r2, [r7, #32]
 8001fde:	601a      	str	r2, [r3, #0]
    for (float phase = phaseMin; phase <= phaseMax; phase += phaseStepLarge / cycleSteps) {
 8001fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe2:	ee07 3a90 	vmov	s15, r3
 8001fe6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fea:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ff2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ffa:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
 8001ffe:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8002002:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002006:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800200a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200e:	d9c4      	bls.n	8001f9a <fitSineWave+0x86>
		}
	}

    // from here on out, recursively sweep to find a more and more ideal phase estimation.
    for(int i = 2; i <= cycleSteps; i++ ) {
 8002010:	2302      	movs	r3, #2
 8002012:	657b      	str	r3, [r7, #84]	@ 0x54
 8002014:	e068      	b.n	80020e8 <fitSineWave+0x1d4>
		// At this point it should be an alright value of the phase. Get closer to the real one.
		for (float phase = *bestPhase - phaseStepLarge / (10 * (i - 1));
 8002016:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002018:	ed93 7a00 	vldr	s14, [r3]
 800201c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800201e:	1e5a      	subs	r2, r3, #1
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	ee07 3a90 	vmov	s15, r3
 800202c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002030:	ed97 6a0e 	vldr	s12, [r7, #56]	@ 0x38
 8002034:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002038:	ee77 7a67 	vsub.f32	s15, s14, s15
 800203c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
 8002040:	e035      	b.n	80020ae <fitSineWave+0x19a>
				phase <= *bestPhase + phaseStepLarge / (10 * (i - 1));
				phase += phaseStepLarge / (10 * i)) {
			// Calculate the error for the current combination of parameters
			float error = calculateError(data, timestamps, dataLength, A, phase, O, frequency);
 8002042:	edd7 1a02 	vldr	s3, [r7, #8]
 8002046:	ed97 1a08 	vldr	s2, [r7, #32]
 800204a:	edd7 0a14 	vldr	s1, [r7, #80]	@ 0x50
 800204e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	6939      	ldr	r1, [r7, #16]
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff fe2a 	bl	8001cb0 <calculateError>
 800205c:	ed87 0a07 	vstr	s0, [r7, #28]

			// If this combination gives a smaller error, update the best parameters
			if (error < minError) {
 8002060:	ed97 7a07 	vldr	s14, [r7, #28]
 8002064:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002068:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800206c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002070:	d50a      	bpl.n	8002088 <fitSineWave+0x174>
				minError = error;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	65fb      	str	r3, [r7, #92]	@ 0x5c
				*bestPhase = phase;
 8002076:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002078:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800207a:	601a      	str	r2, [r3, #0]
				*bestAmplitude = A;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002080:	601a      	str	r2, [r3, #0]
				*bestOffset = O;
 8002082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002084:	6a3a      	ldr	r2, [r7, #32]
 8002086:	601a      	str	r2, [r3, #0]
				phase += phaseStepLarge / (10 * i)) {
 8002088:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	ee07 3a90 	vmov	s15, r3
 8002096:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800209a:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800209e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020a2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80020a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020aa:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
				phase <= *bestPhase + phaseStepLarge / (10 * (i - 1));
 80020ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020b0:	ed93 7a00 	vldr	s14, [r3]
 80020b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020b6:	1e5a      	subs	r2, r3, #1
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	ee07 3a90 	vmov	s15, r3
 80020c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020c8:	ed97 6a0e 	vldr	s12, [r7, #56]	@ 0x38
 80020cc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80020d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020d4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80020d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e0:	d9af      	bls.n	8002042 <fitSineWave+0x12e>
    for(int i = 2; i <= cycleSteps; i++ ) {
 80020e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020e4:	3301      	adds	r3, #1
 80020e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80020e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80020ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ec:	429a      	cmp	r2, r3
 80020ee:	dd92      	ble.n	8002016 <fitSineWave+0x102>
//					*bestOffset = offset;
//				}
//			}
//		}
//    }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3760      	adds	r7, #96	@ 0x60
 80020f6:	46bd      	mov	sp, r7
 80020f8:	ecbd 8b02 	vpop	{d8}
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	3c23d70a 	.word	0x3c23d70a
 8002104:	c0490fdb 	.word	0xc0490fdb
 8002108:	40490fdb 	.word	0x40490fdb

0800210c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	4b10      	ldr	r3, [pc, #64]	@ (8002158 <HAL_MspInit+0x4c>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	4a0f      	ldr	r2, [pc, #60]	@ (8002158 <HAL_MspInit+0x4c>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002120:	6453      	str	r3, [r2, #68]	@ 0x44
 8002122:	4b0d      	ldr	r3, [pc, #52]	@ (8002158 <HAL_MspInit+0x4c>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	603b      	str	r3, [r7, #0]
 8002132:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <HAL_MspInit+0x4c>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	4a08      	ldr	r2, [pc, #32]	@ (8002158 <HAL_MspInit+0x4c>)
 8002138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800213c:	6413      	str	r3, [r2, #64]	@ 0x40
 800213e:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_MspInit+0x4c>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800

0800215c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	@ 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a17      	ldr	r2, [pc, #92]	@ (80021d8 <HAL_ADC_MspInit+0x7c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d127      	bne.n	80021ce <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 8002188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218c:	6453      	str	r3, [r2, #68]	@ 0x44
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 80021a4:	f043 0302 	orr.w	r3, r3, #2
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <HAL_ADC_MspInit+0x80>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021b6:	2302      	movs	r3, #2
 80021b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ba:	2303      	movs	r3, #3
 80021bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4619      	mov	r1, r3
 80021c8:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <HAL_ADC_MspInit+0x84>)
 80021ca:	f000 fdc9 	bl	8002d60 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	@ 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40012000 	.word	0x40012000
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020400 	.word	0x40020400

080021e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	@ 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a19      	ldr	r2, [pc, #100]	@ (8002268 <HAL_SPI_MspInit+0x84>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d12b      	bne.n	800225e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b18      	ldr	r3, [pc, #96]	@ (800226c <HAL_SPI_MspInit+0x88>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	4a17      	ldr	r2, [pc, #92]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002210:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002214:	6453      	str	r3, [r2, #68]	@ 0x44
 8002216:	4b15      	ldr	r3, [pc, #84]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b11      	ldr	r3, [pc, #68]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a10      	ldr	r2, [pc, #64]	@ (800226c <HAL_SPI_MspInit+0x88>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b0e      	ldr	r3, [pc, #56]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800223e:	23e0      	movs	r3, #224	@ 0xe0
 8002240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800224e:	2305      	movs	r3, #5
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4805      	ldr	r0, [pc, #20]	@ (8002270 <HAL_SPI_MspInit+0x8c>)
 800225a:	f000 fd81 	bl	8002d60 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	@ 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40013000 	.word	0x40013000
 800226c:	40023800 	.word	0x40023800
 8002270:	40020000 	.word	0x40020000

08002274 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002284:	d115      	bne.n	80022b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <HAL_TIM_Base_MspInit+0x48>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	4a0b      	ldr	r2, [pc, #44]	@ (80022bc <HAL_TIM_Base_MspInit+0x48>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6413      	str	r3, [r2, #64]	@ 0x40
 8002296:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <HAL_TIM_Base_MspInit+0x48>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2100      	movs	r1, #0
 80022a6:	201c      	movs	r0, #28
 80022a8:	f000 fd23 	bl	8002cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022ac:	201c      	movs	r0, #28
 80022ae:	f000 fd3c 	bl	8002d2a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40023800 	.word	0x40023800

080022c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	@ 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a19      	ldr	r2, [pc, #100]	@ (8002344 <HAL_UART_MspInit+0x84>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d12c      	bne.n	800233c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	4a17      	ldr	r2, [pc, #92]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_UART_MspInit+0x88>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a10      	ldr	r2, [pc, #64]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002308:	f043 0308 	orr.w	r3, r3, #8
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <HAL_UART_MspInit+0x88>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800231a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800231e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800232c:	2307      	movs	r3, #7
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	4619      	mov	r1, r3
 8002336:	4805      	ldr	r0, [pc, #20]	@ (800234c <HAL_UART_MspInit+0x8c>)
 8002338:	f000 fd12 	bl	8002d60 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800233c:	bf00      	nop
 800233e:	3728      	adds	r7, #40	@ 0x28
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40004800 	.word	0x40004800
 8002348:	40023800 	.word	0x40023800
 800234c:	40020c00 	.word	0x40020c00

08002350 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b0a0      	sub	sp, #128	@ 0x80
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002368:	f107 0310 	add.w	r3, r7, #16
 800236c:	225c      	movs	r2, #92	@ 0x5c
 800236e:	2100      	movs	r1, #0
 8002370:	4618      	mov	r0, r3
 8002372:	f003 ffa8 	bl	80062c6 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800237e:	d14e      	bne.n	800241e <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002380:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002384:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002386:	2300      	movs	r3, #0
 8002388:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800238a:	f107 0310 	add.w	r3, r7, #16
 800238e:	4618      	mov	r0, r3
 8002390:	f001 f91a 	bl	80035c8 <HAL_RCCEx_PeriphCLKConfig>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800239a:	f7ff fc83 	bl	8001ca4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	4b21      	ldr	r3, [pc, #132]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	4a20      	ldr	r2, [pc, #128]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80023ba:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80023be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023cc:	230a      	movs	r3, #10
 80023ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023d4:	4619      	mov	r1, r3
 80023d6:	4815      	ldr	r0, [pc, #84]	@ (800242c <HAL_PCD_MspInit+0xdc>)
 80023d8:	f000 fcc2 	bl	8002d60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80023dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023e2:	2300      	movs	r3, #0
 80023e4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023ee:	4619      	mov	r1, r3
 80023f0:	480e      	ldr	r0, [pc, #56]	@ (800242c <HAL_PCD_MspInit+0xdc>)
 80023f2:	f000 fcb5 	bl	8002d60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 80023f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 80023fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002400:	6353      	str	r3, [r2, #52]	@ 0x34
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240a:	4a07      	ldr	r2, [pc, #28]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 800240c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002410:	6453      	str	r3, [r2, #68]	@ 0x44
 8002412:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <HAL_PCD_MspInit+0xd8>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800241e:	bf00      	nop
 8002420:	3780      	adds	r7, #128	@ 0x80
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40023800 	.word	0x40023800
 800242c:	40020000 	.word	0x40020000

08002430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <NMI_Handler+0x4>

08002438 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <HardFault_Handler+0x4>

08002440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <MemManage_Handler+0x4>

08002448 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <BusFault_Handler+0x4>

08002450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <UsageFault_Handler+0x4>

08002458 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002486:	f000 f8a3 	bl	80025d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002494:	4802      	ldr	r0, [pc, #8]	@ (80024a0 <TIM2_IRQHandler+0x10>)
 8002496:	f002 fd99 	bl	8004fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200000c8 	.word	0x200000c8

080024a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80024a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80024ac:	f000 fe20 	bl	80030f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <SystemInit+0x20>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <SystemInit+0x20>)
 80024c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024dc:	f7ff ffea 	bl	80024b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002506:	f003 fee7 	bl	80062d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250a:	f7fe fe7d 	bl	8001208 <main>
  bx  lr    
 800250e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002510:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002518:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800251c:	08007640 	.word	0x08007640
  ldr r2, =_sbss
 8002520:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002524:	20000640 	.word	0x20000640

08002528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC_IRQHandler>
	...

0800252c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002530:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <HAL_Init+0x40>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <HAL_Init+0x40>)
 8002536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <HAL_Init+0x40>)
 8002542:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a07      	ldr	r2, [pc, #28]	@ (800256c <HAL_Init+0x40>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f000 fbc1 	bl	8002cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255a:	2000      	movs	r0, #0
 800255c:	f000 f808 	bl	8002570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002560:	f7ff fdd4 	bl	800210c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023c00 	.word	0x40023c00

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <HAL_InitTick+0x54>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_InitTick+0x58>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002586:	fbb3 f3f1 	udiv	r3, r3, r1
 800258a:	fbb2 f3f3 	udiv	r3, r2, r3
 800258e:	4618      	mov	r0, r3
 8002590:	f000 fbd9 	bl	8002d46 <HAL_SYSTICK_Config>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e00e      	b.n	80025bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b0f      	cmp	r3, #15
 80025a2:	d80a      	bhi.n	80025ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a4:	2200      	movs	r2, #0
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f000 fba1 	bl	8002cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b0:	4a06      	ldr	r2, [pc, #24]	@ (80025cc <HAL_InitTick+0x5c>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000008 	.word	0x20000008
 80025cc:	20000004 	.word	0x20000004

080025d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <HAL_IncTick+0x20>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x24>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <HAL_IncTick+0x24>)
 80025e2:	6013      	str	r3, [r2, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008
 80025f4:	2000063c 	.word	0x2000063c

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	2000063c 	.word	0x2000063c

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002628:	d005      	beq.n	8002636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_Delay+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002636:	bf00      	nop
 8002638:	f7ff ffde 	bl	80025f8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f7      	bhi.n	8002638 <HAL_Delay+0x28>
  {
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008

08002658 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e033      	b.n	80026d6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7ff fd70 	bl	800215c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	f003 0310 	and.w	r3, r3, #16
 8002692:	2b00      	cmp	r3, #0
 8002694:	d118      	bne.n	80026c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800269e:	f023 0302 	bic.w	r3, r3, #2
 80026a2:	f043 0202 	orr.w	r2, r3, #2
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f94a 	bl	8002944 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	f023 0303 	bic.w	r3, r3, #3
 80026be:	f043 0201 	orr.w	r2, r3, #1
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80026c6:	e001      	b.n	80026cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d101      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x1c>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e113      	b.n	8002924 <HAL_ADC_ConfigChannel+0x244>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b09      	cmp	r3, #9
 800270a:	d925      	bls.n	8002758 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68d9      	ldr	r1, [r3, #12]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	b29b      	uxth	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	3b1e      	subs	r3, #30
 8002722:	2207      	movs	r2, #7
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43da      	mvns	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	400a      	ands	r2, r1
 8002730:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68d9      	ldr	r1, [r3, #12]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	4603      	mov	r3, r0
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	4403      	add	r3, r0
 800274a:	3b1e      	subs	r3, #30
 800274c:	409a      	lsls	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	e022      	b.n	800279e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6919      	ldr	r1, [r3, #16]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	2207      	movs	r2, #7
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	43da      	mvns	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	400a      	ands	r2, r1
 800277a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6919      	ldr	r1, [r3, #16]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	4603      	mov	r3, r0
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4403      	add	r3, r0
 8002794:	409a      	lsls	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d824      	bhi.n	80027f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	3b05      	subs	r3, #5
 80027b8:	221f      	movs	r2, #31
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	400a      	ands	r2, r1
 80027c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	4618      	mov	r0, r3
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	3b05      	subs	r3, #5
 80027e2:	fa00 f203 	lsl.w	r2, r0, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80027ee:	e04c      	b.n	800288a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2b0c      	cmp	r3, #12
 80027f6:	d824      	bhi.n	8002842 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	3b23      	subs	r3, #35	@ 0x23
 800280a:	221f      	movs	r2, #31
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43da      	mvns	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	400a      	ands	r2, r1
 8002818:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	b29b      	uxth	r3, r3
 8002826:	4618      	mov	r0, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	3b23      	subs	r3, #35	@ 0x23
 8002834:	fa00 f203 	lsl.w	r2, r0, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002840:	e023      	b.n	800288a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	3b41      	subs	r3, #65	@ 0x41
 8002854:	221f      	movs	r2, #31
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43da      	mvns	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	400a      	ands	r2, r1
 8002862:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	4618      	mov	r0, r3
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	3b41      	subs	r3, #65	@ 0x41
 800287e:	fa00 f203 	lsl.w	r2, r0, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800288a:	4b29      	ldr	r3, [pc, #164]	@ (8002930 <HAL_ADC_ConfigChannel+0x250>)
 800288c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a28      	ldr	r2, [pc, #160]	@ (8002934 <HAL_ADC_ConfigChannel+0x254>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d10f      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x1d8>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b12      	cmp	r3, #18
 800289e:	d10b      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002934 <HAL_ADC_ConfigChannel+0x254>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d12b      	bne.n	800291a <HAL_ADC_ConfigChannel+0x23a>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002938 <HAL_ADC_ConfigChannel+0x258>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d003      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x1f4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b11      	cmp	r3, #17
 80028d2:	d122      	bne.n	800291a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a11      	ldr	r2, [pc, #68]	@ (8002938 <HAL_ADC_ConfigChannel+0x258>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d111      	bne.n	800291a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028f6:	4b11      	ldr	r3, [pc, #68]	@ (800293c <HAL_ADC_ConfigChannel+0x25c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a11      	ldr	r2, [pc, #68]	@ (8002940 <HAL_ADC_ConfigChannel+0x260>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	0c9a      	lsrs	r2, r3, #18
 8002902:	4613      	mov	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800290c:	e002      	b.n	8002914 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	3b01      	subs	r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f9      	bne.n	800290e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	40012300 	.word	0x40012300
 8002934:	40012000 	.word	0x40012000
 8002938:	10000012 	.word	0x10000012
 800293c:	20000000 	.word	0x20000000
 8002940:	431bde83 	.word	0x431bde83

08002944 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800294c:	4b79      	ldr	r3, [pc, #484]	@ (8002b34 <ADC_Init+0x1f0>)
 800294e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	431a      	orrs	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002978:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6859      	ldr	r1, [r3, #4]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	021a      	lsls	r2, r3, #8
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800299c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6859      	ldr	r1, [r3, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6899      	ldr	r1, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68da      	ldr	r2, [r3, #12]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d6:	4a58      	ldr	r2, [pc, #352]	@ (8002b38 <ADC_Init+0x1f4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d022      	beq.n	8002a22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6899      	ldr	r1, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6899      	ldr	r1, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	e00f      	b.n	8002a42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a40:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0202 	bic.w	r2, r2, #2
 8002a50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6899      	ldr	r1, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	7e1b      	ldrb	r3, [r3, #24]
 8002a5c:	005a      	lsls	r2, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01b      	beq.n	8002aa8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a7e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6859      	ldr	r1, [r3, #4]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	035a      	lsls	r2, r3, #13
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	e007      	b.n	8002ab8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ab6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	051a      	lsls	r2, r3, #20
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002aec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6899      	ldr	r1, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002afa:	025a      	lsls	r2, r3, #9
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6899      	ldr	r1, [r3, #8]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	029a      	lsls	r2, r3, #10
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	609a      	str	r2, [r3, #8]
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	40012300 	.word	0x40012300
 8002b38:	0f000001 	.word	0x0f000001

08002b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b80 <__NVIC_SetPriorityGrouping+0x44>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b58:	4013      	ands	r3, r2
 8002b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b6e:	4a04      	ldr	r2, [pc, #16]	@ (8002b80 <__NVIC_SetPriorityGrouping+0x44>)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	60d3      	str	r3, [r2, #12]
}
 8002b74:	bf00      	nop
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b88:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <__NVIC_GetPriorityGrouping+0x18>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	f003 0307 	and.w	r3, r3, #7
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	db0b      	blt.n	8002bca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	f003 021f 	and.w	r2, r3, #31
 8002bb8:	4907      	ldr	r1, [pc, #28]	@ (8002bd8 <__NVIC_EnableIRQ+0x38>)
 8002bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbe:	095b      	lsrs	r3, r3, #5
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	e000e100 	.word	0xe000e100

08002bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	6039      	str	r1, [r7, #0]
 8002be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	db0a      	blt.n	8002c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	490c      	ldr	r1, [pc, #48]	@ (8002c28 <__NVIC_SetPriority+0x4c>)
 8002bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfa:	0112      	lsls	r2, r2, #4
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	440b      	add	r3, r1
 8002c00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c04:	e00a      	b.n	8002c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	4908      	ldr	r1, [pc, #32]	@ (8002c2c <__NVIC_SetPriority+0x50>)
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	3b04      	subs	r3, #4
 8002c14:	0112      	lsls	r2, r2, #4
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	440b      	add	r3, r1
 8002c1a:	761a      	strb	r2, [r3, #24]
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	e000e100 	.word	0xe000e100
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b089      	sub	sp, #36	@ 0x24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f1c3 0307 	rsb	r3, r3, #7
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	bf28      	it	cs
 8002c4e:	2304      	movcs	r3, #4
 8002c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3304      	adds	r3, #4
 8002c56:	2b06      	cmp	r3, #6
 8002c58:	d902      	bls.n	8002c60 <NVIC_EncodePriority+0x30>
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	3b03      	subs	r3, #3
 8002c5e:	e000      	b.n	8002c62 <NVIC_EncodePriority+0x32>
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c64:	f04f 32ff 	mov.w	r2, #4294967295
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43da      	mvns	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	401a      	ands	r2, r3
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c78:	f04f 31ff 	mov.w	r1, #4294967295
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	43d9      	mvns	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c88:	4313      	orrs	r3, r2
         );
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3724      	adds	r7, #36	@ 0x24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ca8:	d301      	bcc.n	8002cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002caa:	2301      	movs	r3, #1
 8002cac:	e00f      	b.n	8002cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cae:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd8 <SysTick_Config+0x40>)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cb6:	210f      	movs	r1, #15
 8002cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbc:	f7ff ff8e 	bl	8002bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc0:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <SysTick_Config+0x40>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cc6:	4b04      	ldr	r3, [pc, #16]	@ (8002cd8 <SysTick_Config+0x40>)
 8002cc8:	2207      	movs	r2, #7
 8002cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	e000e010 	.word	0xe000e010

08002cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7ff ff29 	bl	8002b3c <__NVIC_SetPriorityGrouping>
}
 8002cea:	bf00      	nop
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b086      	sub	sp, #24
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	607a      	str	r2, [r7, #4]
 8002cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d04:	f7ff ff3e 	bl	8002b84 <__NVIC_GetPriorityGrouping>
 8002d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	6978      	ldr	r0, [r7, #20]
 8002d10:	f7ff ff8e 	bl	8002c30 <NVIC_EncodePriority>
 8002d14:	4602      	mov	r2, r0
 8002d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff5d 	bl	8002bdc <__NVIC_SetPriority>
}
 8002d22:	bf00      	nop
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	4603      	mov	r3, r0
 8002d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff ff31 	bl	8002ba0 <__NVIC_EnableIRQ>
}
 8002d3e:	bf00      	nop
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff ffa2 	bl	8002c98 <SysTick_Config>
 8002d54:	4603      	mov	r3, r0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b089      	sub	sp, #36	@ 0x24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
 8002d7a:	e165      	b.n	8003048 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	f040 8154 	bne.w	8003042 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d005      	beq.n	8002db2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d130      	bne.n	8002e14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002de8:	2201      	movs	r2, #1
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	43db      	mvns	r3, r3
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	4013      	ands	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	091b      	lsrs	r3, r3, #4
 8002dfe:	f003 0201 	and.w	r2, r3, #1
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d017      	beq.n	8002e50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d123      	bne.n	8002ea4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	08da      	lsrs	r2, r3, #3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	3208      	adds	r2, #8
 8002e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	220f      	movs	r2, #15
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	691a      	ldr	r2, [r3, #16]
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	08da      	lsrs	r2, r3, #3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	3208      	adds	r2, #8
 8002e9e:	69b9      	ldr	r1, [r7, #24]
 8002ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	2203      	movs	r2, #3
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0203 	and.w	r2, r3, #3
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 80ae 	beq.w	8003042 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	4b5d      	ldr	r3, [pc, #372]	@ (8003060 <HAL_GPIO_Init+0x300>)
 8002eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eee:	4a5c      	ldr	r2, [pc, #368]	@ (8003060 <HAL_GPIO_Init+0x300>)
 8002ef0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ef4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ef6:	4b5a      	ldr	r3, [pc, #360]	@ (8003060 <HAL_GPIO_Init+0x300>)
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f02:	4a58      	ldr	r2, [pc, #352]	@ (8003064 <HAL_GPIO_Init+0x304>)
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	3302      	adds	r3, #2
 8002f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	220f      	movs	r2, #15
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4013      	ands	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a4f      	ldr	r2, [pc, #316]	@ (8003068 <HAL_GPIO_Init+0x308>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d025      	beq.n	8002f7a <HAL_GPIO_Init+0x21a>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a4e      	ldr	r2, [pc, #312]	@ (800306c <HAL_GPIO_Init+0x30c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d01f      	beq.n	8002f76 <HAL_GPIO_Init+0x216>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4d      	ldr	r2, [pc, #308]	@ (8003070 <HAL_GPIO_Init+0x310>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d019      	beq.n	8002f72 <HAL_GPIO_Init+0x212>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a4c      	ldr	r2, [pc, #304]	@ (8003074 <HAL_GPIO_Init+0x314>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_GPIO_Init+0x20e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a4b      	ldr	r2, [pc, #300]	@ (8003078 <HAL_GPIO_Init+0x318>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d00d      	beq.n	8002f6a <HAL_GPIO_Init+0x20a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a4a      	ldr	r2, [pc, #296]	@ (800307c <HAL_GPIO_Init+0x31c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d007      	beq.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a49      	ldr	r2, [pc, #292]	@ (8003080 <HAL_GPIO_Init+0x320>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d101      	bne.n	8002f62 <HAL_GPIO_Init+0x202>
 8002f5e:	2306      	movs	r3, #6
 8002f60:	e00c      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f62:	2307      	movs	r3, #7
 8002f64:	e00a      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f66:	2305      	movs	r3, #5
 8002f68:	e008      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	e006      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e004      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e002      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <HAL_GPIO_Init+0x21c>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	69fa      	ldr	r2, [r7, #28]
 8002f7e:	f002 0203 	and.w	r2, r2, #3
 8002f82:	0092      	lsls	r2, r2, #2
 8002f84:	4093      	lsls	r3, r2
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f8c:	4935      	ldr	r1, [pc, #212]	@ (8003064 <HAL_GPIO_Init+0x304>)
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	089b      	lsrs	r3, r3, #2
 8002f92:	3302      	adds	r3, #2
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f9a:	4b3a      	ldr	r3, [pc, #232]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fbe:	4a31      	ldr	r2, [pc, #196]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fe8:	4a26      	ldr	r2, [pc, #152]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fee:	4b25      	ldr	r3, [pc, #148]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003012:	4a1c      	ldr	r2, [pc, #112]	@ (8003084 <HAL_GPIO_Init+0x324>)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003018:	4b1a      	ldr	r3, [pc, #104]	@ (8003084 <HAL_GPIO_Init+0x324>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800303c:	4a11      	ldr	r2, [pc, #68]	@ (8003084 <HAL_GPIO_Init+0x324>)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	3301      	adds	r3, #1
 8003046:	61fb      	str	r3, [r7, #28]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	2b0f      	cmp	r3, #15
 800304c:	f67f ae96 	bls.w	8002d7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	3724      	adds	r7, #36	@ 0x24
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40023800 	.word	0x40023800
 8003064:	40013800 	.word	0x40013800
 8003068:	40020000 	.word	0x40020000
 800306c:	40020400 	.word	0x40020400
 8003070:	40020800 	.word	0x40020800
 8003074:	40020c00 	.word	0x40020c00
 8003078:	40021000 	.word	0x40021000
 800307c:	40021400 	.word	0x40021400
 8003080:	40021800 	.word	0x40021800
 8003084:	40013c00 	.word	0x40013c00

08003088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	460b      	mov	r3, r1
 8003092:	807b      	strh	r3, [r7, #2]
 8003094:	4613      	mov	r3, r2
 8003096:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003098:	787b      	ldrb	r3, [r7, #1]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800309e:	887a      	ldrh	r2, [r7, #2]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030a4:	e003      	b.n	80030ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030a6:	887b      	ldrh	r3, [r7, #2]
 80030a8:	041a      	lsls	r2, r3, #16
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	619a      	str	r2, [r3, #24]
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030cc:	887a      	ldrh	r2, [r7, #2]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	4013      	ands	r3, r2
 80030d2:	041a      	lsls	r2, r3, #16
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	43d9      	mvns	r1, r3
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	400b      	ands	r3, r1
 80030dc:	431a      	orrs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	619a      	str	r2, [r3, #24]
}
 80030e2:	bf00      	nop
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
	...

080030f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80030fa:	4b08      	ldr	r3, [pc, #32]	@ (800311c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030fc:	695a      	ldr	r2, [r3, #20]
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	4013      	ands	r3, r2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d006      	beq.n	8003114 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003106:	4a05      	ldr	r2, [pc, #20]	@ (800311c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003108:	88fb      	ldrh	r3, [r7, #6]
 800310a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800310c:	88fb      	ldrh	r3, [r7, #6]
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe fdb8 	bl	8001c84 <HAL_GPIO_EXTI_Callback>
  }
}
 8003114:	bf00      	nop
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40013c00 	.word	0x40013c00

08003120 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af02      	add	r7, sp, #8
 8003126:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e108      	b.n	8003344 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d106      	bne.n	8003152 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7ff f8ff 	bl	8002350 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2203      	movs	r2, #3
 8003156:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003160:	d102      	bne.n	8003168 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f002 fe15 	bl	8005d9c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6818      	ldr	r0, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	7c1a      	ldrb	r2, [r3, #16]
 800317a:	f88d 2000 	strb.w	r2, [sp]
 800317e:	3304      	adds	r3, #4
 8003180:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003182:	f002 fda7 	bl	8005cd4 <USB_CoreInit>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0d5      	b.n	8003344 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2100      	movs	r1, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	f002 fe0d 	bl	8005dbe <USB_SetCurrentMode>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d005      	beq.n	80031b6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2202      	movs	r2, #2
 80031ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e0c6      	b.n	8003344 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	e04a      	b.n	8003252 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031bc:	7bfa      	ldrb	r2, [r7, #15]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	3315      	adds	r3, #21
 80031cc:	2201      	movs	r2, #1
 80031ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031d0:	7bfa      	ldrb	r2, [r7, #15]
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	3314      	adds	r3, #20
 80031e0:	7bfa      	ldrb	r2, [r7, #15]
 80031e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	b298      	uxth	r0, r3
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	332e      	adds	r3, #46	@ 0x2e
 80031f8:	4602      	mov	r2, r0
 80031fa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031fc:	7bfa      	ldrb	r2, [r7, #15]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	4413      	add	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	3318      	adds	r3, #24
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003210:	7bfa      	ldrb	r2, [r7, #15]
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4413      	add	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	331c      	adds	r3, #28
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	3320      	adds	r3, #32
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003238:	7bfa      	ldrb	r2, [r7, #15]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	3324      	adds	r3, #36	@ 0x24
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800324c:	7bfb      	ldrb	r3, [r7, #15]
 800324e:	3301      	adds	r3, #1
 8003250:	73fb      	strb	r3, [r7, #15]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	791b      	ldrb	r3, [r3, #4]
 8003256:	7bfa      	ldrb	r2, [r7, #15]
 8003258:	429a      	cmp	r2, r3
 800325a:	d3af      	bcc.n	80031bc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800325c:	2300      	movs	r3, #0
 800325e:	73fb      	strb	r3, [r7, #15]
 8003260:	e044      	b.n	80032ec <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003262:	7bfa      	ldrb	r2, [r7, #15]
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	4613      	mov	r3, r2
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	4413      	add	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003274:	2200      	movs	r2, #0
 8003276:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003278:	7bfa      	ldrb	r2, [r7, #15]
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	440b      	add	r3, r1
 8003286:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800328a:	7bfa      	ldrb	r2, [r7, #15]
 800328c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800328e:	7bfa      	ldrb	r2, [r7, #15]
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4413      	add	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	440b      	add	r3, r1
 800329c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80032a0:	2200      	movs	r2, #0
 80032a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032a4:	7bfa      	ldrb	r2, [r7, #15]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	4413      	add	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032ba:	7bfa      	ldrb	r2, [r7, #15]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032d0:	7bfa      	ldrb	r2, [r7, #15]
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	4613      	mov	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	3301      	adds	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	791b      	ldrb	r3, [r3, #4]
 80032f0:	7bfa      	ldrb	r2, [r7, #15]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d3b5      	bcc.n	8003262 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	7c1a      	ldrb	r2, [r3, #16]
 80032fe:	f88d 2000 	strb.w	r2, [sp]
 8003302:	3304      	adds	r3, #4
 8003304:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003306:	f002 fda7 	bl	8005e58 <USB_DevInit>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d005      	beq.n	800331c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e013      	b.n	8003344 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	7b1b      	ldrb	r3, [r3, #12]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d102      	bne.n	8003338 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f80a 	bl	800334c <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f002 ff62 	bl	8006206 <USB_DevDisconnect>

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800337e:	f043 0303 	orr.w	r3, r3, #3
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0cc      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033a8:	4b68      	ldr	r3, [pc, #416]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 030f 	and.w	r3, r3, #15
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d90c      	bls.n	80033d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b6:	4b65      	ldr	r3, [pc, #404]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033be:	4b63      	ldr	r3, [pc, #396]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	683a      	ldr	r2, [r7, #0]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e0b8      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d020      	beq.n	800341e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033e8:	4b59      	ldr	r3, [pc, #356]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	4a58      	ldr	r2, [pc, #352]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0308 	and.w	r3, r3, #8
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003400:	4b53      	ldr	r3, [pc, #332]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4a52      	ldr	r2, [pc, #328]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800340a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800340c:	4b50      	ldr	r3, [pc, #320]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	494d      	ldr	r1, [pc, #308]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 800341a:	4313      	orrs	r3, r2
 800341c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d044      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d107      	bne.n	8003442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003432:	4b47      	ldr	r3, [pc, #284]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d119      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e07f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b02      	cmp	r3, #2
 8003448:	d003      	beq.n	8003452 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800344e:	2b03      	cmp	r3, #3
 8003450:	d107      	bne.n	8003462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003452:	4b3f      	ldr	r3, [pc, #252]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d109      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e06f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003462:	4b3b      	ldr	r3, [pc, #236]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e067      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003472:	4b37      	ldr	r3, [pc, #220]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f023 0203 	bic.w	r2, r3, #3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	4934      	ldr	r1, [pc, #208]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	4313      	orrs	r3, r2
 8003482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003484:	f7ff f8b8 	bl	80025f8 <HAL_GetTick>
 8003488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800348c:	f7ff f8b4 	bl	80025f8 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e04f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 020c 	and.w	r2, r3, #12
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d1eb      	bne.n	800348c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034b4:	4b25      	ldr	r3, [pc, #148]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d20c      	bcs.n	80034dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b22      	ldr	r3, [pc, #136]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	b2d2      	uxtb	r2, r2
 80034c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ca:	4b20      	ldr	r3, [pc, #128]	@ (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d001      	beq.n	80034dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e032      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e8:	4b19      	ldr	r3, [pc, #100]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	4916      	ldr	r1, [pc, #88]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003506:	4b12      	ldr	r3, [pc, #72]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	490e      	ldr	r1, [pc, #56]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	4313      	orrs	r3, r2
 8003518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800351a:	f000 fb7f 	bl	8003c1c <HAL_RCC_GetSysClockFreq>
 800351e:	4602      	mov	r2, r0
 8003520:	4b0b      	ldr	r3, [pc, #44]	@ (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	490a      	ldr	r1, [pc, #40]	@ (8003554 <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	5ccb      	ldrb	r3, [r1, r3]
 800352e:	fa22 f303 	lsr.w	r3, r2, r3
 8003532:	4a09      	ldr	r2, [pc, #36]	@ (8003558 <HAL_RCC_ClockConfig+0x1c4>)
 8003534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003536:	4b09      	ldr	r3, [pc, #36]	@ (800355c <HAL_RCC_ClockConfig+0x1c8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff f818 	bl	8002570 <HAL_InitTick>

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40023c00 	.word	0x40023c00
 8003550:	40023800 	.word	0x40023800
 8003554:	08007440 	.word	0x08007440
 8003558:	20000000 	.word	0x20000000
 800355c:	20000004 	.word	0x20000004

08003560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003564:	4b03      	ldr	r3, [pc, #12]	@ (8003574 <HAL_RCC_GetHCLKFreq+0x14>)
 8003566:	681b      	ldr	r3, [r3, #0]
}
 8003568:	4618      	mov	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	20000000 	.word	0x20000000

08003578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800357c:	f7ff fff0 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 8003580:	4602      	mov	r2, r0
 8003582:	4b05      	ldr	r3, [pc, #20]	@ (8003598 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	0a9b      	lsrs	r3, r3, #10
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	4903      	ldr	r1, [pc, #12]	@ (800359c <HAL_RCC_GetPCLK1Freq+0x24>)
 800358e:	5ccb      	ldrb	r3, [r1, r3]
 8003590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003594:	4618      	mov	r0, r3
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40023800 	.word	0x40023800
 800359c:	08007450 	.word	0x08007450

080035a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035a4:	f7ff ffdc 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	0b5b      	lsrs	r3, r3, #13
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	4903      	ldr	r1, [pc, #12]	@ (80035c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035b6:	5ccb      	ldrb	r3, [r1, r3]
 80035b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035bc:	4618      	mov	r0, r3
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40023800 	.word	0x40023800
 80035c4:	08007450 	.word	0x08007450

080035c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08c      	sub	sp, #48	@ 0x30
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80035e8:	2300      	movs	r3, #0
 80035ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d010      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003600:	4b6f      	ldr	r3, [pc, #444]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003602:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003606:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800360e:	496c      	ldr	r1, [pc, #432]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800361e:	2301      	movs	r3, #1
 8003620:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d010      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800362e:	4b64      	ldr	r3, [pc, #400]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003630:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003634:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	4960      	ldr	r1, [pc, #384]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800363e:	4313      	orrs	r3, r2
 8003640:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800364c:	2301      	movs	r3, #1
 800364e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d017      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800365c:	4b58      	ldr	r3, [pc, #352]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800365e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003662:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	4955      	ldr	r1, [pc, #340]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003676:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800367a:	d101      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800367c:	2301      	movs	r3, #1
 800367e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003688:	2301      	movs	r3, #1
 800368a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b00      	cmp	r3, #0
 8003696:	d017      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003698:	4b49      	ldr	r3, [pc, #292]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800369a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800369e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a6:	4946      	ldr	r1, [pc, #280]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b6:	d101      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80036b8:	2301      	movs	r3, #1
 80036ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80036c4:	2301      	movs	r3, #1
 80036c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 808a 	beq.w	80037ea <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	60bb      	str	r3, [r7, #8]
 80036da:	4b39      	ldr	r3, [pc, #228]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	4a38      	ldr	r2, [pc, #224]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e6:	4b36      	ldr	r3, [pc, #216]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ee:	60bb      	str	r3, [r7, #8]
 80036f0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80036f2:	4b34      	ldr	r3, [pc, #208]	@ (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a33      	ldr	r2, [pc, #204]	@ (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80036f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80036fe:	f7fe ff7b 	bl	80025f8 <HAL_GetTick>
 8003702:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003704:	e008      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003706:	f7fe ff77 	bl	80025f8 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e278      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003718:	4b2a      	ldr	r3, [pc, #168]	@ (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0f0      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003724:	4b26      	ldr	r3, [pc, #152]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003728:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800372c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d02f      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800373c:	6a3a      	ldr	r2, [r7, #32]
 800373e:	429a      	cmp	r2, r3
 8003740:	d028      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003742:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800374a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800374c:	4b1e      	ldr	r3, [pc, #120]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003752:	4b1d      	ldr	r3, [pc, #116]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003758:	4a19      	ldr	r2, [pc, #100]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800375a:	6a3b      	ldr	r3, [r7, #32]
 800375c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800375e:	4b18      	ldr	r3, [pc, #96]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b01      	cmp	r3, #1
 8003768:	d114      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800376a:	f7fe ff45 	bl	80025f8 <HAL_GetTick>
 800376e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003770:	e00a      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003772:	f7fe ff41 	bl	80025f8 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003780:	4293      	cmp	r3, r2
 8003782:	d901      	bls.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e240      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003788:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800378a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0ee      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800379c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037a0:	d114      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x204>
 80037a2:	4b07      	ldr	r3, [pc, #28]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80037b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b6:	4902      	ldr	r1, [pc, #8]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	608b      	str	r3, [r1, #8]
 80037bc:	e00c      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800
 80037c4:	40007000 	.word	0x40007000
 80037c8:	42470e40 	.word	0x42470e40
 80037cc:	4b4a      	ldr	r3, [pc, #296]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	4a49      	ldr	r2, [pc, #292]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037d2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80037d6:	6093      	str	r3, [r2, #8]
 80037d8:	4b47      	ldr	r3, [pc, #284]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e4:	4944      	ldr	r1, [pc, #272]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0310 	and.w	r3, r3, #16
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80037fc:	4b3f      	ldr	r3, [pc, #252]	@ (80038fc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80037fe:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800380c:	4b3a      	ldr	r3, [pc, #232]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800380e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003812:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381a:	4937      	ldr	r1, [pc, #220]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800381c:	4313      	orrs	r3, r2
 800381e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800382e:	4b32      	ldr	r3, [pc, #200]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003834:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800383c:	492e      	ldr	r1, [pc, #184]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d011      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003850:	4b29      	ldr	r3, [pc, #164]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003852:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003856:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385e:	4926      	ldr	r1, [pc, #152]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003860:	4313      	orrs	r3, r2
 8003862:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800386e:	d101      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003870:	2301      	movs	r3, #1
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00a      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003880:	4b1d      	ldr	r3, [pc, #116]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003886:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388e:	491a      	ldr	r1, [pc, #104]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003890:	4313      	orrs	r3, r2
 8003892:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d011      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80038a2:	4b15      	ldr	r3, [pc, #84]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038b0:	4911      	ldr	r1, [pc, #68]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038c0:	d101      	bne.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80038c2:	2301      	movs	r3, #1
 80038c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80038c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d005      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d4:	f040 80ff 	bne.w	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038d8:	4b09      	ldr	r3, [pc, #36]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038de:	f7fe fe8b 	bl	80025f8 <HAL_GetTick>
 80038e2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038e4:	e00e      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038e6:	f7fe fe87 	bl	80025f8 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d907      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e188      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
 80038f8:	40023800 	.word	0x40023800
 80038fc:	424711e0 	.word	0x424711e0
 8003900:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003904:	4b7e      	ldr	r3, [pc, #504]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1ea      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d003      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003920:	2b00      	cmp	r3, #0
 8003922:	d009      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800392c:	2b00      	cmp	r3, #0
 800392e:	d028      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d124      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003938:	4b71      	ldr	r3, [pc, #452]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800393a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800393e:	0c1b      	lsrs	r3, r3, #16
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	3301      	adds	r3, #1
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800394a:	4b6d      	ldr	r3, [pc, #436]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800394c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003950:	0e1b      	lsrs	r3, r3, #24
 8003952:	f003 030f 	and.w	r3, r3, #15
 8003956:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	019b      	lsls	r3, r3, #6
 8003962:	431a      	orrs	r2, r3
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	085b      	lsrs	r3, r3, #1
 8003968:	3b01      	subs	r3, #1
 800396a:	041b      	lsls	r3, r3, #16
 800396c:	431a      	orrs	r2, r3
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	061b      	lsls	r3, r3, #24
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	071b      	lsls	r3, r3, #28
 800397a:	4961      	ldr	r1, [pc, #388]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b00      	cmp	r3, #0
 800398c:	d004      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003996:	d00a      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d035      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039ac:	d130      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80039ae:	4b54      	ldr	r3, [pc, #336]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039b4:	0c1b      	lsrs	r3, r3, #16
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	3301      	adds	r3, #1
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039c6:	0f1b      	lsrs	r3, r3, #28
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	019b      	lsls	r3, r3, #6
 80039d8:	431a      	orrs	r2, r3
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	085b      	lsrs	r3, r3, #1
 80039de:	3b01      	subs	r3, #1
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	061b      	lsls	r3, r3, #24
 80039ea:	431a      	orrs	r2, r3
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	071b      	lsls	r3, r3, #28
 80039f0:	4943      	ldr	r1, [pc, #268]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80039f8:	4b41      	ldr	r3, [pc, #260]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039fe:	f023 021f 	bic.w	r2, r3, #31
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	3b01      	subs	r3, #1
 8003a08:	493d      	ldr	r1, [pc, #244]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d029      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a24:	d124      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003a26:	4b36      	ldr	r3, [pc, #216]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a2c:	0c1b      	lsrs	r3, r3, #16
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	3301      	adds	r3, #1
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a38:	4b31      	ldr	r3, [pc, #196]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a3e:	0f1b      	lsrs	r3, r3, #28
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	019b      	lsls	r3, r3, #6
 8003a50:	431a      	orrs	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	085b      	lsrs	r3, r3, #1
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	041b      	lsls	r3, r3, #16
 8003a5c:	431a      	orrs	r2, r3
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	061b      	lsls	r3, r3, #24
 8003a62:	431a      	orrs	r2, r3
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	071b      	lsls	r3, r3, #28
 8003a68:	4925      	ldr	r1, [pc, #148]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d016      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	041b      	lsls	r3, r3, #16
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	061b      	lsls	r3, r3, #24
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	071b      	lsls	r3, r3, #28
 8003aa2:	4917      	ldr	r1, [pc, #92]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003aaa:	4b16      	ldr	r3, [pc, #88]	@ (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003aac:	2201      	movs	r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ab0:	f7fe fda2 	bl	80025f8 <HAL_GetTick>
 8003ab4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ab8:	f7fe fd9e 	bl	80025f8 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e09f      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003aca:	4b0d      	ldr	r3, [pc, #52]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	f040 8095 	bne.w	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ade:	4b0a      	ldr	r3, [pc, #40]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ae4:	f7fe fd88 	bl	80025f8 <HAL_GetTick>
 8003ae8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003aea:	e00f      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003aec:	f7fe fd84 	bl	80025f8 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d908      	bls.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e085      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800
 8003b04:	42470068 	.word	0x42470068
 8003b08:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b0c:	4b41      	ldr	r3, [pc, #260]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b18:	d0e8      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d009      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d02b      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d127      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003b42:	4b34      	ldr	r3, [pc, #208]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b48:	0c1b      	lsrs	r3, r3, #16
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	3301      	adds	r3, #1
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699a      	ldr	r2, [r3, #24]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	019b      	lsls	r3, r3, #6
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	085b      	lsrs	r3, r3, #1
 8003b64:	3b01      	subs	r3, #1
 8003b66:	041b      	lsls	r3, r3, #16
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	061b      	lsls	r3, r3, #24
 8003b70:	4928      	ldr	r1, [pc, #160]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b78:	4b26      	ldr	r3, [pc, #152]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b7e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	3b01      	subs	r3, #1
 8003b88:	021b      	lsls	r3, r3, #8
 8003b8a:	4922      	ldr	r1, [pc, #136]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d01d      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ba6:	d118      	bne.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bae:	0e1b      	lsrs	r3, r3, #24
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	699a      	ldr	r2, [r3, #24]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	019b      	lsls	r3, r3, #6
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	085b      	lsrs	r3, r3, #1
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	041b      	lsls	r3, r3, #16
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	061b      	lsls	r3, r3, #24
 8003bd2:	4910      	ldr	r1, [pc, #64]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bda:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003be0:	f7fe fd0a 	bl	80025f8 <HAL_GetTick>
 8003be4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003be8:	f7fe fd06 	bl	80025f8 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e007      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c06:	d1ef      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3730      	adds	r7, #48	@ 0x30
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800
 8003c18:	42470070 	.word	0x42470070

08003c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c20:	b0ae      	sub	sp, #184	@ 0xb8
 8003c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003c36:	2300      	movs	r3, #0
 8003c38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c42:	4bcb      	ldr	r3, [pc, #812]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 030c 	and.w	r3, r3, #12
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	f200 8206 	bhi.w	800405c <HAL_RCC_GetSysClockFreq+0x440>
 8003c50:	a201      	add	r2, pc, #4	@ (adr r2, 8003c58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c56:	bf00      	nop
 8003c58:	08003c8d 	.word	0x08003c8d
 8003c5c:	0800405d 	.word	0x0800405d
 8003c60:	0800405d 	.word	0x0800405d
 8003c64:	0800405d 	.word	0x0800405d
 8003c68:	08003c95 	.word	0x08003c95
 8003c6c:	0800405d 	.word	0x0800405d
 8003c70:	0800405d 	.word	0x0800405d
 8003c74:	0800405d 	.word	0x0800405d
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	0800405d 	.word	0x0800405d
 8003c80:	0800405d 	.word	0x0800405d
 8003c84:	0800405d 	.word	0x0800405d
 8003c88:	08003e8d 	.word	0x08003e8d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c8c:	4bb9      	ldr	r3, [pc, #740]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c92:	e1e7      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c94:	4bb8      	ldr	r3, [pc, #736]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c9a:	e1e3      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c9c:	4bb4      	ldr	r3, [pc, #720]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ca8:	4bb1      	ldr	r3, [pc, #708]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d071      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cb4:	4bae      	ldr	r3, [pc, #696]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	099b      	lsrs	r3, r3, #6
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003cc0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003cc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ccc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003cd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cda:	4622      	mov	r2, r4
 8003cdc:	462b      	mov	r3, r5
 8003cde:	f04f 0000 	mov.w	r0, #0
 8003ce2:	f04f 0100 	mov.w	r1, #0
 8003ce6:	0159      	lsls	r1, r3, #5
 8003ce8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cec:	0150      	lsls	r0, r2, #5
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4621      	mov	r1, r4
 8003cf4:	1a51      	subs	r1, r2, r1
 8003cf6:	6439      	str	r1, [r7, #64]	@ 0x40
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	eb63 0301 	sbc.w	r3, r3, r1
 8003cfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d00:	f04f 0200 	mov.w	r2, #0
 8003d04:	f04f 0300 	mov.w	r3, #0
 8003d08:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003d0c:	4649      	mov	r1, r9
 8003d0e:	018b      	lsls	r3, r1, #6
 8003d10:	4641      	mov	r1, r8
 8003d12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d16:	4641      	mov	r1, r8
 8003d18:	018a      	lsls	r2, r1, #6
 8003d1a:	4641      	mov	r1, r8
 8003d1c:	1a51      	subs	r1, r2, r1
 8003d1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d20:	4649      	mov	r1, r9
 8003d22:	eb63 0301 	sbc.w	r3, r3, r1
 8003d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003d34:	4649      	mov	r1, r9
 8003d36:	00cb      	lsls	r3, r1, #3
 8003d38:	4641      	mov	r1, r8
 8003d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d3e:	4641      	mov	r1, r8
 8003d40:	00ca      	lsls	r2, r1, #3
 8003d42:	4610      	mov	r0, r2
 8003d44:	4619      	mov	r1, r3
 8003d46:	4603      	mov	r3, r0
 8003d48:	4622      	mov	r2, r4
 8003d4a:	189b      	adds	r3, r3, r2
 8003d4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d4e:	462b      	mov	r3, r5
 8003d50:	460a      	mov	r2, r1
 8003d52:	eb42 0303 	adc.w	r3, r2, r3
 8003d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d64:	4629      	mov	r1, r5
 8003d66:	024b      	lsls	r3, r1, #9
 8003d68:	4621      	mov	r1, r4
 8003d6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d6e:	4621      	mov	r1, r4
 8003d70:	024a      	lsls	r2, r1, #9
 8003d72:	4610      	mov	r0, r2
 8003d74:	4619      	mov	r1, r3
 8003d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d88:	f7fc ff0c 	bl	8000ba4 <__aeabi_uldivmod>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	460b      	mov	r3, r1
 8003d90:	4613      	mov	r3, r2
 8003d92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d96:	e067      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d98:	4b75      	ldr	r3, [pc, #468]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003da4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003da8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003db2:	2300      	movs	r3, #0
 8003db4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003db6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003dba:	4622      	mov	r2, r4
 8003dbc:	462b      	mov	r3, r5
 8003dbe:	f04f 0000 	mov.w	r0, #0
 8003dc2:	f04f 0100 	mov.w	r1, #0
 8003dc6:	0159      	lsls	r1, r3, #5
 8003dc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dcc:	0150      	lsls	r0, r2, #5
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	4621      	mov	r1, r4
 8003dd4:	1a51      	subs	r1, r2, r1
 8003dd6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003dd8:	4629      	mov	r1, r5
 8003dda:	eb63 0301 	sbc.w	r3, r3, r1
 8003dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003dec:	4649      	mov	r1, r9
 8003dee:	018b      	lsls	r3, r1, #6
 8003df0:	4641      	mov	r1, r8
 8003df2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003df6:	4641      	mov	r1, r8
 8003df8:	018a      	lsls	r2, r1, #6
 8003dfa:	4641      	mov	r1, r8
 8003dfc:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e00:	4649      	mov	r1, r9
 8003e02:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e06:	f04f 0200 	mov.w	r2, #0
 8003e0a:	f04f 0300 	mov.w	r3, #0
 8003e0e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e12:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e1a:	4692      	mov	sl, r2
 8003e1c:	469b      	mov	fp, r3
 8003e1e:	4623      	mov	r3, r4
 8003e20:	eb1a 0303 	adds.w	r3, sl, r3
 8003e24:	623b      	str	r3, [r7, #32]
 8003e26:	462b      	mov	r3, r5
 8003e28:	eb4b 0303 	adc.w	r3, fp, r3
 8003e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	f04f 0300 	mov.w	r3, #0
 8003e36:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003e3a:	4629      	mov	r1, r5
 8003e3c:	028b      	lsls	r3, r1, #10
 8003e3e:	4621      	mov	r1, r4
 8003e40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e44:	4621      	mov	r1, r4
 8003e46:	028a      	lsls	r2, r1, #10
 8003e48:	4610      	mov	r0, r2
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e50:	2200      	movs	r2, #0
 8003e52:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e54:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e56:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003e5a:	f7fc fea3 	bl	8000ba4 <__aeabi_uldivmod>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	4613      	mov	r3, r2
 8003e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e68:	4b41      	ldr	r3, [pc, #260]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	3301      	adds	r3, #1
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003e7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e8a:	e0eb      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e8c:	4b38      	ldr	r3, [pc, #224]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e98:	4b35      	ldr	r3, [pc, #212]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d06b      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ea4:	4b32      	ldr	r3, [pc, #200]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	099b      	lsrs	r3, r3, #6
 8003eaa:	2200      	movs	r2, #0
 8003eac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003eb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eb8:	2300      	movs	r3, #0
 8003eba:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ebc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003ec0:	4622      	mov	r2, r4
 8003ec2:	462b      	mov	r3, r5
 8003ec4:	f04f 0000 	mov.w	r0, #0
 8003ec8:	f04f 0100 	mov.w	r1, #0
 8003ecc:	0159      	lsls	r1, r3, #5
 8003ece:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ed2:	0150      	lsls	r0, r2, #5
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4621      	mov	r1, r4
 8003eda:	1a51      	subs	r1, r2, r1
 8003edc:	61b9      	str	r1, [r7, #24]
 8003ede:	4629      	mov	r1, r5
 8003ee0:	eb63 0301 	sbc.w	r3, r3, r1
 8003ee4:	61fb      	str	r3, [r7, #28]
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003ef2:	4659      	mov	r1, fp
 8003ef4:	018b      	lsls	r3, r1, #6
 8003ef6:	4651      	mov	r1, sl
 8003ef8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003efc:	4651      	mov	r1, sl
 8003efe:	018a      	lsls	r2, r1, #6
 8003f00:	4651      	mov	r1, sl
 8003f02:	ebb2 0801 	subs.w	r8, r2, r1
 8003f06:	4659      	mov	r1, fp
 8003f08:	eb63 0901 	sbc.w	r9, r3, r1
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f20:	4690      	mov	r8, r2
 8003f22:	4699      	mov	r9, r3
 8003f24:	4623      	mov	r3, r4
 8003f26:	eb18 0303 	adds.w	r3, r8, r3
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	eb49 0303 	adc.w	r3, r9, r3
 8003f32:	617b      	str	r3, [r7, #20]
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003f40:	4629      	mov	r1, r5
 8003f42:	024b      	lsls	r3, r1, #9
 8003f44:	4621      	mov	r1, r4
 8003f46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f4a:	4621      	mov	r1, r4
 8003f4c:	024a      	lsls	r2, r1, #9
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f56:	2200      	movs	r2, #0
 8003f58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f5a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f60:	f7fc fe20 	bl	8000ba4 <__aeabi_uldivmod>
 8003f64:	4602      	mov	r2, r0
 8003f66:	460b      	mov	r3, r1
 8003f68:	4613      	mov	r3, r2
 8003f6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f6e:	e065      	b.n	800403c <HAL_RCC_GetSysClockFreq+0x420>
 8003f70:	40023800 	.word	0x40023800
 8003f74:	00f42400 	.word	0x00f42400
 8003f78:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f7c:	4b3d      	ldr	r3, [pc, #244]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x458>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	099b      	lsrs	r3, r3, #6
 8003f82:	2200      	movs	r2, #0
 8003f84:	4618      	mov	r0, r3
 8003f86:	4611      	mov	r1, r2
 8003f88:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f8e:	2300      	movs	r3, #0
 8003f90:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f92:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f96:	4642      	mov	r2, r8
 8003f98:	464b      	mov	r3, r9
 8003f9a:	f04f 0000 	mov.w	r0, #0
 8003f9e:	f04f 0100 	mov.w	r1, #0
 8003fa2:	0159      	lsls	r1, r3, #5
 8003fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fa8:	0150      	lsls	r0, r2, #5
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	4641      	mov	r1, r8
 8003fb0:	1a51      	subs	r1, r2, r1
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	4649      	mov	r1, r9
 8003fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	f04f 0200 	mov.w	r2, #0
 8003fc0:	f04f 0300 	mov.w	r3, #0
 8003fc4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003fc8:	4659      	mov	r1, fp
 8003fca:	018b      	lsls	r3, r1, #6
 8003fcc:	4651      	mov	r1, sl
 8003fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fd2:	4651      	mov	r1, sl
 8003fd4:	018a      	lsls	r2, r1, #6
 8003fd6:	4651      	mov	r1, sl
 8003fd8:	1a54      	subs	r4, r2, r1
 8003fda:	4659      	mov	r1, fp
 8003fdc:	eb63 0501 	sbc.w	r5, r3, r1
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	f04f 0300 	mov.w	r3, #0
 8003fe8:	00eb      	lsls	r3, r5, #3
 8003fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fee:	00e2      	lsls	r2, r4, #3
 8003ff0:	4614      	mov	r4, r2
 8003ff2:	461d      	mov	r5, r3
 8003ff4:	4643      	mov	r3, r8
 8003ff6:	18e3      	adds	r3, r4, r3
 8003ff8:	603b      	str	r3, [r7, #0]
 8003ffa:	464b      	mov	r3, r9
 8003ffc:	eb45 0303 	adc.w	r3, r5, r3
 8004000:	607b      	str	r3, [r7, #4]
 8004002:	f04f 0200 	mov.w	r2, #0
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800400e:	4629      	mov	r1, r5
 8004010:	028b      	lsls	r3, r1, #10
 8004012:	4621      	mov	r1, r4
 8004014:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004018:	4621      	mov	r1, r4
 800401a:	028a      	lsls	r2, r1, #10
 800401c:	4610      	mov	r0, r2
 800401e:	4619      	mov	r1, r3
 8004020:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004024:	2200      	movs	r2, #0
 8004026:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004028:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800402a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800402e:	f7fc fdb9 	bl	8000ba4 <__aeabi_uldivmod>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	4613      	mov	r3, r2
 8004038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800403c:	4b0d      	ldr	r3, [pc, #52]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x458>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	0f1b      	lsrs	r3, r3, #28
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800404a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800404e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004052:	fbb2 f3f3 	udiv	r3, r2, r3
 8004056:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800405a:	e003      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800405c:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x45c>)
 800405e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004062:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004064:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004068:	4618      	mov	r0, r3
 800406a:	37b8      	adds	r7, #184	@ 0xb8
 800406c:	46bd      	mov	sp, r7
 800406e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800
 8004078:	00f42400 	.word	0x00f42400

0800407c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e28d      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 8083 	beq.w	80041a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800409c:	4b94      	ldr	r3, [pc, #592]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d019      	beq.n	80040dc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040a8:	4b91      	ldr	r3, [pc, #580]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 030c 	and.w	r3, r3, #12
        || \
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d106      	bne.n	80040c2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040b4:	4b8e      	ldr	r3, [pc, #568]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040c0:	d00c      	beq.n	80040dc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040c2:	4b8b      	ldr	r3, [pc, #556]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d112      	bne.n	80040f4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ce:	4b88      	ldr	r3, [pc, #544]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040da:	d10b      	bne.n	80040f4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040dc:	4b84      	ldr	r3, [pc, #528]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d05b      	beq.n	80041a0 <HAL_RCC_OscConfig+0x124>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d157      	bne.n	80041a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e25a      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040fc:	d106      	bne.n	800410c <HAL_RCC_OscConfig+0x90>
 80040fe:	4b7c      	ldr	r3, [pc, #496]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a7b      	ldr	r2, [pc, #492]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004108:	6013      	str	r3, [r2, #0]
 800410a:	e01d      	b.n	8004148 <HAL_RCC_OscConfig+0xcc>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004114:	d10c      	bne.n	8004130 <HAL_RCC_OscConfig+0xb4>
 8004116:	4b76      	ldr	r3, [pc, #472]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a75      	ldr	r2, [pc, #468]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800411c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	4b73      	ldr	r3, [pc, #460]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a72      	ldr	r2, [pc, #456]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	e00b      	b.n	8004148 <HAL_RCC_OscConfig+0xcc>
 8004130:	4b6f      	ldr	r3, [pc, #444]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a6e      	ldr	r2, [pc, #440]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800413a:	6013      	str	r3, [r2, #0]
 800413c:	4b6c      	ldr	r3, [pc, #432]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a6b      	ldr	r2, [pc, #428]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004142:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d013      	beq.n	8004178 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004150:	f7fe fa52 	bl	80025f8 <HAL_GetTick>
 8004154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004156:	e008      	b.n	800416a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004158:	f7fe fa4e 	bl	80025f8 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b64      	cmp	r3, #100	@ 0x64
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e21f      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416a:	4b61      	ldr	r3, [pc, #388]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d0f0      	beq.n	8004158 <HAL_RCC_OscConfig+0xdc>
 8004176:	e014      	b.n	80041a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004178:	f7fe fa3e 	bl	80025f8 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004180:	f7fe fa3a 	bl	80025f8 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b64      	cmp	r3, #100	@ 0x64
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e20b      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004192:	4b57      	ldr	r3, [pc, #348]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1f0      	bne.n	8004180 <HAL_RCC_OscConfig+0x104>
 800419e:	e000      	b.n	80041a2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d06f      	beq.n	800428e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041ae:	4b50      	ldr	r3, [pc, #320]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d017      	beq.n	80041ea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041ba:	4b4d      	ldr	r3, [pc, #308]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 030c 	and.w	r3, r3, #12
        || \
 80041c2:	2b08      	cmp	r3, #8
 80041c4:	d105      	bne.n	80041d2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041c6:	4b4a      	ldr	r3, [pc, #296]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00b      	beq.n	80041ea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d2:	4b47      	ldr	r3, [pc, #284]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041da:	2b0c      	cmp	r3, #12
 80041dc:	d11c      	bne.n	8004218 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041de:	4b44      	ldr	r3, [pc, #272]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d116      	bne.n	8004218 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ea:	4b41      	ldr	r3, [pc, #260]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_RCC_OscConfig+0x186>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d001      	beq.n	8004202 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e1d3      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004202:	4b3b      	ldr	r3, [pc, #236]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	4937      	ldr	r1, [pc, #220]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004212:	4313      	orrs	r3, r2
 8004214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004216:	e03a      	b.n	800428e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d020      	beq.n	8004262 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004220:	4b34      	ldr	r3, [pc, #208]	@ (80042f4 <HAL_RCC_OscConfig+0x278>)
 8004222:	2201      	movs	r2, #1
 8004224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004226:	f7fe f9e7 	bl	80025f8 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800422e:	f7fe f9e3 	bl	80025f8 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e1b4      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004240:	4b2b      	ldr	r3, [pc, #172]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424c:	4b28      	ldr	r3, [pc, #160]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4925      	ldr	r1, [pc, #148]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 800425c:	4313      	orrs	r3, r2
 800425e:	600b      	str	r3, [r1, #0]
 8004260:	e015      	b.n	800428e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004262:	4b24      	ldr	r3, [pc, #144]	@ (80042f4 <HAL_RCC_OscConfig+0x278>)
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004268:	f7fe f9c6 	bl	80025f8 <HAL_GetTick>
 800426c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004270:	f7fe f9c2 	bl	80025f8 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e193      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004282:	4b1b      	ldr	r3, [pc, #108]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1f0      	bne.n	8004270 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d036      	beq.n	8004308 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d016      	beq.n	80042d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a2:	4b15      	ldr	r3, [pc, #84]	@ (80042f8 <HAL_RCC_OscConfig+0x27c>)
 80042a4:	2201      	movs	r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a8:	f7fe f9a6 	bl	80025f8 <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042b0:	f7fe f9a2 	bl	80025f8 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e173      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c2:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <HAL_RCC_OscConfig+0x274>)
 80042c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x234>
 80042ce:	e01b      	b.n	8004308 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d0:	4b09      	ldr	r3, [pc, #36]	@ (80042f8 <HAL_RCC_OscConfig+0x27c>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d6:	f7fe f98f 	bl	80025f8 <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042dc:	e00e      	b.n	80042fc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042de:	f7fe f98b 	bl	80025f8 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d907      	bls.n	80042fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e15c      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
 80042f0:	40023800 	.word	0x40023800
 80042f4:	42470000 	.word	0x42470000
 80042f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80042fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1ea      	bne.n	80042de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8097 	beq.w	8004444 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004316:	2300      	movs	r3, #0
 8004318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431a:	4b83      	ldr	r3, [pc, #524]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 800431c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10f      	bne.n	8004346 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004326:	2300      	movs	r3, #0
 8004328:	60bb      	str	r3, [r7, #8]
 800432a:	4b7f      	ldr	r3, [pc, #508]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	4a7e      	ldr	r2, [pc, #504]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004334:	6413      	str	r3, [r2, #64]	@ 0x40
 8004336:	4b7c      	ldr	r3, [pc, #496]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004346:	4b79      	ldr	r3, [pc, #484]	@ (800452c <HAL_RCC_OscConfig+0x4b0>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d118      	bne.n	8004384 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004352:	4b76      	ldr	r3, [pc, #472]	@ (800452c <HAL_RCC_OscConfig+0x4b0>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a75      	ldr	r2, [pc, #468]	@ (800452c <HAL_RCC_OscConfig+0x4b0>)
 8004358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435e:	f7fe f94b 	bl	80025f8 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004366:	f7fe f947 	bl	80025f8 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e118      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	4b6c      	ldr	r3, [pc, #432]	@ (800452c <HAL_RCC_OscConfig+0x4b0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d106      	bne.n	800439a <HAL_RCC_OscConfig+0x31e>
 800438c:	4b66      	ldr	r3, [pc, #408]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 800438e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004390:	4a65      	ldr	r2, [pc, #404]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	6713      	str	r3, [r2, #112]	@ 0x70
 8004398:	e01c      	b.n	80043d4 <HAL_RCC_OscConfig+0x358>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b05      	cmp	r3, #5
 80043a0:	d10c      	bne.n	80043bc <HAL_RCC_OscConfig+0x340>
 80043a2:	4b61      	ldr	r3, [pc, #388]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a6:	4a60      	ldr	r2, [pc, #384]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043a8:	f043 0304 	orr.w	r3, r3, #4
 80043ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ae:	4b5e      	ldr	r3, [pc, #376]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b2:	4a5d      	ldr	r2, [pc, #372]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	f043 0301 	orr.w	r3, r3, #1
 80043b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ba:	e00b      	b.n	80043d4 <HAL_RCC_OscConfig+0x358>
 80043bc:	4b5a      	ldr	r3, [pc, #360]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c0:	4a59      	ldr	r2, [pc, #356]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043c2:	f023 0301 	bic.w	r3, r3, #1
 80043c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80043c8:	4b57      	ldr	r3, [pc, #348]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043cc:	4a56      	ldr	r2, [pc, #344]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043ce:	f023 0304 	bic.w	r3, r3, #4
 80043d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d015      	beq.n	8004408 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043dc:	f7fe f90c 	bl	80025f8 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e2:	e00a      	b.n	80043fa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e4:	f7fe f908 	bl	80025f8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e0d7      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0ee      	beq.n	80043e4 <HAL_RCC_OscConfig+0x368>
 8004406:	e014      	b.n	8004432 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004408:	f7fe f8f6 	bl	80025f8 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800440e:	e00a      	b.n	8004426 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004410:	f7fe f8f2 	bl	80025f8 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800441e:	4293      	cmp	r3, r2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e0c1      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004426:	4b40      	ldr	r3, [pc, #256]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1ee      	bne.n	8004410 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004432:	7dfb      	ldrb	r3, [r7, #23]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d105      	bne.n	8004444 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004438:	4b3b      	ldr	r3, [pc, #236]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	4a3a      	ldr	r2, [pc, #232]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 800443e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004442:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 80ad 	beq.w	80045a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800444e:	4b36      	ldr	r3, [pc, #216]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	2b08      	cmp	r3, #8
 8004458:	d060      	beq.n	800451c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	2b02      	cmp	r3, #2
 8004460:	d145      	bne.n	80044ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004462:	4b33      	ldr	r3, [pc, #204]	@ (8004530 <HAL_RCC_OscConfig+0x4b4>)
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fe f8c6 	bl	80025f8 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004470:	f7fe f8c2 	bl	80025f8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e093      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004482:	4b29      	ldr	r3, [pc, #164]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1f0      	bne.n	8004470 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69da      	ldr	r2, [r3, #28]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	019b      	lsls	r3, r3, #6
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	3b01      	subs	r3, #1
 80044a8:	041b      	lsls	r3, r3, #16
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	061b      	lsls	r3, r3, #24
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b8:	071b      	lsls	r3, r3, #28
 80044ba:	491b      	ldr	r1, [pc, #108]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004530 <HAL_RCC_OscConfig+0x4b4>)
 80044c2:	2201      	movs	r2, #1
 80044c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c6:	f7fe f897 	bl	80025f8 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ce:	f7fe f893 	bl	80025f8 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e064      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e0:	4b11      	ldr	r3, [pc, #68]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f0      	beq.n	80044ce <HAL_RCC_OscConfig+0x452>
 80044ec:	e05c      	b.n	80045a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ee:	4b10      	ldr	r3, [pc, #64]	@ (8004530 <HAL_RCC_OscConfig+0x4b4>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe f880 	bl	80025f8 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fc:	f7fe f87c 	bl	80025f8 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e04d      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450e:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <HAL_RCC_OscConfig+0x4ac>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x480>
 800451a:	e045      	b.n	80045a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d107      	bne.n	8004534 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e040      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
 8004528:	40023800 	.word	0x40023800
 800452c:	40007000 	.word	0x40007000
 8004530:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004534:	4b1f      	ldr	r3, [pc, #124]	@ (80045b4 <HAL_RCC_OscConfig+0x538>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d030      	beq.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800454c:	429a      	cmp	r2, r3
 800454e:	d129      	bne.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455a:	429a      	cmp	r2, r3
 800455c:	d122      	bne.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004564:	4013      	ands	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800456a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800456c:	4293      	cmp	r3, r2
 800456e:	d119      	bne.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457a:	085b      	lsrs	r3, r3, #1
 800457c:	3b01      	subs	r3, #1
 800457e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004580:	429a      	cmp	r2, r3
 8004582:	d10f      	bne.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004590:	429a      	cmp	r2, r3
 8004592:	d107      	bne.n	80045a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e000      	b.n	80045aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023800 	.word	0x40023800

080045b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e07b      	b.n	80046c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d108      	bne.n	80045e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045da:	d009      	beq.n	80045f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	61da      	str	r2, [r3, #28]
 80045e2:	e005      	b.n	80045f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fd fdea 	bl	80021e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004626:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004638:	431a      	orrs	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004642:	431a      	orrs	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	431a      	orrs	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	431a      	orrs	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004674:	ea42 0103 	orr.w	r1, r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800467c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	0c1b      	lsrs	r3, r3, #16
 800468e:	f003 0104 	and.w	r1, r3, #4
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004696:	f003 0210 	and.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69da      	ldr	r2, [r3, #28]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b088      	sub	sp, #32
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	603b      	str	r3, [r7, #0]
 80046d6:	4613      	mov	r3, r2
 80046d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046da:	f7fd ff8d 	bl	80025f8 <HAL_GetTick>
 80046de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80046e0:	88fb      	ldrh	r3, [r7, #6]
 80046e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d001      	beq.n	80046f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046f0:	2302      	movs	r3, #2
 80046f2:	e12a      	b.n	800494a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d002      	beq.n	8004700 <HAL_SPI_Transmit+0x36>
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e122      	b.n	800494a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_SPI_Transmit+0x48>
 800470e:	2302      	movs	r3, #2
 8004710:	e11b      	b.n	800494a <HAL_SPI_Transmit+0x280>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2203      	movs	r2, #3
 800471e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	88fa      	ldrh	r2, [r7, #6]
 8004732:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	88fa      	ldrh	r2, [r7, #6]
 8004738:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004760:	d10f      	bne.n	8004782 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004770:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004780:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800478c:	2b40      	cmp	r3, #64	@ 0x40
 800478e:	d007      	beq.n	80047a0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800479e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a8:	d152      	bne.n	8004850 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_SPI_Transmit+0xee>
 80047b2:	8b7b      	ldrh	r3, [r7, #26]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d145      	bne.n	8004844 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047bc:	881a      	ldrh	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	1c9a      	adds	r2, r3, #2
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047dc:	e032      	b.n	8004844 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d112      	bne.n	8004812 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f0:	881a      	ldrh	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fc:	1c9a      	adds	r2, r3, #2
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004806:	b29b      	uxth	r3, r3
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004810:	e018      	b.n	8004844 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004812:	f7fd fef1 	bl	80025f8 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d803      	bhi.n	800482a <HAL_SPI_Transmit+0x160>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004828:	d102      	bne.n	8004830 <HAL_SPI_Transmit+0x166>
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d109      	bne.n	8004844 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e082      	b.n	800494a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1c7      	bne.n	80047de <HAL_SPI_Transmit+0x114>
 800484e:	e053      	b.n	80048f8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <HAL_SPI_Transmit+0x194>
 8004858:	8b7b      	ldrh	r3, [r7, #26]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d147      	bne.n	80048ee <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	330c      	adds	r3, #12
 8004868:	7812      	ldrb	r2, [r2, #0]
 800486a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004870:	1c5a      	adds	r2, r3, #1
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800487a:	b29b      	uxth	r3, r3
 800487c:	3b01      	subs	r3, #1
 800487e:	b29a      	uxth	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004884:	e033      	b.n	80048ee <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b02      	cmp	r3, #2
 8004892:	d113      	bne.n	80048bc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	330c      	adds	r3, #12
 800489e:	7812      	ldrb	r2, [r2, #0]
 80048a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a6:	1c5a      	adds	r2, r3, #1
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048ba:	e018      	b.n	80048ee <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048bc:	f7fd fe9c 	bl	80025f8 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d803      	bhi.n	80048d4 <HAL_SPI_Transmit+0x20a>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d2:	d102      	bne.n	80048da <HAL_SPI_Transmit+0x210>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d109      	bne.n	80048ee <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e02d      	b.n	800494a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1c6      	bne.n	8004886 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048f8:	69fa      	ldr	r2, [r7, #28]
 80048fa:	6839      	ldr	r1, [r7, #0]
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fa59 	bl	8004db4 <SPI_EndRxTxTransaction>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2220      	movs	r2, #32
 800490c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004948:	2300      	movs	r3, #0
  }
}
 800494a:	4618      	mov	r0, r3
 800494c:	3720      	adds	r7, #32
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b08a      	sub	sp, #40	@ 0x28
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	607a      	str	r2, [r7, #4]
 800495e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004960:	2301      	movs	r3, #1
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004964:	f7fd fe48 	bl	80025f8 <HAL_GetTick>
 8004968:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004970:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004978:	887b      	ldrh	r3, [r7, #2]
 800497a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800497c:	7ffb      	ldrb	r3, [r7, #31]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d00c      	beq.n	800499c <HAL_SPI_TransmitReceive+0x4a>
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004988:	d106      	bne.n	8004998 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d102      	bne.n	8004998 <HAL_SPI_TransmitReceive+0x46>
 8004992:	7ffb      	ldrb	r3, [r7, #31]
 8004994:	2b04      	cmp	r3, #4
 8004996:	d001      	beq.n	800499c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004998:	2302      	movs	r3, #2
 800499a:	e17f      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d005      	beq.n	80049ae <HAL_SPI_TransmitReceive+0x5c>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_SPI_TransmitReceive+0x5c>
 80049a8:	887b      	ldrh	r3, [r7, #2]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e174      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_SPI_TransmitReceive+0x6e>
 80049bc:	2302      	movs	r3, #2
 80049be:	e16d      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d003      	beq.n	80049dc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2205      	movs	r2, #5
 80049d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	887a      	ldrh	r2, [r7, #2]
 80049ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	887a      	ldrh	r2, [r7, #2]
 80049f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	887a      	ldrh	r2, [r7, #2]
 80049fe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	887a      	ldrh	r2, [r7, #2]
 8004a04:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1c:	2b40      	cmp	r3, #64	@ 0x40
 8004a1e:	d007      	beq.n	8004a30 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a38:	d17e      	bne.n	8004b38 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_SPI_TransmitReceive+0xf6>
 8004a42:	8afb      	ldrh	r3, [r7, #22]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d16c      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a4c:	881a      	ldrh	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a58:	1c9a      	adds	r2, r3, #2
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a6c:	e059      	b.n	8004b22 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d11b      	bne.n	8004ab4 <HAL_SPI_TransmitReceive+0x162>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d016      	beq.n	8004ab4 <HAL_SPI_TransmitReceive+0x162>
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d113      	bne.n	8004ab4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	881a      	ldrh	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9c:	1c9a      	adds	r2, r3, #2
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d119      	bne.n	8004af6 <HAL_SPI_TransmitReceive+0x1a4>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d014      	beq.n	8004af6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad6:	b292      	uxth	r2, r2
 8004ad8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ade:	1c9a      	adds	r2, r3, #2
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004af2:	2301      	movs	r3, #1
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004af6:	f7fd fd7f 	bl	80025f8 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d80d      	bhi.n	8004b22 <HAL_SPI_TransmitReceive+0x1d0>
 8004b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0c:	d009      	beq.n	8004b22 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e0bc      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1a0      	bne.n	8004a6e <HAL_SPI_TransmitReceive+0x11c>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d19b      	bne.n	8004a6e <HAL_SPI_TransmitReceive+0x11c>
 8004b36:	e082      	b.n	8004c3e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <HAL_SPI_TransmitReceive+0x1f4>
 8004b40:	8afb      	ldrh	r3, [r7, #22]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d171      	bne.n	8004c2a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	330c      	adds	r3, #12
 8004b50:	7812      	ldrb	r2, [r2, #0]
 8004b52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	1c5a      	adds	r2, r3, #1
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b6c:	e05d      	b.n	8004c2a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d11c      	bne.n	8004bb6 <HAL_SPI_TransmitReceive+0x264>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d017      	beq.n	8004bb6 <HAL_SPI_TransmitReceive+0x264>
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d114      	bne.n	8004bb6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	330c      	adds	r3, #12
 8004b96:	7812      	ldrb	r2, [r2, #0]
 8004b98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9e:	1c5a      	adds	r2, r3, #1
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	3b01      	subs	r3, #1
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d119      	bne.n	8004bf8 <HAL_SPI_TransmitReceive+0x2a6>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d014      	beq.n	8004bf8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	3b01      	subs	r3, #1
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004bf8:	f7fd fcfe 	bl	80025f8 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	6a3b      	ldr	r3, [r7, #32]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d803      	bhi.n	8004c10 <HAL_SPI_TransmitReceive+0x2be>
 8004c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0e:	d102      	bne.n	8004c16 <HAL_SPI_TransmitReceive+0x2c4>
 8004c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d109      	bne.n	8004c2a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e038      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d19c      	bne.n	8004b6e <HAL_SPI_TransmitReceive+0x21c>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d197      	bne.n	8004b6e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c3e:	6a3a      	ldr	r2, [r7, #32]
 8004c40:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 f8b6 	bl	8004db4 <SPI_EndRxTxTransaction>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d008      	beq.n	8004c60 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2220      	movs	r2, #32
 8004c52:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e01d      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10a      	bne.n	8004c7e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c68:	2300      	movs	r3, #0
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	613b      	str	r3, [r7, #16]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
  }
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3728      	adds	r7, #40	@ 0x28
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cb4:	f7fd fca0 	bl	80025f8 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cbc:	1a9b      	subs	r3, r3, r2
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004cc4:	f7fd fc98 	bl	80025f8 <HAL_GetTick>
 8004cc8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cca:	4b39      	ldr	r3, [pc, #228]	@ (8004db0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	015b      	lsls	r3, r3, #5
 8004cd0:	0d1b      	lsrs	r3, r3, #20
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cda:	e054      	b.n	8004d86 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce2:	d050      	beq.n	8004d86 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ce4:	f7fd fc88 	bl	80025f8 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d902      	bls.n	8004cfa <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d13d      	bne.n	8004d76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d12:	d111      	bne.n	8004d38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1c:	d004      	beq.n	8004d28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d26:	d107      	bne.n	8004d38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d40:	d10f      	bne.n	8004d62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e017      	b.n	8004da6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	79fb      	ldrb	r3, [r7, #7]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d19b      	bne.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3720      	adds	r7, #32
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	20000000 	.word	0x20000000

08004db4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b088      	sub	sp, #32
 8004db8:	af02      	add	r7, sp, #8
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	2102      	movs	r1, #2
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7ff ff6a 	bl	8004ca4 <SPI_WaitFlagStateUntilTimeout>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d007      	beq.n	8004de6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dda:	f043 0220 	orr.w	r2, r3, #32
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e032      	b.n	8004e4c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004de6:	4b1b      	ldr	r3, [pc, #108]	@ (8004e54 <SPI_EndRxTxTransaction+0xa0>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a1b      	ldr	r2, [pc, #108]	@ (8004e58 <SPI_EndRxTxTransaction+0xa4>)
 8004dec:	fba2 2303 	umull	r2, r3, r2, r3
 8004df0:	0d5b      	lsrs	r3, r3, #21
 8004df2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004df6:	fb02 f303 	mul.w	r3, r2, r3
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e04:	d112      	bne.n	8004e2c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2180      	movs	r1, #128	@ 0x80
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff ff47 	bl	8004ca4 <SPI_WaitFlagStateUntilTimeout>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d016      	beq.n	8004e4a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e20:	f043 0220 	orr.w	r2, r3, #32
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e00f      	b.n	8004e4c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00a      	beq.n	8004e48 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e42:	2b80      	cmp	r3, #128	@ 0x80
 8004e44:	d0f2      	beq.n	8004e2c <SPI_EndRxTxTransaction+0x78>
 8004e46:	e000      	b.n	8004e4a <SPI_EndRxTxTransaction+0x96>
        break;
 8004e48:	bf00      	nop
  }

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3718      	adds	r7, #24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000000 	.word	0x20000000
 8004e58:	165e9f81 	.word	0x165e9f81

08004e5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e041      	b.n	8004ef2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fd f9f6 	bl	8002274 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3304      	adds	r3, #4
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4610      	mov	r0, r2
 8004e9c:	f000 fa80 	bl	80053a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
	...

08004efc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d001      	beq.n	8004f14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e046      	b.n	8004fa2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a23      	ldr	r2, [pc, #140]	@ (8004fb0 <HAL_TIM_Base_Start+0xb4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d022      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2e:	d01d      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1f      	ldr	r2, [pc, #124]	@ (8004fb4 <HAL_TIM_Base_Start+0xb8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d018      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8004fb8 <HAL_TIM_Base_Start+0xbc>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d013      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1c      	ldr	r2, [pc, #112]	@ (8004fbc <HAL_TIM_Base_Start+0xc0>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00e      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1b      	ldr	r2, [pc, #108]	@ (8004fc0 <HAL_TIM_Base_Start+0xc4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d009      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a19      	ldr	r2, [pc, #100]	@ (8004fc4 <HAL_TIM_Base_Start+0xc8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d004      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a18      	ldr	r2, [pc, #96]	@ (8004fc8 <HAL_TIM_Base_Start+0xcc>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d111      	bne.n	8004f90 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d010      	beq.n	8004fa0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f042 0201 	orr.w	r2, r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8e:	e007      	b.n	8004fa0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	40010000 	.word	0x40010000
 8004fb4:	40000400 	.word	0x40000400
 8004fb8:	40000800 	.word	0x40000800
 8004fbc:	40000c00 	.word	0x40000c00
 8004fc0:	40010400 	.word	0x40010400
 8004fc4:	40014000 	.word	0x40014000
 8004fc8:	40001800 	.word	0x40001800

08004fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d020      	beq.n	8005030 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d01b      	beq.n	8005030 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f06f 0202 	mvn.w	r2, #2
 8005000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	f003 0303 	and.w	r3, r3, #3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f9a3 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
 800501c:	e005      	b.n	800502a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f995 	bl	800534e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 f9a6 	bl	8005376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 0304 	and.w	r3, r3, #4
 8005036:	2b00      	cmp	r3, #0
 8005038:	d020      	beq.n	800507c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b00      	cmp	r3, #0
 8005042:	d01b      	beq.n	800507c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f06f 0204 	mvn.w	r2, #4
 800504c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2202      	movs	r2, #2
 8005052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f97d 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
 8005068:	e005      	b.n	8005076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f96f 	bl	800534e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f980 	bl	8005376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d020      	beq.n	80050c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d01b      	beq.n	80050c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f06f 0208 	mvn.w	r2, #8
 8005098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2204      	movs	r2, #4
 800509e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f957 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
 80050b4:	e005      	b.n	80050c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f949 	bl	800534e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f95a 	bl	8005376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f003 0310 	and.w	r3, r3, #16
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d020      	beq.n	8005114 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f003 0310 	and.w	r3, r3, #16
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01b      	beq.n	8005114 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f06f 0210 	mvn.w	r2, #16
 80050e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2208      	movs	r2, #8
 80050ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f931 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
 8005100:	e005      	b.n	800510e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f923 	bl	800534e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f934 	bl	8005376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00c      	beq.n	8005138 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0201 	mvn.w	r2, #1
 8005130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f901 	bl	800533a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00c      	beq.n	800515c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005148:	2b00      	cmp	r3, #0
 800514a:	d007      	beq.n	800515c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 faee 	bl	8005738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00c      	beq.n	8005180 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516c:	2b00      	cmp	r3, #0
 800516e:	d007      	beq.n	8005180 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f905 	bl	800538a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0320 	and.w	r3, r3, #32
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0220 	mvn.w	r2, #32
 800519c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 fac0 	bl	8005724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051a4:	bf00      	nop
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051b6:	2300      	movs	r3, #0
 80051b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e0b4      	b.n	8005332 <HAL_TIM_ConfigClockSource+0x186>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005200:	d03e      	beq.n	8005280 <HAL_TIM_ConfigClockSource+0xd4>
 8005202:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005206:	f200 8087 	bhi.w	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 800520a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800520e:	f000 8086 	beq.w	800531e <HAL_TIM_ConfigClockSource+0x172>
 8005212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005216:	d87f      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005218:	2b70      	cmp	r3, #112	@ 0x70
 800521a:	d01a      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0xa6>
 800521c:	2b70      	cmp	r3, #112	@ 0x70
 800521e:	d87b      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005220:	2b60      	cmp	r3, #96	@ 0x60
 8005222:	d050      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x11a>
 8005224:	2b60      	cmp	r3, #96	@ 0x60
 8005226:	d877      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005228:	2b50      	cmp	r3, #80	@ 0x50
 800522a:	d03c      	beq.n	80052a6 <HAL_TIM_ConfigClockSource+0xfa>
 800522c:	2b50      	cmp	r3, #80	@ 0x50
 800522e:	d873      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005230:	2b40      	cmp	r3, #64	@ 0x40
 8005232:	d058      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x13a>
 8005234:	2b40      	cmp	r3, #64	@ 0x40
 8005236:	d86f      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005238:	2b30      	cmp	r3, #48	@ 0x30
 800523a:	d064      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x15a>
 800523c:	2b30      	cmp	r3, #48	@ 0x30
 800523e:	d86b      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005240:	2b20      	cmp	r3, #32
 8005242:	d060      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x15a>
 8005244:	2b20      	cmp	r3, #32
 8005246:	d867      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
 8005248:	2b00      	cmp	r3, #0
 800524a:	d05c      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x15a>
 800524c:	2b10      	cmp	r3, #16
 800524e:	d05a      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x15a>
 8005250:	e062      	b.n	8005318 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005262:	f000 f9c3 	bl	80055ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005274:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	609a      	str	r2, [r3, #8]
      break;
 800527e:	e04f      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005290:	f000 f9ac 	bl	80055ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052a2:	609a      	str	r2, [r3, #8]
      break;
 80052a4:	e03c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b2:	461a      	mov	r2, r3
 80052b4:	f000 f920 	bl	80054f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2150      	movs	r1, #80	@ 0x50
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 f979 	bl	80055b6 <TIM_ITRx_SetConfig>
      break;
 80052c4:	e02c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052d2:	461a      	mov	r2, r3
 80052d4:	f000 f93f 	bl	8005556 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2160      	movs	r1, #96	@ 0x60
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 f969 	bl	80055b6 <TIM_ITRx_SetConfig>
      break;
 80052e4:	e01c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f2:	461a      	mov	r2, r3
 80052f4:	f000 f900 	bl	80054f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2140      	movs	r1, #64	@ 0x40
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 f959 	bl	80055b6 <TIM_ITRx_SetConfig>
      break;
 8005304:	e00c      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4619      	mov	r1, r3
 8005310:	4610      	mov	r0, r2
 8005312:	f000 f950 	bl	80055b6 <TIM_ITRx_SetConfig>
      break;
 8005316:	e003      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      break;
 800531c:	e000      	b.n	8005320 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800531e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005330:	7bfb      	ldrb	r3, [r7, #15]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005356:	bf00      	nop
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005376:	b480      	push	{r7}
 8005378:	b083      	sub	sp, #12
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800537e:	bf00      	nop
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800538a:	b480      	push	{r7}
 800538c:	b083      	sub	sp, #12
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005392:	bf00      	nop
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a46      	ldr	r2, [pc, #280]	@ (80054cc <TIM_Base_SetConfig+0x12c>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d013      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053be:	d00f      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a43      	ldr	r2, [pc, #268]	@ (80054d0 <TIM_Base_SetConfig+0x130>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00b      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a42      	ldr	r2, [pc, #264]	@ (80054d4 <TIM_Base_SetConfig+0x134>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d007      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a41      	ldr	r2, [pc, #260]	@ (80054d8 <TIM_Base_SetConfig+0x138>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d003      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a40      	ldr	r2, [pc, #256]	@ (80054dc <TIM_Base_SetConfig+0x13c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d108      	bne.n	80053f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a35      	ldr	r2, [pc, #212]	@ (80054cc <TIM_Base_SetConfig+0x12c>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d02b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005400:	d027      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a32      	ldr	r2, [pc, #200]	@ (80054d0 <TIM_Base_SetConfig+0x130>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d023      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a31      	ldr	r2, [pc, #196]	@ (80054d4 <TIM_Base_SetConfig+0x134>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d01f      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a30      	ldr	r2, [pc, #192]	@ (80054d8 <TIM_Base_SetConfig+0x138>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d01b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a2f      	ldr	r2, [pc, #188]	@ (80054dc <TIM_Base_SetConfig+0x13c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d017      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a2e      	ldr	r2, [pc, #184]	@ (80054e0 <TIM_Base_SetConfig+0x140>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a2d      	ldr	r2, [pc, #180]	@ (80054e4 <TIM_Base_SetConfig+0x144>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d00f      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a2c      	ldr	r2, [pc, #176]	@ (80054e8 <TIM_Base_SetConfig+0x148>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a2b      	ldr	r2, [pc, #172]	@ (80054ec <TIM_Base_SetConfig+0x14c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d007      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a2a      	ldr	r2, [pc, #168]	@ (80054f0 <TIM_Base_SetConfig+0x150>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d003      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a29      	ldr	r2, [pc, #164]	@ (80054f4 <TIM_Base_SetConfig+0x154>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d108      	bne.n	8005464 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	4313      	orrs	r3, r2
 8005462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	689a      	ldr	r2, [r3, #8]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a10      	ldr	r2, [pc, #64]	@ (80054cc <TIM_Base_SetConfig+0x12c>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d003      	beq.n	8005498 <TIM_Base_SetConfig+0xf8>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a12      	ldr	r2, [pc, #72]	@ (80054dc <TIM_Base_SetConfig+0x13c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d103      	bne.n	80054a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	691a      	ldr	r2, [r3, #16]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d105      	bne.n	80054be <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f023 0201 	bic.w	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	611a      	str	r2, [r3, #16]
  }
}
 80054be:	bf00      	nop
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	40010000 	.word	0x40010000
 80054d0:	40000400 	.word	0x40000400
 80054d4:	40000800 	.word	0x40000800
 80054d8:	40000c00 	.word	0x40000c00
 80054dc:	40010400 	.word	0x40010400
 80054e0:	40014000 	.word	0x40014000
 80054e4:	40014400 	.word	0x40014400
 80054e8:	40014800 	.word	0x40014800
 80054ec:	40001800 	.word	0x40001800
 80054f0:	40001c00 	.word	0x40001c00
 80054f4:	40002000 	.word	0x40002000

080054f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a1b      	ldr	r3, [r3, #32]
 8005508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	f023 0201 	bic.w	r2, r3, #1
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	f023 030a 	bic.w	r3, r3, #10
 8005534:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4313      	orrs	r3, r2
 800553c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	621a      	str	r2, [r3, #32]
}
 800554a:	bf00      	nop
 800554c:	371c      	adds	r7, #28
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr

08005556 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005556:	b480      	push	{r7}
 8005558:	b087      	sub	sp, #28
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f023 0210 	bic.w	r2, r3, #16
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005580:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	031b      	lsls	r3, r3, #12
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	4313      	orrs	r3, r2
 800558a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005592:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	693a      	ldr	r2, [r7, #16]
 80055a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	621a      	str	r2, [r3, #32]
}
 80055aa:	bf00      	nop
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b085      	sub	sp, #20
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	f043 0307 	orr.w	r3, r3, #7
 80055d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	609a      	str	r2, [r3, #8]
}
 80055e0:	bf00      	nop
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005606:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	021a      	lsls	r2, r3, #8
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	431a      	orrs	r2, r3
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	4313      	orrs	r3, r2
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	609a      	str	r2, [r3, #8]
}
 8005620:	bf00      	nop
 8005622:	371c      	adds	r7, #28
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005640:	2302      	movs	r3, #2
 8005642:	e05a      	b.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	4313      	orrs	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a21      	ldr	r2, [pc, #132]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d022      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005690:	d01d      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1d      	ldr	r2, [pc, #116]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d018      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005710 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d013      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005714 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d00e      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a18      	ldr	r2, [pc, #96]	@ (8005718 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d009      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a17      	ldr	r2, [pc, #92]	@ (800571c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d004      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a15      	ldr	r2, [pc, #84]	@ (8005720 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d10c      	bne.n	80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	40010000 	.word	0x40010000
 800570c:	40000400 	.word	0x40000400
 8005710:	40000800 	.word	0x40000800
 8005714:	40000c00 	.word	0x40000c00
 8005718:	40010400 	.word	0x40010400
 800571c:	40014000 	.word	0x40014000
 8005720:	40001800 	.word	0x40001800

08005724 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e042      	b.n	80057e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d106      	bne.n	8005778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7fc fda4 	bl	80022c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2224      	movs	r2, #36	@ 0x24
 800577c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800578e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f82b 	bl	80057ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	695a      	ldr	r2, [r3, #20]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68da      	ldr	r2, [r3, #12]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2220      	movs	r2, #32
 80057d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057f0:	b0c0      	sub	sp, #256	@ 0x100
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005808:	68d9      	ldr	r1, [r3, #12]
 800580a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	ea40 0301 	orr.w	r3, r0, r1
 8005814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	431a      	orrs	r2, r3
 8005824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	431a      	orrs	r2, r3
 800582c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	4313      	orrs	r3, r2
 8005834:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005844:	f021 010c 	bic.w	r1, r1, #12
 8005848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005852:	430b      	orrs	r3, r1
 8005854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005866:	6999      	ldr	r1, [r3, #24]
 8005868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	ea40 0301 	orr.w	r3, r0, r1
 8005872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	4b8f      	ldr	r3, [pc, #572]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 800587c:	429a      	cmp	r2, r3
 800587e:	d005      	beq.n	800588c <UART_SetConfig+0xa0>
 8005880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	4b8d      	ldr	r3, [pc, #564]	@ (8005abc <UART_SetConfig+0x2d0>)
 8005888:	429a      	cmp	r2, r3
 800588a:	d104      	bne.n	8005896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800588c:	f7fd fe88 	bl	80035a0 <HAL_RCC_GetPCLK2Freq>
 8005890:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005894:	e003      	b.n	800589e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005896:	f7fd fe6f 	bl	8003578 <HAL_RCC_GetPCLK1Freq>
 800589a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800589e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058a8:	f040 810c 	bne.w	8005ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058b0:	2200      	movs	r2, #0
 80058b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80058ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80058be:	4622      	mov	r2, r4
 80058c0:	462b      	mov	r3, r5
 80058c2:	1891      	adds	r1, r2, r2
 80058c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80058c6:	415b      	adcs	r3, r3
 80058c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80058ce:	4621      	mov	r1, r4
 80058d0:	eb12 0801 	adds.w	r8, r2, r1
 80058d4:	4629      	mov	r1, r5
 80058d6:	eb43 0901 	adc.w	r9, r3, r1
 80058da:	f04f 0200 	mov.w	r2, #0
 80058de:	f04f 0300 	mov.w	r3, #0
 80058e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058ee:	4690      	mov	r8, r2
 80058f0:	4699      	mov	r9, r3
 80058f2:	4623      	mov	r3, r4
 80058f4:	eb18 0303 	adds.w	r3, r8, r3
 80058f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80058fc:	462b      	mov	r3, r5
 80058fe:	eb49 0303 	adc.w	r3, r9, r3
 8005902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005912:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800591a:	460b      	mov	r3, r1
 800591c:	18db      	adds	r3, r3, r3
 800591e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005920:	4613      	mov	r3, r2
 8005922:	eb42 0303 	adc.w	r3, r2, r3
 8005926:	657b      	str	r3, [r7, #84]	@ 0x54
 8005928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800592c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005930:	f7fb f938 	bl	8000ba4 <__aeabi_uldivmod>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	4b61      	ldr	r3, [pc, #388]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 800593a:	fba3 2302 	umull	r2, r3, r3, r2
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	011c      	lsls	r4, r3, #4
 8005942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005946:	2200      	movs	r2, #0
 8005948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800594c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005954:	4642      	mov	r2, r8
 8005956:	464b      	mov	r3, r9
 8005958:	1891      	adds	r1, r2, r2
 800595a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800595c:	415b      	adcs	r3, r3
 800595e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005964:	4641      	mov	r1, r8
 8005966:	eb12 0a01 	adds.w	sl, r2, r1
 800596a:	4649      	mov	r1, r9
 800596c:	eb43 0b01 	adc.w	fp, r3, r1
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	f04f 0300 	mov.w	r3, #0
 8005978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800597c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005984:	4692      	mov	sl, r2
 8005986:	469b      	mov	fp, r3
 8005988:	4643      	mov	r3, r8
 800598a:	eb1a 0303 	adds.w	r3, sl, r3
 800598e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005992:	464b      	mov	r3, r9
 8005994:	eb4b 0303 	adc.w	r3, fp, r3
 8005998:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800599c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80059ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80059b0:	460b      	mov	r3, r1
 80059b2:	18db      	adds	r3, r3, r3
 80059b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80059b6:	4613      	mov	r3, r2
 80059b8:	eb42 0303 	adc.w	r3, r2, r3
 80059bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80059be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80059c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80059c6:	f7fb f8ed 	bl	8000ba4 <__aeabi_uldivmod>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4611      	mov	r1, r2
 80059d0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 80059d2:	fba3 2301 	umull	r2, r3, r3, r1
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	2264      	movs	r2, #100	@ 0x64
 80059da:	fb02 f303 	mul.w	r3, r2, r3
 80059de:	1acb      	subs	r3, r1, r3
 80059e0:	00db      	lsls	r3, r3, #3
 80059e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80059e6:	4b36      	ldr	r3, [pc, #216]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 80059e8:	fba3 2302 	umull	r2, r3, r3, r2
 80059ec:	095b      	lsrs	r3, r3, #5
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80059f4:	441c      	add	r4, r3
 80059f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a08:	4642      	mov	r2, r8
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	1891      	adds	r1, r2, r2
 8005a0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a10:	415b      	adcs	r3, r3
 8005a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a18:	4641      	mov	r1, r8
 8005a1a:	1851      	adds	r1, r2, r1
 8005a1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a1e:	4649      	mov	r1, r9
 8005a20:	414b      	adcs	r3, r1
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005a30:	4659      	mov	r1, fp
 8005a32:	00cb      	lsls	r3, r1, #3
 8005a34:	4651      	mov	r1, sl
 8005a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a3a:	4651      	mov	r1, sl
 8005a3c:	00ca      	lsls	r2, r1, #3
 8005a3e:	4610      	mov	r0, r2
 8005a40:	4619      	mov	r1, r3
 8005a42:	4603      	mov	r3, r0
 8005a44:	4642      	mov	r2, r8
 8005a46:	189b      	adds	r3, r3, r2
 8005a48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a4c:	464b      	mov	r3, r9
 8005a4e:	460a      	mov	r2, r1
 8005a50:	eb42 0303 	adc.w	r3, r2, r3
 8005a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	18db      	adds	r3, r3, r3
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a72:	4613      	mov	r3, r2
 8005a74:	eb42 0303 	adc.w	r3, r2, r3
 8005a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005a82:	f7fb f88f 	bl	8000ba4 <__aeabi_uldivmod>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 8005a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a90:	095b      	lsrs	r3, r3, #5
 8005a92:	2164      	movs	r1, #100	@ 0x64
 8005a94:	fb01 f303 	mul.w	r3, r1, r3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	3332      	adds	r3, #50	@ 0x32
 8005a9e:	4a08      	ldr	r2, [pc, #32]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	095b      	lsrs	r3, r3, #5
 8005aa6:	f003 0207 	and.w	r2, r3, #7
 8005aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4422      	add	r2, r4
 8005ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ab4:	e106      	b.n	8005cc4 <UART_SetConfig+0x4d8>
 8005ab6:	bf00      	nop
 8005ab8:	40011000 	.word	0x40011000
 8005abc:	40011400 	.word	0x40011400
 8005ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ace:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005ad6:	4642      	mov	r2, r8
 8005ad8:	464b      	mov	r3, r9
 8005ada:	1891      	adds	r1, r2, r2
 8005adc:	6239      	str	r1, [r7, #32]
 8005ade:	415b      	adcs	r3, r3
 8005ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ae6:	4641      	mov	r1, r8
 8005ae8:	1854      	adds	r4, r2, r1
 8005aea:	4649      	mov	r1, r9
 8005aec:	eb43 0501 	adc.w	r5, r3, r1
 8005af0:	f04f 0200 	mov.w	r2, #0
 8005af4:	f04f 0300 	mov.w	r3, #0
 8005af8:	00eb      	lsls	r3, r5, #3
 8005afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005afe:	00e2      	lsls	r2, r4, #3
 8005b00:	4614      	mov	r4, r2
 8005b02:	461d      	mov	r5, r3
 8005b04:	4643      	mov	r3, r8
 8005b06:	18e3      	adds	r3, r4, r3
 8005b08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b0c:	464b      	mov	r3, r9
 8005b0e:	eb45 0303 	adc.w	r3, r5, r3
 8005b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005b32:	4629      	mov	r1, r5
 8005b34:	008b      	lsls	r3, r1, #2
 8005b36:	4621      	mov	r1, r4
 8005b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	008a      	lsls	r2, r1, #2
 8005b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005b44:	f7fb f82e 	bl	8000ba4 <__aeabi_uldivmod>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	4b60      	ldr	r3, [pc, #384]	@ (8005cd0 <UART_SetConfig+0x4e4>)
 8005b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b52:	095b      	lsrs	r3, r3, #5
 8005b54:	011c      	lsls	r4, r3, #4
 8005b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005b68:	4642      	mov	r2, r8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	1891      	adds	r1, r2, r2
 8005b6e:	61b9      	str	r1, [r7, #24]
 8005b70:	415b      	adcs	r3, r3
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b78:	4641      	mov	r1, r8
 8005b7a:	1851      	adds	r1, r2, r1
 8005b7c:	6139      	str	r1, [r7, #16]
 8005b7e:	4649      	mov	r1, r9
 8005b80:	414b      	adcs	r3, r1
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	f04f 0200 	mov.w	r2, #0
 8005b88:	f04f 0300 	mov.w	r3, #0
 8005b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b90:	4659      	mov	r1, fp
 8005b92:	00cb      	lsls	r3, r1, #3
 8005b94:	4651      	mov	r1, sl
 8005b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b9a:	4651      	mov	r1, sl
 8005b9c:	00ca      	lsls	r2, r1, #3
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	4642      	mov	r2, r8
 8005ba6:	189b      	adds	r3, r3, r2
 8005ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005bac:	464b      	mov	r3, r9
 8005bae:	460a      	mov	r2, r1
 8005bb0:	eb42 0303 	adc.w	r3, r2, r3
 8005bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005bc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	f04f 0300 	mov.w	r3, #0
 8005bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005bd0:	4649      	mov	r1, r9
 8005bd2:	008b      	lsls	r3, r1, #2
 8005bd4:	4641      	mov	r1, r8
 8005bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bda:	4641      	mov	r1, r8
 8005bdc:	008a      	lsls	r2, r1, #2
 8005bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005be2:	f7fa ffdf 	bl	8000ba4 <__aeabi_uldivmod>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4611      	mov	r1, r2
 8005bec:	4b38      	ldr	r3, [pc, #224]	@ (8005cd0 <UART_SetConfig+0x4e4>)
 8005bee:	fba3 2301 	umull	r2, r3, r3, r1
 8005bf2:	095b      	lsrs	r3, r3, #5
 8005bf4:	2264      	movs	r2, #100	@ 0x64
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	1acb      	subs	r3, r1, r3
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	3332      	adds	r3, #50	@ 0x32
 8005c00:	4a33      	ldr	r2, [pc, #204]	@ (8005cd0 <UART_SetConfig+0x4e4>)
 8005c02:	fba2 2303 	umull	r2, r3, r2, r3
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c0c:	441c      	add	r4, r3
 8005c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c12:	2200      	movs	r2, #0
 8005c14:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c16:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	464b      	mov	r3, r9
 8005c20:	1891      	adds	r1, r2, r2
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	415b      	adcs	r3, r3
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c2c:	4641      	mov	r1, r8
 8005c2e:	1851      	adds	r1, r2, r1
 8005c30:	6039      	str	r1, [r7, #0]
 8005c32:	4649      	mov	r1, r9
 8005c34:	414b      	adcs	r3, r1
 8005c36:	607b      	str	r3, [r7, #4]
 8005c38:	f04f 0200 	mov.w	r2, #0
 8005c3c:	f04f 0300 	mov.w	r3, #0
 8005c40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c44:	4659      	mov	r1, fp
 8005c46:	00cb      	lsls	r3, r1, #3
 8005c48:	4651      	mov	r1, sl
 8005c4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c4e:	4651      	mov	r1, sl
 8005c50:	00ca      	lsls	r2, r1, #3
 8005c52:	4610      	mov	r0, r2
 8005c54:	4619      	mov	r1, r3
 8005c56:	4603      	mov	r3, r0
 8005c58:	4642      	mov	r2, r8
 8005c5a:	189b      	adds	r3, r3, r2
 8005c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c5e:	464b      	mov	r3, r9
 8005c60:	460a      	mov	r2, r1
 8005c62:	eb42 0303 	adc.w	r3, r2, r3
 8005c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c72:	667a      	str	r2, [r7, #100]	@ 0x64
 8005c74:	f04f 0200 	mov.w	r2, #0
 8005c78:	f04f 0300 	mov.w	r3, #0
 8005c7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005c80:	4649      	mov	r1, r9
 8005c82:	008b      	lsls	r3, r1, #2
 8005c84:	4641      	mov	r1, r8
 8005c86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c8a:	4641      	mov	r1, r8
 8005c8c:	008a      	lsls	r2, r1, #2
 8005c8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c92:	f7fa ff87 	bl	8000ba4 <__aeabi_uldivmod>
 8005c96:	4602      	mov	r2, r0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <UART_SetConfig+0x4e4>)
 8005c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005ca0:	095b      	lsrs	r3, r3, #5
 8005ca2:	2164      	movs	r1, #100	@ 0x64
 8005ca4:	fb01 f303 	mul.w	r3, r1, r3
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	3332      	adds	r3, #50	@ 0x32
 8005cae:	4a08      	ldr	r2, [pc, #32]	@ (8005cd0 <UART_SetConfig+0x4e4>)
 8005cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb4:	095b      	lsrs	r3, r3, #5
 8005cb6:	f003 020f 	and.w	r2, r3, #15
 8005cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4422      	add	r2, r4
 8005cc2:	609a      	str	r2, [r3, #8]
}
 8005cc4:	bf00      	nop
 8005cc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cd0:	51eb851f 	.word	0x51eb851f

08005cd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b084      	sub	sp, #16
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	f107 001c 	add.w	r0, r7, #28
 8005ce2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ce6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d123      	bne.n	8005d36 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005d02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005d16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d105      	bne.n	8005d2a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fa9a 	bl	8006264 <USB_CoreReset>
 8005d30:	4603      	mov	r3, r0
 8005d32:	73fb      	strb	r3, [r7, #15]
 8005d34:	e01b      	b.n	8005d6e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 fa8e 	bl	8006264 <USB_CoreReset>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005d4c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d106      	bne.n	8005d62 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d60:	e005      	b.n	8005d6e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005d6e:	7fbb      	ldrb	r3, [r7, #30]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d10b      	bne.n	8005d8c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f043 0206 	orr.w	r2, r3, #6
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f043 0220 	orr.w	r2, r3, #32
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d98:	b004      	add	sp, #16
 8005d9a:	4770      	bx	lr

08005d9c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f023 0201 	bic.w	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005dda:	78fb      	ldrb	r3, [r7, #3]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d115      	bne.n	8005e0c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005dec:	200a      	movs	r0, #10
 8005dee:	f7fc fc0f 	bl	8002610 <HAL_Delay>
      ms += 10U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	330a      	adds	r3, #10
 8005df6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 fa25 	bl	8006248 <USB_GetMode>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d01e      	beq.n	8005e42 <USB_SetCurrentMode+0x84>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2bc7      	cmp	r3, #199	@ 0xc7
 8005e08:	d9f0      	bls.n	8005dec <USB_SetCurrentMode+0x2e>
 8005e0a:	e01a      	b.n	8005e42 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d115      	bne.n	8005e3e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005e1e:	200a      	movs	r0, #10
 8005e20:	f7fc fbf6 	bl	8002610 <HAL_Delay>
      ms += 10U;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	330a      	adds	r3, #10
 8005e28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 fa0c 	bl	8006248 <USB_GetMode>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <USB_SetCurrentMode+0x84>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2bc7      	cmp	r3, #199	@ 0xc7
 8005e3a:	d9f0      	bls.n	8005e1e <USB_SetCurrentMode+0x60>
 8005e3c:	e001      	b.n	8005e42 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e005      	b.n	8005e4e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2bc8      	cmp	r3, #200	@ 0xc8
 8005e46:	d101      	bne.n	8005e4c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e000      	b.n	8005e4e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e58:	b084      	sub	sp, #16
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b086      	sub	sp, #24
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
 8005e62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005e66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]
 8005e76:	e009      	b.n	8005e8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	3340      	adds	r3, #64	@ 0x40
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	2200      	movs	r2, #0
 8005e84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	613b      	str	r3, [r7, #16]
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	2b0e      	cmp	r3, #14
 8005e90:	d9f2      	bls.n	8005e78 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005e92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d11c      	bne.n	8005ed4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ea8:	f043 0302 	orr.w	r3, r3, #2
 8005eac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	601a      	str	r2, [r3, #0]
 8005ed2:	e005      	b.n	8005ee0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	2300      	movs	r3, #0
 8005eea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005eec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d10d      	bne.n	8005f10 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d104      	bne.n	8005f06 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005efc:	2100      	movs	r1, #0
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f968 	bl	80061d4 <USB_SetDevSpeed>
 8005f04:	e008      	b.n	8005f18 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005f06:	2101      	movs	r1, #1
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f963 	bl	80061d4 <USB_SetDevSpeed>
 8005f0e:	e003      	b.n	8005f18 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005f10:	2103      	movs	r1, #3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f95e 	bl	80061d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005f18:	2110      	movs	r1, #16
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f8fa 	bl	8006114 <USB_FlushTxFifo>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f924 	bl	8006178 <USB_FlushRxFifo>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f40:	461a      	mov	r2, r3
 8005f42:	2300      	movs	r3, #0
 8005f44:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	2300      	movs	r3, #0
 8005f50:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f58:	461a      	mov	r2, r3
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f5e:	2300      	movs	r3, #0
 8005f60:	613b      	str	r3, [r7, #16]
 8005f62:	e043      	b.n	8005fec <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f7a:	d118      	bne.n	8005fae <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10a      	bne.n	8005f98 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	015a      	lsls	r2, r3, #5
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	4413      	add	r3, r2
 8005f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005f94:	6013      	str	r3, [r2, #0]
 8005f96:	e013      	b.n	8005fc0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	e008      	b.n	8005fc0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	015a      	lsls	r2, r3, #5
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fba:	461a      	mov	r2, r3
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fcc:	461a      	mov	r2, r3
 8005fce:	2300      	movs	r3, #0
 8005fd0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005fe4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	613b      	str	r3, [r7, #16]
 8005fec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d3b5      	bcc.n	8005f64 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	613b      	str	r3, [r7, #16]
 8005ffc:	e043      	b.n	8006086 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006010:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006014:	d118      	bne.n	8006048 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10a      	bne.n	8006032 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006028:	461a      	mov	r2, r3
 800602a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	e013      	b.n	800605a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	015a      	lsls	r2, r3, #5
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	4413      	add	r3, r2
 800603a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603e:	461a      	mov	r2, r3
 8006040:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006044:	6013      	str	r3, [r2, #0]
 8006046:	e008      	b.n	800605a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4413      	add	r3, r2
 8006050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006054:	461a      	mov	r2, r3
 8006056:	2300      	movs	r3, #0
 8006058:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	015a      	lsls	r2, r3, #5
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006066:	461a      	mov	r2, r3
 8006068:	2300      	movs	r3, #0
 800606a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	4413      	add	r3, r2
 8006074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006078:	461a      	mov	r2, r3
 800607a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800607e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	3301      	adds	r3, #1
 8006084:	613b      	str	r3, [r7, #16]
 8006086:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800608a:	461a      	mov	r2, r3
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4293      	cmp	r3, r2
 8006090:	d3b5      	bcc.n	8005ffe <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80060b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80060b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d105      	bne.n	80060c8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f043 0210 	orr.w	r2, r3, #16
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699a      	ldr	r2, [r3, #24]
 80060cc:	4b10      	ldr	r3, [pc, #64]	@ (8006110 <USB_DevInit+0x2b8>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80060d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d005      	beq.n	80060e8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	f043 0208 	orr.w	r2, r3, #8
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80060e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d107      	bne.n	8006100 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060f8:	f043 0304 	orr.w	r3, r3, #4
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006100:	7dfb      	ldrb	r3, [r7, #23]
}
 8006102:	4618      	mov	r0, r3
 8006104:	3718      	adds	r7, #24
 8006106:	46bd      	mov	sp, r7
 8006108:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800610c:	b004      	add	sp, #16
 800610e:	4770      	bx	lr
 8006110:	803c3800 	.word	0x803c3800

08006114 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3301      	adds	r3, #1
 8006126:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800612e:	d901      	bls.n	8006134 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e01b      	b.n	800616c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	2b00      	cmp	r3, #0
 800613a:	daf2      	bge.n	8006122 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	019b      	lsls	r3, r3, #6
 8006144:	f043 0220 	orr.w	r2, r3, #32
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	3301      	adds	r3, #1
 8006150:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006158:	d901      	bls.n	800615e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e006      	b.n	800616c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b20      	cmp	r3, #32
 8006168:	d0f0      	beq.n	800614c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006178:	b480      	push	{r7}
 800617a:	b085      	sub	sp, #20
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	3301      	adds	r3, #1
 8006188:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006190:	d901      	bls.n	8006196 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e018      	b.n	80061c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	2b00      	cmp	r3, #0
 800619c:	daf2      	bge.n	8006184 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2210      	movs	r2, #16
 80061a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061b4:	d901      	bls.n	80061ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e006      	b.n	80061c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	f003 0310 	and.w	r3, r3, #16
 80061c2:	2b10      	cmp	r3, #16
 80061c4:	d0f0      	beq.n	80061a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	78fb      	ldrb	r3, [r7, #3]
 80061ee:	68f9      	ldr	r1, [r7, #12]
 80061f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061f4:	4313      	orrs	r3, r2
 80061f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006206:	b480      	push	{r7}
 8006208:	b085      	sub	sp, #20
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006220:	f023 0303 	bic.w	r3, r3, #3
 8006224:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006234:	f043 0302 	orr.w	r3, r3, #2
 8006238:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	f003 0301 	and.w	r3, r3, #1
}
 8006258:	4618      	mov	r0, r3
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	3301      	adds	r3, #1
 8006274:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800627c:	d901      	bls.n	8006282 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e01b      	b.n	80062ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	daf2      	bge.n	8006270 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800628a:	2300      	movs	r3, #0
 800628c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	f043 0201 	orr.w	r2, r3, #1
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3301      	adds	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062a6:	d901      	bls.n	80062ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e006      	b.n	80062ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d0f0      	beq.n	800629a <USB_CoreReset+0x36>

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <memset>:
 80062c6:	4402      	add	r2, r0
 80062c8:	4603      	mov	r3, r0
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d100      	bne.n	80062d0 <memset+0xa>
 80062ce:	4770      	bx	lr
 80062d0:	f803 1b01 	strb.w	r1, [r3], #1
 80062d4:	e7f9      	b.n	80062ca <memset+0x4>
	...

080062d8 <__libc_init_array>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	4d0d      	ldr	r5, [pc, #52]	@ (8006310 <__libc_init_array+0x38>)
 80062dc:	4c0d      	ldr	r4, [pc, #52]	@ (8006314 <__libc_init_array+0x3c>)
 80062de:	1b64      	subs	r4, r4, r5
 80062e0:	10a4      	asrs	r4, r4, #2
 80062e2:	2600      	movs	r6, #0
 80062e4:	42a6      	cmp	r6, r4
 80062e6:	d109      	bne.n	80062fc <__libc_init_array+0x24>
 80062e8:	4d0b      	ldr	r5, [pc, #44]	@ (8006318 <__libc_init_array+0x40>)
 80062ea:	4c0c      	ldr	r4, [pc, #48]	@ (800631c <__libc_init_array+0x44>)
 80062ec:	f001 f89c 	bl	8007428 <_init>
 80062f0:	1b64      	subs	r4, r4, r5
 80062f2:	10a4      	asrs	r4, r4, #2
 80062f4:	2600      	movs	r6, #0
 80062f6:	42a6      	cmp	r6, r4
 80062f8:	d105      	bne.n	8006306 <__libc_init_array+0x2e>
 80062fa:	bd70      	pop	{r4, r5, r6, pc}
 80062fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006300:	4798      	blx	r3
 8006302:	3601      	adds	r6, #1
 8006304:	e7ee      	b.n	80062e4 <__libc_init_array+0xc>
 8006306:	f855 3b04 	ldr.w	r3, [r5], #4
 800630a:	4798      	blx	r3
 800630c:	3601      	adds	r6, #1
 800630e:	e7f2      	b.n	80062f6 <__libc_init_array+0x1e>
 8006310:	08007638 	.word	0x08007638
 8006314:	08007638 	.word	0x08007638
 8006318:	08007638 	.word	0x08007638
 800631c:	0800763c 	.word	0x0800763c

08006320 <cos>:
 8006320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006322:	ec53 2b10 	vmov	r2, r3, d0
 8006326:	4826      	ldr	r0, [pc, #152]	@ (80063c0 <cos+0xa0>)
 8006328:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800632c:	4281      	cmp	r1, r0
 800632e:	d806      	bhi.n	800633e <cos+0x1e>
 8006330:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80063b8 <cos+0x98>
 8006334:	b005      	add	sp, #20
 8006336:	f85d eb04 	ldr.w	lr, [sp], #4
 800633a:	f000 b8a1 	b.w	8006480 <__kernel_cos>
 800633e:	4821      	ldr	r0, [pc, #132]	@ (80063c4 <cos+0xa4>)
 8006340:	4281      	cmp	r1, r0
 8006342:	d908      	bls.n	8006356 <cos+0x36>
 8006344:	4610      	mov	r0, r2
 8006346:	4619      	mov	r1, r3
 8006348:	f7f9 ff62 	bl	8000210 <__aeabi_dsub>
 800634c:	ec41 0b10 	vmov	d0, r0, r1
 8006350:	b005      	add	sp, #20
 8006352:	f85d fb04 	ldr.w	pc, [sp], #4
 8006356:	4668      	mov	r0, sp
 8006358:	f000 fa16 	bl	8006788 <__ieee754_rem_pio2>
 800635c:	f000 0003 	and.w	r0, r0, #3
 8006360:	2801      	cmp	r0, #1
 8006362:	d00b      	beq.n	800637c <cos+0x5c>
 8006364:	2802      	cmp	r0, #2
 8006366:	d015      	beq.n	8006394 <cos+0x74>
 8006368:	b9d8      	cbnz	r0, 80063a2 <cos+0x82>
 800636a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800636e:	ed9d 0b00 	vldr	d0, [sp]
 8006372:	f000 f885 	bl	8006480 <__kernel_cos>
 8006376:	ec51 0b10 	vmov	r0, r1, d0
 800637a:	e7e7      	b.n	800634c <cos+0x2c>
 800637c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006380:	ed9d 0b00 	vldr	d0, [sp]
 8006384:	f000 f944 	bl	8006610 <__kernel_sin>
 8006388:	ec53 2b10 	vmov	r2, r3, d0
 800638c:	4610      	mov	r0, r2
 800638e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006392:	e7db      	b.n	800634c <cos+0x2c>
 8006394:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006398:	ed9d 0b00 	vldr	d0, [sp]
 800639c:	f000 f870 	bl	8006480 <__kernel_cos>
 80063a0:	e7f2      	b.n	8006388 <cos+0x68>
 80063a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80063a6:	ed9d 0b00 	vldr	d0, [sp]
 80063aa:	2001      	movs	r0, #1
 80063ac:	f000 f930 	bl	8006610 <__kernel_sin>
 80063b0:	e7e1      	b.n	8006376 <cos+0x56>
 80063b2:	bf00      	nop
 80063b4:	f3af 8000 	nop.w
	...
 80063c0:	3fe921fb 	.word	0x3fe921fb
 80063c4:	7fefffff 	.word	0x7fefffff

080063c8 <fabs>:
 80063c8:	ec51 0b10 	vmov	r0, r1, d0
 80063cc:	4602      	mov	r2, r0
 80063ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80063d2:	ec43 2b10 	vmov	d0, r2, r3
 80063d6:	4770      	bx	lr

080063d8 <sin>:
 80063d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063da:	ec53 2b10 	vmov	r2, r3, d0
 80063de:	4826      	ldr	r0, [pc, #152]	@ (8006478 <sin+0xa0>)
 80063e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80063e4:	4281      	cmp	r1, r0
 80063e6:	d807      	bhi.n	80063f8 <sin+0x20>
 80063e8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8006470 <sin+0x98>
 80063ec:	2000      	movs	r0, #0
 80063ee:	b005      	add	sp, #20
 80063f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80063f4:	f000 b90c 	b.w	8006610 <__kernel_sin>
 80063f8:	4820      	ldr	r0, [pc, #128]	@ (800647c <sin+0xa4>)
 80063fa:	4281      	cmp	r1, r0
 80063fc:	d908      	bls.n	8006410 <sin+0x38>
 80063fe:	4610      	mov	r0, r2
 8006400:	4619      	mov	r1, r3
 8006402:	f7f9 ff05 	bl	8000210 <__aeabi_dsub>
 8006406:	ec41 0b10 	vmov	d0, r0, r1
 800640a:	b005      	add	sp, #20
 800640c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006410:	4668      	mov	r0, sp
 8006412:	f000 f9b9 	bl	8006788 <__ieee754_rem_pio2>
 8006416:	f000 0003 	and.w	r0, r0, #3
 800641a:	2801      	cmp	r0, #1
 800641c:	d00c      	beq.n	8006438 <sin+0x60>
 800641e:	2802      	cmp	r0, #2
 8006420:	d011      	beq.n	8006446 <sin+0x6e>
 8006422:	b9e8      	cbnz	r0, 8006460 <sin+0x88>
 8006424:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006428:	ed9d 0b00 	vldr	d0, [sp]
 800642c:	2001      	movs	r0, #1
 800642e:	f000 f8ef 	bl	8006610 <__kernel_sin>
 8006432:	ec51 0b10 	vmov	r0, r1, d0
 8006436:	e7e6      	b.n	8006406 <sin+0x2e>
 8006438:	ed9d 1b02 	vldr	d1, [sp, #8]
 800643c:	ed9d 0b00 	vldr	d0, [sp]
 8006440:	f000 f81e 	bl	8006480 <__kernel_cos>
 8006444:	e7f5      	b.n	8006432 <sin+0x5a>
 8006446:	ed9d 1b02 	vldr	d1, [sp, #8]
 800644a:	ed9d 0b00 	vldr	d0, [sp]
 800644e:	2001      	movs	r0, #1
 8006450:	f000 f8de 	bl	8006610 <__kernel_sin>
 8006454:	ec53 2b10 	vmov	r2, r3, d0
 8006458:	4610      	mov	r0, r2
 800645a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800645e:	e7d2      	b.n	8006406 <sin+0x2e>
 8006460:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006464:	ed9d 0b00 	vldr	d0, [sp]
 8006468:	f000 f80a 	bl	8006480 <__kernel_cos>
 800646c:	e7f2      	b.n	8006454 <sin+0x7c>
 800646e:	bf00      	nop
	...
 8006478:	3fe921fb 	.word	0x3fe921fb
 800647c:	7fefffff 	.word	0x7fefffff

08006480 <__kernel_cos>:
 8006480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	ec57 6b10 	vmov	r6, r7, d0
 8006488:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800648c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8006490:	ed8d 1b00 	vstr	d1, [sp]
 8006494:	d206      	bcs.n	80064a4 <__kernel_cos+0x24>
 8006496:	4630      	mov	r0, r6
 8006498:	4639      	mov	r1, r7
 800649a:	f7fa fb0b 	bl	8000ab4 <__aeabi_d2iz>
 800649e:	2800      	cmp	r0, #0
 80064a0:	f000 8088 	beq.w	80065b4 <__kernel_cos+0x134>
 80064a4:	4632      	mov	r2, r6
 80064a6:	463b      	mov	r3, r7
 80064a8:	4630      	mov	r0, r6
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa f868 	bl	8000580 <__aeabi_dmul>
 80064b0:	4b51      	ldr	r3, [pc, #324]	@ (80065f8 <__kernel_cos+0x178>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	4604      	mov	r4, r0
 80064b6:	460d      	mov	r5, r1
 80064b8:	f7fa f862 	bl	8000580 <__aeabi_dmul>
 80064bc:	a340      	add	r3, pc, #256	@ (adr r3, 80065c0 <__kernel_cos+0x140>)
 80064be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c2:	4682      	mov	sl, r0
 80064c4:	468b      	mov	fp, r1
 80064c6:	4620      	mov	r0, r4
 80064c8:	4629      	mov	r1, r5
 80064ca:	f7fa f859 	bl	8000580 <__aeabi_dmul>
 80064ce:	a33e      	add	r3, pc, #248	@ (adr r3, 80065c8 <__kernel_cos+0x148>)
 80064d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d4:	f7f9 fe9e 	bl	8000214 <__adddf3>
 80064d8:	4622      	mov	r2, r4
 80064da:	462b      	mov	r3, r5
 80064dc:	f7fa f850 	bl	8000580 <__aeabi_dmul>
 80064e0:	a33b      	add	r3, pc, #236	@ (adr r3, 80065d0 <__kernel_cos+0x150>)
 80064e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e6:	f7f9 fe93 	bl	8000210 <__aeabi_dsub>
 80064ea:	4622      	mov	r2, r4
 80064ec:	462b      	mov	r3, r5
 80064ee:	f7fa f847 	bl	8000580 <__aeabi_dmul>
 80064f2:	a339      	add	r3, pc, #228	@ (adr r3, 80065d8 <__kernel_cos+0x158>)
 80064f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f8:	f7f9 fe8c 	bl	8000214 <__adddf3>
 80064fc:	4622      	mov	r2, r4
 80064fe:	462b      	mov	r3, r5
 8006500:	f7fa f83e 	bl	8000580 <__aeabi_dmul>
 8006504:	a336      	add	r3, pc, #216	@ (adr r3, 80065e0 <__kernel_cos+0x160>)
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	f7f9 fe81 	bl	8000210 <__aeabi_dsub>
 800650e:	4622      	mov	r2, r4
 8006510:	462b      	mov	r3, r5
 8006512:	f7fa f835 	bl	8000580 <__aeabi_dmul>
 8006516:	a334      	add	r3, pc, #208	@ (adr r3, 80065e8 <__kernel_cos+0x168>)
 8006518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651c:	f7f9 fe7a 	bl	8000214 <__adddf3>
 8006520:	4622      	mov	r2, r4
 8006522:	462b      	mov	r3, r5
 8006524:	f7fa f82c 	bl	8000580 <__aeabi_dmul>
 8006528:	4622      	mov	r2, r4
 800652a:	462b      	mov	r3, r5
 800652c:	f7fa f828 	bl	8000580 <__aeabi_dmul>
 8006530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006534:	4604      	mov	r4, r0
 8006536:	460d      	mov	r5, r1
 8006538:	4630      	mov	r0, r6
 800653a:	4639      	mov	r1, r7
 800653c:	f7fa f820 	bl	8000580 <__aeabi_dmul>
 8006540:	460b      	mov	r3, r1
 8006542:	4602      	mov	r2, r0
 8006544:	4629      	mov	r1, r5
 8006546:	4620      	mov	r0, r4
 8006548:	f7f9 fe62 	bl	8000210 <__aeabi_dsub>
 800654c:	4b2b      	ldr	r3, [pc, #172]	@ (80065fc <__kernel_cos+0x17c>)
 800654e:	4598      	cmp	r8, r3
 8006550:	4606      	mov	r6, r0
 8006552:	460f      	mov	r7, r1
 8006554:	d810      	bhi.n	8006578 <__kernel_cos+0xf8>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	4650      	mov	r0, sl
 800655c:	4659      	mov	r1, fp
 800655e:	f7f9 fe57 	bl	8000210 <__aeabi_dsub>
 8006562:	460b      	mov	r3, r1
 8006564:	4926      	ldr	r1, [pc, #152]	@ (8006600 <__kernel_cos+0x180>)
 8006566:	4602      	mov	r2, r0
 8006568:	2000      	movs	r0, #0
 800656a:	f7f9 fe51 	bl	8000210 <__aeabi_dsub>
 800656e:	ec41 0b10 	vmov	d0, r0, r1
 8006572:	b003      	add	sp, #12
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	4b22      	ldr	r3, [pc, #136]	@ (8006604 <__kernel_cos+0x184>)
 800657a:	4921      	ldr	r1, [pc, #132]	@ (8006600 <__kernel_cos+0x180>)
 800657c:	4598      	cmp	r8, r3
 800657e:	bf8c      	ite	hi
 8006580:	4d21      	ldrhi	r5, [pc, #132]	@ (8006608 <__kernel_cos+0x188>)
 8006582:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8006586:	2400      	movs	r4, #0
 8006588:	4622      	mov	r2, r4
 800658a:	462b      	mov	r3, r5
 800658c:	2000      	movs	r0, #0
 800658e:	f7f9 fe3f 	bl	8000210 <__aeabi_dsub>
 8006592:	4622      	mov	r2, r4
 8006594:	4680      	mov	r8, r0
 8006596:	4689      	mov	r9, r1
 8006598:	462b      	mov	r3, r5
 800659a:	4650      	mov	r0, sl
 800659c:	4659      	mov	r1, fp
 800659e:	f7f9 fe37 	bl	8000210 <__aeabi_dsub>
 80065a2:	4632      	mov	r2, r6
 80065a4:	463b      	mov	r3, r7
 80065a6:	f7f9 fe33 	bl	8000210 <__aeabi_dsub>
 80065aa:	4602      	mov	r2, r0
 80065ac:	460b      	mov	r3, r1
 80065ae:	4640      	mov	r0, r8
 80065b0:	4649      	mov	r1, r9
 80065b2:	e7da      	b.n	800656a <__kernel_cos+0xea>
 80065b4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80065f0 <__kernel_cos+0x170>
 80065b8:	e7db      	b.n	8006572 <__kernel_cos+0xf2>
 80065ba:	bf00      	nop
 80065bc:	f3af 8000 	nop.w
 80065c0:	be8838d4 	.word	0xbe8838d4
 80065c4:	bda8fae9 	.word	0xbda8fae9
 80065c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80065cc:	3e21ee9e 	.word	0x3e21ee9e
 80065d0:	809c52ad 	.word	0x809c52ad
 80065d4:	3e927e4f 	.word	0x3e927e4f
 80065d8:	19cb1590 	.word	0x19cb1590
 80065dc:	3efa01a0 	.word	0x3efa01a0
 80065e0:	16c15177 	.word	0x16c15177
 80065e4:	3f56c16c 	.word	0x3f56c16c
 80065e8:	5555554c 	.word	0x5555554c
 80065ec:	3fa55555 	.word	0x3fa55555
 80065f0:	00000000 	.word	0x00000000
 80065f4:	3ff00000 	.word	0x3ff00000
 80065f8:	3fe00000 	.word	0x3fe00000
 80065fc:	3fd33332 	.word	0x3fd33332
 8006600:	3ff00000 	.word	0x3ff00000
 8006604:	3fe90000 	.word	0x3fe90000
 8006608:	3fd20000 	.word	0x3fd20000
 800660c:	00000000 	.word	0x00000000

08006610 <__kernel_sin>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	ec55 4b10 	vmov	r4, r5, d0
 8006618:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800661c:	b085      	sub	sp, #20
 800661e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8006622:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006626:	4680      	mov	r8, r0
 8006628:	d205      	bcs.n	8006636 <__kernel_sin+0x26>
 800662a:	4620      	mov	r0, r4
 800662c:	4629      	mov	r1, r5
 800662e:	f7fa fa41 	bl	8000ab4 <__aeabi_d2iz>
 8006632:	2800      	cmp	r0, #0
 8006634:	d052      	beq.n	80066dc <__kernel_sin+0xcc>
 8006636:	4622      	mov	r2, r4
 8006638:	462b      	mov	r3, r5
 800663a:	4620      	mov	r0, r4
 800663c:	4629      	mov	r1, r5
 800663e:	f7f9 ff9f 	bl	8000580 <__aeabi_dmul>
 8006642:	4682      	mov	sl, r0
 8006644:	468b      	mov	fp, r1
 8006646:	4602      	mov	r2, r0
 8006648:	460b      	mov	r3, r1
 800664a:	4620      	mov	r0, r4
 800664c:	4629      	mov	r1, r5
 800664e:	f7f9 ff97 	bl	8000580 <__aeabi_dmul>
 8006652:	a342      	add	r3, pc, #264	@ (adr r3, 800675c <__kernel_sin+0x14c>)
 8006654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006658:	e9cd 0100 	strd	r0, r1, [sp]
 800665c:	4650      	mov	r0, sl
 800665e:	4659      	mov	r1, fp
 8006660:	f7f9 ff8e 	bl	8000580 <__aeabi_dmul>
 8006664:	a33f      	add	r3, pc, #252	@ (adr r3, 8006764 <__kernel_sin+0x154>)
 8006666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666a:	f7f9 fdd1 	bl	8000210 <__aeabi_dsub>
 800666e:	4652      	mov	r2, sl
 8006670:	465b      	mov	r3, fp
 8006672:	f7f9 ff85 	bl	8000580 <__aeabi_dmul>
 8006676:	a33d      	add	r3, pc, #244	@ (adr r3, 800676c <__kernel_sin+0x15c>)
 8006678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667c:	f7f9 fdca 	bl	8000214 <__adddf3>
 8006680:	4652      	mov	r2, sl
 8006682:	465b      	mov	r3, fp
 8006684:	f7f9 ff7c 	bl	8000580 <__aeabi_dmul>
 8006688:	a33a      	add	r3, pc, #232	@ (adr r3, 8006774 <__kernel_sin+0x164>)
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	f7f9 fdbf 	bl	8000210 <__aeabi_dsub>
 8006692:	4652      	mov	r2, sl
 8006694:	465b      	mov	r3, fp
 8006696:	f7f9 ff73 	bl	8000580 <__aeabi_dmul>
 800669a:	a338      	add	r3, pc, #224	@ (adr r3, 800677c <__kernel_sin+0x16c>)
 800669c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a0:	f7f9 fdb8 	bl	8000214 <__adddf3>
 80066a4:	4606      	mov	r6, r0
 80066a6:	460f      	mov	r7, r1
 80066a8:	f1b8 0f00 	cmp.w	r8, #0
 80066ac:	d11b      	bne.n	80066e6 <__kernel_sin+0xd6>
 80066ae:	4602      	mov	r2, r0
 80066b0:	460b      	mov	r3, r1
 80066b2:	4650      	mov	r0, sl
 80066b4:	4659      	mov	r1, fp
 80066b6:	f7f9 ff63 	bl	8000580 <__aeabi_dmul>
 80066ba:	a325      	add	r3, pc, #148	@ (adr r3, 8006750 <__kernel_sin+0x140>)
 80066bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c0:	f7f9 fda6 	bl	8000210 <__aeabi_dsub>
 80066c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066c8:	f7f9 ff5a 	bl	8000580 <__aeabi_dmul>
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	4620      	mov	r0, r4
 80066d2:	4629      	mov	r1, r5
 80066d4:	f7f9 fd9e 	bl	8000214 <__adddf3>
 80066d8:	4604      	mov	r4, r0
 80066da:	460d      	mov	r5, r1
 80066dc:	ec45 4b10 	vmov	d0, r4, r5
 80066e0:	b005      	add	sp, #20
 80066e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006758 <__kernel_sin+0x148>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	f7f9 ff47 	bl	8000580 <__aeabi_dmul>
 80066f2:	4632      	mov	r2, r6
 80066f4:	4680      	mov	r8, r0
 80066f6:	4689      	mov	r9, r1
 80066f8:	463b      	mov	r3, r7
 80066fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066fe:	f7f9 ff3f 	bl	8000580 <__aeabi_dmul>
 8006702:	4602      	mov	r2, r0
 8006704:	460b      	mov	r3, r1
 8006706:	4640      	mov	r0, r8
 8006708:	4649      	mov	r1, r9
 800670a:	f7f9 fd81 	bl	8000210 <__aeabi_dsub>
 800670e:	4652      	mov	r2, sl
 8006710:	465b      	mov	r3, fp
 8006712:	f7f9 ff35 	bl	8000580 <__aeabi_dmul>
 8006716:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800671a:	f7f9 fd79 	bl	8000210 <__aeabi_dsub>
 800671e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006750 <__kernel_sin+0x140>)
 8006720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006724:	4606      	mov	r6, r0
 8006726:	460f      	mov	r7, r1
 8006728:	e9dd 0100 	ldrd	r0, r1, [sp]
 800672c:	f7f9 ff28 	bl	8000580 <__aeabi_dmul>
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	4630      	mov	r0, r6
 8006736:	4639      	mov	r1, r7
 8006738:	f7f9 fd6c 	bl	8000214 <__adddf3>
 800673c:	4602      	mov	r2, r0
 800673e:	460b      	mov	r3, r1
 8006740:	4620      	mov	r0, r4
 8006742:	4629      	mov	r1, r5
 8006744:	f7f9 fd64 	bl	8000210 <__aeabi_dsub>
 8006748:	e7c6      	b.n	80066d8 <__kernel_sin+0xc8>
 800674a:	bf00      	nop
 800674c:	f3af 8000 	nop.w
 8006750:	55555549 	.word	0x55555549
 8006754:	3fc55555 	.word	0x3fc55555
 8006758:	3fe00000 	.word	0x3fe00000
 800675c:	5acfd57c 	.word	0x5acfd57c
 8006760:	3de5d93a 	.word	0x3de5d93a
 8006764:	8a2b9ceb 	.word	0x8a2b9ceb
 8006768:	3e5ae5e6 	.word	0x3e5ae5e6
 800676c:	57b1fe7d 	.word	0x57b1fe7d
 8006770:	3ec71de3 	.word	0x3ec71de3
 8006774:	19c161d5 	.word	0x19c161d5
 8006778:	3f2a01a0 	.word	0x3f2a01a0
 800677c:	1110f8a6 	.word	0x1110f8a6
 8006780:	3f811111 	.word	0x3f811111
 8006784:	00000000 	.word	0x00000000

08006788 <__ieee754_rem_pio2>:
 8006788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	ec57 6b10 	vmov	r6, r7, d0
 8006790:	4bc5      	ldr	r3, [pc, #788]	@ (8006aa8 <__ieee754_rem_pio2+0x320>)
 8006792:	b08d      	sub	sp, #52	@ 0x34
 8006794:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006798:	4598      	cmp	r8, r3
 800679a:	4604      	mov	r4, r0
 800679c:	9704      	str	r7, [sp, #16]
 800679e:	d807      	bhi.n	80067b0 <__ieee754_rem_pio2+0x28>
 80067a0:	2200      	movs	r2, #0
 80067a2:	2300      	movs	r3, #0
 80067a4:	ed80 0b00 	vstr	d0, [r0]
 80067a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80067ac:	2500      	movs	r5, #0
 80067ae:	e028      	b.n	8006802 <__ieee754_rem_pio2+0x7a>
 80067b0:	4bbe      	ldr	r3, [pc, #760]	@ (8006aac <__ieee754_rem_pio2+0x324>)
 80067b2:	4598      	cmp	r8, r3
 80067b4:	d878      	bhi.n	80068a8 <__ieee754_rem_pio2+0x120>
 80067b6:	9b04      	ldr	r3, [sp, #16]
 80067b8:	4dbd      	ldr	r5, [pc, #756]	@ (8006ab0 <__ieee754_rem_pio2+0x328>)
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	4630      	mov	r0, r6
 80067be:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006a70 <__ieee754_rem_pio2+0x2e8>)
 80067c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c4:	4639      	mov	r1, r7
 80067c6:	dd38      	ble.n	800683a <__ieee754_rem_pio2+0xb2>
 80067c8:	f7f9 fd22 	bl	8000210 <__aeabi_dsub>
 80067cc:	45a8      	cmp	r8, r5
 80067ce:	4606      	mov	r6, r0
 80067d0:	460f      	mov	r7, r1
 80067d2:	d01a      	beq.n	800680a <__ieee754_rem_pio2+0x82>
 80067d4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8006a78 <__ieee754_rem_pio2+0x2f0>)
 80067d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067da:	f7f9 fd19 	bl	8000210 <__aeabi_dsub>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	4680      	mov	r8, r0
 80067e4:	4689      	mov	r9, r1
 80067e6:	4630      	mov	r0, r6
 80067e8:	4639      	mov	r1, r7
 80067ea:	f7f9 fd11 	bl	8000210 <__aeabi_dsub>
 80067ee:	a3a2      	add	r3, pc, #648	@ (adr r3, 8006a78 <__ieee754_rem_pio2+0x2f0>)
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	f7f9 fd0c 	bl	8000210 <__aeabi_dsub>
 80067f8:	e9c4 8900 	strd	r8, r9, [r4]
 80067fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006800:	2501      	movs	r5, #1
 8006802:	4628      	mov	r0, r5
 8006804:	b00d      	add	sp, #52	@ 0x34
 8006806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680a:	a39d      	add	r3, pc, #628	@ (adr r3, 8006a80 <__ieee754_rem_pio2+0x2f8>)
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f7f9 fcfe 	bl	8000210 <__aeabi_dsub>
 8006814:	a39c      	add	r3, pc, #624	@ (adr r3, 8006a88 <__ieee754_rem_pio2+0x300>)
 8006816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681a:	4606      	mov	r6, r0
 800681c:	460f      	mov	r7, r1
 800681e:	f7f9 fcf7 	bl	8000210 <__aeabi_dsub>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4680      	mov	r8, r0
 8006828:	4689      	mov	r9, r1
 800682a:	4630      	mov	r0, r6
 800682c:	4639      	mov	r1, r7
 800682e:	f7f9 fcef 	bl	8000210 <__aeabi_dsub>
 8006832:	a395      	add	r3, pc, #596	@ (adr r3, 8006a88 <__ieee754_rem_pio2+0x300>)
 8006834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006838:	e7dc      	b.n	80067f4 <__ieee754_rem_pio2+0x6c>
 800683a:	f7f9 fceb 	bl	8000214 <__adddf3>
 800683e:	45a8      	cmp	r8, r5
 8006840:	4606      	mov	r6, r0
 8006842:	460f      	mov	r7, r1
 8006844:	d018      	beq.n	8006878 <__ieee754_rem_pio2+0xf0>
 8006846:	a38c      	add	r3, pc, #560	@ (adr r3, 8006a78 <__ieee754_rem_pio2+0x2f0>)
 8006848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684c:	f7f9 fce2 	bl	8000214 <__adddf3>
 8006850:	4602      	mov	r2, r0
 8006852:	460b      	mov	r3, r1
 8006854:	4680      	mov	r8, r0
 8006856:	4689      	mov	r9, r1
 8006858:	4630      	mov	r0, r6
 800685a:	4639      	mov	r1, r7
 800685c:	f7f9 fcd8 	bl	8000210 <__aeabi_dsub>
 8006860:	a385      	add	r3, pc, #532	@ (adr r3, 8006a78 <__ieee754_rem_pio2+0x2f0>)
 8006862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006866:	f7f9 fcd5 	bl	8000214 <__adddf3>
 800686a:	f04f 35ff 	mov.w	r5, #4294967295
 800686e:	e9c4 8900 	strd	r8, r9, [r4]
 8006872:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006876:	e7c4      	b.n	8006802 <__ieee754_rem_pio2+0x7a>
 8006878:	a381      	add	r3, pc, #516	@ (adr r3, 8006a80 <__ieee754_rem_pio2+0x2f8>)
 800687a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687e:	f7f9 fcc9 	bl	8000214 <__adddf3>
 8006882:	a381      	add	r3, pc, #516	@ (adr r3, 8006a88 <__ieee754_rem_pio2+0x300>)
 8006884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006888:	4606      	mov	r6, r0
 800688a:	460f      	mov	r7, r1
 800688c:	f7f9 fcc2 	bl	8000214 <__adddf3>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	4680      	mov	r8, r0
 8006896:	4689      	mov	r9, r1
 8006898:	4630      	mov	r0, r6
 800689a:	4639      	mov	r1, r7
 800689c:	f7f9 fcb8 	bl	8000210 <__aeabi_dsub>
 80068a0:	a379      	add	r3, pc, #484	@ (adr r3, 8006a88 <__ieee754_rem_pio2+0x300>)
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	e7de      	b.n	8006866 <__ieee754_rem_pio2+0xde>
 80068a8:	4b82      	ldr	r3, [pc, #520]	@ (8006ab4 <__ieee754_rem_pio2+0x32c>)
 80068aa:	4598      	cmp	r8, r3
 80068ac:	f200 80d1 	bhi.w	8006a52 <__ieee754_rem_pio2+0x2ca>
 80068b0:	f7ff fd8a 	bl	80063c8 <fabs>
 80068b4:	ec57 6b10 	vmov	r6, r7, d0
 80068b8:	a375      	add	r3, pc, #468	@ (adr r3, 8006a90 <__ieee754_rem_pio2+0x308>)
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	4630      	mov	r0, r6
 80068c0:	4639      	mov	r1, r7
 80068c2:	f7f9 fe5d 	bl	8000580 <__aeabi_dmul>
 80068c6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ab8 <__ieee754_rem_pio2+0x330>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	f7f9 fca3 	bl	8000214 <__adddf3>
 80068ce:	f7fa f8f1 	bl	8000ab4 <__aeabi_d2iz>
 80068d2:	4605      	mov	r5, r0
 80068d4:	f7f9 fdea 	bl	80004ac <__aeabi_i2d>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068e0:	a363      	add	r3, pc, #396	@ (adr r3, 8006a70 <__ieee754_rem_pio2+0x2e8>)
 80068e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e6:	f7f9 fe4b 	bl	8000580 <__aeabi_dmul>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	4630      	mov	r0, r6
 80068f0:	4639      	mov	r1, r7
 80068f2:	f7f9 fc8d 	bl	8000210 <__aeabi_dsub>
 80068f6:	a360      	add	r3, pc, #384	@ (adr r3, 8006a78 <__ieee754_rem_pio2+0x2f0>)
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	4682      	mov	sl, r0
 80068fe:	468b      	mov	fp, r1
 8006900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006904:	f7f9 fe3c 	bl	8000580 <__aeabi_dmul>
 8006908:	2d1f      	cmp	r5, #31
 800690a:	4606      	mov	r6, r0
 800690c:	460f      	mov	r7, r1
 800690e:	dc0c      	bgt.n	800692a <__ieee754_rem_pio2+0x1a2>
 8006910:	4b6a      	ldr	r3, [pc, #424]	@ (8006abc <__ieee754_rem_pio2+0x334>)
 8006912:	1e6a      	subs	r2, r5, #1
 8006914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006918:	4543      	cmp	r3, r8
 800691a:	d006      	beq.n	800692a <__ieee754_rem_pio2+0x1a2>
 800691c:	4632      	mov	r2, r6
 800691e:	463b      	mov	r3, r7
 8006920:	4650      	mov	r0, sl
 8006922:	4659      	mov	r1, fp
 8006924:	f7f9 fc74 	bl	8000210 <__aeabi_dsub>
 8006928:	e00e      	b.n	8006948 <__ieee754_rem_pio2+0x1c0>
 800692a:	463b      	mov	r3, r7
 800692c:	4632      	mov	r2, r6
 800692e:	4650      	mov	r0, sl
 8006930:	4659      	mov	r1, fp
 8006932:	f7f9 fc6d 	bl	8000210 <__aeabi_dsub>
 8006936:	ea4f 5328 	mov.w	r3, r8, asr #20
 800693a:	9305      	str	r3, [sp, #20]
 800693c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006940:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8006944:	2b10      	cmp	r3, #16
 8006946:	dc02      	bgt.n	800694e <__ieee754_rem_pio2+0x1c6>
 8006948:	e9c4 0100 	strd	r0, r1, [r4]
 800694c:	e039      	b.n	80069c2 <__ieee754_rem_pio2+0x23a>
 800694e:	a34c      	add	r3, pc, #304	@ (adr r3, 8006a80 <__ieee754_rem_pio2+0x2f8>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006958:	f7f9 fe12 	bl	8000580 <__aeabi_dmul>
 800695c:	4606      	mov	r6, r0
 800695e:	460f      	mov	r7, r1
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	4650      	mov	r0, sl
 8006966:	4659      	mov	r1, fp
 8006968:	f7f9 fc52 	bl	8000210 <__aeabi_dsub>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4680      	mov	r8, r0
 8006972:	4689      	mov	r9, r1
 8006974:	4650      	mov	r0, sl
 8006976:	4659      	mov	r1, fp
 8006978:	f7f9 fc4a 	bl	8000210 <__aeabi_dsub>
 800697c:	4632      	mov	r2, r6
 800697e:	463b      	mov	r3, r7
 8006980:	f7f9 fc46 	bl	8000210 <__aeabi_dsub>
 8006984:	a340      	add	r3, pc, #256	@ (adr r3, 8006a88 <__ieee754_rem_pio2+0x300>)
 8006986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698a:	4606      	mov	r6, r0
 800698c:	460f      	mov	r7, r1
 800698e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006992:	f7f9 fdf5 	bl	8000580 <__aeabi_dmul>
 8006996:	4632      	mov	r2, r6
 8006998:	463b      	mov	r3, r7
 800699a:	f7f9 fc39 	bl	8000210 <__aeabi_dsub>
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	4606      	mov	r6, r0
 80069a4:	460f      	mov	r7, r1
 80069a6:	4640      	mov	r0, r8
 80069a8:	4649      	mov	r1, r9
 80069aa:	f7f9 fc31 	bl	8000210 <__aeabi_dsub>
 80069ae:	9a05      	ldr	r2, [sp, #20]
 80069b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b31      	cmp	r3, #49	@ 0x31
 80069b8:	dc20      	bgt.n	80069fc <__ieee754_rem_pio2+0x274>
 80069ba:	e9c4 0100 	strd	r0, r1, [r4]
 80069be:	46c2      	mov	sl, r8
 80069c0:	46cb      	mov	fp, r9
 80069c2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80069c6:	4650      	mov	r0, sl
 80069c8:	4642      	mov	r2, r8
 80069ca:	464b      	mov	r3, r9
 80069cc:	4659      	mov	r1, fp
 80069ce:	f7f9 fc1f 	bl	8000210 <__aeabi_dsub>
 80069d2:	463b      	mov	r3, r7
 80069d4:	4632      	mov	r2, r6
 80069d6:	f7f9 fc1b 	bl	8000210 <__aeabi_dsub>
 80069da:	9b04      	ldr	r3, [sp, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80069e2:	f6bf af0e 	bge.w	8006802 <__ieee754_rem_pio2+0x7a>
 80069e6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80069ea:	6063      	str	r3, [r4, #4]
 80069ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80069f0:	f8c4 8000 	str.w	r8, [r4]
 80069f4:	60a0      	str	r0, [r4, #8]
 80069f6:	60e3      	str	r3, [r4, #12]
 80069f8:	426d      	negs	r5, r5
 80069fa:	e702      	b.n	8006802 <__ieee754_rem_pio2+0x7a>
 80069fc:	a326      	add	r3, pc, #152	@ (adr r3, 8006a98 <__ieee754_rem_pio2+0x310>)
 80069fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a06:	f7f9 fdbb 	bl	8000580 <__aeabi_dmul>
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	460f      	mov	r7, r1
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4640      	mov	r0, r8
 8006a14:	4649      	mov	r1, r9
 8006a16:	f7f9 fbfb 	bl	8000210 <__aeabi_dsub>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4682      	mov	sl, r0
 8006a20:	468b      	mov	fp, r1
 8006a22:	4640      	mov	r0, r8
 8006a24:	4649      	mov	r1, r9
 8006a26:	f7f9 fbf3 	bl	8000210 <__aeabi_dsub>
 8006a2a:	4632      	mov	r2, r6
 8006a2c:	463b      	mov	r3, r7
 8006a2e:	f7f9 fbef 	bl	8000210 <__aeabi_dsub>
 8006a32:	a31b      	add	r3, pc, #108	@ (adr r3, 8006aa0 <__ieee754_rem_pio2+0x318>)
 8006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a38:	4606      	mov	r6, r0
 8006a3a:	460f      	mov	r7, r1
 8006a3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a40:	f7f9 fd9e 	bl	8000580 <__aeabi_dmul>
 8006a44:	4632      	mov	r2, r6
 8006a46:	463b      	mov	r3, r7
 8006a48:	f7f9 fbe2 	bl	8000210 <__aeabi_dsub>
 8006a4c:	4606      	mov	r6, r0
 8006a4e:	460f      	mov	r7, r1
 8006a50:	e764      	b.n	800691c <__ieee754_rem_pio2+0x194>
 8006a52:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac0 <__ieee754_rem_pio2+0x338>)
 8006a54:	4598      	cmp	r8, r3
 8006a56:	d935      	bls.n	8006ac4 <__ieee754_rem_pio2+0x33c>
 8006a58:	4632      	mov	r2, r6
 8006a5a:	463b      	mov	r3, r7
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	4639      	mov	r1, r7
 8006a60:	f7f9 fbd6 	bl	8000210 <__aeabi_dsub>
 8006a64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006a68:	e9c4 0100 	strd	r0, r1, [r4]
 8006a6c:	e69e      	b.n	80067ac <__ieee754_rem_pio2+0x24>
 8006a6e:	bf00      	nop
 8006a70:	54400000 	.word	0x54400000
 8006a74:	3ff921fb 	.word	0x3ff921fb
 8006a78:	1a626331 	.word	0x1a626331
 8006a7c:	3dd0b461 	.word	0x3dd0b461
 8006a80:	1a600000 	.word	0x1a600000
 8006a84:	3dd0b461 	.word	0x3dd0b461
 8006a88:	2e037073 	.word	0x2e037073
 8006a8c:	3ba3198a 	.word	0x3ba3198a
 8006a90:	6dc9c883 	.word	0x6dc9c883
 8006a94:	3fe45f30 	.word	0x3fe45f30
 8006a98:	2e000000 	.word	0x2e000000
 8006a9c:	3ba3198a 	.word	0x3ba3198a
 8006aa0:	252049c1 	.word	0x252049c1
 8006aa4:	397b839a 	.word	0x397b839a
 8006aa8:	3fe921fb 	.word	0x3fe921fb
 8006aac:	4002d97b 	.word	0x4002d97b
 8006ab0:	3ff921fb 	.word	0x3ff921fb
 8006ab4:	413921fb 	.word	0x413921fb
 8006ab8:	3fe00000 	.word	0x3fe00000
 8006abc:	08007458 	.word	0x08007458
 8006ac0:	7fefffff 	.word	0x7fefffff
 8006ac4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006ac8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8006acc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	460f      	mov	r7, r1
 8006ad4:	f7f9 ffee 	bl	8000ab4 <__aeabi_d2iz>
 8006ad8:	f7f9 fce8 	bl	80004ac <__aeabi_i2d>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ae8:	f7f9 fb92 	bl	8000210 <__aeabi_dsub>
 8006aec:	4b22      	ldr	r3, [pc, #136]	@ (8006b78 <__ieee754_rem_pio2+0x3f0>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	f7f9 fd46 	bl	8000580 <__aeabi_dmul>
 8006af4:	460f      	mov	r7, r1
 8006af6:	4606      	mov	r6, r0
 8006af8:	f7f9 ffdc 	bl	8000ab4 <__aeabi_d2iz>
 8006afc:	f7f9 fcd6 	bl	80004ac <__aeabi_i2d>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4630      	mov	r0, r6
 8006b06:	4639      	mov	r1, r7
 8006b08:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006b0c:	f7f9 fb80 	bl	8000210 <__aeabi_dsub>
 8006b10:	4b19      	ldr	r3, [pc, #100]	@ (8006b78 <__ieee754_rem_pio2+0x3f0>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	f7f9 fd34 	bl	8000580 <__aeabi_dmul>
 8006b18:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8006b1c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8006b20:	f04f 0803 	mov.w	r8, #3
 8006b24:	2600      	movs	r6, #0
 8006b26:	2700      	movs	r7, #0
 8006b28:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006b2c:	4632      	mov	r2, r6
 8006b2e:	463b      	mov	r3, r7
 8006b30:	46c2      	mov	sl, r8
 8006b32:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b36:	f7f9 ff8b 	bl	8000a50 <__aeabi_dcmpeq>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d1f4      	bne.n	8006b28 <__ieee754_rem_pio2+0x3a0>
 8006b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8006b7c <__ieee754_rem_pio2+0x3f4>)
 8006b40:	9301      	str	r3, [sp, #4]
 8006b42:	2302      	movs	r3, #2
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	462a      	mov	r2, r5
 8006b48:	4653      	mov	r3, sl
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	a806      	add	r0, sp, #24
 8006b4e:	f000 f817 	bl	8006b80 <__kernel_rem_pio2>
 8006b52:	9b04      	ldr	r3, [sp, #16]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	4605      	mov	r5, r0
 8006b58:	f6bf ae53 	bge.w	8006802 <__ieee754_rem_pio2+0x7a>
 8006b5c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006b60:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b64:	e9c4 2300 	strd	r2, r3, [r4]
 8006b68:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8006b6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b70:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006b74:	e740      	b.n	80069f8 <__ieee754_rem_pio2+0x270>
 8006b76:	bf00      	nop
 8006b78:	41700000 	.word	0x41700000
 8006b7c:	080074d8 	.word	0x080074d8

08006b80 <__kernel_rem_pio2>:
 8006b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	ed2d 8b02 	vpush	{d8}
 8006b88:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8006b8c:	f112 0f14 	cmn.w	r2, #20
 8006b90:	9306      	str	r3, [sp, #24]
 8006b92:	9104      	str	r1, [sp, #16]
 8006b94:	4bbe      	ldr	r3, [pc, #760]	@ (8006e90 <__kernel_rem_pio2+0x310>)
 8006b96:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006b98:	9008      	str	r0, [sp, #32]
 8006b9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	9b06      	ldr	r3, [sp, #24]
 8006ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ba6:	bfa8      	it	ge
 8006ba8:	1ed4      	subge	r4, r2, #3
 8006baa:	9305      	str	r3, [sp, #20]
 8006bac:	bfb2      	itee	lt
 8006bae:	2400      	movlt	r4, #0
 8006bb0:	2318      	movge	r3, #24
 8006bb2:	fb94 f4f3 	sdivge	r4, r4, r3
 8006bb6:	f06f 0317 	mvn.w	r3, #23
 8006bba:	fb04 3303 	mla	r3, r4, r3, r3
 8006bbe:	eb03 0b02 	add.w	fp, r3, r2
 8006bc2:	9b00      	ldr	r3, [sp, #0]
 8006bc4:	9a05      	ldr	r2, [sp, #20]
 8006bc6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8006e80 <__kernel_rem_pio2+0x300>
 8006bca:	eb03 0802 	add.w	r8, r3, r2
 8006bce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006bd0:	1aa7      	subs	r7, r4, r2
 8006bd2:	ae20      	add	r6, sp, #128	@ 0x80
 8006bd4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006bd8:	2500      	movs	r5, #0
 8006bda:	4545      	cmp	r5, r8
 8006bdc:	dd13      	ble.n	8006c06 <__kernel_rem_pio2+0x86>
 8006bde:	9b06      	ldr	r3, [sp, #24]
 8006be0:	aa20      	add	r2, sp, #128	@ 0x80
 8006be2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8006be6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8006bea:	f04f 0800 	mov.w	r8, #0
 8006bee:	9b00      	ldr	r3, [sp, #0]
 8006bf0:	4598      	cmp	r8, r3
 8006bf2:	dc31      	bgt.n	8006c58 <__kernel_rem_pio2+0xd8>
 8006bf4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8006e80 <__kernel_rem_pio2+0x300>
 8006bf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c00:	462f      	mov	r7, r5
 8006c02:	2600      	movs	r6, #0
 8006c04:	e01b      	b.n	8006c3e <__kernel_rem_pio2+0xbe>
 8006c06:	42ef      	cmn	r7, r5
 8006c08:	d407      	bmi.n	8006c1a <__kernel_rem_pio2+0x9a>
 8006c0a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006c0e:	f7f9 fc4d 	bl	80004ac <__aeabi_i2d>
 8006c12:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006c16:	3501      	adds	r5, #1
 8006c18:	e7df      	b.n	8006bda <__kernel_rem_pio2+0x5a>
 8006c1a:	ec51 0b18 	vmov	r0, r1, d8
 8006c1e:	e7f8      	b.n	8006c12 <__kernel_rem_pio2+0x92>
 8006c20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c24:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006c28:	f7f9 fcaa 	bl	8000580 <__aeabi_dmul>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c34:	f7f9 faee 	bl	8000214 <__adddf3>
 8006c38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c3c:	3601      	adds	r6, #1
 8006c3e:	9b05      	ldr	r3, [sp, #20]
 8006c40:	429e      	cmp	r6, r3
 8006c42:	f1a7 0708 	sub.w	r7, r7, #8
 8006c46:	ddeb      	ble.n	8006c20 <__kernel_rem_pio2+0xa0>
 8006c48:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c4c:	f108 0801 	add.w	r8, r8, #1
 8006c50:	ecaa 7b02 	vstmia	sl!, {d7}
 8006c54:	3508      	adds	r5, #8
 8006c56:	e7ca      	b.n	8006bee <__kernel_rem_pio2+0x6e>
 8006c58:	9b00      	ldr	r3, [sp, #0]
 8006c5a:	f8dd 8000 	ldr.w	r8, [sp]
 8006c5e:	aa0c      	add	r2, sp, #48	@ 0x30
 8006c60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c64:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c66:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006c68:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006c6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c6e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8006c72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c74:	ab98      	add	r3, sp, #608	@ 0x260
 8006c76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006c7a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8006c7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c82:	ac0c      	add	r4, sp, #48	@ 0x30
 8006c84:	ab70      	add	r3, sp, #448	@ 0x1c0
 8006c86:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006c8a:	46a1      	mov	r9, r4
 8006c8c:	46c2      	mov	sl, r8
 8006c8e:	f1ba 0f00 	cmp.w	sl, #0
 8006c92:	f1a5 0508 	sub.w	r5, r5, #8
 8006c96:	dc77      	bgt.n	8006d88 <__kernel_rem_pio2+0x208>
 8006c98:	4658      	mov	r0, fp
 8006c9a:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006c9e:	f000 fac7 	bl	8007230 <scalbn>
 8006ca2:	ec57 6b10 	vmov	r6, r7, d0
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006cac:	4630      	mov	r0, r6
 8006cae:	4639      	mov	r1, r7
 8006cb0:	f7f9 fc66 	bl	8000580 <__aeabi_dmul>
 8006cb4:	ec41 0b10 	vmov	d0, r0, r1
 8006cb8:	f000 fb3a 	bl	8007330 <floor>
 8006cbc:	4b75      	ldr	r3, [pc, #468]	@ (8006e94 <__kernel_rem_pio2+0x314>)
 8006cbe:	ec51 0b10 	vmov	r0, r1, d0
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 fc5c 	bl	8000580 <__aeabi_dmul>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4630      	mov	r0, r6
 8006cce:	4639      	mov	r1, r7
 8006cd0:	f7f9 fa9e 	bl	8000210 <__aeabi_dsub>
 8006cd4:	460f      	mov	r7, r1
 8006cd6:	4606      	mov	r6, r0
 8006cd8:	f7f9 feec 	bl	8000ab4 <__aeabi_d2iz>
 8006cdc:	9002      	str	r0, [sp, #8]
 8006cde:	f7f9 fbe5 	bl	80004ac <__aeabi_i2d>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	4639      	mov	r1, r7
 8006cea:	f7f9 fa91 	bl	8000210 <__aeabi_dsub>
 8006cee:	f1bb 0f00 	cmp.w	fp, #0
 8006cf2:	4606      	mov	r6, r0
 8006cf4:	460f      	mov	r7, r1
 8006cf6:	dd6c      	ble.n	8006dd2 <__kernel_rem_pio2+0x252>
 8006cf8:	f108 31ff 	add.w	r1, r8, #4294967295
 8006cfc:	ab0c      	add	r3, sp, #48	@ 0x30
 8006cfe:	9d02      	ldr	r5, [sp, #8]
 8006d00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d04:	f1cb 0018 	rsb	r0, fp, #24
 8006d08:	fa43 f200 	asr.w	r2, r3, r0
 8006d0c:	4415      	add	r5, r2
 8006d0e:	4082      	lsls	r2, r0
 8006d10:	1a9b      	subs	r3, r3, r2
 8006d12:	aa0c      	add	r2, sp, #48	@ 0x30
 8006d14:	9502      	str	r5, [sp, #8]
 8006d16:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006d1a:	f1cb 0217 	rsb	r2, fp, #23
 8006d1e:	fa43 f902 	asr.w	r9, r3, r2
 8006d22:	f1b9 0f00 	cmp.w	r9, #0
 8006d26:	dd64      	ble.n	8006df2 <__kernel_rem_pio2+0x272>
 8006d28:	9b02      	ldr	r3, [sp, #8]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	9302      	str	r3, [sp, #8]
 8006d30:	4615      	mov	r5, r2
 8006d32:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8006d36:	4590      	cmp	r8, r2
 8006d38:	f300 80b8 	bgt.w	8006eac <__kernel_rem_pio2+0x32c>
 8006d3c:	f1bb 0f00 	cmp.w	fp, #0
 8006d40:	dd07      	ble.n	8006d52 <__kernel_rem_pio2+0x1d2>
 8006d42:	f1bb 0f01 	cmp.w	fp, #1
 8006d46:	f000 80bf 	beq.w	8006ec8 <__kernel_rem_pio2+0x348>
 8006d4a:	f1bb 0f02 	cmp.w	fp, #2
 8006d4e:	f000 80c6 	beq.w	8006ede <__kernel_rem_pio2+0x35e>
 8006d52:	f1b9 0f02 	cmp.w	r9, #2
 8006d56:	d14c      	bne.n	8006df2 <__kernel_rem_pio2+0x272>
 8006d58:	4632      	mov	r2, r6
 8006d5a:	463b      	mov	r3, r7
 8006d5c:	494e      	ldr	r1, [pc, #312]	@ (8006e98 <__kernel_rem_pio2+0x318>)
 8006d5e:	2000      	movs	r0, #0
 8006d60:	f7f9 fa56 	bl	8000210 <__aeabi_dsub>
 8006d64:	4606      	mov	r6, r0
 8006d66:	460f      	mov	r7, r1
 8006d68:	2d00      	cmp	r5, #0
 8006d6a:	d042      	beq.n	8006df2 <__kernel_rem_pio2+0x272>
 8006d6c:	4658      	mov	r0, fp
 8006d6e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8006e88 <__kernel_rem_pio2+0x308>
 8006d72:	f000 fa5d 	bl	8007230 <scalbn>
 8006d76:	4630      	mov	r0, r6
 8006d78:	4639      	mov	r1, r7
 8006d7a:	ec53 2b10 	vmov	r2, r3, d0
 8006d7e:	f7f9 fa47 	bl	8000210 <__aeabi_dsub>
 8006d82:	4606      	mov	r6, r0
 8006d84:	460f      	mov	r7, r1
 8006d86:	e034      	b.n	8006df2 <__kernel_rem_pio2+0x272>
 8006d88:	4b44      	ldr	r3, [pc, #272]	@ (8006e9c <__kernel_rem_pio2+0x31c>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d90:	f7f9 fbf6 	bl	8000580 <__aeabi_dmul>
 8006d94:	f7f9 fe8e 	bl	8000ab4 <__aeabi_d2iz>
 8006d98:	f7f9 fb88 	bl	80004ac <__aeabi_i2d>
 8006d9c:	4b40      	ldr	r3, [pc, #256]	@ (8006ea0 <__kernel_rem_pio2+0x320>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	4606      	mov	r6, r0
 8006da2:	460f      	mov	r7, r1
 8006da4:	f7f9 fbec 	bl	8000580 <__aeabi_dmul>
 8006da8:	4602      	mov	r2, r0
 8006daa:	460b      	mov	r3, r1
 8006dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006db0:	f7f9 fa2e 	bl	8000210 <__aeabi_dsub>
 8006db4:	f7f9 fe7e 	bl	8000ab4 <__aeabi_d2iz>
 8006db8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dbc:	f849 0b04 	str.w	r0, [r9], #4
 8006dc0:	4639      	mov	r1, r7
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	f7f9 fa26 	bl	8000214 <__adddf3>
 8006dc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dd0:	e75d      	b.n	8006c8e <__kernel_rem_pio2+0x10e>
 8006dd2:	d107      	bne.n	8006de4 <__kernel_rem_pio2+0x264>
 8006dd4:	f108 33ff 	add.w	r3, r8, #4294967295
 8006dd8:	aa0c      	add	r2, sp, #48	@ 0x30
 8006dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dde:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8006de2:	e79e      	b.n	8006d22 <__kernel_rem_pio2+0x1a2>
 8006de4:	4b2f      	ldr	r3, [pc, #188]	@ (8006ea4 <__kernel_rem_pio2+0x324>)
 8006de6:	2200      	movs	r2, #0
 8006de8:	f7f9 fe50 	bl	8000a8c <__aeabi_dcmpge>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d143      	bne.n	8006e78 <__kernel_rem_pio2+0x2f8>
 8006df0:	4681      	mov	r9, r0
 8006df2:	2200      	movs	r2, #0
 8006df4:	2300      	movs	r3, #0
 8006df6:	4630      	mov	r0, r6
 8006df8:	4639      	mov	r1, r7
 8006dfa:	f7f9 fe29 	bl	8000a50 <__aeabi_dcmpeq>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	f000 80bf 	beq.w	8006f82 <__kernel_rem_pio2+0x402>
 8006e04:	f108 33ff 	add.w	r3, r8, #4294967295
 8006e08:	2200      	movs	r2, #0
 8006e0a:	9900      	ldr	r1, [sp, #0]
 8006e0c:	428b      	cmp	r3, r1
 8006e0e:	da6e      	bge.n	8006eee <__kernel_rem_pio2+0x36e>
 8006e10:	2a00      	cmp	r2, #0
 8006e12:	f000 8089 	beq.w	8006f28 <__kernel_rem_pio2+0x3a8>
 8006e16:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8006e1c:	f1ab 0b18 	sub.w	fp, fp, #24
 8006e20:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d0f6      	beq.n	8006e16 <__kernel_rem_pio2+0x296>
 8006e28:	4658      	mov	r0, fp
 8006e2a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8006e88 <__kernel_rem_pio2+0x308>
 8006e2e:	f000 f9ff 	bl	8007230 <scalbn>
 8006e32:	f108 0301 	add.w	r3, r8, #1
 8006e36:	00da      	lsls	r2, r3, #3
 8006e38:	9205      	str	r2, [sp, #20]
 8006e3a:	ec55 4b10 	vmov	r4, r5, d0
 8006e3e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8006e40:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8006e9c <__kernel_rem_pio2+0x31c>
 8006e44:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8006e48:	4646      	mov	r6, r8
 8006e4a:	f04f 0a00 	mov.w	sl, #0
 8006e4e:	2e00      	cmp	r6, #0
 8006e50:	f280 80cf 	bge.w	8006ff2 <__kernel_rem_pio2+0x472>
 8006e54:	4644      	mov	r4, r8
 8006e56:	2c00      	cmp	r4, #0
 8006e58:	f2c0 80fd 	blt.w	8007056 <__kernel_rem_pio2+0x4d6>
 8006e5c:	4b12      	ldr	r3, [pc, #72]	@ (8006ea8 <__kernel_rem_pio2+0x328>)
 8006e5e:	461f      	mov	r7, r3
 8006e60:	ab70      	add	r3, sp, #448	@ 0x1c0
 8006e62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e66:	9306      	str	r3, [sp, #24]
 8006e68:	f04f 0a00 	mov.w	sl, #0
 8006e6c:	f04f 0b00 	mov.w	fp, #0
 8006e70:	2600      	movs	r6, #0
 8006e72:	eba8 0504 	sub.w	r5, r8, r4
 8006e76:	e0e2      	b.n	800703e <__kernel_rem_pio2+0x4be>
 8006e78:	f04f 0902 	mov.w	r9, #2
 8006e7c:	e754      	b.n	8006d28 <__kernel_rem_pio2+0x1a8>
 8006e7e:	bf00      	nop
	...
 8006e8c:	3ff00000 	.word	0x3ff00000
 8006e90:	08007620 	.word	0x08007620
 8006e94:	40200000 	.word	0x40200000
 8006e98:	3ff00000 	.word	0x3ff00000
 8006e9c:	3e700000 	.word	0x3e700000
 8006ea0:	41700000 	.word	0x41700000
 8006ea4:	3fe00000 	.word	0x3fe00000
 8006ea8:	080075e0 	.word	0x080075e0
 8006eac:	f854 3b04 	ldr.w	r3, [r4], #4
 8006eb0:	b945      	cbnz	r5, 8006ec4 <__kernel_rem_pio2+0x344>
 8006eb2:	b123      	cbz	r3, 8006ebe <__kernel_rem_pio2+0x33e>
 8006eb4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006eb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	3201      	adds	r2, #1
 8006ec0:	461d      	mov	r5, r3
 8006ec2:	e738      	b.n	8006d36 <__kernel_rem_pio2+0x1b6>
 8006ec4:	1acb      	subs	r3, r1, r3
 8006ec6:	e7f7      	b.n	8006eb8 <__kernel_rem_pio2+0x338>
 8006ec8:	f108 32ff 	add.w	r2, r8, #4294967295
 8006ecc:	ab0c      	add	r3, sp, #48	@ 0x30
 8006ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ed2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006ed6:	a90c      	add	r1, sp, #48	@ 0x30
 8006ed8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006edc:	e739      	b.n	8006d52 <__kernel_rem_pio2+0x1d2>
 8006ede:	f108 32ff 	add.w	r2, r8, #4294967295
 8006ee2:	ab0c      	add	r3, sp, #48	@ 0x30
 8006ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006eec:	e7f3      	b.n	8006ed6 <__kernel_rem_pio2+0x356>
 8006eee:	a90c      	add	r1, sp, #48	@ 0x30
 8006ef0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	e787      	b.n	8006e0a <__kernel_rem_pio2+0x28a>
 8006efa:	3401      	adds	r4, #1
 8006efc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	d0fa      	beq.n	8006efa <__kernel_rem_pio2+0x37a>
 8006f04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f06:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006f0a:	eb0d 0503 	add.w	r5, sp, r3
 8006f0e:	9b06      	ldr	r3, [sp, #24]
 8006f10:	aa20      	add	r2, sp, #128	@ 0x80
 8006f12:	4443      	add	r3, r8
 8006f14:	f108 0701 	add.w	r7, r8, #1
 8006f18:	3d98      	subs	r5, #152	@ 0x98
 8006f1a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006f1e:	4444      	add	r4, r8
 8006f20:	42bc      	cmp	r4, r7
 8006f22:	da04      	bge.n	8006f2e <__kernel_rem_pio2+0x3ae>
 8006f24:	46a0      	mov	r8, r4
 8006f26:	e6a2      	b.n	8006c6e <__kernel_rem_pio2+0xee>
 8006f28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f2a:	2401      	movs	r4, #1
 8006f2c:	e7e6      	b.n	8006efc <__kernel_rem_pio2+0x37c>
 8006f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f30:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006f34:	f7f9 faba 	bl	80004ac <__aeabi_i2d>
 8006f38:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8007200 <__kernel_rem_pio2+0x680>
 8006f3c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006f40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f48:	46b2      	mov	sl, r6
 8006f4a:	f04f 0800 	mov.w	r8, #0
 8006f4e:	9b05      	ldr	r3, [sp, #20]
 8006f50:	4598      	cmp	r8, r3
 8006f52:	dd05      	ble.n	8006f60 <__kernel_rem_pio2+0x3e0>
 8006f54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f58:	3701      	adds	r7, #1
 8006f5a:	eca5 7b02 	vstmia	r5!, {d7}
 8006f5e:	e7df      	b.n	8006f20 <__kernel_rem_pio2+0x3a0>
 8006f60:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8006f64:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006f68:	f7f9 fb0a 	bl	8000580 <__aeabi_dmul>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f74:	f7f9 f94e 	bl	8000214 <__adddf3>
 8006f78:	f108 0801 	add.w	r8, r8, #1
 8006f7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f80:	e7e5      	b.n	8006f4e <__kernel_rem_pio2+0x3ce>
 8006f82:	f1cb 0000 	rsb	r0, fp, #0
 8006f86:	ec47 6b10 	vmov	d0, r6, r7
 8006f8a:	f000 f951 	bl	8007230 <scalbn>
 8006f8e:	ec55 4b10 	vmov	r4, r5, d0
 8006f92:	4b9d      	ldr	r3, [pc, #628]	@ (8007208 <__kernel_rem_pio2+0x688>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	4620      	mov	r0, r4
 8006f98:	4629      	mov	r1, r5
 8006f9a:	f7f9 fd77 	bl	8000a8c <__aeabi_dcmpge>
 8006f9e:	b300      	cbz	r0, 8006fe2 <__kernel_rem_pio2+0x462>
 8006fa0:	4b9a      	ldr	r3, [pc, #616]	@ (800720c <__kernel_rem_pio2+0x68c>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	f7f9 faea 	bl	8000580 <__aeabi_dmul>
 8006fac:	f7f9 fd82 	bl	8000ab4 <__aeabi_d2iz>
 8006fb0:	4606      	mov	r6, r0
 8006fb2:	f7f9 fa7b 	bl	80004ac <__aeabi_i2d>
 8006fb6:	4b94      	ldr	r3, [pc, #592]	@ (8007208 <__kernel_rem_pio2+0x688>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f7f9 fae1 	bl	8000580 <__aeabi_dmul>
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	4629      	mov	r1, r5
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f7f9 f923 	bl	8000210 <__aeabi_dsub>
 8006fca:	f7f9 fd73 	bl	8000ab4 <__aeabi_d2iz>
 8006fce:	ab0c      	add	r3, sp, #48	@ 0x30
 8006fd0:	f10b 0b18 	add.w	fp, fp, #24
 8006fd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006fd8:	f108 0801 	add.w	r8, r8, #1
 8006fdc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006fe0:	e722      	b.n	8006e28 <__kernel_rem_pio2+0x2a8>
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	f7f9 fd65 	bl	8000ab4 <__aeabi_d2iz>
 8006fea:	ab0c      	add	r3, sp, #48	@ 0x30
 8006fec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006ff0:	e71a      	b.n	8006e28 <__kernel_rem_pio2+0x2a8>
 8006ff2:	ab0c      	add	r3, sp, #48	@ 0x30
 8006ff4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006ff8:	f7f9 fa58 	bl	80004ac <__aeabi_i2d>
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	462b      	mov	r3, r5
 8007000:	f7f9 fabe 	bl	8000580 <__aeabi_dmul>
 8007004:	4652      	mov	r2, sl
 8007006:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800700a:	465b      	mov	r3, fp
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 fab6 	bl	8000580 <__aeabi_dmul>
 8007014:	3e01      	subs	r6, #1
 8007016:	4604      	mov	r4, r0
 8007018:	460d      	mov	r5, r1
 800701a:	e718      	b.n	8006e4e <__kernel_rem_pio2+0x2ce>
 800701c:	9906      	ldr	r1, [sp, #24]
 800701e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007022:	9106      	str	r1, [sp, #24]
 8007024:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007028:	f7f9 faaa 	bl	8000580 <__aeabi_dmul>
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	4650      	mov	r0, sl
 8007032:	4659      	mov	r1, fp
 8007034:	f7f9 f8ee 	bl	8000214 <__adddf3>
 8007038:	3601      	adds	r6, #1
 800703a:	4682      	mov	sl, r0
 800703c:	468b      	mov	fp, r1
 800703e:	9b00      	ldr	r3, [sp, #0]
 8007040:	429e      	cmp	r6, r3
 8007042:	dc01      	bgt.n	8007048 <__kernel_rem_pio2+0x4c8>
 8007044:	42b5      	cmp	r5, r6
 8007046:	dae9      	bge.n	800701c <__kernel_rem_pio2+0x49c>
 8007048:	ab48      	add	r3, sp, #288	@ 0x120
 800704a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800704e:	e9c5 ab00 	strd	sl, fp, [r5]
 8007052:	3c01      	subs	r4, #1
 8007054:	e6ff      	b.n	8006e56 <__kernel_rem_pio2+0x2d6>
 8007056:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007058:	2b02      	cmp	r3, #2
 800705a:	dc0b      	bgt.n	8007074 <__kernel_rem_pio2+0x4f4>
 800705c:	2b00      	cmp	r3, #0
 800705e:	dc39      	bgt.n	80070d4 <__kernel_rem_pio2+0x554>
 8007060:	d05d      	beq.n	800711e <__kernel_rem_pio2+0x59e>
 8007062:	9b02      	ldr	r3, [sp, #8]
 8007064:	f003 0007 	and.w	r0, r3, #7
 8007068:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800706c:	ecbd 8b02 	vpop	{d8}
 8007070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007074:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007076:	2b03      	cmp	r3, #3
 8007078:	d1f3      	bne.n	8007062 <__kernel_rem_pio2+0x4e2>
 800707a:	9b05      	ldr	r3, [sp, #20]
 800707c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007080:	eb0d 0403 	add.w	r4, sp, r3
 8007084:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8007088:	4625      	mov	r5, r4
 800708a:	46c2      	mov	sl, r8
 800708c:	f1ba 0f00 	cmp.w	sl, #0
 8007090:	f1a5 0508 	sub.w	r5, r5, #8
 8007094:	dc6b      	bgt.n	800716e <__kernel_rem_pio2+0x5ee>
 8007096:	4645      	mov	r5, r8
 8007098:	2d01      	cmp	r5, #1
 800709a:	f1a4 0408 	sub.w	r4, r4, #8
 800709e:	f300 8087 	bgt.w	80071b0 <__kernel_rem_pio2+0x630>
 80070a2:	9c05      	ldr	r4, [sp, #20]
 80070a4:	ab48      	add	r3, sp, #288	@ 0x120
 80070a6:	441c      	add	r4, r3
 80070a8:	2000      	movs	r0, #0
 80070aa:	2100      	movs	r1, #0
 80070ac:	f1b8 0f01 	cmp.w	r8, #1
 80070b0:	f300 809c 	bgt.w	80071ec <__kernel_rem_pio2+0x66c>
 80070b4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80070b8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80070bc:	f1b9 0f00 	cmp.w	r9, #0
 80070c0:	f040 80a6 	bne.w	8007210 <__kernel_rem_pio2+0x690>
 80070c4:	9b04      	ldr	r3, [sp, #16]
 80070c6:	e9c3 7800 	strd	r7, r8, [r3]
 80070ca:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80070ce:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80070d2:	e7c6      	b.n	8007062 <__kernel_rem_pio2+0x4e2>
 80070d4:	9d05      	ldr	r5, [sp, #20]
 80070d6:	ab48      	add	r3, sp, #288	@ 0x120
 80070d8:	441d      	add	r5, r3
 80070da:	4644      	mov	r4, r8
 80070dc:	2000      	movs	r0, #0
 80070de:	2100      	movs	r1, #0
 80070e0:	2c00      	cmp	r4, #0
 80070e2:	da35      	bge.n	8007150 <__kernel_rem_pio2+0x5d0>
 80070e4:	f1b9 0f00 	cmp.w	r9, #0
 80070e8:	d038      	beq.n	800715c <__kernel_rem_pio2+0x5dc>
 80070ea:	4602      	mov	r2, r0
 80070ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80070f0:	9c04      	ldr	r4, [sp, #16]
 80070f2:	e9c4 2300 	strd	r2, r3, [r4]
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80070fe:	f7f9 f887 	bl	8000210 <__aeabi_dsub>
 8007102:	ad4a      	add	r5, sp, #296	@ 0x128
 8007104:	2401      	movs	r4, #1
 8007106:	45a0      	cmp	r8, r4
 8007108:	da2b      	bge.n	8007162 <__kernel_rem_pio2+0x5e2>
 800710a:	f1b9 0f00 	cmp.w	r9, #0
 800710e:	d002      	beq.n	8007116 <__kernel_rem_pio2+0x596>
 8007110:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007114:	4619      	mov	r1, r3
 8007116:	9b04      	ldr	r3, [sp, #16]
 8007118:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800711c:	e7a1      	b.n	8007062 <__kernel_rem_pio2+0x4e2>
 800711e:	9c05      	ldr	r4, [sp, #20]
 8007120:	ab48      	add	r3, sp, #288	@ 0x120
 8007122:	441c      	add	r4, r3
 8007124:	2000      	movs	r0, #0
 8007126:	2100      	movs	r1, #0
 8007128:	f1b8 0f00 	cmp.w	r8, #0
 800712c:	da09      	bge.n	8007142 <__kernel_rem_pio2+0x5c2>
 800712e:	f1b9 0f00 	cmp.w	r9, #0
 8007132:	d002      	beq.n	800713a <__kernel_rem_pio2+0x5ba>
 8007134:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007138:	4619      	mov	r1, r3
 800713a:	9b04      	ldr	r3, [sp, #16]
 800713c:	e9c3 0100 	strd	r0, r1, [r3]
 8007140:	e78f      	b.n	8007062 <__kernel_rem_pio2+0x4e2>
 8007142:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007146:	f7f9 f865 	bl	8000214 <__adddf3>
 800714a:	f108 38ff 	add.w	r8, r8, #4294967295
 800714e:	e7eb      	b.n	8007128 <__kernel_rem_pio2+0x5a8>
 8007150:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007154:	f7f9 f85e 	bl	8000214 <__adddf3>
 8007158:	3c01      	subs	r4, #1
 800715a:	e7c1      	b.n	80070e0 <__kernel_rem_pio2+0x560>
 800715c:	4602      	mov	r2, r0
 800715e:	460b      	mov	r3, r1
 8007160:	e7c6      	b.n	80070f0 <__kernel_rem_pio2+0x570>
 8007162:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007166:	f7f9 f855 	bl	8000214 <__adddf3>
 800716a:	3401      	adds	r4, #1
 800716c:	e7cb      	b.n	8007106 <__kernel_rem_pio2+0x586>
 800716e:	ed95 7b00 	vldr	d7, [r5]
 8007172:	ed8d 7b00 	vstr	d7, [sp]
 8007176:	ed95 7b02 	vldr	d7, [r5, #8]
 800717a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800717e:	ec53 2b17 	vmov	r2, r3, d7
 8007182:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007186:	f7f9 f845 	bl	8000214 <__adddf3>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	4606      	mov	r6, r0
 8007190:	460f      	mov	r7, r1
 8007192:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007196:	f7f9 f83b 	bl	8000210 <__aeabi_dsub>
 800719a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800719e:	f7f9 f839 	bl	8000214 <__adddf3>
 80071a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071a6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80071aa:	e9c5 6700 	strd	r6, r7, [r5]
 80071ae:	e76d      	b.n	800708c <__kernel_rem_pio2+0x50c>
 80071b0:	ed94 7b00 	vldr	d7, [r4]
 80071b4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80071b8:	ec51 0b17 	vmov	r0, r1, d7
 80071bc:	4652      	mov	r2, sl
 80071be:	465b      	mov	r3, fp
 80071c0:	ed8d 7b00 	vstr	d7, [sp]
 80071c4:	f7f9 f826 	bl	8000214 <__adddf3>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	4606      	mov	r6, r0
 80071ce:	460f      	mov	r7, r1
 80071d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071d4:	f7f9 f81c 	bl	8000210 <__aeabi_dsub>
 80071d8:	4652      	mov	r2, sl
 80071da:	465b      	mov	r3, fp
 80071dc:	f7f9 f81a 	bl	8000214 <__adddf3>
 80071e0:	3d01      	subs	r5, #1
 80071e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80071e6:	e9c4 6700 	strd	r6, r7, [r4]
 80071ea:	e755      	b.n	8007098 <__kernel_rem_pio2+0x518>
 80071ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80071f0:	f7f9 f810 	bl	8000214 <__adddf3>
 80071f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80071f8:	e758      	b.n	80070ac <__kernel_rem_pio2+0x52c>
 80071fa:	bf00      	nop
 80071fc:	f3af 8000 	nop.w
	...
 8007208:	41700000 	.word	0x41700000
 800720c:	3e700000 	.word	0x3e700000
 8007210:	9b04      	ldr	r3, [sp, #16]
 8007212:	9a04      	ldr	r2, [sp, #16]
 8007214:	601f      	str	r7, [r3, #0]
 8007216:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800721a:	605c      	str	r4, [r3, #4]
 800721c:	609d      	str	r5, [r3, #8]
 800721e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007222:	60d3      	str	r3, [r2, #12]
 8007224:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007228:	6110      	str	r0, [r2, #16]
 800722a:	6153      	str	r3, [r2, #20]
 800722c:	e719      	b.n	8007062 <__kernel_rem_pio2+0x4e2>
 800722e:	bf00      	nop

08007230 <scalbn>:
 8007230:	b570      	push	{r4, r5, r6, lr}
 8007232:	ec55 4b10 	vmov	r4, r5, d0
 8007236:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800723a:	4606      	mov	r6, r0
 800723c:	462b      	mov	r3, r5
 800723e:	b991      	cbnz	r1, 8007266 <scalbn+0x36>
 8007240:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007244:	4323      	orrs	r3, r4
 8007246:	d03d      	beq.n	80072c4 <scalbn+0x94>
 8007248:	4b35      	ldr	r3, [pc, #212]	@ (8007320 <scalbn+0xf0>)
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	2200      	movs	r2, #0
 8007250:	f7f9 f996 	bl	8000580 <__aeabi_dmul>
 8007254:	4b33      	ldr	r3, [pc, #204]	@ (8007324 <scalbn+0xf4>)
 8007256:	429e      	cmp	r6, r3
 8007258:	4604      	mov	r4, r0
 800725a:	460d      	mov	r5, r1
 800725c:	da0f      	bge.n	800727e <scalbn+0x4e>
 800725e:	a328      	add	r3, pc, #160	@ (adr r3, 8007300 <scalbn+0xd0>)
 8007260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007264:	e01e      	b.n	80072a4 <scalbn+0x74>
 8007266:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800726a:	4291      	cmp	r1, r2
 800726c:	d10b      	bne.n	8007286 <scalbn+0x56>
 800726e:	4622      	mov	r2, r4
 8007270:	4620      	mov	r0, r4
 8007272:	4629      	mov	r1, r5
 8007274:	f7f8 ffce 	bl	8000214 <__adddf3>
 8007278:	4604      	mov	r4, r0
 800727a:	460d      	mov	r5, r1
 800727c:	e022      	b.n	80072c4 <scalbn+0x94>
 800727e:	460b      	mov	r3, r1
 8007280:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007284:	3936      	subs	r1, #54	@ 0x36
 8007286:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800728a:	4296      	cmp	r6, r2
 800728c:	dd0d      	ble.n	80072aa <scalbn+0x7a>
 800728e:	2d00      	cmp	r5, #0
 8007290:	a11d      	add	r1, pc, #116	@ (adr r1, 8007308 <scalbn+0xd8>)
 8007292:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007296:	da02      	bge.n	800729e <scalbn+0x6e>
 8007298:	a11d      	add	r1, pc, #116	@ (adr r1, 8007310 <scalbn+0xe0>)
 800729a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800729e:	a31a      	add	r3, pc, #104	@ (adr r3, 8007308 <scalbn+0xd8>)
 80072a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a4:	f7f9 f96c 	bl	8000580 <__aeabi_dmul>
 80072a8:	e7e6      	b.n	8007278 <scalbn+0x48>
 80072aa:	1872      	adds	r2, r6, r1
 80072ac:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80072b0:	428a      	cmp	r2, r1
 80072b2:	dcec      	bgt.n	800728e <scalbn+0x5e>
 80072b4:	2a00      	cmp	r2, #0
 80072b6:	dd08      	ble.n	80072ca <scalbn+0x9a>
 80072b8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80072bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80072c0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80072c4:	ec45 4b10 	vmov	d0, r4, r5
 80072c8:	bd70      	pop	{r4, r5, r6, pc}
 80072ca:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80072ce:	da08      	bge.n	80072e2 <scalbn+0xb2>
 80072d0:	2d00      	cmp	r5, #0
 80072d2:	a10b      	add	r1, pc, #44	@ (adr r1, 8007300 <scalbn+0xd0>)
 80072d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072d8:	dac1      	bge.n	800725e <scalbn+0x2e>
 80072da:	a10f      	add	r1, pc, #60	@ (adr r1, 8007318 <scalbn+0xe8>)
 80072dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072e0:	e7bd      	b.n	800725e <scalbn+0x2e>
 80072e2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80072e6:	3236      	adds	r2, #54	@ 0x36
 80072e8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80072ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80072f0:	4620      	mov	r0, r4
 80072f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007328 <scalbn+0xf8>)
 80072f4:	4629      	mov	r1, r5
 80072f6:	2200      	movs	r2, #0
 80072f8:	e7d4      	b.n	80072a4 <scalbn+0x74>
 80072fa:	bf00      	nop
 80072fc:	f3af 8000 	nop.w
 8007300:	c2f8f359 	.word	0xc2f8f359
 8007304:	01a56e1f 	.word	0x01a56e1f
 8007308:	8800759c 	.word	0x8800759c
 800730c:	7e37e43c 	.word	0x7e37e43c
 8007310:	8800759c 	.word	0x8800759c
 8007314:	fe37e43c 	.word	0xfe37e43c
 8007318:	c2f8f359 	.word	0xc2f8f359
 800731c:	81a56e1f 	.word	0x81a56e1f
 8007320:	43500000 	.word	0x43500000
 8007324:	ffff3cb0 	.word	0xffff3cb0
 8007328:	3c900000 	.word	0x3c900000
 800732c:	00000000 	.word	0x00000000

08007330 <floor>:
 8007330:	ec51 0b10 	vmov	r0, r1, d0
 8007334:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800733c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8007340:	2e13      	cmp	r6, #19
 8007342:	460c      	mov	r4, r1
 8007344:	4605      	mov	r5, r0
 8007346:	4680      	mov	r8, r0
 8007348:	dc34      	bgt.n	80073b4 <floor+0x84>
 800734a:	2e00      	cmp	r6, #0
 800734c:	da17      	bge.n	800737e <floor+0x4e>
 800734e:	a332      	add	r3, pc, #200	@ (adr r3, 8007418 <floor+0xe8>)
 8007350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007354:	f7f8 ff5e 	bl	8000214 <__adddf3>
 8007358:	2200      	movs	r2, #0
 800735a:	2300      	movs	r3, #0
 800735c:	f7f9 fba0 	bl	8000aa0 <__aeabi_dcmpgt>
 8007360:	b150      	cbz	r0, 8007378 <floor+0x48>
 8007362:	2c00      	cmp	r4, #0
 8007364:	da55      	bge.n	8007412 <floor+0xe2>
 8007366:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800736a:	432c      	orrs	r4, r5
 800736c:	2500      	movs	r5, #0
 800736e:	42ac      	cmp	r4, r5
 8007370:	4c2b      	ldr	r4, [pc, #172]	@ (8007420 <floor+0xf0>)
 8007372:	bf08      	it	eq
 8007374:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8007378:	4621      	mov	r1, r4
 800737a:	4628      	mov	r0, r5
 800737c:	e023      	b.n	80073c6 <floor+0x96>
 800737e:	4f29      	ldr	r7, [pc, #164]	@ (8007424 <floor+0xf4>)
 8007380:	4137      	asrs	r7, r6
 8007382:	ea01 0307 	and.w	r3, r1, r7
 8007386:	4303      	orrs	r3, r0
 8007388:	d01d      	beq.n	80073c6 <floor+0x96>
 800738a:	a323      	add	r3, pc, #140	@ (adr r3, 8007418 <floor+0xe8>)
 800738c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007390:	f7f8 ff40 	bl	8000214 <__adddf3>
 8007394:	2200      	movs	r2, #0
 8007396:	2300      	movs	r3, #0
 8007398:	f7f9 fb82 	bl	8000aa0 <__aeabi_dcmpgt>
 800739c:	2800      	cmp	r0, #0
 800739e:	d0eb      	beq.n	8007378 <floor+0x48>
 80073a0:	2c00      	cmp	r4, #0
 80073a2:	bfbe      	ittt	lt
 80073a4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80073a8:	4133      	asrlt	r3, r6
 80073aa:	18e4      	addlt	r4, r4, r3
 80073ac:	ea24 0407 	bic.w	r4, r4, r7
 80073b0:	2500      	movs	r5, #0
 80073b2:	e7e1      	b.n	8007378 <floor+0x48>
 80073b4:	2e33      	cmp	r6, #51	@ 0x33
 80073b6:	dd0a      	ble.n	80073ce <floor+0x9e>
 80073b8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80073bc:	d103      	bne.n	80073c6 <floor+0x96>
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	f7f8 ff27 	bl	8000214 <__adddf3>
 80073c6:	ec41 0b10 	vmov	d0, r0, r1
 80073ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073ce:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80073d2:	f04f 37ff 	mov.w	r7, #4294967295
 80073d6:	40df      	lsrs	r7, r3
 80073d8:	4207      	tst	r7, r0
 80073da:	d0f4      	beq.n	80073c6 <floor+0x96>
 80073dc:	a30e      	add	r3, pc, #56	@ (adr r3, 8007418 <floor+0xe8>)
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	f7f8 ff17 	bl	8000214 <__adddf3>
 80073e6:	2200      	movs	r2, #0
 80073e8:	2300      	movs	r3, #0
 80073ea:	f7f9 fb59 	bl	8000aa0 <__aeabi_dcmpgt>
 80073ee:	2800      	cmp	r0, #0
 80073f0:	d0c2      	beq.n	8007378 <floor+0x48>
 80073f2:	2c00      	cmp	r4, #0
 80073f4:	da0a      	bge.n	800740c <floor+0xdc>
 80073f6:	2e14      	cmp	r6, #20
 80073f8:	d101      	bne.n	80073fe <floor+0xce>
 80073fa:	3401      	adds	r4, #1
 80073fc:	e006      	b.n	800740c <floor+0xdc>
 80073fe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8007402:	2301      	movs	r3, #1
 8007404:	40b3      	lsls	r3, r6
 8007406:	441d      	add	r5, r3
 8007408:	4545      	cmp	r5, r8
 800740a:	d3f6      	bcc.n	80073fa <floor+0xca>
 800740c:	ea25 0507 	bic.w	r5, r5, r7
 8007410:	e7b2      	b.n	8007378 <floor+0x48>
 8007412:	2500      	movs	r5, #0
 8007414:	462c      	mov	r4, r5
 8007416:	e7af      	b.n	8007378 <floor+0x48>
 8007418:	8800759c 	.word	0x8800759c
 800741c:	7e37e43c 	.word	0x7e37e43c
 8007420:	bff00000 	.word	0xbff00000
 8007424:	000fffff 	.word	0x000fffff

08007428 <_init>:
 8007428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800742a:	bf00      	nop
 800742c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800742e:	bc08      	pop	{r3}
 8007430:	469e      	mov	lr, r3
 8007432:	4770      	bx	lr

08007434 <_fini>:
 8007434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007436:	bf00      	nop
 8007438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800743a:	bc08      	pop	{r3}
 800743c:	469e      	mov	lr, r3
 800743e:	4770      	bx	lr
