Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: uart_tx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_tx.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_tx"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart_tx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\EDA\eth\eth\tx.v" into library work
Parsing module <tx>.
Analyzing Verilog file "D:\EDA\eth\eth\uart_tx.v" into library work
Parsing module <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 106: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 112: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 125: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 126: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 131: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 157: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 163: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 176: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\EDA\eth\eth\uart_tx.v" Line 182: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <tx>.
WARNING:HDLCompiler:189 - "D:\EDA\eth\eth\uart_tx.v" Line 209: Size mismatch in connection of port <bps>. Formal port size is 17-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_tx>.
    Related source file is "D:\EDA\eth\eth\uart_tx.v".
INFO:Xst:3210 - "D:\EDA\eth\eth\uart_tx.v" line 200: Output port <send> of the instance <tx_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\EDA\eth\eth\uart_tx.v" line 200: Output port <idle> of the instance <tx_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\EDA\eth\eth\uart_tx.v" line 200: Output port <tx_finish> of the instance <tx_u1> is unconnected or connected to loadless signal.
    Found 17-bit register for signal <cnt>.
    Found 3-bit register for signal <cnt1>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <rd_en>.
    Found 32-bit register for signal <data_reg>.
    Found 1-bit register for signal <pulse>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cnt1[2]_GND_1_o_add_4_OUT> created at line 86.
    Found 17-bit adder for signal <cnt[16]_GND_1_o_add_37_OUT> created at line 182.
    Found 17-bit comparator greater for signal <n0020> created at line 173
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <tx>.
    Related source file is "D:\EDA\eth\eth\tx.v".
    Found 1-bit register for signal <out>.
    Found 4-bit register for signal <state>.
    Found 14-bit register for signal <cnt>.
    Found 8-bit register for signal <data_in_reg>.
    Found 1-bit register for signal <start_t>.
    Found 1-bit register for signal <tx_finish>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <start_r>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <cnt[13]_GND_2_o_add_46_OUT> created at line 267.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 8
 14-bit register                                       : 1
 17-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 15
 14-bit 2-to-1 multiplexer                             : 8
 17-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 90
 Flip-Flops                                            : 90
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 15
 14-bit 2-to-1 multiplexer                             : 8
 17-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1010  | 1010
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1100  | 1100
 1000  | 1000
 1001  | 1001
 0001  | 0001
 1101  | 1101
 0111  | 0111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tx_u1/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1011  | 1011
 1100  | 1100
-------------------

Optimizing unit <uart_tx> ...

Optimizing unit <tx> ...
WARNING:Xst:2677 - Node <tx_u1/send> of sequential type is unconnected in block <uart_tx>.
WARNING:Xst:2677 - Node <tx_u1/tx_finish> of sequential type is unconnected in block <uart_tx>.
WARNING:Xst:2677 - Node <tx_u1/idle> of sequential type is unconnected in block <uart_tx>.
WARNING:Xst:1710 - FF/Latch <cnt1_2> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_12> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_13> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_14> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_15> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_16> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_tx, actual ratio is 1.
FlipFlop tx_u1/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_tx.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 5
#      LUT3                        : 21
#      LUT4                        : 8
#      LUT5                        : 20
#      LUT6                        : 49
#      MUXCY                       : 24
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 90
#      FD                          : 2
#      FDC                         : 11
#      FDCE                        : 44
#      FDE                         : 32
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 35
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  18224     0%  
 Number of Slice LUTs:                  130  out of   9112     1%  
    Number used as Logic:               130  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    169
   Number with an unused Flip Flop:      79  out of    169    46%  
   Number with an unused LUT:            39  out of    169    23%  
   Number of fully used LUT-FF pairs:    51  out of    169    30%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    232    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.813ns (Maximum Frequency: 207.771MHz)
   Minimum input arrival time before clock: 4.784ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.813ns (frequency: 207.771MHz)
  Total number of paths / destination ports: 1683 / 134
-------------------------------------------------------------------------
Delay:               4.813ns (Levels of Logic = 2)
  Source:            cnt_7 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_7 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.196  cnt_7 (cnt_7)
     LUT5:I0->O           18   0.254   1.343  GND_1_o_GND_1_o_equal_35_o<16>2 (GND_1_o_GND_1_o_equal_35_o<16>1)
     LUT4:I2->O            8   0.250   0.943  _n0192_inv1_cepot (_n0192_inv1_cepot)
     FDCE:CE                   0.302          data_out_0
    ----------------------------------------
    Total                      4.813ns (1.331ns logic, 3.482ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 164 / 126
-------------------------------------------------------------------------
Offset:              4.784ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       cnt1_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to cnt1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  rst_IBUF (rst_IBUF)
     INV:I->O             56   0.255   1.867  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.459          cnt1_0
    ----------------------------------------
    Total                      4.784ns (2.042ns logic, 2.742ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            rd_en (FF)
  Destination:       rd_en (PAD)
  Source Clock:      clk rising

  Data Path: rd_en to rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  rd_en (rd_en_OBUF)
     OBUF:I->O                 2.912          rd_en_OBUF (rd_en)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.813|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.37 secs
 
--> 

Total memory usage is 4523096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

