
disco-rec_FSBL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34180400  34180400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010e0c  3418074c  3418074c  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  34191558  34191558  00011558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  341915f8  341915f8  00012640  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  341915f8  341915f8  000115f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  34191600  34191600  00012640  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  34191600  34191600  00011600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  34191604  34191604  00011604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  341c0000  34191608  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 00000004  341c000c  34191614  0001200c  2**0
                  ALLOC
 10 .gnu.sgstubs  00000020  34191620  34191620  00012620  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          0000093c  341c0010  341c0010  00013010  2**2
                  ALLOC
 12 ._user_heap_stack 00000a04  341c094c  341c094c  00013010  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  00012640  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002f21c  00000000  00000000  0001267a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003e96  00000000  00000000  00041896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002aa8  00000000  00000000  00045730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000211a  00000000  00000000  000481d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0005ab9b  00000000  00000000  0004a2f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002ad0b  00000000  00000000  000a4e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0023d1af  00000000  00000000  000cfb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0030cd47  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000bae8  00000000  00000000  0030cd8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  00318874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

3418074c <__do_global_dtors_aux>:
3418074c:	b510      	push	{r4, lr}
3418074e:	4c05      	ldr	r4, [pc, #20]	@ (34180764 <__do_global_dtors_aux+0x18>)
34180750:	7823      	ldrb	r3, [r4, #0]
34180752:	b933      	cbnz	r3, 34180762 <__do_global_dtors_aux+0x16>
34180754:	4b04      	ldr	r3, [pc, #16]	@ (34180768 <__do_global_dtors_aux+0x1c>)
34180756:	b113      	cbz	r3, 3418075e <__do_global_dtors_aux+0x12>
34180758:	4804      	ldr	r0, [pc, #16]	@ (3418076c <__do_global_dtors_aux+0x20>)
3418075a:	f3af 8000 	nop.w
3418075e:	2301      	movs	r3, #1
34180760:	7023      	strb	r3, [r4, #0]
34180762:	bd10      	pop	{r4, pc}
34180764:	341c0010 	.word	0x341c0010
34180768:	00000000 	.word	0x00000000
3418076c:	34191540 	.word	0x34191540

34180770 <frame_dummy>:
34180770:	b508      	push	{r3, lr}
34180772:	4b03      	ldr	r3, [pc, #12]	@ (34180780 <frame_dummy+0x10>)
34180774:	b11b      	cbz	r3, 3418077e <frame_dummy+0xe>
34180776:	4903      	ldr	r1, [pc, #12]	@ (34180784 <frame_dummy+0x14>)
34180778:	4803      	ldr	r0, [pc, #12]	@ (34180788 <frame_dummy+0x18>)
3418077a:	f3af 8000 	nop.w
3418077e:	bd08      	pop	{r3, pc}
34180780:	00000000 	.word	0x00000000
34180784:	341c0014 	.word	0x341c0014
34180788:	34191540 	.word	0x34191540

3418078c <__aeabi_uldivmod>:
3418078c:	b953      	cbnz	r3, 341807a4 <__aeabi_uldivmod+0x18>
3418078e:	b94a      	cbnz	r2, 341807a4 <__aeabi_uldivmod+0x18>
34180790:	2900      	cmp	r1, #0
34180792:	bf08      	it	eq
34180794:	2800      	cmpeq	r0, #0
34180796:	bf1c      	itt	ne
34180798:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
3418079c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
341807a0:	f000 b9b0 	b.w	34180b04 <__aeabi_idiv0>
341807a4:	f1ad 0c08 	sub.w	ip, sp, #8
341807a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
341807ac:	f000 f806 	bl	341807bc <__udivmoddi4>
341807b0:	f8dd e004 	ldr.w	lr, [sp, #4]
341807b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
341807b8:	b004      	add	sp, #16
341807ba:	4770      	bx	lr

341807bc <__udivmoddi4>:
341807bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
341807c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
341807c2:	4688      	mov	r8, r1
341807c4:	4604      	mov	r4, r0
341807c6:	468e      	mov	lr, r1
341807c8:	2b00      	cmp	r3, #0
341807ca:	d14a      	bne.n	34180862 <__udivmoddi4+0xa6>
341807cc:	428a      	cmp	r2, r1
341807ce:	4617      	mov	r7, r2
341807d0:	d95f      	bls.n	34180892 <__udivmoddi4+0xd6>
341807d2:	fab2 f682 	clz	r6, r2
341807d6:	b14e      	cbz	r6, 341807ec <__udivmoddi4+0x30>
341807d8:	f1c6 0320 	rsb	r3, r6, #32
341807dc:	fa01 fe06 	lsl.w	lr, r1, r6
341807e0:	40b7      	lsls	r7, r6
341807e2:	40b4      	lsls	r4, r6
341807e4:	fa20 f303 	lsr.w	r3, r0, r3
341807e8:	ea43 0e0e 	orr.w	lr, r3, lr
341807ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
341807f0:	fa1f fc87 	uxth.w	ip, r7
341807f4:	0c23      	lsrs	r3, r4, #16
341807f6:	fbbe f1f8 	udiv	r1, lr, r8
341807fa:	fb08 ee11 	mls	lr, r8, r1, lr
341807fe:	fb01 f20c 	mul.w	r2, r1, ip
34180802:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
34180806:	429a      	cmp	r2, r3
34180808:	d907      	bls.n	3418081a <__udivmoddi4+0x5e>
3418080a:	18fb      	adds	r3, r7, r3
3418080c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
34180810:	d202      	bcs.n	34180818 <__udivmoddi4+0x5c>
34180812:	429a      	cmp	r2, r3
34180814:	f200 8154 	bhi.w	34180ac0 <__udivmoddi4+0x304>
34180818:	4601      	mov	r1, r0
3418081a:	1a9b      	subs	r3, r3, r2
3418081c:	b2a2      	uxth	r2, r4
3418081e:	fbb3 f0f8 	udiv	r0, r3, r8
34180822:	fb08 3310 	mls	r3, r8, r0, r3
34180826:	fb00 fc0c 	mul.w	ip, r0, ip
3418082a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
3418082e:	4594      	cmp	ip, r2
34180830:	d90b      	bls.n	3418084a <__udivmoddi4+0x8e>
34180832:	18ba      	adds	r2, r7, r2
34180834:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
34180838:	bf2c      	ite	cs
3418083a:	2401      	movcs	r4, #1
3418083c:	2400      	movcc	r4, #0
3418083e:	4594      	cmp	ip, r2
34180840:	d902      	bls.n	34180848 <__udivmoddi4+0x8c>
34180842:	2c00      	cmp	r4, #0
34180844:	f000 813f 	beq.w	34180ac6 <__udivmoddi4+0x30a>
34180848:	4618      	mov	r0, r3
3418084a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
3418084e:	eba2 020c 	sub.w	r2, r2, ip
34180852:	2100      	movs	r1, #0
34180854:	b11d      	cbz	r5, 3418085e <__udivmoddi4+0xa2>
34180856:	40f2      	lsrs	r2, r6
34180858:	2300      	movs	r3, #0
3418085a:	e9c5 2300 	strd	r2, r3, [r5]
3418085e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
34180862:	428b      	cmp	r3, r1
34180864:	d905      	bls.n	34180872 <__udivmoddi4+0xb6>
34180866:	b10d      	cbz	r5, 3418086c <__udivmoddi4+0xb0>
34180868:	e9c5 0100 	strd	r0, r1, [r5]
3418086c:	2100      	movs	r1, #0
3418086e:	4608      	mov	r0, r1
34180870:	e7f5      	b.n	3418085e <__udivmoddi4+0xa2>
34180872:	fab3 f183 	clz	r1, r3
34180876:	2900      	cmp	r1, #0
34180878:	d14e      	bne.n	34180918 <__udivmoddi4+0x15c>
3418087a:	4543      	cmp	r3, r8
3418087c:	f0c0 8112 	bcc.w	34180aa4 <__udivmoddi4+0x2e8>
34180880:	4282      	cmp	r2, r0
34180882:	f240 810f 	bls.w	34180aa4 <__udivmoddi4+0x2e8>
34180886:	4608      	mov	r0, r1
34180888:	2d00      	cmp	r5, #0
3418088a:	d0e8      	beq.n	3418085e <__udivmoddi4+0xa2>
3418088c:	e9c5 4e00 	strd	r4, lr, [r5]
34180890:	e7e5      	b.n	3418085e <__udivmoddi4+0xa2>
34180892:	2a00      	cmp	r2, #0
34180894:	f000 80ac 	beq.w	341809f0 <__udivmoddi4+0x234>
34180898:	fab2 f682 	clz	r6, r2
3418089c:	2e00      	cmp	r6, #0
3418089e:	f040 80bb 	bne.w	34180a18 <__udivmoddi4+0x25c>
341808a2:	1a8b      	subs	r3, r1, r2
341808a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
341808a8:	b2bc      	uxth	r4, r7
341808aa:	2101      	movs	r1, #1
341808ac:	0c02      	lsrs	r2, r0, #16
341808ae:	b280      	uxth	r0, r0
341808b0:	fbb3 fcfe 	udiv	ip, r3, lr
341808b4:	fb0e 331c 	mls	r3, lr, ip, r3
341808b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
341808bc:	fb04 f20c 	mul.w	r2, r4, ip
341808c0:	429a      	cmp	r2, r3
341808c2:	d90e      	bls.n	341808e2 <__udivmoddi4+0x126>
341808c4:	18fb      	adds	r3, r7, r3
341808c6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
341808ca:	bf2c      	ite	cs
341808cc:	f04f 0901 	movcs.w	r9, #1
341808d0:	f04f 0900 	movcc.w	r9, #0
341808d4:	429a      	cmp	r2, r3
341808d6:	d903      	bls.n	341808e0 <__udivmoddi4+0x124>
341808d8:	f1b9 0f00 	cmp.w	r9, #0
341808dc:	f000 80ec 	beq.w	34180ab8 <__udivmoddi4+0x2fc>
341808e0:	46c4      	mov	ip, r8
341808e2:	1a9b      	subs	r3, r3, r2
341808e4:	fbb3 f8fe 	udiv	r8, r3, lr
341808e8:	fb0e 3318 	mls	r3, lr, r8, r3
341808ec:	fb04 f408 	mul.w	r4, r4, r8
341808f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
341808f4:	4294      	cmp	r4, r2
341808f6:	d90b      	bls.n	34180910 <__udivmoddi4+0x154>
341808f8:	18ba      	adds	r2, r7, r2
341808fa:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
341808fe:	bf2c      	ite	cs
34180900:	2001      	movcs	r0, #1
34180902:	2000      	movcc	r0, #0
34180904:	4294      	cmp	r4, r2
34180906:	d902      	bls.n	3418090e <__udivmoddi4+0x152>
34180908:	2800      	cmp	r0, #0
3418090a:	f000 80d1 	beq.w	34180ab0 <__udivmoddi4+0x2f4>
3418090e:	4698      	mov	r8, r3
34180910:	1b12      	subs	r2, r2, r4
34180912:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
34180916:	e79d      	b.n	34180854 <__udivmoddi4+0x98>
34180918:	f1c1 0620 	rsb	r6, r1, #32
3418091c:	408b      	lsls	r3, r1
3418091e:	fa08 f401 	lsl.w	r4, r8, r1
34180922:	fa00 f901 	lsl.w	r9, r0, r1
34180926:	fa22 f706 	lsr.w	r7, r2, r6
3418092a:	fa28 f806 	lsr.w	r8, r8, r6
3418092e:	408a      	lsls	r2, r1
34180930:	431f      	orrs	r7, r3
34180932:	fa20 f306 	lsr.w	r3, r0, r6
34180936:	0c38      	lsrs	r0, r7, #16
34180938:	4323      	orrs	r3, r4
3418093a:	fa1f fc87 	uxth.w	ip, r7
3418093e:	0c1c      	lsrs	r4, r3, #16
34180940:	fbb8 fef0 	udiv	lr, r8, r0
34180944:	fb00 881e 	mls	r8, r0, lr, r8
34180948:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
3418094c:	fb0e f80c 	mul.w	r8, lr, ip
34180950:	45a0      	cmp	r8, r4
34180952:	d90e      	bls.n	34180972 <__udivmoddi4+0x1b6>
34180954:	193c      	adds	r4, r7, r4
34180956:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
3418095a:	bf2c      	ite	cs
3418095c:	f04f 0b01 	movcs.w	fp, #1
34180960:	f04f 0b00 	movcc.w	fp, #0
34180964:	45a0      	cmp	r8, r4
34180966:	d903      	bls.n	34180970 <__udivmoddi4+0x1b4>
34180968:	f1bb 0f00 	cmp.w	fp, #0
3418096c:	f000 80b8 	beq.w	34180ae0 <__udivmoddi4+0x324>
34180970:	46d6      	mov	lr, sl
34180972:	eba4 0408 	sub.w	r4, r4, r8
34180976:	fa1f f883 	uxth.w	r8, r3
3418097a:	fbb4 f3f0 	udiv	r3, r4, r0
3418097e:	fb00 4413 	mls	r4, r0, r3, r4
34180982:	fb03 fc0c 	mul.w	ip, r3, ip
34180986:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
3418098a:	45a4      	cmp	ip, r4
3418098c:	d90e      	bls.n	341809ac <__udivmoddi4+0x1f0>
3418098e:	193c      	adds	r4, r7, r4
34180990:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
34180994:	bf2c      	ite	cs
34180996:	f04f 0801 	movcs.w	r8, #1
3418099a:	f04f 0800 	movcc.w	r8, #0
3418099e:	45a4      	cmp	ip, r4
341809a0:	d903      	bls.n	341809aa <__udivmoddi4+0x1ee>
341809a2:	f1b8 0f00 	cmp.w	r8, #0
341809a6:	f000 809f 	beq.w	34180ae8 <__udivmoddi4+0x32c>
341809aa:	4603      	mov	r3, r0
341809ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
341809b0:	eba4 040c 	sub.w	r4, r4, ip
341809b4:	fba0 ec02 	umull	lr, ip, r0, r2
341809b8:	4564      	cmp	r4, ip
341809ba:	4673      	mov	r3, lr
341809bc:	46e0      	mov	r8, ip
341809be:	d302      	bcc.n	341809c6 <__udivmoddi4+0x20a>
341809c0:	d107      	bne.n	341809d2 <__udivmoddi4+0x216>
341809c2:	45f1      	cmp	r9, lr
341809c4:	d205      	bcs.n	341809d2 <__udivmoddi4+0x216>
341809c6:	ebbe 0302 	subs.w	r3, lr, r2
341809ca:	eb6c 0c07 	sbc.w	ip, ip, r7
341809ce:	3801      	subs	r0, #1
341809d0:	46e0      	mov	r8, ip
341809d2:	b15d      	cbz	r5, 341809ec <__udivmoddi4+0x230>
341809d4:	ebb9 0203 	subs.w	r2, r9, r3
341809d8:	eb64 0408 	sbc.w	r4, r4, r8
341809dc:	fa04 f606 	lsl.w	r6, r4, r6
341809e0:	fa22 f301 	lsr.w	r3, r2, r1
341809e4:	40cc      	lsrs	r4, r1
341809e6:	431e      	orrs	r6, r3
341809e8:	e9c5 6400 	strd	r6, r4, [r5]
341809ec:	2100      	movs	r1, #0
341809ee:	e736      	b.n	3418085e <__udivmoddi4+0xa2>
341809f0:	fbb1 fcf2 	udiv	ip, r1, r2
341809f4:	0c01      	lsrs	r1, r0, #16
341809f6:	4614      	mov	r4, r2
341809f8:	b280      	uxth	r0, r0
341809fa:	4696      	mov	lr, r2
341809fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34180a00:	2620      	movs	r6, #32
34180a02:	4690      	mov	r8, r2
34180a04:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
34180a08:	4610      	mov	r0, r2
34180a0a:	fbb1 f1f2 	udiv	r1, r1, r2
34180a0e:	eba3 0308 	sub.w	r3, r3, r8
34180a12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
34180a16:	e74b      	b.n	341808b0 <__udivmoddi4+0xf4>
34180a18:	40b7      	lsls	r7, r6
34180a1a:	f1c6 0320 	rsb	r3, r6, #32
34180a1e:	fa01 f206 	lsl.w	r2, r1, r6
34180a22:	fa21 f803 	lsr.w	r8, r1, r3
34180a26:	ea4f 4e17 	mov.w	lr, r7, lsr #16
34180a2a:	fa20 f303 	lsr.w	r3, r0, r3
34180a2e:	b2bc      	uxth	r4, r7
34180a30:	40b0      	lsls	r0, r6
34180a32:	4313      	orrs	r3, r2
34180a34:	0c02      	lsrs	r2, r0, #16
34180a36:	0c19      	lsrs	r1, r3, #16
34180a38:	b280      	uxth	r0, r0
34180a3a:	fbb8 f9fe 	udiv	r9, r8, lr
34180a3e:	fb0e 8819 	mls	r8, lr, r9, r8
34180a42:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34180a46:	fb09 f804 	mul.w	r8, r9, r4
34180a4a:	4588      	cmp	r8, r1
34180a4c:	d951      	bls.n	34180af2 <__udivmoddi4+0x336>
34180a4e:	1879      	adds	r1, r7, r1
34180a50:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
34180a54:	bf2c      	ite	cs
34180a56:	f04f 0a01 	movcs.w	sl, #1
34180a5a:	f04f 0a00 	movcc.w	sl, #0
34180a5e:	4588      	cmp	r8, r1
34180a60:	d902      	bls.n	34180a68 <__udivmoddi4+0x2ac>
34180a62:	f1ba 0f00 	cmp.w	sl, #0
34180a66:	d031      	beq.n	34180acc <__udivmoddi4+0x310>
34180a68:	eba1 0108 	sub.w	r1, r1, r8
34180a6c:	fbb1 f9fe 	udiv	r9, r1, lr
34180a70:	fb09 f804 	mul.w	r8, r9, r4
34180a74:	fb0e 1119 	mls	r1, lr, r9, r1
34180a78:	b29b      	uxth	r3, r3
34180a7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34180a7e:	4543      	cmp	r3, r8
34180a80:	d235      	bcs.n	34180aee <__udivmoddi4+0x332>
34180a82:	18fb      	adds	r3, r7, r3
34180a84:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
34180a88:	bf2c      	ite	cs
34180a8a:	f04f 0a01 	movcs.w	sl, #1
34180a8e:	f04f 0a00 	movcc.w	sl, #0
34180a92:	4543      	cmp	r3, r8
34180a94:	d2bb      	bcs.n	34180a0e <__udivmoddi4+0x252>
34180a96:	f1ba 0f00 	cmp.w	sl, #0
34180a9a:	d1b8      	bne.n	34180a0e <__udivmoddi4+0x252>
34180a9c:	f1a9 0102 	sub.w	r1, r9, #2
34180aa0:	443b      	add	r3, r7
34180aa2:	e7b4      	b.n	34180a0e <__udivmoddi4+0x252>
34180aa4:	1a84      	subs	r4, r0, r2
34180aa6:	eb68 0203 	sbc.w	r2, r8, r3
34180aaa:	2001      	movs	r0, #1
34180aac:	4696      	mov	lr, r2
34180aae:	e6eb      	b.n	34180888 <__udivmoddi4+0xcc>
34180ab0:	443a      	add	r2, r7
34180ab2:	f1a8 0802 	sub.w	r8, r8, #2
34180ab6:	e72b      	b.n	34180910 <__udivmoddi4+0x154>
34180ab8:	f1ac 0c02 	sub.w	ip, ip, #2
34180abc:	443b      	add	r3, r7
34180abe:	e710      	b.n	341808e2 <__udivmoddi4+0x126>
34180ac0:	3902      	subs	r1, #2
34180ac2:	443b      	add	r3, r7
34180ac4:	e6a9      	b.n	3418081a <__udivmoddi4+0x5e>
34180ac6:	443a      	add	r2, r7
34180ac8:	3802      	subs	r0, #2
34180aca:	e6be      	b.n	3418084a <__udivmoddi4+0x8e>
34180acc:	eba7 0808 	sub.w	r8, r7, r8
34180ad0:	f1a9 0c02 	sub.w	ip, r9, #2
34180ad4:	4441      	add	r1, r8
34180ad6:	fbb1 f9fe 	udiv	r9, r1, lr
34180ada:	fb09 f804 	mul.w	r8, r9, r4
34180ade:	e7c9      	b.n	34180a74 <__udivmoddi4+0x2b8>
34180ae0:	f1ae 0e02 	sub.w	lr, lr, #2
34180ae4:	443c      	add	r4, r7
34180ae6:	e744      	b.n	34180972 <__udivmoddi4+0x1b6>
34180ae8:	3b02      	subs	r3, #2
34180aea:	443c      	add	r4, r7
34180aec:	e75e      	b.n	341809ac <__udivmoddi4+0x1f0>
34180aee:	4649      	mov	r1, r9
34180af0:	e78d      	b.n	34180a0e <__udivmoddi4+0x252>
34180af2:	eba1 0108 	sub.w	r1, r1, r8
34180af6:	46cc      	mov	ip, r9
34180af8:	fbb1 f9fe 	udiv	r9, r1, lr
34180afc:	fb09 f804 	mul.w	r8, r9, r4
34180b00:	e7b8      	b.n	34180a74 <__udivmoddi4+0x2b8>
34180b02:	bf00      	nop

34180b04 <__aeabi_idiv0>:
34180b04:	4770      	bx	lr
34180b06:	bf00      	nop

34180b08 <LL_AHB4_GRP1_EnableClock>:
  *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
  *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
34180b08:	b480      	push	{r7}
34180b0a:	b085      	sub	sp, #20
34180b0c:	af00      	add	r7, sp, #0
34180b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180b10:	4a07      	ldr	r2, [pc, #28]	@ (34180b30 <LL_AHB4_GRP1_EnableClock+0x28>)
34180b12:	687b      	ldr	r3, [r7, #4]
34180b14:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
34180b18:	4b05      	ldr	r3, [pc, #20]	@ (34180b30 <LL_AHB4_GRP1_EnableClock+0x28>)
34180b1a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180b1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180b20:	68fb      	ldr	r3, [r7, #12]
}
34180b22:	bf00      	nop
34180b24:	3714      	adds	r7, #20
34180b26:	46bd      	mov	sp, r7
34180b28:	f85d 7b04 	ldr.w	r7, [sp], #4
34180b2c:	4770      	bx	lr
34180b2e:	bf00      	nop
34180b30:	56028000 	.word	0x56028000

34180b34 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_MDIOS
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
34180b34:	b480      	push	{r7}
34180b36:	b085      	sub	sp, #20
34180b38:	af00      	add	r7, sp, #0
34180b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB1ENSR2, Periphs);
34180b3c:	4a07      	ldr	r2, [pc, #28]	@ (34180b5c <LL_APB1_GRP2_EnableClock+0x28>)
34180b3e:	687b      	ldr	r3, [r7, #4]
34180b40:	f8c2 3a68 	str.w	r3, [r2, #2664]	@ 0xa68
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB1ENR2);
34180b44:	4b05      	ldr	r3, [pc, #20]	@ (34180b5c <LL_APB1_GRP2_EnableClock+0x28>)
34180b46:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
34180b4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180b4c:	68fb      	ldr	r3, [r7, #12]
}
34180b4e:	bf00      	nop
34180b50:	3714      	adds	r7, #20
34180b52:	46bd      	mov	sp, r7
34180b54:	f85d 7b04 	ldr.w	r7, [sp], #4
34180b58:	4770      	bx	lr
34180b5a:	bf00      	nop
34180b5c:	56028000 	.word	0x56028000

34180b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
34180b60:	b580      	push	{r7, lr}
34180b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
34180b64:	f001 fd6f 	bl	34182646 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
34180b68:	f000 f81c 	bl	34180ba4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
34180b6c:	f000 fc1a 	bl	341813a4 <MX_GPIO_Init>
  MX_ADC1_Init();
34180b70:	f000 f8c6 	bl	34180d00 <MX_ADC1_Init>
  MX_I2C1_Init();
34180b74:	f000 f936 	bl	34180de4 <MX_I2C1_Init>
  MX_I2C2_Init();
34180b78:	f000 f974 	bl	34180e64 <MX_I2C2_Init>
  MX_MDF1_Init();
34180b7c:	f000 f9b2 	bl	34180ee4 <MX_MDF1_Init>
  MX_SAI1_Init();
34180b80:	f000 fa08 	bl	34180f94 <MX_SAI1_Init>
  MX_SDMMC2_SD_Init();
34180b84:	f000 faac 	bl	341810e0 <MX_SDMMC2_SD_Init>
  MX_UCPD1_Init();
34180b88:	f000 face 	bl	34181128 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
34180b8c:	f000 fad4 	bl	34181138 <MX_USART1_UART_Init>
  MX_USB1_OTG_HS_HCD_Init();
34180b90:	f000 fb1e 	bl	341811d0 <MX_USB1_OTG_HS_HCD_Init>
  MX_USB2_OTG_HS_HCD_Init();
34180b94:	f000 fb24 	bl	341811e0 <MX_USB2_OTG_HS_HCD_Init>
  MX_XSPI1_Init();
34180b98:	f000 fb50 	bl	3418123c <MX_XSPI1_Init>
  MX_XSPI2_Init();
34180b9c:	f000 fba8 	bl	341812f0 <MX_XSPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
34180ba0:	bf00      	nop
34180ba2:	e7fd      	b.n	34180ba0 <main+0x40>

34180ba4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
34180ba4:	b580      	push	{r7, lr}
34180ba6:	b0b6      	sub	sp, #216	@ 0xd8
34180ba8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
34180baa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180bae:	2298      	movs	r2, #152	@ 0x98
34180bb0:	2100      	movs	r1, #0
34180bb2:	4618      	mov	r0, r3
34180bb4:	f010 fc98 	bl	341914e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34180bb8:	463b      	mov	r3, r7
34180bba:	2240      	movs	r2, #64	@ 0x40
34180bbc:	2100      	movs	r1, #0
34180bbe:	4618      	mov	r0, r3
34180bc0:	f010 fc92 	bl	341914e8 <memset>

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_EXTERNAL_SOURCE_SUPPLY) != HAL_OK)
34180bc4:	2000      	movs	r0, #0
34180bc6:	f003 fb6b 	bl	341842a0 <HAL_PWREx_ConfigSupply>
34180bca:	4603      	mov	r3, r0
34180bcc:	2b00      	cmp	r3, #0
34180bce:	d001      	beq.n	34180bd4 <SystemClock_Config+0x30>
  {
    Error_Handler();
34180bd0:	f000 fc98 	bl	34181504 <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
34180bd4:	2000      	movs	r0, #0
34180bd6:	f003 fb8b 	bl	341842f0 <HAL_PWREx_ControlVoltageScaling>
34180bda:	4603      	mov	r3, r0
34180bdc:	2b00      	cmp	r3, #0
34180bde:	d001      	beq.n	34180be4 <SystemClock_Config+0x40>
  {
    Error_Handler();
34180be0:	f000 fc90 	bl	34181504 <Error_Handler>
  }

  /* Enable HSI */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
34180be4:	2302      	movs	r3, #2
34180be6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34180be8:	2308      	movs	r3, #8
34180bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
34180bec:	2300      	movs	r3, #0
34180bee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
34180bf0:	2300      	movs	r3, #0
34180bf2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
34180bf4:	2300      	movs	r3, #0
34180bf6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
34180bf8:	2300      	movs	r3, #0
34180bfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180bfe:	2300      	movs	r3, #0
34180c00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180c04:	2300      	movs	r3, #0
34180c06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180c0a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180c0e:	4618      	mov	r0, r3
34180c10:	f003 fe62 	bl	341848d8 <HAL_RCC_OscConfig>
34180c14:	4603      	mov	r3, r0
34180c16:	2b00      	cmp	r3, #0
34180c18:	d001      	beq.n	34180c1e <SystemClock_Config+0x7a>
  {
    Error_Handler();
34180c1a:	f000 fc73 	bl	34181504 <Error_Handler>
  }

  /** Get current CPU/System buses clocks configuration and if necessary switch
 to intermediate HSI clock to ensure target clock can be set
  */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
34180c1e:	463b      	mov	r3, r7
34180c20:	4618      	mov	r0, r3
34180c22:	f004 fccd 	bl	341855c0 <HAL_RCC_GetClockConfig>
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180c26:	687b      	ldr	r3, [r7, #4]
34180c28:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34180c2c:	d003      	beq.n	34180c36 <SystemClock_Config+0x92>
     (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
34180c2e:	68bb      	ldr	r3, [r7, #8]
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180c30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34180c34:	d10e      	bne.n	34180c54 <SystemClock_Config+0xb0>
  {
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
34180c36:	2303      	movs	r3, #3
34180c38:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
34180c3a:	2300      	movs	r3, #0
34180c3c:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
34180c3e:	2300      	movs	r3, #0
34180c40:	60bb      	str	r3, [r7, #8]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180c42:	463b      	mov	r3, r7
34180c44:	4618      	mov	r0, r3
34180c46:	f004 fa27 	bl	34185098 <HAL_RCC_ClockConfig>
34180c4a:	4603      	mov	r3, r0
34180c4c:	2b00      	cmp	r3, #0
34180c4e:	d001      	beq.n	34180c54 <SystemClock_Config+0xb0>
    {
      /* Initialization Error */
      Error_Handler();
34180c50:	f000 fc58 	bl	34181504 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
34180c54:	2301      	movs	r3, #1
34180c56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
34180c58:	2310      	movs	r3, #16
34180c5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34180c5c:	2302      	movs	r3, #2
34180c5e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34180c60:	2300      	movs	r3, #0
34180c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL1.PLLM = 4;
34180c64:	2304      	movs	r3, #4
34180c66:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL1.PLLN = 75;
34180c68:	234b      	movs	r3, #75	@ 0x4b
34180c6a:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
34180c6c:	2300      	movs	r3, #0
34180c6e:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
34180c70:	2301      	movs	r3, #1
34180c72:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
34180c74:	2301      	movs	r3, #1
34180c76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
34180c7a:	2300      	movs	r3, #0
34180c7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180c80:	2300      	movs	r3, #0
34180c82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180c86:	2300      	movs	r3, #0
34180c88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180c8c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180c90:	4618      	mov	r0, r3
34180c92:	f003 fe21 	bl	341848d8 <HAL_RCC_OscConfig>
34180c96:	4603      	mov	r3, r0
34180c98:	2b00      	cmp	r3, #0
34180c9a:	d001      	beq.n	34180ca0 <SystemClock_Config+0xfc>
  {
    Error_Handler();
34180c9c:	f000 fc32 	bl	34181504 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
34180ca0:	237f      	movs	r3, #127	@ 0x7f
34180ca2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
                              |RCC_CLOCKTYPE_PCLK4;
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34180ca4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34180ca8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34180caa:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34180cae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34180cb0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34180cb4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34180cb6:	2300      	movs	r3, #0
34180cb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34180cba:	2300      	movs	r3, #0
34180cbc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34180cbe:	2300      	movs	r3, #0
34180cc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34180cc2:	2300      	movs	r3, #0
34180cc4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180cc6:	2300      	movs	r3, #0
34180cc8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 2;
34180cca:	2302      	movs	r3, #2
34180ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180cce:	2300      	movs	r3, #0
34180cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 3;
34180cd2:	2303      	movs	r3, #3
34180cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180cd6:	2300      	movs	r3, #0
34180cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 4;
34180cda:	2304      	movs	r3, #4
34180cdc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180cde:	2300      	movs	r3, #0
34180ce0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 3;
34180ce2:	2303      	movs	r3, #3
34180ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180ce6:	463b      	mov	r3, r7
34180ce8:	4618      	mov	r0, r3
34180cea:	f004 f9d5 	bl	34185098 <HAL_RCC_ClockConfig>
34180cee:	4603      	mov	r3, r0
34180cf0:	2b00      	cmp	r3, #0
34180cf2:	d001      	beq.n	34180cf8 <SystemClock_Config+0x154>
  {
    Error_Handler();
34180cf4:	f000 fc06 	bl	34181504 <Error_Handler>
  }
}
34180cf8:	bf00      	nop
34180cfa:	37d8      	adds	r7, #216	@ 0xd8
34180cfc:	46bd      	mov	sp, r7
34180cfe:	bd80      	pop	{r7, pc}

34180d00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
34180d00:	b580      	push	{r7, lr}
34180d02:	b08c      	sub	sp, #48	@ 0x30
34180d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
34180d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
34180d0a:	2200      	movs	r2, #0
34180d0c:	601a      	str	r2, [r3, #0]
34180d0e:	605a      	str	r2, [r3, #4]
34180d10:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
34180d12:	1d3b      	adds	r3, r7, #4
34180d14:	2220      	movs	r2, #32
34180d16:	2100      	movs	r1, #0
34180d18:	4618      	mov	r0, r3
34180d1a:	f010 fbe5 	bl	341914e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
34180d1e:	4b2f      	ldr	r3, [pc, #188]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d20:	4a2f      	ldr	r2, [pc, #188]	@ (34180de0 <MX_ADC1_Init+0xe0>)
34180d22:	601a      	str	r2, [r3, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
34180d24:	4b2d      	ldr	r3, [pc, #180]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d26:	2200      	movs	r2, #0
34180d28:	605a      	str	r2, [r3, #4]
  hadc1.Init.GainCompensation = 0;
34180d2a:	4b2c      	ldr	r3, [pc, #176]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d2c:	2200      	movs	r2, #0
34180d2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
34180d30:	4b2a      	ldr	r3, [pc, #168]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d32:	2200      	movs	r2, #0
34180d34:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
34180d36:	4b29      	ldr	r3, [pc, #164]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d38:	2204      	movs	r2, #4
34180d3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
34180d3c:	4b27      	ldr	r3, [pc, #156]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d3e:	2200      	movs	r2, #0
34180d40:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
34180d42:	4b26      	ldr	r3, [pc, #152]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d44:	2200      	movs	r2, #0
34180d46:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
34180d48:	4b24      	ldr	r3, [pc, #144]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d4a:	2201      	movs	r2, #1
34180d4c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
34180d4e:	4b23      	ldr	r3, [pc, #140]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d50:	2200      	movs	r2, #0
34180d52:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
34180d54:	4b21      	ldr	r3, [pc, #132]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d56:	2200      	movs	r2, #0
34180d58:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
34180d5a:	4b20      	ldr	r3, [pc, #128]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d5c:	2200      	movs	r2, #0
34180d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
34180d60:	4b1e      	ldr	r3, [pc, #120]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d62:	2200      	movs	r2, #0
34180d64:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
34180d66:	4b1d      	ldr	r3, [pc, #116]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d68:	2200      	movs	r2, #0
34180d6a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
34180d6c:	4b1b      	ldr	r3, [pc, #108]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d6e:	2200      	movs	r2, #0
34180d70:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
34180d72:	4b1a      	ldr	r3, [pc, #104]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d74:	2200      	movs	r2, #0
34180d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
34180d7a:	4818      	ldr	r0, [pc, #96]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d7c:	f002 f820 	bl	34182dc0 <HAL_ADC_Init>
34180d80:	4603      	mov	r3, r0
34180d82:	2b00      	cmp	r3, #0
34180d84:	d001      	beq.n	34180d8a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
34180d86:	f000 fbbd 	bl	34181504 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
34180d8a:	2300      	movs	r3, #0
34180d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
34180d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
34180d92:	4619      	mov	r1, r3
34180d94:	4811      	ldr	r0, [pc, #68]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180d96:	f002 fb57 	bl	34183448 <HAL_ADCEx_MultiModeConfigChannel>
34180d9a:	4603      	mov	r3, r0
34180d9c:	2b00      	cmp	r3, #0
34180d9e:	d001      	beq.n	34180da4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
34180da0:	f000 fbb0 	bl	34181504 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
34180da4:	230c      	movs	r3, #12
34180da6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
34180da8:	2306      	movs	r3, #6
34180daa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
34180dac:	2300      	movs	r3, #0
34180dae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
34180db0:	f240 33ff 	movw	r3, #1023	@ 0x3ff
34180db4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
34180db6:	2304      	movs	r3, #4
34180db8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
34180dba:	2300      	movs	r3, #0
34180dbc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
34180dbe:	1d3b      	adds	r3, r7, #4
34180dc0:	4619      	mov	r1, r3
34180dc2:	4806      	ldr	r0, [pc, #24]	@ (34180ddc <MX_ADC1_Init+0xdc>)
34180dc4:	f002 f918 	bl	34182ff8 <HAL_ADC_ConfigChannel>
34180dc8:	4603      	mov	r3, r0
34180dca:	2b00      	cmp	r3, #0
34180dcc:	d001      	beq.n	34180dd2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
34180dce:	f000 fb99 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
34180dd2:	bf00      	nop
34180dd4:	3730      	adds	r7, #48	@ 0x30
34180dd6:	46bd      	mov	sp, r7
34180dd8:	bd80      	pop	{r7, pc}
34180dda:	bf00      	nop
34180ddc:	341c002c 	.word	0x341c002c
34180de0:	50022000 	.word	0x50022000

34180de4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
34180de4:	b580      	push	{r7, lr}
34180de6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
34180de8:	4b1b      	ldr	r3, [pc, #108]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180dea:	4a1c      	ldr	r2, [pc, #112]	@ (34180e5c <MX_I2C1_Init+0x78>)
34180dec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30C0EDFF;
34180dee:	4b1a      	ldr	r3, [pc, #104]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180df0:	4a1b      	ldr	r2, [pc, #108]	@ (34180e60 <MX_I2C1_Init+0x7c>)
34180df2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
34180df4:	4b18      	ldr	r3, [pc, #96]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180df6:	2200      	movs	r2, #0
34180df8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
34180dfa:	4b17      	ldr	r3, [pc, #92]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180dfc:	2201      	movs	r2, #1
34180dfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
34180e00:	4b15      	ldr	r3, [pc, #84]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e02:	2200      	movs	r2, #0
34180e04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
34180e06:	4b14      	ldr	r3, [pc, #80]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e08:	2200      	movs	r2, #0
34180e0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
34180e0c:	4b12      	ldr	r3, [pc, #72]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e0e:	2200      	movs	r2, #0
34180e10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
34180e12:	4b11      	ldr	r3, [pc, #68]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e14:	2200      	movs	r2, #0
34180e16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
34180e18:	4b0f      	ldr	r3, [pc, #60]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e1a:	2200      	movs	r2, #0
34180e1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
34180e1e:	480e      	ldr	r0, [pc, #56]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e20:	f002 ff6f 	bl	34183d02 <HAL_I2C_Init>
34180e24:	4603      	mov	r3, r0
34180e26:	2b00      	cmp	r3, #0
34180e28:	d001      	beq.n	34180e2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
34180e2a:	f000 fb6b 	bl	34181504 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
34180e2e:	2100      	movs	r1, #0
34180e30:	4809      	ldr	r0, [pc, #36]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e32:	f003 f801 	bl	34183e38 <HAL_I2CEx_ConfigAnalogFilter>
34180e36:	4603      	mov	r3, r0
34180e38:	2b00      	cmp	r3, #0
34180e3a:	d001      	beq.n	34180e40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
34180e3c:	f000 fb62 	bl	34181504 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
34180e40:	2100      	movs	r1, #0
34180e42:	4805      	ldr	r0, [pc, #20]	@ (34180e58 <MX_I2C1_Init+0x74>)
34180e44:	f003 f843 	bl	34183ece <HAL_I2CEx_ConfigDigitalFilter>
34180e48:	4603      	mov	r3, r0
34180e4a:	2b00      	cmp	r3, #0
34180e4c:	d001      	beq.n	34180e52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
34180e4e:	f000 fb59 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
34180e52:	bf00      	nop
34180e54:	bd80      	pop	{r7, pc}
34180e56:	bf00      	nop
34180e58:	341c008c 	.word	0x341c008c
34180e5c:	50005400 	.word	0x50005400
34180e60:	30c0edff 	.word	0x30c0edff

34180e64 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
34180e64:	b580      	push	{r7, lr}
34180e66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
34180e68:	4b1b      	ldr	r3, [pc, #108]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e6a:	4a1c      	ldr	r2, [pc, #112]	@ (34180edc <MX_I2C2_Init+0x78>)
34180e6c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30C0EDFF;
34180e6e:	4b1a      	ldr	r3, [pc, #104]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e70:	4a1b      	ldr	r2, [pc, #108]	@ (34180ee0 <MX_I2C2_Init+0x7c>)
34180e72:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
34180e74:	4b18      	ldr	r3, [pc, #96]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e76:	2200      	movs	r2, #0
34180e78:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
34180e7a:	4b17      	ldr	r3, [pc, #92]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e7c:	2201      	movs	r2, #1
34180e7e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
34180e80:	4b15      	ldr	r3, [pc, #84]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e82:	2200      	movs	r2, #0
34180e84:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
34180e86:	4b14      	ldr	r3, [pc, #80]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e88:	2200      	movs	r2, #0
34180e8a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
34180e8c:	4b12      	ldr	r3, [pc, #72]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e8e:	2200      	movs	r2, #0
34180e90:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
34180e92:	4b11      	ldr	r3, [pc, #68]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e94:	2200      	movs	r2, #0
34180e96:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
34180e98:	4b0f      	ldr	r3, [pc, #60]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180e9a:	2200      	movs	r2, #0
34180e9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
34180e9e:	480e      	ldr	r0, [pc, #56]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180ea0:	f002 ff2f 	bl	34183d02 <HAL_I2C_Init>
34180ea4:	4603      	mov	r3, r0
34180ea6:	2b00      	cmp	r3, #0
34180ea8:	d001      	beq.n	34180eae <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
34180eaa:	f000 fb2b 	bl	34181504 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
34180eae:	2100      	movs	r1, #0
34180eb0:	4809      	ldr	r0, [pc, #36]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180eb2:	f002 ffc1 	bl	34183e38 <HAL_I2CEx_ConfigAnalogFilter>
34180eb6:	4603      	mov	r3, r0
34180eb8:	2b00      	cmp	r3, #0
34180eba:	d001      	beq.n	34180ec0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
34180ebc:	f000 fb22 	bl	34181504 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
34180ec0:	2100      	movs	r1, #0
34180ec2:	4805      	ldr	r0, [pc, #20]	@ (34180ed8 <MX_I2C2_Init+0x74>)
34180ec4:	f003 f803 	bl	34183ece <HAL_I2CEx_ConfigDigitalFilter>
34180ec8:	4603      	mov	r3, r0
34180eca:	2b00      	cmp	r3, #0
34180ecc:	d001      	beq.n	34180ed2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
34180ece:	f000 fb19 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
34180ed2:	bf00      	nop
34180ed4:	bd80      	pop	{r7, pc}
34180ed6:	bf00      	nop
34180ed8:	341c00e0 	.word	0x341c00e0
34180edc:	50005800 	.word	0x50005800
34180ee0:	30c0edff 	.word	0x30c0edff

34180ee4 <MX_MDF1_Init>:
  * @brief MDF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_MDF1_Init(void)
{
34180ee4:	b580      	push	{r7, lr}
34180ee6:	af00      	add	r7, sp, #0
  /* USER CODE END MDF1_Init 1 */

  /**
    MdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  MdfHandle0.Instance = MDF1_Filter0;
34180ee8:	4b27      	ldr	r3, [pc, #156]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180eea:	4a28      	ldr	r2, [pc, #160]	@ (34180f8c <MX_MDF1_Init+0xa8>)
34180eec:	601a      	str	r2, [r3, #0]
  MdfHandle0.Init.CommonParam.InterleavedFilters = 0;
34180eee:	4b26      	ldr	r3, [pc, #152]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180ef0:	2200      	movs	r2, #0
34180ef2:	605a      	str	r2, [r3, #4]
  MdfHandle0.Init.CommonParam.ProcClockDivider = 1;
34180ef4:	4b24      	ldr	r3, [pc, #144]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180ef6:	2201      	movs	r2, #1
34180ef8:	609a      	str	r2, [r3, #8]
  MdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
34180efa:	4b23      	ldr	r3, [pc, #140]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180efc:	2200      	movs	r2, #0
34180efe:	731a      	strb	r2, [r3, #12]
  MdfHandle0.Init.SerialInterface.Activation = ENABLE;
34180f00:	4b21      	ldr	r3, [pc, #132]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f02:	2201      	movs	r2, #1
34180f04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  MdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
34180f08:	4b1f      	ldr	r3, [pc, #124]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f0a:	2200      	movs	r2, #0
34180f0c:	629a      	str	r2, [r3, #40]	@ 0x28
  MdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CKI_SOURCE;
34180f0e:	4b1e      	ldr	r3, [pc, #120]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f10:	2204      	movs	r2, #4
34180f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  MdfHandle0.Init.SerialInterface.Threshold = 4;
34180f14:	4b1c      	ldr	r3, [pc, #112]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f16:	2204      	movs	r2, #4
34180f18:	631a      	str	r2, [r3, #48]	@ 0x30
  MdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_RISING;
34180f1a:	4b1b      	ldr	r3, [pc, #108]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f1c:	2200      	movs	r2, #0
34180f1e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&MdfHandle0) != HAL_OK)
34180f20:	4819      	ldr	r0, [pc, #100]	@ (34180f88 <MX_MDF1_Init+0xa4>)
34180f22:	f003 f821 	bl	34183f68 <HAL_MDF_Init>
34180f26:	4603      	mov	r3, r0
34180f28:	2b00      	cmp	r3, #0
34180f2a:	d001      	beq.n	34180f30 <MX_MDF1_Init+0x4c>
  {
    Error_Handler();
34180f2c:	f000 faea 	bl	34181504 <Error_Handler>
  /**
    MdfFilterConfig0, MdfOldConfig0 and/or MdfScdConfig0 structures initialization

    WARNING : only structures are filled, no specific init function call for filter
  */
  MdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
34180f30:	4b17      	ldr	r3, [pc, #92]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f32:	2200      	movs	r2, #0
34180f34:	601a      	str	r2, [r3, #0]
  MdfFilterConfig0.Delay = 0;
34180f36:	4b16      	ldr	r3, [pc, #88]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f38:	2200      	movs	r2, #0
34180f3a:	605a      	str	r2, [r3, #4]
  MdfFilterConfig0.CicMode = MDF_TWO_FILTERS_MCIC_FASTSINC;
34180f3c:	4b14      	ldr	r3, [pc, #80]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f3e:	2200      	movs	r2, #0
34180f40:	609a      	str	r2, [r3, #8]
  MdfFilterConfig0.DecimationRatio = 2;
34180f42:	4b13      	ldr	r3, [pc, #76]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f44:	2202      	movs	r2, #2
34180f46:	60da      	str	r2, [r3, #12]
  MdfFilterConfig0.Offset = 0;
34180f48:	4b11      	ldr	r3, [pc, #68]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f4a:	2200      	movs	r2, #0
34180f4c:	611a      	str	r2, [r3, #16]
  MdfFilterConfig0.Gain = 0;
34180f4e:	4b10      	ldr	r3, [pc, #64]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f50:	2200      	movs	r2, #0
34180f52:	615a      	str	r2, [r3, #20]
  MdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
34180f54:	4b0e      	ldr	r3, [pc, #56]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f56:	2200      	movs	r2, #0
34180f58:	761a      	strb	r2, [r3, #24]
  MdfFilterConfig0.HighPassFilter.Activation = DISABLE;
34180f5a:	4b0d      	ldr	r3, [pc, #52]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f5c:	2200      	movs	r2, #0
34180f5e:	f883 2020 	strb.w	r2, [r3, #32]
  MdfFilterConfig0.Integrator.Activation = DISABLE;
34180f62:	4b0b      	ldr	r3, [pc, #44]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f64:	2200      	movs	r2, #0
34180f66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  MdfFilterConfig0.SoundActivity.Activation = DISABLE;
34180f6a:	4b09      	ldr	r3, [pc, #36]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f6c:	2200      	movs	r2, #0
34180f6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  MdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
34180f72:	4b07      	ldr	r3, [pc, #28]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f74:	2200      	movs	r2, #0
34180f76:	665a      	str	r2, [r3, #100]	@ 0x64
  MdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
34180f78:	4b05      	ldr	r3, [pc, #20]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f7a:	2200      	movs	r2, #0
34180f7c:	669a      	str	r2, [r3, #104]	@ 0x68
  MdfFilterConfig0.DiscardSamples = 0;
34180f7e:	4b04      	ldr	r3, [pc, #16]	@ (34180f90 <MX_MDF1_Init+0xac>)
34180f80:	2200      	movs	r2, #0
34180f82:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN MDF1_Init 2 */

  /* USER CODE END MDF1_Init 2 */

}
34180f84:	bf00      	nop
34180f86:	bd80      	pop	{r7, pc}
34180f88:	341c0134 	.word	0x341c0134
34180f8c:	52025080 	.word	0x52025080
34180f90:	341c0178 	.word	0x341c0178

34180f94 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
34180f94:	b580      	push	{r7, lr}
34180f96:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
34180f98:	4b4c      	ldr	r3, [pc, #304]	@ (341810cc <MX_SAI1_Init+0x138>)
34180f9a:	4a4d      	ldr	r2, [pc, #308]	@ (341810d0 <MX_SAI1_Init+0x13c>)
34180f9c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
34180f9e:	4b4b      	ldr	r3, [pc, #300]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fa0:	2200      	movs	r2, #0
34180fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
34180fa4:	4b49      	ldr	r3, [pc, #292]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fa6:	2200      	movs	r2, #0
34180fa8:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
34180faa:	4b48      	ldr	r3, [pc, #288]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fac:	2240      	movs	r2, #64	@ 0x40
34180fae:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
34180fb0:	4b46      	ldr	r3, [pc, #280]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fb2:	2200      	movs	r2, #0
34180fb4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
34180fb6:	4b45      	ldr	r3, [pc, #276]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fb8:	2200      	movs	r2, #0
34180fba:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
34180fbc:	4b43      	ldr	r3, [pc, #268]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fbe:	2200      	movs	r2, #0
34180fc0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
34180fc2:	4b42      	ldr	r3, [pc, #264]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fc4:	2200      	movs	r2, #0
34180fc6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
34180fc8:	4b40      	ldr	r3, [pc, #256]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fca:	2200      	movs	r2, #0
34180fcc:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
34180fce:	4b3f      	ldr	r3, [pc, #252]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fd0:	2200      	movs	r2, #0
34180fd2:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
34180fd4:	4b3d      	ldr	r3, [pc, #244]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fd6:	4a3f      	ldr	r2, [pc, #252]	@ (341810d4 <MX_SAI1_Init+0x140>)
34180fd8:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
34180fda:	4b3c      	ldr	r3, [pc, #240]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fdc:	2200      	movs	r2, #0
34180fde:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
34180fe0:	4b3a      	ldr	r3, [pc, #232]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fe2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
34180fe6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
34180fe8:	4b38      	ldr	r3, [pc, #224]	@ (341810cc <MX_SAI1_Init+0x138>)
34180fea:	2200      	movs	r2, #0
34180fec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
34180fee:	4b37      	ldr	r3, [pc, #220]	@ (341810cc <MX_SAI1_Init+0x138>)
34180ff0:	2200      	movs	r2, #0
34180ff2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
34180ff4:	4b35      	ldr	r3, [pc, #212]	@ (341810cc <MX_SAI1_Init+0x138>)
34180ff6:	2200      	movs	r2, #0
34180ff8:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
34180ffa:	4b34      	ldr	r3, [pc, #208]	@ (341810cc <MX_SAI1_Init+0x138>)
34180ffc:	2200      	movs	r2, #0
34180ffe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
34181002:	4b32      	ldr	r3, [pc, #200]	@ (341810cc <MX_SAI1_Init+0x138>)
34181004:	2201      	movs	r2, #1
34181006:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
34181008:	4b30      	ldr	r3, [pc, #192]	@ (341810cc <MX_SAI1_Init+0x138>)
3418100a:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418100e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 8;
34181010:	4b2e      	ldr	r3, [pc, #184]	@ (341810cc <MX_SAI1_Init+0x138>)
34181012:	2208      	movs	r2, #8
34181014:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
34181016:	4b2d      	ldr	r3, [pc, #180]	@ (341810cc <MX_SAI1_Init+0x138>)
34181018:	2201      	movs	r2, #1
3418101a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
3418101c:	4b2b      	ldr	r3, [pc, #172]	@ (341810cc <MX_SAI1_Init+0x138>)
3418101e:	2200      	movs	r2, #0
34181020:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
34181022:	4b2a      	ldr	r3, [pc, #168]	@ (341810cc <MX_SAI1_Init+0x138>)
34181024:	2200      	movs	r2, #0
34181026:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
34181028:	4b28      	ldr	r3, [pc, #160]	@ (341810cc <MX_SAI1_Init+0x138>)
3418102a:	2200      	movs	r2, #0
3418102c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
3418102e:	4b27      	ldr	r3, [pc, #156]	@ (341810cc <MX_SAI1_Init+0x138>)
34181030:	2200      	movs	r2, #0
34181032:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
34181034:	4b25      	ldr	r3, [pc, #148]	@ (341810cc <MX_SAI1_Init+0x138>)
34181036:	2200      	movs	r2, #0
34181038:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
3418103a:	4b24      	ldr	r3, [pc, #144]	@ (341810cc <MX_SAI1_Init+0x138>)
3418103c:	2201      	movs	r2, #1
3418103e:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
34181040:	4b22      	ldr	r3, [pc, #136]	@ (341810cc <MX_SAI1_Init+0x138>)
34181042:	2200      	movs	r2, #0
34181044:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
34181046:	4821      	ldr	r0, [pc, #132]	@ (341810cc <MX_SAI1_Init+0x138>)
34181048:	f00c fe62 	bl	3418dd10 <HAL_SAI_Init>
3418104c:	4603      	mov	r3, r0
3418104e:	2b00      	cmp	r3, #0
34181050:	d001      	beq.n	34181056 <MX_SAI1_Init+0xc2>
  {
    Error_Handler();
34181052:	f000 fa57 	bl	34181504 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
34181056:	4b20      	ldr	r3, [pc, #128]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181058:	4a20      	ldr	r2, [pc, #128]	@ (341810dc <MX_SAI1_Init+0x148>)
3418105a:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
3418105c:	4b1e      	ldr	r3, [pc, #120]	@ (341810d8 <MX_SAI1_Init+0x144>)
3418105e:	2204      	movs	r2, #4
34181060:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
34181062:	4b1d      	ldr	r3, [pc, #116]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181064:	2200      	movs	r2, #0
34181066:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
34181068:	4b1b      	ldr	r3, [pc, #108]	@ (341810d8 <MX_SAI1_Init+0x144>)
3418106a:	2200      	movs	r2, #0
3418106c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
3418106e:	4b1a      	ldr	r3, [pc, #104]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181070:	2200      	movs	r2, #0
34181072:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
34181074:	4b18      	ldr	r3, [pc, #96]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181076:	2200      	movs	r2, #0
34181078:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
3418107a:	4b17      	ldr	r3, [pc, #92]	@ (341810d8 <MX_SAI1_Init+0x144>)
3418107c:	2200      	movs	r2, #0
3418107e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
34181080:	4b15      	ldr	r3, [pc, #84]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181082:	f64b 3280 	movw	r2, #48000	@ 0xbb80
34181086:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
34181088:	4b13      	ldr	r3, [pc, #76]	@ (341810d8 <MX_SAI1_Init+0x144>)
3418108a:	2200      	movs	r2, #0
3418108c:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
3418108e:	4b12      	ldr	r3, [pc, #72]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181090:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
34181094:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
34181096:	4b10      	ldr	r3, [pc, #64]	@ (341810d8 <MX_SAI1_Init+0x144>)
34181098:	2200      	movs	r2, #0
3418109a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
3418109c:	4b0e      	ldr	r3, [pc, #56]	@ (341810d8 <MX_SAI1_Init+0x144>)
3418109e:	2200      	movs	r2, #0
341810a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
341810a2:	4b0d      	ldr	r3, [pc, #52]	@ (341810d8 <MX_SAI1_Init+0x144>)
341810a4:	2200      	movs	r2, #0
341810a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
341810aa:	4b0b      	ldr	r3, [pc, #44]	@ (341810d8 <MX_SAI1_Init+0x144>)
341810ac:	2201      	movs	r2, #1
341810ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
341810b0:	4b09      	ldr	r3, [pc, #36]	@ (341810d8 <MX_SAI1_Init+0x144>)
341810b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
341810b6:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
341810b8:	4807      	ldr	r0, [pc, #28]	@ (341810d8 <MX_SAI1_Init+0x144>)
341810ba:	f00c fe29 	bl	3418dd10 <HAL_SAI_Init>
341810be:	4603      	mov	r3, r0
341810c0:	2b00      	cmp	r3, #0
341810c2:	d001      	beq.n	341810c8 <MX_SAI1_Init+0x134>
  {
    Error_Handler();
341810c4:	f000 fa1e 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
341810c8:	bf00      	nop
341810ca:	bd80      	pop	{r7, pc}
341810cc:	341c01f4 	.word	0x341c01f4
341810d0:	52005804 	.word	0x52005804
341810d4:	0002ee00 	.word	0x0002ee00
341810d8:	341c028c 	.word	0x341c028c
341810dc:	52005824 	.word	0x52005824

341810e0 <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
341810e0:	b580      	push	{r7, lr}
341810e2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
341810e4:	4b0e      	ldr	r3, [pc, #56]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
341810e6:	4a0f      	ldr	r2, [pc, #60]	@ (34181124 <MX_SDMMC2_SD_Init+0x44>)
341810e8:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
341810ea:	4b0d      	ldr	r3, [pc, #52]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
341810ec:	2200      	movs	r2, #0
341810ee:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
341810f0:	4b0b      	ldr	r3, [pc, #44]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
341810f2:	2200      	movs	r2, #0
341810f4:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
341810f6:	4b0a      	ldr	r3, [pc, #40]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
341810f8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
341810fc:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
341810fe:	4b08      	ldr	r3, [pc, #32]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
34181100:	2200      	movs	r2, #0
34181102:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 0;
34181104:	4b06      	ldr	r3, [pc, #24]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
34181106:	2200      	movs	r2, #0
34181108:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd2) != HAL_OK)
3418110a:	4805      	ldr	r0, [pc, #20]	@ (34181120 <MX_SDMMC2_SD_Init+0x40>)
3418110c:	f00d f82e 	bl	3418e16c <HAL_SD_Init>
34181110:	4603      	mov	r3, r0
34181112:	2b00      	cmp	r3, #0
34181114:	d001      	beq.n	3418111a <MX_SDMMC2_SD_Init+0x3a>
  {
    Error_Handler();
34181116:	f000 f9f5 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
3418111a:	bf00      	nop
3418111c:	bd80      	pop	{r7, pc}
3418111e:	bf00      	nop
34181120:	341c0324 	.word	0x341c0324
34181124:	58026800 	.word	0x58026800

34181128 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
34181128:	b580      	push	{r7, lr}
3418112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
3418112c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
34181130:	f7ff fd00 	bl	34180b34 <LL_APB1_GRP2_EnableClock>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
34181134:	bf00      	nop
34181136:	bd80      	pop	{r7, pc}

34181138 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
34181138:	b580      	push	{r7, lr}
3418113a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
3418113c:	4b22      	ldr	r3, [pc, #136]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
3418113e:	4a23      	ldr	r2, [pc, #140]	@ (341811cc <MX_USART1_UART_Init+0x94>)
34181140:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
34181142:	4b21      	ldr	r3, [pc, #132]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181144:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
34181148:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
3418114a:	4b1f      	ldr	r3, [pc, #124]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
3418114c:	2200      	movs	r2, #0
3418114e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
34181150:	4b1d      	ldr	r3, [pc, #116]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181152:	2200      	movs	r2, #0
34181154:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
34181156:	4b1c      	ldr	r3, [pc, #112]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181158:	2200      	movs	r2, #0
3418115a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
3418115c:	4b1a      	ldr	r3, [pc, #104]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
3418115e:	220c      	movs	r2, #12
34181160:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
34181162:	4b19      	ldr	r3, [pc, #100]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181164:	2200      	movs	r2, #0
34181166:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
34181168:	4b17      	ldr	r3, [pc, #92]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
3418116a:	2200      	movs	r2, #0
3418116c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
3418116e:	4b16      	ldr	r3, [pc, #88]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181170:	2200      	movs	r2, #0
34181172:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
34181174:	4b14      	ldr	r3, [pc, #80]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181176:	2200      	movs	r2, #0
34181178:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
3418117a:	4b13      	ldr	r3, [pc, #76]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
3418117c:	2200      	movs	r2, #0
3418117e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
34181180:	4811      	ldr	r0, [pc, #68]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181182:	f00e f889 	bl	3418f298 <HAL_UART_Init>
34181186:	4603      	mov	r3, r0
34181188:	2b00      	cmp	r3, #0
3418118a:	d001      	beq.n	34181190 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
3418118c:	f000 f9ba 	bl	34181504 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
34181190:	2100      	movs	r1, #0
34181192:	480d      	ldr	r0, [pc, #52]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
34181194:	f00e fd14 	bl	3418fbc0 <HAL_UARTEx_SetTxFifoThreshold>
34181198:	4603      	mov	r3, r0
3418119a:	2b00      	cmp	r3, #0
3418119c:	d001      	beq.n	341811a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
3418119e:	f000 f9b1 	bl	34181504 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
341811a2:	2100      	movs	r1, #0
341811a4:	4808      	ldr	r0, [pc, #32]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
341811a6:	f00e fd49 	bl	3418fc3c <HAL_UARTEx_SetRxFifoThreshold>
341811aa:	4603      	mov	r3, r0
341811ac:	2b00      	cmp	r3, #0
341811ae:	d001      	beq.n	341811b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
341811b0:	f000 f9a8 	bl	34181504 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
341811b4:	4804      	ldr	r0, [pc, #16]	@ (341811c8 <MX_USART1_UART_Init+0x90>)
341811b6:	f00e fcca 	bl	3418fb4e <HAL_UARTEx_DisableFifoMode>
341811ba:	4603      	mov	r3, r0
341811bc:	2b00      	cmp	r3, #0
341811be:	d001      	beq.n	341811c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
341811c0:	f000 f9a0 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
341811c4:	bf00      	nop
341811c6:	bd80      	pop	{r7, pc}
341811c8:	341c03a0 	.word	0x341c03a0
341811cc:	52001000 	.word	0x52001000

341811d0 <MX_USB1_OTG_HS_HCD_Init>:
  * @brief USB1_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB1_OTG_HS_HCD_Init(void)
{
341811d0:	b480      	push	{r7}
341811d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB1_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB1_OTG_HS_Init 2 */

  /* USER CODE END USB1_OTG_HS_Init 2 */

}
341811d4:	bf00      	nop
341811d6:	46bd      	mov	sp, r7
341811d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341811dc:	4770      	bx	lr
	...

341811e0 <MX_USB2_OTG_HS_HCD_Init>:
  * @brief USB2_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB2_OTG_HS_HCD_Init(void)
{
341811e0:	b580      	push	{r7, lr}
341811e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB2_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB2_OTG_HS_Init 1 */

  /* USER CODE END USB2_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS2.Instance = USB2_OTG_HS;
341811e4:	4b13      	ldr	r3, [pc, #76]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
341811e6:	4a14      	ldr	r2, [pc, #80]	@ (34181238 <MX_USB2_OTG_HS_HCD_Init+0x58>)
341811e8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS2.Init.dev_endpoints = 9;
341811ea:	4b12      	ldr	r3, [pc, #72]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
341811ec:	2209      	movs	r2, #9
341811ee:	711a      	strb	r2, [r3, #4]
  hhcd_USB_OTG_HS2.Init.Host_channels = 16;
341811f0:	4b10      	ldr	r3, [pc, #64]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
341811f2:	2210      	movs	r2, #16
341811f4:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS2.Init.speed = HCD_SPEED_HIGH;
341811f6:	4b0f      	ldr	r3, [pc, #60]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
341811f8:	2200      	movs	r2, #0
341811fa:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS2.Init.dma_enable = DISABLE;
341811fc:	4b0d      	ldr	r3, [pc, #52]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
341811fe:	2200      	movs	r2, #0
34181200:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS2.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
34181202:	4b0c      	ldr	r3, [pc, #48]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
34181204:	2203      	movs	r2, #3
34181206:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS2.Init.Sof_enable = DISABLE;
34181208:	4b0a      	ldr	r3, [pc, #40]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
3418120a:	2200      	movs	r2, #0
3418120c:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS2.Init.low_power_enable = DISABLE;
3418120e:	4b09      	ldr	r3, [pc, #36]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
34181210:	2200      	movs	r2, #0
34181212:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS2.Init.vbus_sensing_enable = DISABLE;
34181214:	4b07      	ldr	r3, [pc, #28]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
34181216:	2200      	movs	r2, #0
34181218:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS2.Init.use_external_vbus = ENABLE;
3418121a:	4b06      	ldr	r3, [pc, #24]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
3418121c:	2201      	movs	r2, #1
3418121e:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS2) != HAL_OK)
34181220:	4804      	ldr	r0, [pc, #16]	@ (34181234 <MX_USB2_OTG_HS_HCD_Init+0x54>)
34181222:	f002 fd11 	bl	34183c48 <HAL_HCD_Init>
34181226:	4603      	mov	r3, r0
34181228:	2b00      	cmp	r3, #0
3418122a:	d001      	beq.n	34181230 <MX_USB2_OTG_HS_HCD_Init+0x50>
  {
    Error_Handler();
3418122c:	f000 f96a 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN USB2_OTG_HS_Init 2 */

  /* USER CODE END USB2_OTG_HS_Init 2 */

}
34181230:	bf00      	nop
34181232:	bd80      	pop	{r7, pc}
34181234:	341c0434 	.word	0x341c0434
34181238:	58080000 	.word	0x58080000

3418123c <MX_XSPI1_Init>:
  * @brief XSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI1_Init(void)
{
3418123c:	b580      	push	{r7, lr}
3418123e:	b084      	sub	sp, #16
34181240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34181242:	1d3b      	adds	r3, r7, #4
34181244:	2200      	movs	r2, #0
34181246:	601a      	str	r2, [r3, #0]
34181248:	605a      	str	r2, [r3, #4]
3418124a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  /* XSPI1 parameter configuration*/
  hxspi1.Instance = XSPI1;
3418124c:	4b26      	ldr	r3, [pc, #152]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418124e:	4a27      	ldr	r2, [pc, #156]	@ (341812ec <MX_XSPI1_Init+0xb0>)
34181250:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 1;
34181252:	4b25      	ldr	r3, [pc, #148]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181254:	2201      	movs	r2, #1
34181256:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34181258:	4b23      	ldr	r3, [pc, #140]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418125a:	2200      	movs	r2, #0
3418125c:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
3418125e:	4b22      	ldr	r3, [pc, #136]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181260:	2200      	movs	r2, #0
34181262:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
34181264:	4b20      	ldr	r3, [pc, #128]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181266:	2200      	movs	r2, #0
34181268:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 1;
3418126a:	4b1f      	ldr	r3, [pc, #124]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418126c:	2201      	movs	r2, #1
3418126e:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34181270:	4b1d      	ldr	r3, [pc, #116]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181272:	2200      	movs	r2, #0
34181274:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34181276:	4b1c      	ldr	r3, [pc, #112]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181278:	2200      	movs	r2, #0
3418127a:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
3418127c:	4b1a      	ldr	r3, [pc, #104]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418127e:	2200      	movs	r2, #0
34181280:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 0;
34181282:	4b19      	ldr	r3, [pc, #100]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181284:	2200      	movs	r2, #0
34181286:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34181288:	4b17      	ldr	r3, [pc, #92]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418128a:	2200      	movs	r2, #0
3418128c:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
3418128e:	4b16      	ldr	r3, [pc, #88]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181290:	2200      	movs	r2, #0
34181292:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34181294:	4b14      	ldr	r3, [pc, #80]	@ (341812e8 <MX_XSPI1_Init+0xac>)
34181296:	2200      	movs	r2, #0
34181298:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
3418129a:	4b13      	ldr	r3, [pc, #76]	@ (341812e8 <MX_XSPI1_Init+0xac>)
3418129c:	2200      	movs	r2, #0
3418129e:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
341812a0:	4b11      	ldr	r3, [pc, #68]	@ (341812e8 <MX_XSPI1_Init+0xac>)
341812a2:	2200      	movs	r2, #0
341812a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
341812a6:	4b10      	ldr	r3, [pc, #64]	@ (341812e8 <MX_XSPI1_Init+0xac>)
341812a8:	2200      	movs	r2, #0
341812aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
341812ac:	480e      	ldr	r0, [pc, #56]	@ (341812e8 <MX_XSPI1_Init+0xac>)
341812ae:	f00e fd69 	bl	3418fd84 <HAL_XSPI_Init>
341812b2:	4603      	mov	r3, r0
341812b4:	2b00      	cmp	r3, #0
341812b6:	d001      	beq.n	341812bc <MX_XSPI1_Init+0x80>
  {
    Error_Handler();
341812b8:	f000 f924 	bl	34181504 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
341812bc:	2310      	movs	r3, #16
341812be:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
341812c0:	2300      	movs	r3, #0
341812c2:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
341812c4:	2301      	movs	r3, #1
341812c6:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
341812c8:	1d3b      	adds	r3, r7, #4
341812ca:	f241 3288 	movw	r2, #5000	@ 0x1388
341812ce:	4619      	mov	r1, r3
341812d0:	4805      	ldr	r0, [pc, #20]	@ (341812e8 <MX_XSPI1_Init+0xac>)
341812d2:	f00f f81b 	bl	3419030c <HAL_XSPIM_Config>
341812d6:	4603      	mov	r3, r0
341812d8:	2b00      	cmp	r3, #0
341812da:	d001      	beq.n	341812e0 <MX_XSPI1_Init+0xa4>
  {
    Error_Handler();
341812dc:	f000 f912 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
341812e0:	bf00      	nop
341812e2:	3710      	adds	r7, #16
341812e4:	46bd      	mov	sp, r7
341812e6:	bd80      	pop	{r7, pc}
341812e8:	341c0854 	.word	0x341c0854
341812ec:	58025000 	.word	0x58025000

341812f0 <MX_XSPI2_Init>:
  * @brief XSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI2_Init(void)
{
341812f0:	b580      	push	{r7, lr}
341812f2:	b084      	sub	sp, #16
341812f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI2_Init 0 */

  /* USER CODE END XSPI2_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
341812f6:	1d3b      	adds	r3, r7, #4
341812f8:	2200      	movs	r2, #0
341812fa:	601a      	str	r2, [r3, #0]
341812fc:	605a      	str	r2, [r3, #4]
341812fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI2_Init 1 */

  /* USER CODE END XSPI2_Init 1 */
  /* XSPI2 parameter configuration*/
  hxspi2.Instance = XSPI2;
34181300:	4b26      	ldr	r3, [pc, #152]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181302:	4a27      	ldr	r2, [pc, #156]	@ (341813a0 <MX_XSPI2_Init+0xb0>)
34181304:	601a      	str	r2, [r3, #0]
  hxspi2.Init.FifoThresholdByte = 1;
34181306:	4b25      	ldr	r3, [pc, #148]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181308:	2201      	movs	r2, #1
3418130a:	605a      	str	r2, [r3, #4]
  hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
3418130c:	4b23      	ldr	r3, [pc, #140]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418130e:	2200      	movs	r2, #0
34181310:	609a      	str	r2, [r3, #8]
  hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
34181312:	4b22      	ldr	r3, [pc, #136]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181314:	2200      	movs	r2, #0
34181316:	60da      	str	r2, [r3, #12]
  hxspi2.Init.MemorySize = HAL_XSPI_SIZE_16B;
34181318:	4b20      	ldr	r3, [pc, #128]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418131a:	2200      	movs	r2, #0
3418131c:	611a      	str	r2, [r3, #16]
  hxspi2.Init.ChipSelectHighTimeCycle = 1;
3418131e:	4b1f      	ldr	r3, [pc, #124]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181320:	2201      	movs	r2, #1
34181322:	615a      	str	r2, [r3, #20]
  hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34181324:	4b1d      	ldr	r3, [pc, #116]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181326:	2200      	movs	r2, #0
34181328:	619a      	str	r2, [r3, #24]
  hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
3418132a:	4b1c      	ldr	r3, [pc, #112]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418132c:	2200      	movs	r2, #0
3418132e:	61da      	str	r2, [r3, #28]
  hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
34181330:	4b1a      	ldr	r3, [pc, #104]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181332:	2200      	movs	r2, #0
34181334:	621a      	str	r2, [r3, #32]
  hxspi2.Init.ClockPrescaler = 0;
34181336:	4b19      	ldr	r3, [pc, #100]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181338:	2200      	movs	r2, #0
3418133a:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
3418133c:	4b17      	ldr	r3, [pc, #92]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418133e:	2200      	movs	r2, #0
34181340:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
34181342:	4b16      	ldr	r3, [pc, #88]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181344:	2200      	movs	r2, #0
34181346:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34181348:	4b14      	ldr	r3, [pc, #80]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418134a:	2200      	movs	r2, #0
3418134c:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi2.Init.MaxTran = 0;
3418134e:	4b13      	ldr	r3, [pc, #76]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181350:	2200      	movs	r2, #0
34181352:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi2.Init.Refresh = 0;
34181354:	4b11      	ldr	r3, [pc, #68]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181356:	2200      	movs	r2, #0
34181358:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
3418135a:	4b10      	ldr	r3, [pc, #64]	@ (3418139c <MX_XSPI2_Init+0xac>)
3418135c:	2200      	movs	r2, #0
3418135e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
34181360:	480e      	ldr	r0, [pc, #56]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181362:	f00e fd0f 	bl	3418fd84 <HAL_XSPI_Init>
34181366:	4603      	mov	r3, r0
34181368:	2b00      	cmp	r3, #0
3418136a:	d001      	beq.n	34181370 <MX_XSPI2_Init+0x80>
  {
    Error_Handler();
3418136c:	f000 f8ca 	bl	34181504 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
34181370:	2310      	movs	r3, #16
34181372:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
34181374:	2301      	movs	r3, #1
34181376:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
34181378:	2301      	movs	r3, #1
3418137a:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3418137c:	1d3b      	adds	r3, r7, #4
3418137e:	f241 3288 	movw	r2, #5000	@ 0x1388
34181382:	4619      	mov	r1, r3
34181384:	4805      	ldr	r0, [pc, #20]	@ (3418139c <MX_XSPI2_Init+0xac>)
34181386:	f00e ffc1 	bl	3419030c <HAL_XSPIM_Config>
3418138a:	4603      	mov	r3, r0
3418138c:	2b00      	cmp	r3, #0
3418138e:	d001      	beq.n	34181394 <MX_XSPI2_Init+0xa4>
  {
    Error_Handler();
34181390:	f000 f8b8 	bl	34181504 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI2_Init 2 */

  /* USER CODE END XSPI2_Init 2 */

}
34181394:	bf00      	nop
34181396:	3710      	adds	r7, #16
34181398:	46bd      	mov	sp, r7
3418139a:	bd80      	pop	{r7, pc}
3418139c:	341c08b8 	.word	0x341c08b8
341813a0:	5802a000 	.word	0x5802a000

341813a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
341813a4:	b580      	push	{r7, lr}
341813a6:	b086      	sub	sp, #24
341813a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
341813aa:	1d3b      	adds	r3, r7, #4
341813ac:	2200      	movs	r2, #0
341813ae:	601a      	str	r2, [r3, #0]
341813b0:	605a      	str	r2, [r3, #4]
341813b2:	609a      	str	r2, [r3, #8]
341813b4:	60da      	str	r2, [r3, #12]
341813b6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
341813b8:	2080      	movs	r0, #128	@ 0x80
341813ba:	f7ff fba5 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
341813be:	2004      	movs	r0, #4
341813c0:	f7ff fba2 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
341813c4:	2010      	movs	r0, #16
341813c6:	f7ff fb9f 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
341813ca:	2008      	movs	r0, #8
341813cc:	f7ff fb9c 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
341813d0:	2002      	movs	r0, #2
341813d2:	f7ff fb99 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOP_CLK_ENABLE();
341813d6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
341813da:	f7ff fb95 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOO_CLK_ENABLE();
341813de:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
341813e2:	f7ff fb91 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOG_CLK_ENABLE();
341813e6:	2040      	movs	r0, #64	@ 0x40
341813e8:	f7ff fb8e 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPION_CLK_ENABLE();
341813ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
341813f0:	f7ff fb8a 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
341813f4:	2001      	movs	r0, #1
341813f6:	f7ff fb87 	bl	34180b08 <LL_AHB4_GRP1_EnableClock>

  /*Configure GPIO pins : LCD_B4_Pin LCD_B5_Pin LCD_R4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin|LCD_B5_Pin|LCD_R4_Pin;
341813fa:	2358      	movs	r3, #88	@ 0x58
341813fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
341813fe:	2302      	movs	r3, #2
34181400:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
34181402:	2300      	movs	r3, #0
34181404:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181406:	2300      	movs	r3, #0
34181408:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
3418140a:	230e      	movs	r3, #14
3418140c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
3418140e:	1d3b      	adds	r3, r7, #4
34181410:	4619      	mov	r1, r3
34181412:	4834      	ldr	r0, [pc, #208]	@ (341814e4 <MX_GPIO_Init+0x140>)
34181414:	f002 fa66 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_R2_Pin LCD_R7_Pin LCD_R1_Pin */
  GPIO_InitStruct.Pin = LCD_R2_Pin|LCD_R7_Pin|LCD_R1_Pin;
34181418:	f44f 4303 	mov.w	r3, #33536	@ 0x8300
3418141c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
3418141e:	2302      	movs	r3, #2
34181420:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
34181422:	2300      	movs	r3, #0
34181424:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181426:	2300      	movs	r3, #0
34181428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
3418142a:	230e      	movs	r3, #14
3418142c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
3418142e:	1d3b      	adds	r3, r7, #4
34181430:	4619      	mov	r1, r3
34181432:	482d      	ldr	r0, [pc, #180]	@ (341814e8 <MX_GPIO_Init+0x144>)
34181434:	f002 fa56 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_B2_Pin LCD_G4_Pin LCD_G6_Pin
                           LCD_G5_Pin LCD_R3_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_B2_Pin|LCD_G4_Pin|LCD_G6_Pin
34181438:	f64d 0314 	movw	r3, #55316	@ 0xd814
3418143c:	607b      	str	r3, [r7, #4]
                          |LCD_G5_Pin|LCD_R3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
3418143e:	2302      	movs	r3, #2
34181440:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
34181442:	2300      	movs	r3, #0
34181444:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181446:	2300      	movs	r3, #0
34181448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
3418144a:	230e      	movs	r3, #14
3418144c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
3418144e:	1d3b      	adds	r3, r7, #4
34181450:	4619      	mov	r1, r3
34181452:	4826      	ldr	r0, [pc, #152]	@ (341814ec <MX_GPIO_Init+0x148>)
34181454:	f002 fa46 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_VSYNC_Pin */
  GPIO_InitStruct.Pin = LCD_VSYNC_Pin;
34181458:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418145c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
3418145e:	2302      	movs	r3, #2
34181460:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
34181462:	2300      	movs	r3, #0
34181464:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181466:	2300      	movs	r3, #0
34181468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
3418146a:	230e      	movs	r3, #14
3418146c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_VSYNC_GPIO_Port, &GPIO_InitStruct);
3418146e:	1d3b      	adds	r3, r7, #4
34181470:	4619      	mov	r1, r3
34181472:	481f      	ldr	r0, [pc, #124]	@ (341814f0 <MX_GPIO_Init+0x14c>)
34181474:	f002 fa36 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Pin */
  GPIO_InitStruct.Pin = User_Pin;
34181478:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418147c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
3418147e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
34181482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
34181484:	2300      	movs	r3, #0
34181486:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(User_GPIO_Port, &GPIO_InitStruct);
34181488:	1d3b      	adds	r3, r7, #4
3418148a:	4619      	mov	r1, r3
3418148c:	4819      	ldr	r0, [pc, #100]	@ (341814f4 <MX_GPIO_Init+0x150>)
3418148e:	f002 fa29 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B3_Pin LCD_B0_Pin LCD_G1_Pin LCD_R0_Pin
                           LCD_G0_Pin LCd_G7_Pin LCD_DE_Pin LCD_R6_Pin */
  GPIO_InitStruct.Pin = LCD_B3_Pin|LCD_B0_Pin|LCD_G1_Pin|LCD_R0_Pin
34181492:	f64b 1343 	movw	r3, #47427	@ 0xb943
34181496:	607b      	str	r3, [r7, #4]
                          |LCD_G0_Pin|LCd_G7_Pin|LCD_DE_Pin|LCD_R6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181498:	2302      	movs	r3, #2
3418149a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
3418149c:	2300      	movs	r3, #0
3418149e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
341814a0:	2300      	movs	r3, #0
341814a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
341814a4:	230e      	movs	r3, #14
341814a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
341814a8:	1d3b      	adds	r3, r7, #4
341814aa:	4619      	mov	r1, r3
341814ac:	4812      	ldr	r0, [pc, #72]	@ (341814f8 <MX_GPIO_Init+0x154>)
341814ae:	f002 fa19 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_G2_Pin LCD_R5_Pin LCD_B1_Pin LCD_B7_Pin
                           LCD_B6_Pin LCD_G3_Pin */
  GPIO_InitStruct.Pin = LCD_G2_Pin|LCD_R5_Pin|LCD_B1_Pin|LCD_B7_Pin
341814b2:	f248 1387 	movw	r3, #33159	@ 0x8187
341814b6:	607b      	str	r3, [r7, #4]
                          |LCD_B6_Pin|LCD_G3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
341814b8:	2302      	movs	r3, #2
341814ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
341814bc:	2300      	movs	r3, #0
341814be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
341814c0:	2300      	movs	r3, #0
341814c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_LCD;
341814c4:	230e      	movs	r3, #14
341814c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
341814c8:	1d3b      	adds	r3, r7, #4
341814ca:	4619      	mov	r1, r3
341814cc:	480b      	ldr	r0, [pc, #44]	@ (341814fc <MX_GPIO_Init+0x158>)
341814ce:	f002 fa09 	bl	341838e4 <HAL_GPIO_Init>

  /*Configure the EXTI line attribute */
  HAL_EXTI_ConfigLineAttributes(EXTI_LINE_13, EXTI_LINE_SEC);
341814d2:	f240 1101 	movw	r1, #257	@ 0x101
341814d6:	480a      	ldr	r0, [pc, #40]	@ (34181500 <MX_GPIO_Init+0x15c>)
341814d8:	f002 f9a2 	bl	34183820 <HAL_EXTI_ConfigLineAttributes>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
341814dc:	bf00      	nop
341814de:	3718      	adds	r7, #24
341814e0:	46bd      	mov	sp, r7
341814e2:	bd80      	pop	{r7, pc}
341814e4:	56021c00 	.word	0x56021c00
341814e8:	56020c00 	.word	0x56020c00
341814ec:	56020400 	.word	0x56020400
341814f0:	56021000 	.word	0x56021000
341814f4:	56020800 	.word	0x56020800
341814f8:	56021800 	.word	0x56021800
341814fc:	56020000 	.word	0x56020000
34181500:	1600000d 	.word	0x1600000d

34181504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
34181504:	b480      	push	{r7}
34181506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
34181508:	b672      	cpsid	i
}
3418150a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
3418150c:	bf00      	nop
3418150e:	e7fd      	b.n	3418150c <Error_Handler+0x8>

34181510 <LL_AHB1_GRP1_EnableClock>:
{
34181510:	b480      	push	{r7}
34181512:	b085      	sub	sp, #20
34181514:	af00      	add	r7, sp, #0
34181516:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB1ENSR, Periphs);
34181518:	4a07      	ldr	r2, [pc, #28]	@ (34181538 <LL_AHB1_GRP1_EnableClock+0x28>)
3418151a:	687b      	ldr	r3, [r7, #4]
3418151c:	f8c2 3a50 	str.w	r3, [r2, #2640]	@ 0xa50
  tmpreg = READ_REG(RCC->AHB1ENR);
34181520:	4b05      	ldr	r3, [pc, #20]	@ (34181538 <LL_AHB1_GRP1_EnableClock+0x28>)
34181522:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
34181526:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34181528:	68fb      	ldr	r3, [r7, #12]
}
3418152a:	bf00      	nop
3418152c:	3714      	adds	r7, #20
3418152e:	46bd      	mov	sp, r7
34181530:	f85d 7b04 	ldr.w	r7, [sp], #4
34181534:	4770      	bx	lr
34181536:	bf00      	nop
34181538:	56028000 	.word	0x56028000

3418153c <LL_AHB2_GRP1_EnableClock>:
{
3418153c:	b480      	push	{r7}
3418153e:	b085      	sub	sp, #20
34181540:	af00      	add	r7, sp, #0
34181542:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB2ENSR, Periphs);
34181544:	4a07      	ldr	r2, [pc, #28]	@ (34181564 <LL_AHB2_GRP1_EnableClock+0x28>)
34181546:	687b      	ldr	r3, [r7, #4]
34181548:	f8c2 3a54 	str.w	r3, [r2, #2644]	@ 0xa54
  tmpreg = READ_REG(RCC->AHB2ENR);
3418154c:	4b05      	ldr	r3, [pc, #20]	@ (34181564 <LL_AHB2_GRP1_EnableClock+0x28>)
3418154e:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
34181552:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34181554:	68fb      	ldr	r3, [r7, #12]
}
34181556:	bf00      	nop
34181558:	3714      	adds	r7, #20
3418155a:	46bd      	mov	sp, r7
3418155c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181560:	4770      	bx	lr
34181562:	bf00      	nop
34181564:	56028000 	.word	0x56028000

34181568 <LL_AHB4_GRP1_EnableClock>:
{
34181568:	b480      	push	{r7}
3418156a:	b085      	sub	sp, #20
3418156c:	af00      	add	r7, sp, #0
3418156e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34181570:	4a07      	ldr	r2, [pc, #28]	@ (34181590 <LL_AHB4_GRP1_EnableClock+0x28>)
34181572:	687b      	ldr	r3, [r7, #4]
34181574:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34181578:	4b05      	ldr	r3, [pc, #20]	@ (34181590 <LL_AHB4_GRP1_EnableClock+0x28>)
3418157a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
3418157e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34181580:	68fb      	ldr	r3, [r7, #12]
}
34181582:	bf00      	nop
34181584:	3714      	adds	r7, #20
34181586:	46bd      	mov	sp, r7
34181588:	f85d 7b04 	ldr.w	r7, [sp], #4
3418158c:	4770      	bx	lr
3418158e:	bf00      	nop
34181590:	56028000 	.word	0x56028000

34181594 <LL_AHB5_GRP1_EnableClock>:
{
34181594:	b480      	push	{r7}
34181596:	b085      	sub	sp, #20
34181598:	af00      	add	r7, sp, #0
3418159a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB5ENSR, Periphs);
3418159c:	4a07      	ldr	r2, [pc, #28]	@ (341815bc <LL_AHB5_GRP1_EnableClock+0x28>)
3418159e:	687b      	ldr	r3, [r7, #4]
341815a0:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
341815a4:	4b05      	ldr	r3, [pc, #20]	@ (341815bc <LL_AHB5_GRP1_EnableClock+0x28>)
341815a6:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
341815aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341815ac:	68fb      	ldr	r3, [r7, #12]
}
341815ae:	bf00      	nop
341815b0:	3714      	adds	r7, #20
341815b2:	46bd      	mov	sp, r7
341815b4:	f85d 7b04 	ldr.w	r7, [sp], #4
341815b8:	4770      	bx	lr
341815ba:	bf00      	nop
341815bc:	56028000 	.word	0x56028000

341815c0 <LL_APB1_GRP1_EnableClock>:
{
341815c0:	b480      	push	{r7}
341815c2:	b085      	sub	sp, #20
341815c4:	af00      	add	r7, sp, #0
341815c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->APB1ENSR1, Periphs);
341815c8:	4a07      	ldr	r2, [pc, #28]	@ (341815e8 <LL_APB1_GRP1_EnableClock+0x28>)
341815ca:	687b      	ldr	r3, [r7, #4]
341815cc:	f8c2 3a64 	str.w	r3, [r2, #2660]	@ 0xa64
  tmpreg = READ_REG(RCC->APB1ENR1);
341815d0:	4b05      	ldr	r3, [pc, #20]	@ (341815e8 <LL_APB1_GRP1_EnableClock+0x28>)
341815d2:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
341815d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341815d8:	68fb      	ldr	r3, [r7, #12]
}
341815da:	bf00      	nop
341815dc:	3714      	adds	r7, #20
341815de:	46bd      	mov	sp, r7
341815e0:	f85d 7b04 	ldr.w	r7, [sp], #4
341815e4:	4770      	bx	lr
341815e6:	bf00      	nop
341815e8:	56028000 	.word	0x56028000

341815ec <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
  *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
341815ec:	b480      	push	{r7}
341815ee:	b085      	sub	sp, #20
341815f0:	af00      	add	r7, sp, #0
341815f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB2ENSR, Periphs);
341815f4:	4a07      	ldr	r2, [pc, #28]	@ (34181614 <LL_APB2_GRP1_EnableClock+0x28>)
341815f6:	687b      	ldr	r3, [r7, #4]
341815f8:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB2ENR);
341815fc:	4b05      	ldr	r3, [pc, #20]	@ (34181614 <LL_APB2_GRP1_EnableClock+0x28>)
341815fe:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
34181602:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34181604:	68fb      	ldr	r3, [r7, #12]
}
34181606:	bf00      	nop
34181608:	3714      	adds	r7, #20
3418160a:	46bd      	mov	sp, r7
3418160c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181610:	4770      	bx	lr
34181612:	bf00      	nop
34181614:	56028000 	.word	0x56028000

34181618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34181618:	b580      	push	{r7, lr}
3418161a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_PWREx_EnableVddA();
3418161c:	f002 fee0 	bl	341843e0 <HAL_PWREx_EnableVddA>

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO2();
34181620:	f002 fe9e 	bl	34184360 <HAL_PWREx_EnableVddIO2>

  HAL_PWREx_EnableVddIO3();
34181624:	f002 feac 	bl	34184380 <HAL_PWREx_EnableVddIO3>

  HAL_PWREx_EnableVddIO4();
34181628:	f002 feba 	bl	341843a0 <HAL_PWREx_EnableVddIO4>

  HAL_PWREx_EnableVddIO5();
3418162c:	f002 fec8 	bl	341843c0 <HAL_PWREx_EnableVddIO5>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
34181630:	bf00      	nop
34181632:	bd80      	pop	{r7, pc}

34181634 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
34181634:	b580      	push	{r7, lr}
34181636:	b0ec      	sub	sp, #432	@ 0x1b0
34181638:	af00      	add	r7, sp, #0
3418163a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418163e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181642:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34181644:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181648:	2200      	movs	r2, #0
3418164a:	601a      	str	r2, [r3, #0]
3418164c:	605a      	str	r2, [r3, #4]
3418164e:	609a      	str	r2, [r3, #8]
34181650:	60da      	str	r2, [r3, #12]
34181652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181654:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181658:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
3418165c:	4618      	mov	r0, r3
3418165e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181662:	461a      	mov	r2, r3
34181664:	2100      	movs	r1, #0
34181666:	f00f ff3f 	bl	341914e8 <memset>
  if(hadc->Instance==ADC1)
3418166a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418166e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181672:	681b      	ldr	r3, [r3, #0]
34181674:	681b      	ldr	r3, [r3, #0]
34181676:	4a20      	ldr	r2, [pc, #128]	@ (341816f8 <HAL_ADC_MspInit+0xc4>)
34181678:	4293      	cmp	r3, r2
3418167a:	d137      	bne.n	341816ec <HAL_ADC_MspInit+0xb8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
3418167c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181680:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181684:	f04f 0201 	mov.w	r2, #1
34181688:	f04f 0300 	mov.w	r3, #0
3418168c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_HCLK;
34181690:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181694:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181698:	2200      	movs	r2, #0
3418169a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    PeriphClkInitStruct.AdcDivider = 2;
3418169e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341816a2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
341816a6:	2202      	movs	r2, #2
341816a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
341816ac:	f107 0308 	add.w	r3, r7, #8
341816b0:	4618      	mov	r0, r3
341816b2:	f005 fe81 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
341816b6:	4603      	mov	r3, r0
341816b8:	2b00      	cmp	r3, #0
341816ba:	d001      	beq.n	341816c0 <HAL_ADC_MspInit+0x8c>
    {
      Error_Handler();
341816bc:	f7ff ff22 	bl	34181504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
341816c0:	2020      	movs	r0, #32
341816c2:	f7ff ff25 	bl	34181510 <LL_AHB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
341816c6:	2001      	movs	r0, #1
341816c8:	f7ff ff4e 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA11     ------> ADC1_INP12
    */
    GPIO_InitStruct.Pin = UCPD1_VSENSE_Pin;
341816cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
341816d0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
341816d4:	2303      	movs	r3, #3
341816d6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
341816da:	2300      	movs	r3, #0
341816dc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    HAL_GPIO_Init(UCPD1_VSENSE_GPIO_Port, &GPIO_InitStruct);
341816e0:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341816e4:	4619      	mov	r1, r3
341816e6:	4805      	ldr	r0, [pc, #20]	@ (341816fc <HAL_ADC_MspInit+0xc8>)
341816e8:	f002 f8fc 	bl	341838e4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
341816ec:	bf00      	nop
341816ee:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
341816f2:	46bd      	mov	sp, r7
341816f4:	bd80      	pop	{r7, pc}
341816f6:	bf00      	nop
341816f8:	50022000 	.word	0x50022000
341816fc:	56020000 	.word	0x56020000

34181700 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
34181700:	b580      	push	{r7, lr}
34181702:	b0ec      	sub	sp, #432	@ 0x1b0
34181704:	af00      	add	r7, sp, #0
34181706:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418170a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
3418170e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34181710:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181714:	2200      	movs	r2, #0
34181716:	601a      	str	r2, [r3, #0]
34181718:	605a      	str	r2, [r3, #4]
3418171a:	609a      	str	r2, [r3, #8]
3418171c:	60da      	str	r2, [r3, #12]
3418171e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181720:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181724:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181728:	4618      	mov	r0, r3
3418172a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
3418172e:	461a      	mov	r2, r3
34181730:	2100      	movs	r1, #0
34181732:	f00f fed9 	bl	341914e8 <memset>
  if(hi2c->Instance==I2C1)
34181736:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418173a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
3418173e:	681b      	ldr	r3, [r3, #0]
34181740:	681b      	ldr	r3, [r3, #0]
34181742:	4a4d      	ldr	r2, [pc, #308]	@ (34181878 <HAL_I2C_MspInit+0x178>)
34181744:	4293      	cmp	r3, r2
34181746:	d150      	bne.n	341817ea <HAL_I2C_MspInit+0xea>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
34181748:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418174c:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181750:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34181754:	f04f 0300 	mov.w	r3, #0
34181758:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
3418175c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181760:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181764:	4a45      	ldr	r2, [pc, #276]	@ (3418187c <HAL_I2C_MspInit+0x17c>)
34181766:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
3418176a:	f107 0308 	add.w	r3, r7, #8
3418176e:	4618      	mov	r0, r3
34181770:	f005 fe22 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181774:	4603      	mov	r3, r0
34181776:	2b00      	cmp	r3, #0
34181778:	d001      	beq.n	3418177e <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
3418177a:	f7ff fec3 	bl	34181504 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
3418177e:	2004      	movs	r0, #4
34181780:	f7ff fef2 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    __HAL_RCC_GPIOH_CLK_ENABLE();
34181784:	2080      	movs	r0, #128	@ 0x80
34181786:	f7ff feef 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PC1     ------> I2C1_SDA
    PH9     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
3418178a:	2302      	movs	r3, #2
3418178c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
34181790:	2312      	movs	r3, #18
34181792:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181796:	2300      	movs	r3, #0
34181798:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
3418179c:	2300      	movs	r3, #0
3418179e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
341817a2:	2304      	movs	r3, #4
341817a4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
341817a8:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341817ac:	4619      	mov	r1, r3
341817ae:	4834      	ldr	r0, [pc, #208]	@ (34181880 <HAL_I2C_MspInit+0x180>)
341817b0:	f002 f898 	bl	341838e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
341817b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
341817b8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
341817bc:	2312      	movs	r3, #18
341817be:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
341817c2:	2300      	movs	r3, #0
341817c4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
341817c8:	2300      	movs	r3, #0
341817ca:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
341817ce:	2304      	movs	r3, #4
341817d0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
341817d4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341817d8:	4619      	mov	r1, r3
341817da:	482a      	ldr	r0, [pc, #168]	@ (34181884 <HAL_I2C_MspInit+0x184>)
341817dc:	f002 f882 	bl	341838e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
341817e0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
341817e4:	f7ff feec 	bl	341815c0 <LL_APB1_GRP1_EnableClock>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
341817e8:	e040      	b.n	3418186c <HAL_I2C_MspInit+0x16c>
  else if(hi2c->Instance==I2C2)
341817ea:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341817ee:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341817f2:	681b      	ldr	r3, [r3, #0]
341817f4:	681b      	ldr	r3, [r3, #0]
341817f6:	4a24      	ldr	r2, [pc, #144]	@ (34181888 <HAL_I2C_MspInit+0x188>)
341817f8:	4293      	cmp	r3, r2
341817fa:	d137      	bne.n	3418186c <HAL_I2C_MspInit+0x16c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
341817fc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181800:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181804:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34181808:	f04f 0300 	mov.w	r3, #0
3418180c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
34181810:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181814:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181818:	4a1c      	ldr	r2, [pc, #112]	@ (3418188c <HAL_I2C_MspInit+0x18c>)
3418181a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
3418181e:	f107 0308 	add.w	r3, r7, #8
34181822:	4618      	mov	r0, r3
34181824:	f005 fdc8 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181828:	4603      	mov	r3, r0
3418182a:	2b00      	cmp	r3, #0
3418182c:	d001      	beq.n	34181832 <HAL_I2C_MspInit+0x132>
      Error_Handler();
3418182e:	f7ff fe69 	bl	34181504 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
34181832:	2008      	movs	r0, #8
34181834:	f7ff fe98 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin|I2C2_SCL_Pin;
34181838:	f244 0310 	movw	r3, #16400	@ 0x4010
3418183c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
34181840:	2312      	movs	r3, #18
34181842:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181846:	2300      	movs	r3, #0
34181848:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
3418184c:	2300      	movs	r3, #0
3418184e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
34181852:	2304      	movs	r3, #4
34181854:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
34181858:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
3418185c:	4619      	mov	r1, r3
3418185e:	480c      	ldr	r0, [pc, #48]	@ (34181890 <HAL_I2C_MspInit+0x190>)
34181860:	f002 f840 	bl	341838e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
34181864:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
34181868:	f7ff feaa 	bl	341815c0 <LL_APB1_GRP1_EnableClock>
}
3418186c:	bf00      	nop
3418186e:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34181872:	46bd      	mov	sp, r7
34181874:	bd80      	pop	{r7, pc}
34181876:	bf00      	nop
34181878:	50005400 	.word	0x50005400
3418187c:	0700000c 	.word	0x0700000c
34181880:	56020800 	.word	0x56020800
34181884:	56021c00 	.word	0x56021c00
34181888:	50005800 	.word	0x50005800
3418188c:	0700040c 	.word	0x0700040c
34181890:	56020c00 	.word	0x56020c00

34181894 <HAL_MDF_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmdf: MDF handle pointer
  * @retval None
  */
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
34181894:	b580      	push	{r7, lr}
34181896:	b0ec      	sub	sp, #432	@ 0x1b0
34181898:	af00      	add	r7, sp, #0
3418189a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418189e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341818a2:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
341818a4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341818a8:	2200      	movs	r2, #0
341818aa:	601a      	str	r2, [r3, #0]
341818ac:	605a      	str	r2, [r3, #4]
341818ae:	609a      	str	r2, [r3, #8]
341818b0:	60da      	str	r2, [r3, #12]
341818b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
341818b4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341818b8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
341818bc:	4618      	mov	r0, r3
341818be:	f44f 73c8 	mov.w	r3, #400	@ 0x190
341818c2:	461a      	mov	r2, r3
341818c4:	2100      	movs	r1, #0
341818c6:	f00f fe0f 	bl	341914e8 <memset>
  if(IS_MDF_INSTANCE(hmdf->Instance))
341818ca:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341818ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341818d2:	681b      	ldr	r3, [r3, #0]
341818d4:	681b      	ldr	r3, [r3, #0]
341818d6:	4a36      	ldr	r2, [pc, #216]	@ (341819b0 <HAL_MDF_MspInit+0x11c>)
341818d8:	4293      	cmp	r3, r2
341818da:	d02c      	beq.n	34181936 <HAL_MDF_MspInit+0xa2>
341818dc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341818e0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341818e4:	681b      	ldr	r3, [r3, #0]
341818e6:	681b      	ldr	r3, [r3, #0]
341818e8:	4a32      	ldr	r2, [pc, #200]	@ (341819b4 <HAL_MDF_MspInit+0x120>)
341818ea:	4293      	cmp	r3, r2
341818ec:	d023      	beq.n	34181936 <HAL_MDF_MspInit+0xa2>
341818ee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341818f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341818f6:	681b      	ldr	r3, [r3, #0]
341818f8:	681b      	ldr	r3, [r3, #0]
341818fa:	4a2f      	ldr	r2, [pc, #188]	@ (341819b8 <HAL_MDF_MspInit+0x124>)
341818fc:	4293      	cmp	r3, r2
341818fe:	d01a      	beq.n	34181936 <HAL_MDF_MspInit+0xa2>
34181900:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181904:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181908:	681b      	ldr	r3, [r3, #0]
3418190a:	681b      	ldr	r3, [r3, #0]
3418190c:	4a2b      	ldr	r2, [pc, #172]	@ (341819bc <HAL_MDF_MspInit+0x128>)
3418190e:	4293      	cmp	r3, r2
34181910:	d011      	beq.n	34181936 <HAL_MDF_MspInit+0xa2>
34181912:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181916:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
3418191a:	681b      	ldr	r3, [r3, #0]
3418191c:	681b      	ldr	r3, [r3, #0]
3418191e:	4a28      	ldr	r2, [pc, #160]	@ (341819c0 <HAL_MDF_MspInit+0x12c>)
34181920:	4293      	cmp	r3, r2
34181922:	d008      	beq.n	34181936 <HAL_MDF_MspInit+0xa2>
34181924:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181928:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
3418192c:	681b      	ldr	r3, [r3, #0]
3418192e:	681b      	ldr	r3, [r3, #0]
34181930:	4a24      	ldr	r2, [pc, #144]	@ (341819c4 <HAL_MDF_MspInit+0x130>)
34181932:	4293      	cmp	r3, r2
34181934:	d137      	bne.n	341819a6 <HAL_MDF_MspInit+0x112>

    /* USER CODE END MDF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_MDF1;
34181936:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418193a:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
3418193e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
34181942:	f04f 0300 	mov.w	r3, #0
34181946:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Mdf1ClockSelection = RCC_MDF1CLKSOURCE_HCLK;
3418194a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418194e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181952:	2200      	movs	r2, #0
34181954:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181958:	f107 0308 	add.w	r3, r7, #8
3418195c:	4618      	mov	r0, r3
3418195e:	f005 fd2b 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181962:	4603      	mov	r3, r0
34181964:	2b00      	cmp	r3, #0
34181966:	d001      	beq.n	3418196c <HAL_MDF_MspInit+0xd8>
    {
      Error_Handler();
34181968:	f7ff fdcc 	bl	34181504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_MDF1_CLK_ENABLE();
3418196c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
34181970:	f7ff fde4 	bl	3418153c <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOE_CLK_ENABLE();
34181974:	2010      	movs	r0, #16
34181976:	f7ff fdf7 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    /**MDF1 GPIO Configuration
    PE8     ------> MDF1_SDI0
    PE7     ------> MDF1_CKI0
    PE2     ------> MDF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_D1_Pin|GPIO_PIN_7|MIC_CK_Pin;
3418197a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
3418197e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181982:	2302      	movs	r3, #2
34181984:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181988:	2300      	movs	r3, #0
3418198a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
3418198e:	2300      	movs	r3, #0
34181990:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF4_MDF1;
34181994:	2304      	movs	r3, #4
34181996:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
3418199a:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
3418199e:	4619      	mov	r1, r3
341819a0:	4809      	ldr	r0, [pc, #36]	@ (341819c8 <HAL_MDF_MspInit+0x134>)
341819a2:	f001 ff9f 	bl	341838e4 <HAL_GPIO_Init>

    /* USER CODE END MDF1_MspInit 1 */

  }

}
341819a6:	bf00      	nop
341819a8:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
341819ac:	46bd      	mov	sp, r7
341819ae:	bd80      	pop	{r7, pc}
341819b0:	52025080 	.word	0x52025080
341819b4:	52025100 	.word	0x52025100
341819b8:	52025180 	.word	0x52025180
341819bc:	52025200 	.word	0x52025200
341819c0:	52025280 	.word	0x52025280
341819c4:	52025300 	.word	0x52025300
341819c8:	56021000 	.word	0x56021000

341819cc <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
341819cc:	b580      	push	{r7, lr}
341819ce:	b0ec      	sub	sp, #432	@ 0x1b0
341819d0:	af00      	add	r7, sp, #0
341819d2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341819d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341819da:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
341819dc:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341819e0:	2200      	movs	r2, #0
341819e2:	601a      	str	r2, [r3, #0]
341819e4:	605a      	str	r2, [r3, #4]
341819e6:	609a      	str	r2, [r3, #8]
341819e8:	60da      	str	r2, [r3, #12]
341819ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
341819ec:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341819f0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
341819f4:	4618      	mov	r0, r3
341819f6:	f44f 73c8 	mov.w	r3, #400	@ 0x190
341819fa:	461a      	mov	r2, r3
341819fc:	2100      	movs	r1, #0
341819fe:	f00f fd73 	bl	341914e8 <memset>
  if(hsd->Instance==SDMMC2)
34181a02:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181a06:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181a0a:	681b      	ldr	r3, [r3, #0]
34181a0c:	681b      	ldr	r3, [r3, #0]
34181a0e:	4a35      	ldr	r2, [pc, #212]	@ (34181ae4 <HAL_SD_MspInit+0x118>)
34181a10:	4293      	cmp	r3, r2
34181a12:	d162      	bne.n	34181ada <HAL_SD_MspInit+0x10e>

    /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC2;
34181a14:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181a18:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181a1c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
34181a20:	f04f 0300 	mov.w	r3, #0
34181a24:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_HCLK;
34181a28:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181a2c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181a30:	4a2d      	ldr	r2, [pc, #180]	@ (34181ae8 <HAL_SD_MspInit+0x11c>)
34181a32:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181a36:	f107 0308 	add.w	r3, r7, #8
34181a3a:	4618      	mov	r0, r3
34181a3c:	f005 fcbc 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181a40:	4603      	mov	r3, r0
34181a42:	2b00      	cmp	r3, #0
34181a44:	d001      	beq.n	34181a4a <HAL_SD_MspInit+0x7e>
    {
      Error_Handler();
34181a46:	f7ff fd5d 	bl	34181504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
34181a4a:	2080      	movs	r0, #128	@ 0x80
34181a4c:	f7ff fda2 	bl	34181594 <LL_AHB5_GRP1_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
34181a50:	2004      	movs	r0, #4
34181a52:	f7ff fd89 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    __HAL_RCC_GPIOE_CLK_ENABLE();
34181a56:	2010      	movs	r0, #16
34181a58:	f7ff fd86 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    PC0     ------> SDMMC2_D2
    PC2     ------> SDMMC2_CK
    PE4     ------> SDMMC2_D3
    PC3     ------> SDMMC2_CMD
    */
    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_CMD_Pin;
34181a5c:	2339      	movs	r3, #57	@ 0x39
34181a5e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181a62:	2302      	movs	r3, #2
34181a64:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181a68:	2300      	movs	r3, #0
34181a6a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
34181a6e:	2301      	movs	r3, #1
34181a70:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
34181a74:	230b      	movs	r3, #11
34181a76:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
34181a7a:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181a7e:	4619      	mov	r1, r3
34181a80:	481a      	ldr	r0, [pc, #104]	@ (34181aec <HAL_SD_MspInit+0x120>)
34181a82:	f001 ff2f 	bl	341838e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CK_Pin;
34181a86:	2304      	movs	r3, #4
34181a88:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181a8c:	2302      	movs	r3, #2
34181a8e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181a92:	2300      	movs	r3, #0
34181a94:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34181a98:	2303      	movs	r3, #3
34181a9a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
34181a9e:	230b      	movs	r3, #11
34181aa0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(SD_CK_GPIO_Port, &GPIO_InitStruct);
34181aa4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181aa8:	4619      	mov	r1, r3
34181aaa:	4810      	ldr	r0, [pc, #64]	@ (34181aec <HAL_SD_MspInit+0x120>)
34181aac:	f001 ff1a 	bl	341838e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D3_Pin;
34181ab0:	2310      	movs	r3, #16
34181ab2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181ab6:	2302      	movs	r3, #2
34181ab8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181abc:	2300      	movs	r3, #0
34181abe:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
34181ac2:	2301      	movs	r3, #1
34181ac4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
34181ac8:	230b      	movs	r3, #11
34181aca:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(SD_D3_GPIO_Port, &GPIO_InitStruct);
34181ace:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181ad2:	4619      	mov	r1, r3
34181ad4:	4806      	ldr	r0, [pc, #24]	@ (34181af0 <HAL_SD_MspInit+0x124>)
34181ad6:	f001 ff05 	bl	341838e4 <HAL_GPIO_Init>

    /* USER CODE END SDMMC2_MspInit 1 */

  }

}
34181ada:	bf00      	nop
34181adc:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34181ae0:	46bd      	mov	sp, r7
34181ae2:	bd80      	pop	{r7, pc}
34181ae4:	58026800 	.word	0x58026800
34181ae8:	0300041c 	.word	0x0300041c
34181aec:	56020800 	.word	0x56020800
34181af0:	56021000 	.word	0x56021000

34181af4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
34181af4:	b580      	push	{r7, lr}
34181af6:	b0ec      	sub	sp, #432	@ 0x1b0
34181af8:	af00      	add	r7, sp, #0
34181afa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181afe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181b02:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34181b04:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181b08:	2200      	movs	r2, #0
34181b0a:	601a      	str	r2, [r3, #0]
34181b0c:	605a      	str	r2, [r3, #4]
34181b0e:	609a      	str	r2, [r3, #8]
34181b10:	60da      	str	r2, [r3, #12]
34181b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181b14:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181b18:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181b1c:	4618      	mov	r0, r3
34181b1e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181b22:	461a      	mov	r2, r3
34181b24:	2100      	movs	r1, #0
34181b26:	f00f fcdf 	bl	341914e8 <memset>
  if(huart->Instance==USART1)
34181b2a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181b2e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181b32:	681b      	ldr	r3, [r3, #0]
34181b34:	681b      	ldr	r3, [r3, #0]
34181b36:	4a1f      	ldr	r2, [pc, #124]	@ (34181bb4 <HAL_UART_MspInit+0xc0>)
34181b38:	4293      	cmp	r3, r2
34181b3a:	d135      	bne.n	34181ba8 <HAL_UART_MspInit+0xb4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
34181b3c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181b40:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181b44:	f04f 0200 	mov.w	r2, #0
34181b48:	f44f 7380 	mov.w	r3, #256	@ 0x100
34181b4c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_CLKP;
34181b50:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181b54:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181b58:	4a17      	ldr	r2, [pc, #92]	@ (34181bb8 <HAL_UART_MspInit+0xc4>)
34181b5a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181b5e:	f107 0308 	add.w	r3, r7, #8
34181b62:	4618      	mov	r0, r3
34181b64:	f005 fc28 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181b68:	4603      	mov	r3, r0
34181b6a:	2b00      	cmp	r3, #0
34181b6c:	d001      	beq.n	34181b72 <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
34181b6e:	f7ff fcc9 	bl	34181504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
34181b72:	2010      	movs	r0, #16
34181b74:	f7ff fd3a 	bl	341815ec <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOE_CLK_ENABLE();
34181b78:	2010      	movs	r0, #16
34181b7a:	f7ff fcf5 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PE5     ------> USART1_TX
    PE6     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
34181b7e:	2360      	movs	r3, #96	@ 0x60
34181b80:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181b84:	2302      	movs	r3, #2
34181b86:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181b8a:	2300      	movs	r3, #0
34181b8c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181b90:	2300      	movs	r3, #0
34181b92:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
34181b96:	2307      	movs	r3, #7
34181b98:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
34181b9c:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181ba0:	4619      	mov	r1, r3
34181ba2:	4806      	ldr	r0, [pc, #24]	@ (34181bbc <HAL_UART_MspInit+0xc8>)
34181ba4:	f001 fe9e 	bl	341838e4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
34181ba8:	bf00      	nop
34181baa:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34181bae:	46bd      	mov	sp, r7
34181bb0:	bd80      	pop	{r7, pc}
34181bb2:	bf00      	nop
34181bb4:	52001000 	.word	0x52001000
34181bb8:	07010030 	.word	0x07010030
34181bbc:	56021000 	.word	0x56021000

34181bc0 <HAL_HCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhcd: HCD handle pointer
  * @retval None
  */
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
34181bc0:	b580      	push	{r7, lr}
34181bc2:	b0e6      	sub	sp, #408	@ 0x198
34181bc4:	af00      	add	r7, sp, #0
34181bc6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181bca:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
34181bce:	6018      	str	r0, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181bd0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181bd4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
34181bd8:	4618      	mov	r0, r3
34181bda:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181bde:	461a      	mov	r2, r3
34181be0:	2100      	movs	r1, #0
34181be2:	f00f fc81 	bl	341914e8 <memset>
  if(hhcd->Instance==USB2_OTG_HS)
34181be6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181bea:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
34181bee:	681b      	ldr	r3, [r3, #0]
34181bf0:	681b      	ldr	r3, [r3, #0]
34181bf2:	4a1a      	ldr	r2, [pc, #104]	@ (34181c5c <HAL_HCD_MspInit+0x9c>)
34181bf4:	4293      	cmp	r3, r2
34181bf6:	d12b      	bne.n	34181c50 <HAL_HCD_MspInit+0x90>

    /* USER CODE END USB2_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USBOTGHS2;
34181bf8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181bfc:	f5a3 71c8 	sub.w	r1, r3, #400	@ 0x190
34181c00:	f04f 0200 	mov.w	r2, #0
34181c04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
34181c08:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.UsbPhy2ClockSelection = RCC_USBPHY2CLKSOURCE_HSE_DIRECT;
34181c0c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181c10:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
34181c14:	4a12      	ldr	r2, [pc, #72]	@ (34181c60 <HAL_HCD_MspInit+0xa0>)
34181c16:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    PeriphClkInitStruct.UsbOtgHs2ClockSelection = RCC_USBOTGHS2CLKSOURCE_OTGPHY2;
34181c1a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
34181c1e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
34181c22:	4a10      	ldr	r2, [pc, #64]	@ (34181c64 <HAL_HCD_MspInit+0xa4>)
34181c24:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181c28:	f107 0308 	add.w	r3, r7, #8
34181c2c:	4618      	mov	r0, r3
34181c2e:	f005 fbc3 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181c32:	4603      	mov	r3, r0
34181c34:	2b00      	cmp	r3, #0
34181c36:	d001      	beq.n	34181c3c <HAL_HCD_MspInit+0x7c>
    {
      Error_Handler();
34181c38:	f7ff fc64 	bl	34181504 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
34181c3c:	f002 fb80 	bl	34184340 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB2_OTG_HS_CLK_ENABLE();
34181c40:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
34181c44:	f7ff fca6 	bl	34181594 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_USB2_OTG_HS_PHY_CLK_ENABLE();
34181c48:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
34181c4c:	f7ff fca2 	bl	34181594 <LL_AHB5_GRP1_EnableClock>

    /* USER CODE END USB2_OTG_HS_MspInit 1 */

  }

}
34181c50:	bf00      	nop
34181c52:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
34181c56:	46bd      	mov	sp, r7
34181c58:	bd80      	pop	{r7, pc}
34181c5a:	bf00      	nop
34181c5c:	58080000 	.word	0x58080000
34181c60:	03031414 	.word	0x03031414
34181c64:	01001814 	.word	0x01001814

34181c68 <HAL_XSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hxspi: XSPI handle pointer
  * @retval None
  */
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
34181c68:	b580      	push	{r7, lr}
34181c6a:	b0ec      	sub	sp, #432	@ 0x1b0
34181c6c:	af00      	add	r7, sp, #0
34181c6e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181c72:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181c76:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34181c78:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181c7c:	2200      	movs	r2, #0
34181c7e:	601a      	str	r2, [r3, #0]
34181c80:	605a      	str	r2, [r3, #4]
34181c82:	609a      	str	r2, [r3, #8]
34181c84:	60da      	str	r2, [r3, #12]
34181c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181c88:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181c8c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181c90:	4618      	mov	r0, r3
34181c92:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181c96:	461a      	mov	r2, r3
34181c98:	2100      	movs	r1, #0
34181c9a:	f00f fc25 	bl	341914e8 <memset>
  if(hxspi->Instance==XSPI1)
34181c9e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181ca2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181ca6:	681b      	ldr	r3, [r3, #0]
34181ca8:	681b      	ldr	r3, [r3, #0]
34181caa:	4a5f      	ldr	r2, [pc, #380]	@ (34181e28 <HAL_XSPI_MspInit+0x1c0>)
34181cac:	4293      	cmp	r3, r2
34181cae:	d166      	bne.n	34181d7e <HAL_XSPI_MspInit+0x116>

    /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
34181cb0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181cb4:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181cb8:	f04f 0200 	mov.w	r2, #0
34181cbc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34181cc0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34181cc4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181cc8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181ccc:	4a57      	ldr	r2, [pc, #348]	@ (34181e2c <HAL_XSPI_MspInit+0x1c4>)
34181cce:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181cd2:	f107 0308 	add.w	r3, r7, #8
34181cd6:	4618      	mov	r0, r3
34181cd8:	f005 fb6e 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181cdc:	4603      	mov	r3, r0
34181cde:	2b00      	cmp	r3, #0
34181ce0:	d001      	beq.n	34181ce6 <HAL_XSPI_MspInit+0x7e>
    {
      Error_Handler();
34181ce2:	f7ff fc0f 	bl	34181504 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_XSPIM_CLK_ENABLED++;
34181ce6:	4b52      	ldr	r3, [pc, #328]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181ce8:	681b      	ldr	r3, [r3, #0]
34181cea:	3301      	adds	r3, #1
34181cec:	4a50      	ldr	r2, [pc, #320]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181cee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34181cf0:	4b4f      	ldr	r3, [pc, #316]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181cf2:	681b      	ldr	r3, [r3, #0]
34181cf4:	2b01      	cmp	r3, #1
34181cf6:	d103      	bne.n	34181d00 <HAL_XSPI_MspInit+0x98>
      __HAL_RCC_XSPIM_CLK_ENABLE();
34181cf8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34181cfc:	f7ff fc4a 	bl	34181594 <LL_AHB5_GRP1_EnableClock>
    }
    __HAL_RCC_XSPI1_CLK_ENABLE();
34181d00:	2020      	movs	r0, #32
34181d02:	f7ff fc47 	bl	34181594 <LL_AHB5_GRP1_EnableClock>

    __HAL_RCC_GPIOP_CLK_ENABLE();
34181d06:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
34181d0a:	f7ff fc2d 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    __HAL_RCC_GPIOO_CLK_ENABLE();
34181d0e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
34181d12:	f7ff fc29 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    PP10     ------> XSPIM_P1_IO10
    PO4     ------> XSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = HEXASPI_IO_7_Pin|HEXASPI_IO_6_Pin|HEXASPI_IO_0_Pin|HEXASPI_IO_4_Pin
34181d16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
34181d1a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                          |HEXASPI_IO_1_Pin|HEXASPI_IO_15_Pin|HEXASPI_IO_5_Pin|HEXASPI_IO_12_Pin
                          |HEXASPI_IO_3_Pin|HEXASPI_IO_2_Pin|HEXASPI_IO_13_Pin|HEXASPI_IO_11_Pin
                          |HEXASPI_IO_8_Pin|HEXASPI_IO_14_Pin|HEXASPI_IO_9_Pin|HEXASPI_IO_10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181d1e:	2302      	movs	r3, #2
34181d20:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181d24:	2300      	movs	r3, #0
34181d26:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34181d2a:	2303      	movs	r3, #3
34181d2c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34181d30:	2309      	movs	r3, #9
34181d32:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
34181d36:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181d3a:	4619      	mov	r1, r3
34181d3c:	483d      	ldr	r0, [pc, #244]	@ (34181e34 <HAL_XSPI_MspInit+0x1cc>)
34181d3e:	f001 fdd1 	bl	341838e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HEXASPI_DQS0_Pin|HEXASPI_DQS1_Pin|HEXASPI_NCS_Pin|HEXASPI_CLK_Pin;
34181d42:	231d      	movs	r3, #29
34181d44:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181d48:	2302      	movs	r3, #2
34181d4a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181d4e:	2300      	movs	r3, #0
34181d50:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34181d54:	2303      	movs	r3, #3
34181d56:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34181d5a:	2309      	movs	r3, #9
34181d5c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
34181d60:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181d64:	4619      	mov	r1, r3
34181d66:	4834      	ldr	r0, [pc, #208]	@ (34181e38 <HAL_XSPI_MspInit+0x1d0>)
34181d68:	f001 fdbc 	bl	341838e4 <HAL_GPIO_Init>

    /* XSPI1 interrupt Init */
    HAL_NVIC_SetPriority(XSPI1_IRQn, 0, 0);
34181d6c:	2200      	movs	r2, #0
34181d6e:	2100      	movs	r1, #0
34181d70:	20aa      	movs	r0, #170	@ 0xaa
34181d72:	f001 fcf4 	bl	3418375e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(XSPI1_IRQn);
34181d76:	20aa      	movs	r0, #170	@ 0xaa
34181d78:	f001 fd0e 	bl	34183798 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN XSPI2_MspInit 1 */

    /* USER CODE END XSPI2_MspInit 1 */
  }

}
34181d7c:	e04e      	b.n	34181e1c <HAL_XSPI_MspInit+0x1b4>
  else if(hxspi->Instance==XSPI2)
34181d7e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181d82:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181d86:	681b      	ldr	r3, [r3, #0]
34181d88:	681b      	ldr	r3, [r3, #0]
34181d8a:	4a2c      	ldr	r2, [pc, #176]	@ (34181e3c <HAL_XSPI_MspInit+0x1d4>)
34181d8c:	4293      	cmp	r3, r2
34181d8e:	d145      	bne.n	34181e1c <HAL_XSPI_MspInit+0x1b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
34181d90:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181d94:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181d98:	f04f 0200 	mov.w	r2, #0
34181d9c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
34181da0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34181da4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181da8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181dac:	4a24      	ldr	r2, [pc, #144]	@ (34181e40 <HAL_XSPI_MspInit+0x1d8>)
34181dae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181db2:	f107 0308 	add.w	r3, r7, #8
34181db6:	4618      	mov	r0, r3
34181db8:	f005 fafe 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181dbc:	4603      	mov	r3, r0
34181dbe:	2b00      	cmp	r3, #0
34181dc0:	d001      	beq.n	34181dc6 <HAL_XSPI_MspInit+0x15e>
      Error_Handler();
34181dc2:	f7ff fb9f 	bl	34181504 <Error_Handler>
    HAL_RCC_XSPIM_CLK_ENABLED++;
34181dc6:	4b1a      	ldr	r3, [pc, #104]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181dc8:	681b      	ldr	r3, [r3, #0]
34181dca:	3301      	adds	r3, #1
34181dcc:	4a18      	ldr	r2, [pc, #96]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181dce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34181dd0:	4b17      	ldr	r3, [pc, #92]	@ (34181e30 <HAL_XSPI_MspInit+0x1c8>)
34181dd2:	681b      	ldr	r3, [r3, #0]
34181dd4:	2b01      	cmp	r3, #1
34181dd6:	d103      	bne.n	34181de0 <HAL_XSPI_MspInit+0x178>
      __HAL_RCC_XSPIM_CLK_ENABLE();
34181dd8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34181ddc:	f7ff fbda 	bl	34181594 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_XSPI2_CLK_ENABLE();
34181de0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34181de4:	f7ff fbd6 	bl	34181594 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_GPION_CLK_ENABLE();
34181de8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34181dec:	f7ff fbbc 	bl	34181568 <LL_AHB4_GRP1_EnableClock>
    GPIO_InitStruct.Pin = OCTOSPI_IO2_Pin|OCTOSPI_CLK_Pin|OCTOSPI_IO4_Pin|OCTOSPI_DQS_Pin
34181df0:	f640 737f 	movw	r3, #3967	@ 0xf7f
34181df4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181df8:	2302      	movs	r3, #2
34181dfa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181dfe:	2300      	movs	r3, #0
34181e00:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34181e04:	2303      	movs	r3, #3
34181e06:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
34181e0a:	2309      	movs	r3, #9
34181e0c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
34181e10:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181e14:	4619      	mov	r1, r3
34181e16:	480b      	ldr	r0, [pc, #44]	@ (34181e44 <HAL_XSPI_MspInit+0x1dc>)
34181e18:	f001 fd64 	bl	341838e4 <HAL_GPIO_Init>
}
34181e1c:	bf00      	nop
34181e1e:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34181e22:	46bd      	mov	sp, r7
34181e24:	bd80      	pop	{r7, pc}
34181e26:	bf00      	nop
34181e28:	58025000 	.word	0x58025000
34181e2c:	03000014 	.word	0x03000014
34181e30:	341c091c 	.word	0x341c091c
34181e34:	56023c00 	.word	0x56023c00
34181e38:	56023800 	.word	0x56023800
34181e3c:	5802a000 	.word	0x5802a000
34181e40:	03000414 	.word	0x03000414
34181e44:	56023400 	.word	0x56023400

34181e48 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
34181e48:	b580      	push	{r7, lr}
34181e4a:	b0ec      	sub	sp, #432	@ 0x1b0
34181e4c:	af00      	add	r7, sp, #0
34181e4e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181e52:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181e56:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181e58:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181e5c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181e60:	4618      	mov	r0, r3
34181e62:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181e66:	461a      	mov	r2, r3
34181e68:	2100      	movs	r1, #0
34181e6a:	f00f fb3d 	bl	341914e8 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
34181e6e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181e72:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181e76:	681b      	ldr	r3, [r3, #0]
34181e78:	681b      	ldr	r3, [r3, #0]
34181e7a:	4a50      	ldr	r2, [pc, #320]	@ (34181fbc <HAL_SAI_MspInit+0x174>)
34181e7c:	4293      	cmp	r3, r2
34181e7e:	d151      	bne.n	34181f24 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
34181e80:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181e84:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34181e8c:	f04f 0300 	mov.w	r3, #0
34181e90:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PCLK2;
34181e94:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181e98:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181e9c:	4a48      	ldr	r2, [pc, #288]	@ (34181fc0 <HAL_SAI_MspInit+0x178>)
34181e9e:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181ea2:	f107 0308 	add.w	r3, r7, #8
34181ea6:	4618      	mov	r0, r3
34181ea8:	f005 fa86 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181eac:	4603      	mov	r3, r0
34181eae:	2b00      	cmp	r3, #0
34181eb0:	d001      	beq.n	34181eb6 <HAL_SAI_MspInit+0x6e>
    {
      Error_Handler();
34181eb2:	f7ff fb27 	bl	34181504 <Error_Handler>
    }

    if (SAI1_client == 0)
34181eb6:	4b43      	ldr	r3, [pc, #268]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181eb8:	681b      	ldr	r3, [r3, #0]
34181eba:	2b00      	cmp	r3, #0
34181ebc:	d103      	bne.n	34181ec6 <HAL_SAI_MspInit+0x7e>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
34181ebe:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
34181ec2:	f7ff fb93 	bl	341815ec <LL_APB2_GRP1_EnableClock>
    }
    SAI1_client ++;
34181ec6:	4b3f      	ldr	r3, [pc, #252]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181ec8:	681b      	ldr	r3, [r3, #0]
34181eca:	3301      	adds	r3, #1
34181ecc:	4a3d      	ldr	r2, [pc, #244]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181ece:	6013      	str	r3, [r2, #0]
    PB0     ------> SAI1_FS_A
    PB7     ------> SAI1_SD_A
    PB6     ------> SAI1_SCK_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = SAI1_FS_A_Pin|SAI1_SD_A_Pin|SAI1_CLK_A_Pin;
34181ed0:	23c1      	movs	r3, #193	@ 0xc1
34181ed2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181ed6:	2302      	movs	r3, #2
34181ed8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181edc:	2300      	movs	r3, #0
34181ede:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181ee2:	2300      	movs	r3, #0
34181ee4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
34181ee8:	2306      	movs	r3, #6
34181eea:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
34181eee:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181ef2:	4619      	mov	r1, r3
34181ef4:	4834      	ldr	r0, [pc, #208]	@ (34181fc8 <HAL_SAI_MspInit+0x180>)
34181ef6:	f001 fcf5 	bl	341838e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCLK_A_Pin;
34181efa:	2380      	movs	r3, #128	@ 0x80
34181efc:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181f00:	2302      	movs	r3, #2
34181f02:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181f06:	2300      	movs	r3, #0
34181f08:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181f0c:	2300      	movs	r3, #0
34181f0e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
34181f12:	2306      	movs	r3, #6
34181f14:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(SAI1_MCLK_A_GPIO_Port, &GPIO_InitStruct);
34181f18:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181f1c:	4619      	mov	r1, r3
34181f1e:	482b      	ldr	r0, [pc, #172]	@ (34181fcc <HAL_SAI_MspInit+0x184>)
34181f20:	f001 fce0 	bl	341838e4 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
34181f24:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181f28:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181f2c:	681b      	ldr	r3, [r3, #0]
34181f2e:	681b      	ldr	r3, [r3, #0]
34181f30:	4a27      	ldr	r2, [pc, #156]	@ (34181fd0 <HAL_SAI_MspInit+0x188>)
34181f32:	4293      	cmp	r3, r2
34181f34:	d13c      	bne.n	34181fb0 <HAL_SAI_MspInit+0x168>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
34181f36:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181f3a:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34181f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34181f42:	f04f 0300 	mov.w	r3, #0
34181f46:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PCLK2;
34181f4a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181f4e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181f52:	4a1b      	ldr	r2, [pc, #108]	@ (34181fc0 <HAL_SAI_MspInit+0x178>)
34181f54:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181f58:	f107 0308 	add.w	r3, r7, #8
34181f5c:	4618      	mov	r0, r3
34181f5e:	f005 fa2b 	bl	341873b8 <HAL_RCCEx_PeriphCLKConfig>
34181f62:	4603      	mov	r3, r0
34181f64:	2b00      	cmp	r3, #0
34181f66:	d001      	beq.n	34181f6c <HAL_SAI_MspInit+0x124>
    {
      Error_Handler();
34181f68:	f7ff facc 	bl	34181504 <Error_Handler>
    }

      if (SAI1_client == 0)
34181f6c:	4b15      	ldr	r3, [pc, #84]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181f6e:	681b      	ldr	r3, [r3, #0]
34181f70:	2b00      	cmp	r3, #0
34181f72:	d103      	bne.n	34181f7c <HAL_SAI_MspInit+0x134>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
34181f74:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
34181f78:	f7ff fb38 	bl	341815ec <LL_APB2_GRP1_EnableClock>
      }
    SAI1_client ++;
34181f7c:	4b11      	ldr	r3, [pc, #68]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181f7e:	681b      	ldr	r3, [r3, #0]
34181f80:	3301      	adds	r3, #1
34181f82:	4a10      	ldr	r2, [pc, #64]	@ (34181fc4 <HAL_SAI_MspInit+0x17c>)
34181f84:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SD_B_Pin;
34181f86:	2308      	movs	r3, #8
34181f88:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34181f8c:	2302      	movs	r3, #2
34181f8e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181f92:	2300      	movs	r3, #0
34181f94:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
34181f98:	2300      	movs	r3, #0
34181f9a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
34181f9e:	2306      	movs	r3, #6
34181fa0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(SAI1_SD_B_GPIO_Port, &GPIO_InitStruct);
34181fa4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181fa8:	4619      	mov	r1, r3
34181faa:	480a      	ldr	r0, [pc, #40]	@ (34181fd4 <HAL_SAI_MspInit+0x18c>)
34181fac:	f001 fc9a 	bl	341838e4 <HAL_GPIO_Init>

    }
}
34181fb0:	bf00      	nop
34181fb2:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34181fb6:	46bd      	mov	sp, r7
34181fb8:	bd80      	pop	{r7, pc}
34181fba:	bf00      	nop
34181fbc:	52005804 	.word	0x52005804
34181fc0:	07001418 	.word	0x07001418
34181fc4:	341c0920 	.word	0x341c0920
34181fc8:	56020400 	.word	0x56020400
34181fcc:	56021800 	.word	0x56021800
34181fd0:	52005824 	.word	0x52005824
34181fd4:	56021000 	.word	0x56021000

34181fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
34181fd8:	b480      	push	{r7}
34181fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
34181fdc:	bf00      	nop
34181fde:	e7fd      	b.n	34181fdc <NMI_Handler+0x4>

34181fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
34181fe0:	b480      	push	{r7}
34181fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
34181fe4:	bf00      	nop
34181fe6:	e7fd      	b.n	34181fe4 <HardFault_Handler+0x4>

34181fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
34181fe8:	b480      	push	{r7}
34181fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
34181fec:	bf00      	nop
34181fee:	e7fd      	b.n	34181fec <MemManage_Handler+0x4>

34181ff0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
34181ff0:	b480      	push	{r7}
34181ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
34181ff4:	bf00      	nop
34181ff6:	e7fd      	b.n	34181ff4 <BusFault_Handler+0x4>

34181ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
34181ff8:	b480      	push	{r7}
34181ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
34181ffc:	bf00      	nop
34181ffe:	e7fd      	b.n	34181ffc <UsageFault_Handler+0x4>

34182000 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
34182000:	b480      	push	{r7}
34182002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
34182004:	bf00      	nop
34182006:	e7fd      	b.n	34182004 <SecureFault_Handler+0x4>

34182008 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
34182008:	b480      	push	{r7}
3418200a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
3418200c:	bf00      	nop
3418200e:	46bd      	mov	sp, r7
34182010:	f85d 7b04 	ldr.w	r7, [sp], #4
34182014:	4770      	bx	lr

34182016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
34182016:	b480      	push	{r7}
34182018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
3418201a:	bf00      	nop
3418201c:	46bd      	mov	sp, r7
3418201e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182022:	4770      	bx	lr

34182024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
34182024:	b480      	push	{r7}
34182026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
34182028:	bf00      	nop
3418202a:	46bd      	mov	sp, r7
3418202c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182030:	4770      	bx	lr

34182032 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
34182032:	b580      	push	{r7, lr}
34182034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
34182036:	f000 fb51 	bl	341826dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
3418203a:	bf00      	nop
3418203c:	bd80      	pop	{r7, pc}
	...

34182040 <XSPI1_IRQHandler>:

/**
  * @brief This function handles XSPI1 global interrupt.
  */
void XSPI1_IRQHandler(void)
{
34182040:	b580      	push	{r7, lr}
34182042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN XSPI1_IRQn 0 */

  /* USER CODE END XSPI1_IRQn 0 */
  HAL_XSPI_IRQHandler(&hxspi1);
34182044:	4802      	ldr	r0, [pc, #8]	@ (34182050 <XSPI1_IRQHandler+0x10>)
34182046:	f00d ffad 	bl	3418ffa4 <HAL_XSPI_IRQHandler>
  /* USER CODE BEGIN XSPI1_IRQn 1 */

  /* USER CODE END XSPI1_IRQn 1 */
}
3418204a:	bf00      	nop
3418204c:	bd80      	pop	{r7, pc}
3418204e:	bf00      	nop
34182050:	341c0854 	.word	0x341c0854

34182054 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34182054:	b480      	push	{r7}
34182056:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
34182058:	4b7d      	ldr	r3, [pc, #500]	@ (34182250 <SystemInit+0x1fc>)
3418205a:	4a7e      	ldr	r2, [pc, #504]	@ (34182254 <SystemInit+0x200>)
3418205c:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
3418205e:	4b7e      	ldr	r3, [pc, #504]	@ (34182258 <SystemInit+0x204>)
34182060:	2201      	movs	r2, #1
34182062:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
34182066:	4b7c      	ldr	r3, [pc, #496]	@ (34182258 <SystemInit+0x204>)
34182068:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418206c:	461a      	mov	r2, r3
3418206e:	2301      	movs	r3, #1
34182070:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
34182074:	4b78      	ldr	r3, [pc, #480]	@ (34182258 <SystemInit+0x204>)
34182076:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418207a:	461a      	mov	r2, r3
3418207c:	2301      	movs	r3, #1
3418207e:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
34182082:	4b76      	ldr	r3, [pc, #472]	@ (3418225c <SystemInit+0x208>)
34182084:	2200      	movs	r2, #0
34182086:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182088:	4b74      	ldr	r3, [pc, #464]	@ (3418225c <SystemInit+0x208>)
3418208a:	2200      	movs	r2, #0
3418208c:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418208e:	4b73      	ldr	r3, [pc, #460]	@ (3418225c <SystemInit+0x208>)
34182090:	2200      	movs	r2, #0
34182092:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
34182094:	4b71      	ldr	r3, [pc, #452]	@ (3418225c <SystemInit+0x208>)
34182096:	2201      	movs	r2, #1
34182098:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418209a:	4b70      	ldr	r3, [pc, #448]	@ (3418225c <SystemInit+0x208>)
3418209c:	2200      	movs	r2, #0
3418209e:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820a0:	4b6e      	ldr	r3, [pc, #440]	@ (3418225c <SystemInit+0x208>)
341820a2:	2200      	movs	r2, #0
341820a4:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
341820a6:	4b6d      	ldr	r3, [pc, #436]	@ (3418225c <SystemInit+0x208>)
341820a8:	2202      	movs	r2, #2
341820aa:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820ac:	4b6b      	ldr	r3, [pc, #428]	@ (3418225c <SystemInit+0x208>)
341820ae:	2200      	movs	r2, #0
341820b0:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820b2:	4b6a      	ldr	r3, [pc, #424]	@ (3418225c <SystemInit+0x208>)
341820b4:	2200      	movs	r2, #0
341820b6:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
341820b8:	4b68      	ldr	r3, [pc, #416]	@ (3418225c <SystemInit+0x208>)
341820ba:	2203      	movs	r2, #3
341820bc:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820be:	4b67      	ldr	r3, [pc, #412]	@ (3418225c <SystemInit+0x208>)
341820c0:	2200      	movs	r2, #0
341820c2:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820c4:	4b65      	ldr	r3, [pc, #404]	@ (3418225c <SystemInit+0x208>)
341820c6:	2200      	movs	r2, #0
341820c8:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
341820ca:	4b64      	ldr	r3, [pc, #400]	@ (3418225c <SystemInit+0x208>)
341820cc:	2204      	movs	r2, #4
341820ce:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820d0:	4b62      	ldr	r3, [pc, #392]	@ (3418225c <SystemInit+0x208>)
341820d2:	2200      	movs	r2, #0
341820d4:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820d6:	4b61      	ldr	r3, [pc, #388]	@ (3418225c <SystemInit+0x208>)
341820d8:	2200      	movs	r2, #0
341820da:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
341820dc:	4b5f      	ldr	r3, [pc, #380]	@ (3418225c <SystemInit+0x208>)
341820de:	2205      	movs	r2, #5
341820e0:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820e2:	4b5e      	ldr	r3, [pc, #376]	@ (3418225c <SystemInit+0x208>)
341820e4:	2200      	movs	r2, #0
341820e6:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820e8:	4b5c      	ldr	r3, [pc, #368]	@ (3418225c <SystemInit+0x208>)
341820ea:	2200      	movs	r2, #0
341820ec:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
341820ee:	4b5b      	ldr	r3, [pc, #364]	@ (3418225c <SystemInit+0x208>)
341820f0:	2206      	movs	r2, #6
341820f2:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820f4:	4b59      	ldr	r3, [pc, #356]	@ (3418225c <SystemInit+0x208>)
341820f6:	2200      	movs	r2, #0
341820f8:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820fa:	4b58      	ldr	r3, [pc, #352]	@ (3418225c <SystemInit+0x208>)
341820fc:	2200      	movs	r2, #0
341820fe:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34182100:	4b56      	ldr	r3, [pc, #344]	@ (3418225c <SystemInit+0x208>)
34182102:	2207      	movs	r2, #7
34182104:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182106:	4b55      	ldr	r3, [pc, #340]	@ (3418225c <SystemInit+0x208>)
34182108:	2200      	movs	r2, #0
3418210a:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418210c:	4b53      	ldr	r3, [pc, #332]	@ (3418225c <SystemInit+0x208>)
3418210e:	2200      	movs	r2, #0
34182110:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34182112:	4b51      	ldr	r3, [pc, #324]	@ (34182258 <SystemInit+0x204>)
34182114:	2201      	movs	r2, #1
34182116:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
3418211a:	4b4f      	ldr	r3, [pc, #316]	@ (34182258 <SystemInit+0x204>)
3418211c:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34182120:	4b4b      	ldr	r3, [pc, #300]	@ (34182250 <SystemInit+0x1fc>)
34182122:	4a4f      	ldr	r2, [pc, #316]	@ (34182260 <SystemInit+0x20c>)
34182124:	689b      	ldr	r3, [r3, #8]
34182126:	6113      	str	r3, [r2, #16]

  /* Compensation cells setting according to Errata Sheet ES0620 */
  /* a/ Enable access and configuration of VDDIOxCCCR registers  */
  PWR->SVMCR1 |= PWR_SVMCR1_VDDIO4SV;
34182128:	4b4e      	ldr	r3, [pc, #312]	@ (34182264 <SystemInit+0x210>)
3418212a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418212c:	4a4d      	ldr	r2, [pc, #308]	@ (34182264 <SystemInit+0x210>)
3418212e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34182132:	6353      	str	r3, [r2, #52]	@ 0x34
  PWR->SVMCR2 |= PWR_SVMCR2_VDDIO5SV;
34182134:	4b4b      	ldr	r3, [pc, #300]	@ (34182264 <SystemInit+0x210>)
34182136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34182138:	4a4a      	ldr	r2, [pc, #296]	@ (34182264 <SystemInit+0x210>)
3418213a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
3418213e:	6393      	str	r3, [r2, #56]	@ 0x38
  PWR->SVMCR3 |= PWR_SVMCR3_VDDIO2SV | PWR_SVMCR3_VDDIO3SV;
34182140:	4b48      	ldr	r3, [pc, #288]	@ (34182264 <SystemInit+0x210>)
34182142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182144:	4a47      	ldr	r2, [pc, #284]	@ (34182264 <SystemInit+0x210>)
34182146:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
3418214a:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* b/ Enable access and configuration of VDDIOxCCCR registers */
  SYSCFG->VDDIO2CCCR = 0x00000287UL; /* VDDIO2 power domain compensation */
3418214c:	4b44      	ldr	r3, [pc, #272]	@ (34182260 <SystemInit+0x20c>)
3418214e:	f240 2287 	movw	r2, #647	@ 0x287
34182152:	655a      	str	r2, [r3, #84]	@ 0x54
  SYSCFG->VDDIO3CCCR = 0x00000287UL; /* VDDIO3 power domain compensation */
34182154:	4b42      	ldr	r3, [pc, #264]	@ (34182260 <SystemInit+0x20c>)
34182156:	f240 2287 	movw	r2, #647	@ 0x287
3418215a:	65da      	str	r2, [r3, #92]	@ 0x5c
  SYSCFG->VDDIO4CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
3418215c:	4b40      	ldr	r3, [pc, #256]	@ (34182260 <SystemInit+0x20c>)
3418215e:	f240 2287 	movw	r2, #647	@ 0x287
34182162:	645a      	str	r2, [r3, #68]	@ 0x44
  SYSCFG->VDDIO5CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
34182164:	4b3e      	ldr	r3, [pc, #248]	@ (34182260 <SystemInit+0x20c>)
34182166:	f240 2287 	movw	r2, #647	@ 0x287
3418216a:	64da      	str	r2, [r3, #76]	@ 0x4c
  SYSCFG->VDDCCCR    = 0x00000287UL; /* VDD power domain compensation    */
3418216c:	4b3c      	ldr	r3, [pc, #240]	@ (34182260 <SystemInit+0x20c>)
3418216e:	f240 2287 	movw	r2, #647	@ 0x287
34182172:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
34182174:	4b3b      	ldr	r3, [pc, #236]	@ (34182264 <SystemInit+0x210>)
34182176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182178:	4a3a      	ldr	r2, [pc, #232]	@ (34182264 <SystemInit+0x210>)
3418217a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
3418217e:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
34182180:	4b38      	ldr	r3, [pc, #224]	@ (34182264 <SystemInit+0x210>)
34182182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182184:	4a37      	ldr	r2, [pc, #220]	@ (34182264 <SystemInit+0x210>)
34182186:	f043 0310 	orr.w	r3, r3, #16
3418218a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
3418218c:	4b35      	ldr	r3, [pc, #212]	@ (34182264 <SystemInit+0x210>)
3418218e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34182190:	4b31      	ldr	r3, [pc, #196]	@ (34182258 <SystemInit+0x204>)
34182192:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
34182196:	4a30      	ldr	r2, [pc, #192]	@ (34182258 <SystemInit+0x204>)
34182198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
3418219c:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
341821a0:	4b2d      	ldr	r3, [pc, #180]	@ (34182258 <SystemInit+0x204>)
341821a2:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341821a6:	4a2c      	ldr	r2, [pc, #176]	@ (34182258 <SystemInit+0x204>)
341821a8:	f043 0310 	orr.w	r3, r3, #16
341821ac:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
341821b0:	4b29      	ldr	r3, [pc, #164]	@ (34182258 <SystemInit+0x204>)
341821b2:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
341821b6:	4b28      	ldr	r3, [pc, #160]	@ (34182258 <SystemInit+0x204>)
341821b8:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341821bc:	4a26      	ldr	r2, [pc, #152]	@ (34182258 <SystemInit+0x204>)
341821be:	f023 0310 	bic.w	r3, r3, #16
341821c2:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
341821c6:	4b24      	ldr	r3, [pc, #144]	@ (34182258 <SystemInit+0x204>)
341821c8:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
341821cc:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
341821d0:	4b21      	ldr	r3, [pc, #132]	@ (34182258 <SystemInit+0x204>)
341821d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341821d6:	461a      	mov	r2, r3
341821d8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
341821dc:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
341821e0:	4b1d      	ldr	r3, [pc, #116]	@ (34182258 <SystemInit+0x204>)
341821e2:	2201      	movs	r2, #1
341821e4:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
341821e8:	4b1b      	ldr	r3, [pc, #108]	@ (34182258 <SystemInit+0x204>)
341821ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341821ee:	461a      	mov	r2, r3
341821f0:	2301      	movs	r3, #1
341821f2:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
341821f6:	4b18      	ldr	r3, [pc, #96]	@ (34182258 <SystemInit+0x204>)
341821f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341821fc:	461a      	mov	r2, r3
341821fe:	2301      	movs	r3, #1
34182200:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
34182204:	4b14      	ldr	r3, [pc, #80]	@ (34182258 <SystemInit+0x204>)
34182206:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418220a:	461a      	mov	r2, r3
3418220c:	2340      	movs	r3, #64	@ 0x40
3418220e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
34182212:	4b13      	ldr	r3, [pc, #76]	@ (34182260 <SystemInit+0x20c>)
34182214:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34182216:	4b10      	ldr	r3, [pc, #64]	@ (34182258 <SystemInit+0x204>)
34182218:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418221c:	461a      	mov	r2, r3
3418221e:	2301      	movs	r3, #1
34182220:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34182224:	4b0a      	ldr	r3, [pc, #40]	@ (34182250 <SystemInit+0x1fc>)
34182226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418222a:	4a09      	ldr	r2, [pc, #36]	@ (34182250 <SystemInit+0x1fc>)
3418222c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182230:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34182234:	4b0c      	ldr	r3, [pc, #48]	@ (34182268 <SystemInit+0x214>)
34182236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418223a:	4a0b      	ldr	r2, [pc, #44]	@ (34182268 <SystemInit+0x214>)
3418223c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182240:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34182244:	bf00      	nop
34182246:	46bd      	mov	sp, r7
34182248:	f85d 7b04 	ldr.w	r7, [sp], #4
3418224c:	4770      	bx	lr
3418224e:	bf00      	nop
34182250:	e000ed00 	.word	0xe000ed00
34182254:	34180400 	.word	0x34180400
34182258:	56028000 	.word	0x56028000
3418225c:	e000edd0 	.word	0xe000edd0
34182260:	56008000 	.word	0x56008000
34182264:	56024800 	.word	0x56024800
34182268:	e002ed00 	.word	0xe002ed00

3418226c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
3418226c:	b480      	push	{r7}
3418226e:	b08d      	sub	sp, #52	@ 0x34
34182270:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
34182272:	2300      	movs	r3, #0
34182274:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
34182276:	2300      	movs	r3, #0
34182278:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
3418227a:	2300      	movs	r3, #0
3418227c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
3418227e:	2300      	movs	r3, #0
34182280:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
34182282:	2300      	movs	r3, #0
34182284:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
34182286:	2300      	movs	r3, #0
34182288:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
3418228a:	4b9b      	ldr	r3, [pc, #620]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
3418228c:	6a1b      	ldr	r3, [r3, #32]
3418228e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34182292:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182296:	d029      	beq.n	341822ec <SystemCoreClockUpdate+0x80>
34182298:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418229c:	f200 8180 	bhi.w	341825a0 <SystemCoreClockUpdate+0x334>
341822a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341822a4:	d01f      	beq.n	341822e6 <SystemCoreClockUpdate+0x7a>
341822a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341822aa:	f200 8179 	bhi.w	341825a0 <SystemCoreClockUpdate+0x334>
341822ae:	2b00      	cmp	r3, #0
341822b0:	d003      	beq.n	341822ba <SystemCoreClockUpdate+0x4e>
341822b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341822b6:	d00a      	beq.n	341822ce <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
341822b8:	e172      	b.n	341825a0 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341822ba:	4b8f      	ldr	r3, [pc, #572]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341822bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341822be:	09db      	lsrs	r3, r3, #7
341822c0:	f003 0303 	and.w	r3, r3, #3
341822c4:	4a8d      	ldr	r2, [pc, #564]	@ (341824fc <SystemCoreClockUpdate+0x290>)
341822c6:	fa22 f303 	lsr.w	r3, r2, r3
341822ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341822cc:	e169      	b.n	341825a2 <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341822ce:	4b8a      	ldr	r3, [pc, #552]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341822d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341822d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341822d6:	2b00      	cmp	r3, #0
341822d8:	d102      	bne.n	341822e0 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
341822da:	4b89      	ldr	r3, [pc, #548]	@ (34182500 <SystemCoreClockUpdate+0x294>)
341822dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341822de:	e160      	b.n	341825a2 <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
341822e0:	4b88      	ldr	r3, [pc, #544]	@ (34182504 <SystemCoreClockUpdate+0x298>)
341822e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341822e4:	e15d      	b.n	341825a2 <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
341822e6:	4b88      	ldr	r3, [pc, #544]	@ (34182508 <SystemCoreClockUpdate+0x29c>)
341822e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341822ea:	e15a      	b.n	341825a2 <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
341822ec:	4b82      	ldr	r3, [pc, #520]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341822ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341822f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
341822f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341822fa:	d066      	beq.n	341823ca <SystemCoreClockUpdate+0x15e>
341822fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182300:	f200 8091 	bhi.w	34182426 <SystemCoreClockUpdate+0x1ba>
34182304:	2b00      	cmp	r3, #0
34182306:	d003      	beq.n	34182310 <SystemCoreClockUpdate+0xa4>
34182308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418230c:	d02f      	beq.n	3418236e <SystemCoreClockUpdate+0x102>
3418230e:	e08a      	b.n	34182426 <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34182310:	4b79      	ldr	r3, [pc, #484]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34182316:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34182318:	68fb      	ldr	r3, [r7, #12]
3418231a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
3418231e:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34182320:	68fb      	ldr	r3, [r7, #12]
34182322:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182326:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182328:	693b      	ldr	r3, [r7, #16]
3418232a:	2b00      	cmp	r3, #0
3418232c:	f040 80a9 	bne.w	34182482 <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34182330:	68fb      	ldr	r3, [r7, #12]
34182332:	0d1b      	lsrs	r3, r3, #20
34182334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182338:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
3418233a:	68fb      	ldr	r3, [r7, #12]
3418233c:	0a1b      	lsrs	r3, r3, #8
3418233e:	f3c3 030b 	ubfx	r3, r3, #0, #12
34182342:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34182344:	4b6c      	ldr	r3, [pc, #432]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182346:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418234a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3418234e:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34182350:	4b69      	ldr	r3, [pc, #420]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34182356:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34182358:	68fb      	ldr	r3, [r7, #12]
3418235a:	0edb      	lsrs	r3, r3, #27
3418235c:	f003 0307 	and.w	r3, r3, #7
34182360:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34182362:	68fb      	ldr	r3, [r7, #12]
34182364:	0e1b      	lsrs	r3, r3, #24
34182366:	f003 0307 	and.w	r3, r3, #7
3418236a:	61bb      	str	r3, [r7, #24]
      break;
3418236c:	e089      	b.n	34182482 <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
3418236e:	4b62      	ldr	r3, [pc, #392]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34182374:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34182376:	68fb      	ldr	r3, [r7, #12]
34182378:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
3418237c:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
3418237e:	68fb      	ldr	r3, [r7, #12]
34182380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182384:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182386:	693b      	ldr	r3, [r7, #16]
34182388:	2b00      	cmp	r3, #0
3418238a:	d17c      	bne.n	34182486 <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
3418238c:	68fb      	ldr	r3, [r7, #12]
3418238e:	0d1b      	lsrs	r3, r3, #20
34182390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182394:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34182396:	68fb      	ldr	r3, [r7, #12]
34182398:	0a1b      	lsrs	r3, r3, #8
3418239a:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418239e:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
341823a0:	4b55      	ldr	r3, [pc, #340]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341823a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
341823a6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341823aa:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
341823ac:	4b52      	ldr	r3, [pc, #328]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341823ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341823b2:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
341823b4:	68fb      	ldr	r3, [r7, #12]
341823b6:	0edb      	lsrs	r3, r3, #27
341823b8:	f003 0307 	and.w	r3, r3, #7
341823bc:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
341823be:	68fb      	ldr	r3, [r7, #12]
341823c0:	0e1b      	lsrs	r3, r3, #24
341823c2:	f003 0307 	and.w	r3, r3, #7
341823c6:	61bb      	str	r3, [r7, #24]
      break;
341823c8:	e05d      	b.n	34182486 <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
341823ca:	4b4b      	ldr	r3, [pc, #300]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341823cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341823d0:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
341823d2:	68fb      	ldr	r3, [r7, #12]
341823d4:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
341823d8:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
341823da:	68fb      	ldr	r3, [r7, #12]
341823dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341823e0:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
341823e2:	693b      	ldr	r3, [r7, #16]
341823e4:	2b00      	cmp	r3, #0
341823e6:	d150      	bne.n	3418248a <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
341823e8:	68fb      	ldr	r3, [r7, #12]
341823ea:	0d1b      	lsrs	r3, r3, #20
341823ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
341823f0:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
341823f2:	68fb      	ldr	r3, [r7, #12]
341823f4:	0a1b      	lsrs	r3, r3, #8
341823f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
341823fa:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
341823fc:	4b3e      	ldr	r3, [pc, #248]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341823fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34182402:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34182406:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34182408:	4b3b      	ldr	r3, [pc, #236]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
3418240a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418240e:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34182410:	68fb      	ldr	r3, [r7, #12]
34182412:	0edb      	lsrs	r3, r3, #27
34182414:	f003 0307 	and.w	r3, r3, #7
34182418:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
3418241a:	68fb      	ldr	r3, [r7, #12]
3418241c:	0e1b      	lsrs	r3, r3, #24
3418241e:	f003 0307 	and.w	r3, r3, #7
34182422:	61bb      	str	r3, [r7, #24]
      break;
34182424:	e031      	b.n	3418248a <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34182426:	4b34      	ldr	r3, [pc, #208]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182428:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418242c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
3418242e:	68fb      	ldr	r3, [r7, #12]
34182430:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34182434:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34182436:	68fb      	ldr	r3, [r7, #12]
34182438:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418243c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
3418243e:	693b      	ldr	r3, [r7, #16]
34182440:	2b00      	cmp	r3, #0
34182442:	d124      	bne.n	3418248e <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34182444:	68fb      	ldr	r3, [r7, #12]
34182446:	0d1b      	lsrs	r3, r3, #20
34182448:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418244c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
3418244e:	68fb      	ldr	r3, [r7, #12]
34182450:	0a1b      	lsrs	r3, r3, #8
34182452:	f3c3 030b 	ubfx	r3, r3, #0, #12
34182456:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34182458:	4b27      	ldr	r3, [pc, #156]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
3418245a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
3418245e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34182462:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34182464:	4b24      	ldr	r3, [pc, #144]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
34182466:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418246a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
3418246c:	68fb      	ldr	r3, [r7, #12]
3418246e:	0edb      	lsrs	r3, r3, #27
34182470:	f003 0307 	and.w	r3, r3, #7
34182474:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
34182476:	68fb      	ldr	r3, [r7, #12]
34182478:	0e1b      	lsrs	r3, r3, #24
3418247a:	f003 0307 	and.w	r3, r3, #7
3418247e:	61bb      	str	r3, [r7, #24]
      break;
34182480:	e005      	b.n	3418248e <SystemCoreClockUpdate+0x222>
      break;
34182482:	bf00      	nop
34182484:	e004      	b.n	34182490 <SystemCoreClockUpdate+0x224>
      break;
34182486:	bf00      	nop
34182488:	e002      	b.n	34182490 <SystemCoreClockUpdate+0x224>
      break;
3418248a:	bf00      	nop
3418248c:	e000      	b.n	34182490 <SystemCoreClockUpdate+0x224>
      break;
3418248e:	bf00      	nop
    switch (pllsource)
34182490:	697b      	ldr	r3, [r7, #20]
34182492:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182496:	d02c      	beq.n	341824f2 <SystemCoreClockUpdate+0x286>
34182498:	697b      	ldr	r3, [r7, #20]
3418249a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418249e:	d839      	bhi.n	34182514 <SystemCoreClockUpdate+0x2a8>
341824a0:	697b      	ldr	r3, [r7, #20]
341824a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341824a6:	d021      	beq.n	341824ec <SystemCoreClockUpdate+0x280>
341824a8:	697b      	ldr	r3, [r7, #20]
341824aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341824ae:	d831      	bhi.n	34182514 <SystemCoreClockUpdate+0x2a8>
341824b0:	697b      	ldr	r3, [r7, #20]
341824b2:	2b00      	cmp	r3, #0
341824b4:	d004      	beq.n	341824c0 <SystemCoreClockUpdate+0x254>
341824b6:	697b      	ldr	r3, [r7, #20]
341824b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824bc:	d00a      	beq.n	341824d4 <SystemCoreClockUpdate+0x268>
      break;
341824be:	e029      	b.n	34182514 <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341824c0:	4b0d      	ldr	r3, [pc, #52]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341824c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341824c4:	09db      	lsrs	r3, r3, #7
341824c6:	f003 0303 	and.w	r3, r3, #3
341824ca:	4a0c      	ldr	r2, [pc, #48]	@ (341824fc <SystemCoreClockUpdate+0x290>)
341824cc:	fa22 f303 	lsr.w	r3, r2, r3
341824d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824d2:	e020      	b.n	34182516 <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341824d4:	4b08      	ldr	r3, [pc, #32]	@ (341824f8 <SystemCoreClockUpdate+0x28c>)
341824d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341824d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341824dc:	2b00      	cmp	r3, #0
341824de:	d102      	bne.n	341824e6 <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
341824e0:	4b07      	ldr	r3, [pc, #28]	@ (34182500 <SystemCoreClockUpdate+0x294>)
341824e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824e4:	e017      	b.n	34182516 <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
341824e6:	4b07      	ldr	r3, [pc, #28]	@ (34182504 <SystemCoreClockUpdate+0x298>)
341824e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824ea:	e014      	b.n	34182516 <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
341824ec:	4b06      	ldr	r3, [pc, #24]	@ (34182508 <SystemCoreClockUpdate+0x29c>)
341824ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824f0:	e011      	b.n	34182516 <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
341824f2:	4b06      	ldr	r3, [pc, #24]	@ (3418250c <SystemCoreClockUpdate+0x2a0>)
341824f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824f6:	e00e      	b.n	34182516 <SystemCoreClockUpdate+0x2aa>
341824f8:	56028000 	.word	0x56028000
341824fc:	03d09000 	.word	0x03d09000
34182500:	003d0900 	.word	0x003d0900
34182504:	00f42400 	.word	0x00f42400
34182508:	016e3600 	.word	0x016e3600
3418250c:	00bb8000 	.word	0x00bb8000
34182510:	4b800000 	.word	0x4b800000
      break;
34182514:	bf00      	nop
    if (pllbypass == 0U)
34182516:	693b      	ldr	r3, [r7, #16]
34182518:	2b00      	cmp	r3, #0
3418251a:	d134      	bne.n	34182586 <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
3418251c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418251e:	ee07 3a90 	vmov	s15, r3
34182522:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34182526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34182528:	ee07 3a90 	vmov	s15, r3
3418252c:	eef8 6a67 	vcvt.f32.u32	s13, s15
34182530:	6a3b      	ldr	r3, [r7, #32]
34182532:	ee07 3a90 	vmov	s15, r3
34182536:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3418253a:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34182510 <SystemCoreClockUpdate+0x2a4>
3418253e:	eec6 7a25 	vdiv.f32	s15, s12, s11
34182542:	ee76 7aa7 	vadd.f32	s15, s13, s15
34182546:	ee67 6a27 	vmul.f32	s13, s14, s15
3418254a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418254c:	ee07 3a90 	vmov	s15, r3
34182550:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34182554:	eec6 7a87 	vdiv.f32	s15, s13, s14
34182558:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
3418255c:	69fb      	ldr	r3, [r7, #28]
3418255e:	ee07 3a90 	vmov	s15, r3
34182562:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34182566:	69bb      	ldr	r3, [r7, #24]
34182568:	ee07 3a90 	vmov	s15, r3
3418256c:	eef8 7a67 	vcvt.f32.u32	s15, s15
34182570:	ee27 7a27 	vmul.f32	s14, s14, s15
34182574:	edd7 6a02 	vldr	s13, [r7, #8]
34182578:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418257c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34182580:	ee17 3a90 	vmov	r3, s15
34182584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
34182586:	4b0b      	ldr	r3, [pc, #44]	@ (341825b4 <SystemCoreClockUpdate+0x348>)
34182588:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418258c:	0c1b      	lsrs	r3, r3, #16
3418258e:	b2db      	uxtb	r3, r3
34182590:	3301      	adds	r3, #1
34182592:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
34182594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34182596:	687b      	ldr	r3, [r7, #4]
34182598:	fbb2 f3f3 	udiv	r3, r2, r3
3418259c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
3418259e:	e000      	b.n	341825a2 <SystemCoreClockUpdate+0x336>
    break;
341825a0:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
341825a2:	4a05      	ldr	r2, [pc, #20]	@ (341825b8 <SystemCoreClockUpdate+0x34c>)
341825a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
341825a6:	6013      	str	r3, [r2, #0]
}
341825a8:	bf00      	nop
341825aa:	3734      	adds	r7, #52	@ 0x34
341825ac:	46bd      	mov	sp, r7
341825ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341825b2:	4770      	bx	lr
341825b4:	56028000 	.word	0x56028000
341825b8:	341c0000 	.word	0x341c0000

341825bc <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
341825bc:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
341825c0:	b588      	push	{r3, r7, lr}
341825c2:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
341825c4:	f7ff fe52 	bl	3418226c <SystemCoreClockUpdate>

  return SystemCoreClock;
341825c8:	4b06      	ldr	r3, [pc, #24]	@ (341825e4 <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
341825ca:	681b      	ldr	r3, [r3, #0]
}
341825cc:	4618      	mov	r0, r3
341825ce:	46bd      	mov	sp, r7
341825d0:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
341825d4:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
341825d8:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
341825dc:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
341825e0:	4774      	bxns	lr
341825e2:	bf00      	nop
341825e4:	341c0000 	.word	0x341c0000

341825e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
341825e8:	480f      	ldr	r0, [pc, #60]	@ (34182628 <LoopForever+0x4>)
  msr   MSPLIM, r0
341825ea:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
341825ee:	480f      	ldr	r0, [pc, #60]	@ (3418262c <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
341825f0:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
341825f2:	f7ff fd2f 	bl	34182054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
341825f6:	480e      	ldr	r0, [pc, #56]	@ (34182630 <LoopForever+0xc>)
  ldr r1, =_edata
341825f8:	490e      	ldr	r1, [pc, #56]	@ (34182634 <LoopForever+0x10>)
  ldr r2, =_sidata
341825fa:	4a0f      	ldr	r2, [pc, #60]	@ (34182638 <LoopForever+0x14>)
  movs r3, #0
341825fc:	2300      	movs	r3, #0
  b LoopCopyDataInit
341825fe:	e002      	b.n	34182606 <LoopCopyDataInit>

34182600 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34182600:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
34182602:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
34182604:	3304      	adds	r3, #4

34182606 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
34182606:	18c4      	adds	r4, r0, r3
  cmp r4, r1
34182608:	428c      	cmp	r4, r1
  bcc CopyDataInit
3418260a:	d3f9      	bcc.n	34182600 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
3418260c:	4a0b      	ldr	r2, [pc, #44]	@ (3418263c <LoopForever+0x18>)
  ldr r4, =_ebss
3418260e:	4c0c      	ldr	r4, [pc, #48]	@ (34182640 <LoopForever+0x1c>)
  movs r3, #0
34182610:	2300      	movs	r3, #0
  b LoopFillZerobss
34182612:	e001      	b.n	34182618 <LoopFillZerobss>

34182614 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
34182614:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
34182616:	3204      	adds	r2, #4

34182618 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
34182618:	42a2      	cmp	r2, r4
  bcc FillZerobss
3418261a:	d3fb      	bcc.n	34182614 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
3418261c:	f00e ff6c 	bl	341914f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
34182620:	f7fe fa9e 	bl	34180b60 <main>

34182624 <LoopForever>:

LoopForever:
  b LoopForever
34182624:	e7fe      	b.n	34182624 <LoopForever>
34182626:	0000      	.short	0x0000
  ldr   r0, =_sstack
34182628:	341ff800 	.word	0x341ff800
  ldr   r0, =_estack
3418262c:	34200000 	.word	0x34200000
  ldr r0, =_sdata
34182630:	341c0000 	.word	0x341c0000
  ldr r1, =_edata
34182634:	341c000c 	.word	0x341c000c
  ldr r2, =_sidata
34182638:	34191608 	.word	0x34191608
  ldr r2, =_sbss
3418263c:	341c0010 	.word	0x341c0010
  ldr r4, =_ebss
34182640:	341c094c 	.word	0x341c094c

34182644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
34182644:	e7fe      	b.n	34182644 <ADC1_2_IRQHandler>

34182646 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
34182646:	b580      	push	{r7, lr}
34182648:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
3418264a:	2003      	movs	r0, #3
3418264c:	f001 f87c 	bl	34183748 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
34182650:	f7ff fe0c 	bl	3418226c <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34182654:	200f      	movs	r0, #15
34182656:	f000 f80b 	bl	34182670 <HAL_InitTick>
3418265a:	4603      	mov	r3, r0
3418265c:	2b00      	cmp	r3, #0
3418265e:	d001      	beq.n	34182664 <HAL_Init+0x1e>
  {
    return HAL_ERROR;
34182660:	2301      	movs	r3, #1
34182662:	e002      	b.n	3418266a <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
34182664:	f7fe ffd8 	bl	34181618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34182668:	2300      	movs	r3, #0
}
3418266a:	4618      	mov	r0, r3
3418266c:	bd80      	pop	{r7, pc}
	...

34182670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34182670:	b580      	push	{r7, lr}
34182672:	b082      	sub	sp, #8
34182674:	af00      	add	r7, sp, #0
34182676:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34182678:	4b15      	ldr	r3, [pc, #84]	@ (341826d0 <HAL_InitTick+0x60>)
3418267a:	781b      	ldrb	r3, [r3, #0]
3418267c:	2b00      	cmp	r3, #0
3418267e:	d101      	bne.n	34182684 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34182680:	2301      	movs	r3, #1
34182682:	e021      	b.n	341826c8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34182684:	4b13      	ldr	r3, [pc, #76]	@ (341826d4 <HAL_InitTick+0x64>)
34182686:	681a      	ldr	r2, [r3, #0]
34182688:	4b11      	ldr	r3, [pc, #68]	@ (341826d0 <HAL_InitTick+0x60>)
3418268a:	781b      	ldrb	r3, [r3, #0]
3418268c:	4619      	mov	r1, r3
3418268e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34182692:	fbb3 f3f1 	udiv	r3, r3, r1
34182696:	fbb2 f3f3 	udiv	r3, r2, r3
3418269a:	4618      	mov	r0, r3
3418269c:	f001 f88a 	bl	341837b4 <HAL_SYSTICK_Config>
341826a0:	4603      	mov	r3, r0
341826a2:	2b00      	cmp	r3, #0
341826a4:	d001      	beq.n	341826aa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
341826a6:	2301      	movs	r3, #1
341826a8:	e00e      	b.n	341826c8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
341826aa:	687b      	ldr	r3, [r7, #4]
341826ac:	2b0f      	cmp	r3, #15
341826ae:	d80a      	bhi.n	341826c6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
341826b0:	2200      	movs	r2, #0
341826b2:	6879      	ldr	r1, [r7, #4]
341826b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
341826b8:	f001 f851 	bl	3418375e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
341826bc:	4a06      	ldr	r2, [pc, #24]	@ (341826d8 <HAL_InitTick+0x68>)
341826be:	687b      	ldr	r3, [r7, #4]
341826c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
341826c2:	2300      	movs	r3, #0
341826c4:	e000      	b.n	341826c8 <HAL_InitTick+0x58>
    return HAL_ERROR;
341826c6:	2301      	movs	r3, #1
}
341826c8:	4618      	mov	r0, r3
341826ca:	3708      	adds	r7, #8
341826cc:	46bd      	mov	sp, r7
341826ce:	bd80      	pop	{r7, pc}
341826d0:	341c0008 	.word	0x341c0008
341826d4:	341c0000 	.word	0x341c0000
341826d8:	341c0004 	.word	0x341c0004

341826dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
341826dc:	b480      	push	{r7}
341826de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
341826e0:	4b06      	ldr	r3, [pc, #24]	@ (341826fc <HAL_IncTick+0x20>)
341826e2:	781b      	ldrb	r3, [r3, #0]
341826e4:	461a      	mov	r2, r3
341826e6:	4b06      	ldr	r3, [pc, #24]	@ (34182700 <HAL_IncTick+0x24>)
341826e8:	681b      	ldr	r3, [r3, #0]
341826ea:	4413      	add	r3, r2
341826ec:	4a04      	ldr	r2, [pc, #16]	@ (34182700 <HAL_IncTick+0x24>)
341826ee:	6013      	str	r3, [r2, #0]
}
341826f0:	bf00      	nop
341826f2:	46bd      	mov	sp, r7
341826f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341826f8:	4770      	bx	lr
341826fa:	bf00      	nop
341826fc:	341c0008 	.word	0x341c0008
34182700:	341c0924 	.word	0x341c0924

34182704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
34182704:	b480      	push	{r7}
34182706:	af00      	add	r7, sp, #0
  return uwTick;
34182708:	4b03      	ldr	r3, [pc, #12]	@ (34182718 <HAL_GetTick+0x14>)
3418270a:	681b      	ldr	r3, [r3, #0]
}
3418270c:	4618      	mov	r0, r3
3418270e:	46bd      	mov	sp, r7
34182710:	f85d 7b04 	ldr.w	r7, [sp], #4
34182714:	4770      	bx	lr
34182716:	bf00      	nop
34182718:	341c0924 	.word	0x341c0924

3418271c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
3418271c:	b580      	push	{r7, lr}
3418271e:	b084      	sub	sp, #16
34182720:	af00      	add	r7, sp, #0
34182722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
34182724:	f7ff ffee 	bl	34182704 <HAL_GetTick>
34182728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
3418272a:	687b      	ldr	r3, [r7, #4]
3418272c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
3418272e:	68fb      	ldr	r3, [r7, #12]
34182730:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
34182734:	d005      	beq.n	34182742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
34182736:	4b0a      	ldr	r3, [pc, #40]	@ (34182760 <HAL_Delay+0x44>)
34182738:	781b      	ldrb	r3, [r3, #0]
3418273a:	461a      	mov	r2, r3
3418273c:	68fb      	ldr	r3, [r7, #12]
3418273e:	4413      	add	r3, r2
34182740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
34182742:	bf00      	nop
34182744:	f7ff ffde 	bl	34182704 <HAL_GetTick>
34182748:	4602      	mov	r2, r0
3418274a:	68bb      	ldr	r3, [r7, #8]
3418274c:	1ad3      	subs	r3, r2, r3
3418274e:	68fa      	ldr	r2, [r7, #12]
34182750:	429a      	cmp	r2, r3
34182752:	d8f7      	bhi.n	34182744 <HAL_Delay+0x28>
  {
  }
}
34182754:	bf00      	nop
34182756:	bf00      	nop
34182758:	3710      	adds	r7, #16
3418275a:	46bd      	mov	sp, r7
3418275c:	bd80      	pop	{r7, pc}
3418275e:	bf00      	nop
34182760:	341c0008 	.word	0x341c0008

34182764 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
34182764:	b480      	push	{r7}
34182766:	b083      	sub	sp, #12
34182768:	af00      	add	r7, sp, #0
3418276a:	6078      	str	r0, [r7, #4]
3418276c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VBATEN, PathInternal);
3418276e:	687b      	ldr	r3, [r7, #4]
34182770:	689b      	ldr	r3, [r3, #8]
34182772:	f023 72a0 	bic.w	r2, r3, #20971520	@ 0x1400000
34182776:	683b      	ldr	r3, [r7, #0]
34182778:	431a      	orrs	r2, r3
3418277a:	687b      	ldr	r3, [r7, #4]
3418277c:	609a      	str	r2, [r3, #8]
}
3418277e:	bf00      	nop
34182780:	370c      	adds	r7, #12
34182782:	46bd      	mov	sp, r7
34182784:	f85d 7b04 	ldr.w	r7, [sp], #4
34182788:	4770      	bx	lr

3418278a <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
3418278a:	b480      	push	{r7}
3418278c:	b083      	sub	sp, #12
3418278e:	af00      	add	r7, sp, #0
34182790:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VBATEN));
34182792:	687b      	ldr	r3, [r7, #4]
34182794:	689b      	ldr	r3, [r3, #8]
34182796:	f003 73a0 	and.w	r3, r3, #20971520	@ 0x1400000
}
3418279a:	4618      	mov	r0, r3
3418279c:	370c      	adds	r7, #12
3418279e:	46bd      	mov	sp, r7
341827a0:	f85d 7b04 	ldr.w	r7, [sp], #4
341827a4:	4770      	bx	lr

341827a6 <LL_ADC_SetPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetPathInternalCh(ADC_TypeDef *ADCx, uint32_t PathInternal)
{
341827a6:	b480      	push	{r7}
341827a8:	b083      	sub	sp, #12
341827aa:	af00      	add	r7, sp, #0
341827ac:	6078      	str	r0, [r7, #4]
341827ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->OR, ADC_OR_OP2, (PathInternal >> ADC_PATH_INTERNAL_POS));
341827b0:	687b      	ldr	r3, [r7, #4]
341827b2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341827b6:	f023 0204 	bic.w	r2, r3, #4
341827ba:	683b      	ldr	r3, [r7, #0]
341827bc:	0c1b      	lsrs	r3, r3, #16
341827be:	431a      	orrs	r2, r3
341827c0:	687b      	ldr	r3, [r7, #4]
341827c2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
341827c6:	bf00      	nop
341827c8:	370c      	adds	r7, #12
341827ca:	46bd      	mov	sp, r7
341827cc:	f85d 7b04 	ldr.w	r7, [sp], #4
341827d0:	4770      	bx	lr

341827d2 <LL_ADC_GetPathInternalCh>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  */
__STATIC_INLINE uint32_t LL_ADC_GetPathInternalCh(const ADC_TypeDef *ADCx)
{
341827d2:	b480      	push	{r7}
341827d4:	b083      	sub	sp, #12
341827d6:	af00      	add	r7, sp, #0
341827d8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->OR, ADC_OR_OP2)) << ADC_PATH_INTERNAL_POS;
341827da:	687b      	ldr	r3, [r7, #4]
341827dc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341827e0:	041b      	lsls	r3, r3, #16
341827e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
}
341827e6:	4618      	mov	r0, r3
341827e8:	370c      	adds	r7, #12
341827ea:	46bd      	mov	sp, r7
341827ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341827f0:	4770      	bx	lr

341827f2 <LL_ADC_SetOffsetChannel>:
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC1.\n
  *         (2) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel)
{
341827f2:	b480      	push	{r7}
341827f4:	b087      	sub	sp, #28
341827f6:	af00      	add	r7, sp, #0
341827f8:	60f8      	str	r0, [r7, #12]
341827fa:	60b9      	str	r1, [r7, #8]
341827fc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg_offset_cfg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
341827fe:	68fb      	ldr	r3, [r7, #12]
34182800:	3350      	adds	r3, #80	@ 0x50
34182802:	461a      	mov	r2, r3
34182804:	68bb      	ldr	r3, [r7, #8]
34182806:	009b      	lsls	r3, r3, #2
34182808:	4413      	add	r3, r2
3418280a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg_offset_cfg,
3418280c:	697b      	ldr	r3, [r7, #20]
3418280e:	681b      	ldr	r3, [r3, #0]
34182810:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
34182814:	687b      	ldr	r3, [r7, #4]
34182816:	06db      	lsls	r3, r3, #27
34182818:	431a      	orrs	r2, r3
3418281a:	697b      	ldr	r3, [r7, #20]
3418281c:	601a      	str	r2, [r3, #0]
             ADC_OFCFGR1_OFFSET_CH,
             (Channel & ADC_CHANNEL_NUMBER_MASK) << ADC_OFCFGR1_OFFSET_CH_Pos);
}
3418281e:	bf00      	nop
34182820:	371c      	adds	r7, #28
34182822:	46bd      	mov	sp, r7
34182824:	f85d 7b04 	ldr.w	r7, [sp], #4
34182828:	4770      	bx	lr

3418282a <LL_ADC_GetOffsetChannel>:
  *         (3) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
3418282a:	b480      	push	{r7}
3418282c:	b085      	sub	sp, #20
3418282e:	af00      	add	r7, sp, #0
34182830:	6078      	str	r0, [r7, #4]
34182832:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
34182834:	687b      	ldr	r3, [r7, #4]
34182836:	3350      	adds	r3, #80	@ 0x50
34182838:	461a      	mov	r2, r3
3418283a:	683b      	ldr	r3, [r7, #0]
3418283c:	009b      	lsls	r3, r3, #2
3418283e:	4413      	add	r3, r2
34182840:	60fb      	str	r3, [r7, #12]

  return (uint32_t) __LL_ADC_DECIMAL_NB_TO_CHANNEL(READ_BIT(*preg, ADC_OFCFGR1_OFFSET_CH) >> ADC_OFCFGR1_OFFSET_CH_Pos);
34182842:	68fb      	ldr	r3, [r7, #12]
34182844:	681b      	ldr	r3, [r3, #0]
34182846:	0edb      	lsrs	r3, r3, #27
34182848:	f003 031f 	and.w	r3, r3, #31
}
3418284c:	4618      	mov	r0, r3
3418284e:	3714      	adds	r7, #20
34182850:	46bd      	mov	sp, r7
34182852:	f85d 7b04 	ldr.w	r7, [sp], #4
34182856:	4770      	bx	lr

34182858 <LL_ADC_SetOffsetLevel>:
  *         @arg @ref LL_ADC_OFFSET_4
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x00FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetLevel)
{
34182858:	b480      	push	{r7}
3418285a:	b087      	sub	sp, #28
3418285c:	af00      	add	r7, sp, #0
3418285e:	60f8      	str	r0, [r7, #12]
34182860:	60b9      	str	r1, [r7, #8]
34182862:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg_offset_val = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
34182864:	68fb      	ldr	r3, [r7, #12]
34182866:	3360      	adds	r3, #96	@ 0x60
34182868:	461a      	mov	r2, r3
3418286a:	68bb      	ldr	r3, [r7, #8]
3418286c:	009b      	lsls	r3, r3, #2
3418286e:	4413      	add	r3, r2
34182870:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg_offset_val,
34182872:	697b      	ldr	r3, [r7, #20]
34182874:	681b      	ldr	r3, [r3, #0]
34182876:	0d9b      	lsrs	r3, r3, #22
34182878:	059b      	lsls	r3, r3, #22
3418287a:	687a      	ldr	r2, [r7, #4]
3418287c:	431a      	orrs	r2, r3
3418287e:	697b      	ldr	r3, [r7, #20]
34182880:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET,
             OffsetLevel);
}
34182882:	bf00      	nop
34182884:	371c      	adds	r7, #28
34182886:	46bd      	mov	sp, r7
34182888:	f85d 7b04 	ldr.w	r7, [sp], #4
3418288c:	4770      	bx	lr

3418288e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
3418288e:	b480      	push	{r7}
34182890:	b087      	sub	sp, #28
34182892:	af00      	add	r7, sp, #0
34182894:	60f8      	str	r0, [r7, #12]
34182896:	60b9      	str	r1, [r7, #8]
34182898:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
3418289a:	68fb      	ldr	r3, [r7, #12]
3418289c:	3350      	adds	r3, #80	@ 0x50
3418289e:	461a      	mov	r2, r3
341828a0:	68bb      	ldr	r3, [r7, #8]
341828a2:	009b      	lsls	r3, r3, #2
341828a4:	4413      	add	r3, r2
341828a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
341828a8:	697b      	ldr	r3, [r7, #20]
341828aa:	681b      	ldr	r3, [r3, #0]
341828ac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
341828b0:	687b      	ldr	r3, [r7, #4]
341828b2:	431a      	orrs	r2, r3
341828b4:	697b      	ldr	r3, [r7, #20]
341828b6:	601a      	str	r2, [r3, #0]
             ADC_OFCFGR1_POSOFF,
             OffsetSign);
}
341828b8:	bf00      	nop
341828ba:	371c      	adds	r7, #28
341828bc:	46bd      	mov	sp, r7
341828be:	f85d 7b04 	ldr.w	r7, [sp], #4
341828c2:	4770      	bx	lr

341828c4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
341828c4:	b480      	push	{r7}
341828c6:	b087      	sub	sp, #28
341828c8:	af00      	add	r7, sp, #0
341828ca:	60f8      	str	r0, [r7, #12]
341828cc:	60b9      	str	r1, [r7, #8]
341828ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
341828d0:	68fb      	ldr	r3, [r7, #12]
341828d2:	3350      	adds	r3, #80	@ 0x50
341828d4:	461a      	mov	r2, r3
341828d6:	68bb      	ldr	r3, [r7, #8]
341828d8:	009b      	lsls	r3, r3, #2
341828da:	4413      	add	r3, r2
341828dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFCFGR1_SSAT, OffsetSignedSaturation);
341828de:	697b      	ldr	r3, [r7, #20]
341828e0:	681b      	ldr	r3, [r3, #0]
341828e2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
341828e6:	687b      	ldr	r3, [r7, #4]
341828e8:	431a      	orrs	r2, r3
341828ea:	697b      	ldr	r3, [r7, #20]
341828ec:	601a      	str	r2, [r3, #0]
}
341828ee:	bf00      	nop
341828f0:	371c      	adds	r7, #28
341828f2:	46bd      	mov	sp, r7
341828f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341828f8:	4770      	bx	lr

341828fa <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
341828fa:	b480      	push	{r7}
341828fc:	b087      	sub	sp, #28
341828fe:	af00      	add	r7, sp, #0
34182900:	60f8      	str	r0, [r7, #12]
34182902:	60b9      	str	r1, [r7, #8]
34182904:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
34182906:	68fb      	ldr	r3, [r7, #12]
34182908:	3350      	adds	r3, #80	@ 0x50
3418290a:	461a      	mov	r2, r3
3418290c:	68bb      	ldr	r3, [r7, #8]
3418290e:	009b      	lsls	r3, r3, #2
34182910:	4413      	add	r3, r2
34182912:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFCFGR1_USAT, OffsetUnsignedSaturation);
34182914:	697b      	ldr	r3, [r7, #20]
34182916:	681b      	ldr	r3, [r3, #0]
34182918:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
3418291c:	687b      	ldr	r3, [r7, #4]
3418291e:	431a      	orrs	r2, r3
34182920:	697b      	ldr	r3, [r7, #20]
34182922:	601a      	str	r2, [r3, #0]
}
34182924:	bf00      	nop
34182926:	371c      	adds	r7, #28
34182928:	46bd      	mov	sp, r7
3418292a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418292e:	4770      	bx	lr

34182930 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
34182930:	b480      	push	{r7}
34182932:	b083      	sub	sp, #12
34182934:	af00      	add	r7, sp, #0
34182936:	6078      	str	r0, [r7, #4]
34182938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
3418293a:	687b      	ldr	r3, [r7, #4]
3418293c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3418293e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
34182942:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34182946:	683a      	ldr	r2, [r7, #0]
34182948:	431a      	orrs	r2, r3
3418294a:	687b      	ldr	r3, [r7, #4]
3418294c:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
3418294e:	687b      	ldr	r3, [r7, #4]
34182950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34182952:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34182956:	683a      	ldr	r2, [r7, #0]
34182958:	2a00      	cmp	r2, #0
3418295a:	d002      	beq.n	34182962 <LL_ADC_SetGainCompensation+0x32>
3418295c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
34182960:	e000      	b.n	34182964 <LL_ADC_SetGainCompensation+0x34>
34182962:	2200      	movs	r2, #0
34182964:	431a      	orrs	r2, r3
34182966:	687b      	ldr	r3, [r7, #4]
34182968:	671a      	str	r2, [r3, #112]	@ 0x70
}
3418296a:	bf00      	nop
3418296c:	370c      	adds	r7, #12
3418296e:	46bd      	mov	sp, r7
34182970:	f85d 7b04 	ldr.w	r7, [sp], #4
34182974:	4770      	bx	lr

34182976 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC1.\n
  *         (2) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
34182976:	b480      	push	{r7}
34182978:	b087      	sub	sp, #28
3418297a:	af00      	add	r7, sp, #0
3418297c:	60f8      	str	r0, [r7, #12]
3418297e:	60b9      	str	r1, [r7, #8]
34182980:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
34182982:	68fb      	ldr	r3, [r7, #12]
34182984:	3330      	adds	r3, #48	@ 0x30
34182986:	461a      	mov	r2, r3
34182988:	68bb      	ldr	r3, [r7, #8]
3418298a:	0a1b      	lsrs	r3, r3, #8
3418298c:	009b      	lsls	r3, r3, #2
3418298e:	f003 030c 	and.w	r3, r3, #12
34182992:	4413      	add	r3, r2
34182994:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
34182996:	697b      	ldr	r3, [r7, #20]
34182998:	681a      	ldr	r2, [r3, #0]
3418299a:	68bb      	ldr	r3, [r7, #8]
3418299c:	f003 031f 	and.w	r3, r3, #31
341829a0:	211f      	movs	r1, #31
341829a2:	fa01 f303 	lsl.w	r3, r1, r3
341829a6:	43db      	mvns	r3, r3
341829a8:	401a      	ands	r2, r3
341829aa:	687b      	ldr	r3, [r7, #4]
341829ac:	f003 011f 	and.w	r1, r3, #31
341829b0:	68bb      	ldr	r3, [r7, #8]
341829b2:	f003 031f 	and.w	r3, r3, #31
341829b6:	fa01 f303 	lsl.w	r3, r1, r3
341829ba:	431a      	orrs	r2, r3
341829bc:	697b      	ldr	r3, [r7, #20]
341829be:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
341829c0:	bf00      	nop
341829c2:	371c      	adds	r7, #28
341829c4:	46bd      	mov	sp, r7
341829c6:	f85d 7b04 	ldr.w	r7, [sp], #4
341829ca:	4770      	bx	lr

341829cc <LL_ADC_SetChannelPreselection>:
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC1.\n
  *         (2) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
341829cc:	b480      	push	{r7}
341829ce:	b085      	sub	sp, #20
341829d0:	af00      	add	r7, sp, #0
341829d2:	6078      	str	r0, [r7, #4]
341829d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t channel_preselectione = READ_REG(ADCx->PCSEL);
341829d6:	687b      	ldr	r3, [r7, #4]
341829d8:	69db      	ldr	r3, [r3, #28]
341829da:	60fb      	str	r3, [r7, #12]
  WRITE_REG(ADCx->PCSEL,
341829dc:	683b      	ldr	r3, [r7, #0]
341829de:	f003 031f 	and.w	r3, r3, #31
341829e2:	2201      	movs	r2, #1
341829e4:	409a      	lsls	r2, r3
341829e6:	68fb      	ldr	r3, [r7, #12]
341829e8:	431a      	orrs	r2, r3
341829ea:	687b      	ldr	r3, [r7, #4]
341829ec:	61da      	str	r2, [r3, #28]
            channel_preselectione | (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)Channel) & 0x1FUL)));
}
341829ee:	bf00      	nop
341829f0:	3714      	adds	r7, #20
341829f2:	46bd      	mov	sp, r7
341829f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341829f8:	4770      	bx	lr
	...

341829fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_246CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_1499CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
341829fc:	b480      	push	{r7}
341829fe:	b087      	sub	sp, #28
34182a00:	af00      	add	r7, sp, #0
34182a02:	60f8      	str	r0, [r7, #12]
34182a04:	60b9      	str	r1, [r7, #8]
34182a06:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  const uint32_t iChannel = __ADC_CHANNEL_INDEX(Channel);
34182a08:	68bb      	ldr	r3, [r7, #8]
34182a0a:	f003 031f 	and.w	r3, r3, #31
34182a0e:	2b00      	cmp	r3, #0
34182a10:	f000 8087 	beq.w	34182b22 <LL_ADC_SetChannelSamplingTime+0x126>
34182a14:	68bb      	ldr	r3, [r7, #8]
34182a16:	f003 031f 	and.w	r3, r3, #31
34182a1a:	2b01      	cmp	r3, #1
34182a1c:	d07f      	beq.n	34182b1e <LL_ADC_SetChannelSamplingTime+0x122>
34182a1e:	68bb      	ldr	r3, [r7, #8]
34182a20:	f003 031f 	and.w	r3, r3, #31
34182a24:	2b02      	cmp	r3, #2
34182a26:	d078      	beq.n	34182b1a <LL_ADC_SetChannelSamplingTime+0x11e>
34182a28:	68bb      	ldr	r3, [r7, #8]
34182a2a:	f003 031f 	and.w	r3, r3, #31
34182a2e:	2b03      	cmp	r3, #3
34182a30:	d071      	beq.n	34182b16 <LL_ADC_SetChannelSamplingTime+0x11a>
34182a32:	68bb      	ldr	r3, [r7, #8]
34182a34:	f003 031f 	and.w	r3, r3, #31
34182a38:	2b04      	cmp	r3, #4
34182a3a:	d06a      	beq.n	34182b12 <LL_ADC_SetChannelSamplingTime+0x116>
34182a3c:	68bb      	ldr	r3, [r7, #8]
34182a3e:	f003 031f 	and.w	r3, r3, #31
34182a42:	2b05      	cmp	r3, #5
34182a44:	d063      	beq.n	34182b0e <LL_ADC_SetChannelSamplingTime+0x112>
34182a46:	68bb      	ldr	r3, [r7, #8]
34182a48:	f003 031f 	and.w	r3, r3, #31
34182a4c:	2b06      	cmp	r3, #6
34182a4e:	d05c      	beq.n	34182b0a <LL_ADC_SetChannelSamplingTime+0x10e>
34182a50:	68bb      	ldr	r3, [r7, #8]
34182a52:	f003 031f 	and.w	r3, r3, #31
34182a56:	2b07      	cmp	r3, #7
34182a58:	d055      	beq.n	34182b06 <LL_ADC_SetChannelSamplingTime+0x10a>
34182a5a:	68bb      	ldr	r3, [r7, #8]
34182a5c:	f003 031f 	and.w	r3, r3, #31
34182a60:	2b08      	cmp	r3, #8
34182a62:	d04e      	beq.n	34182b02 <LL_ADC_SetChannelSamplingTime+0x106>
34182a64:	68bb      	ldr	r3, [r7, #8]
34182a66:	f003 031f 	and.w	r3, r3, #31
34182a6a:	2b09      	cmp	r3, #9
34182a6c:	d047      	beq.n	34182afe <LL_ADC_SetChannelSamplingTime+0x102>
34182a6e:	68bb      	ldr	r3, [r7, #8]
34182a70:	f003 031f 	and.w	r3, r3, #31
34182a74:	2b0a      	cmp	r3, #10
34182a76:	d040      	beq.n	34182afa <LL_ADC_SetChannelSamplingTime+0xfe>
34182a78:	68bb      	ldr	r3, [r7, #8]
34182a7a:	f003 031f 	and.w	r3, r3, #31
34182a7e:	2b0b      	cmp	r3, #11
34182a80:	d039      	beq.n	34182af6 <LL_ADC_SetChannelSamplingTime+0xfa>
34182a82:	68bb      	ldr	r3, [r7, #8]
34182a84:	f003 031f 	and.w	r3, r3, #31
34182a88:	2b0c      	cmp	r3, #12
34182a8a:	d032      	beq.n	34182af2 <LL_ADC_SetChannelSamplingTime+0xf6>
34182a8c:	68bb      	ldr	r3, [r7, #8]
34182a8e:	f003 031f 	and.w	r3, r3, #31
34182a92:	2b0d      	cmp	r3, #13
34182a94:	d02b      	beq.n	34182aee <LL_ADC_SetChannelSamplingTime+0xf2>
34182a96:	68bb      	ldr	r3, [r7, #8]
34182a98:	f003 031f 	and.w	r3, r3, #31
34182a9c:	2b0e      	cmp	r3, #14
34182a9e:	d024      	beq.n	34182aea <LL_ADC_SetChannelSamplingTime+0xee>
34182aa0:	68bb      	ldr	r3, [r7, #8]
34182aa2:	f003 031f 	and.w	r3, r3, #31
34182aa6:	2b0f      	cmp	r3, #15
34182aa8:	d01d      	beq.n	34182ae6 <LL_ADC_SetChannelSamplingTime+0xea>
34182aaa:	68bb      	ldr	r3, [r7, #8]
34182aac:	f003 031f 	and.w	r3, r3, #31
34182ab0:	2b10      	cmp	r3, #16
34182ab2:	d016      	beq.n	34182ae2 <LL_ADC_SetChannelSamplingTime+0xe6>
34182ab4:	68bb      	ldr	r3, [r7, #8]
34182ab6:	f003 031f 	and.w	r3, r3, #31
34182aba:	2b11      	cmp	r3, #17
34182abc:	d00f      	beq.n	34182ade <LL_ADC_SetChannelSamplingTime+0xe2>
34182abe:	68bb      	ldr	r3, [r7, #8]
34182ac0:	f003 031f 	and.w	r3, r3, #31
34182ac4:	2b12      	cmp	r3, #18
34182ac6:	d008      	beq.n	34182ada <LL_ADC_SetChannelSamplingTime+0xde>
34182ac8:	68bb      	ldr	r3, [r7, #8]
34182aca:	f003 031f 	and.w	r3, r3, #31
34182ace:	2b13      	cmp	r3, #19
34182ad0:	d101      	bne.n	34182ad6 <LL_ADC_SetChannelSamplingTime+0xda>
34182ad2:	2313      	movs	r3, #19
34182ad4:	e026      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182ad6:	2300      	movs	r3, #0
34182ad8:	e024      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182ada:	2312      	movs	r3, #18
34182adc:	e022      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182ade:	2311      	movs	r3, #17
34182ae0:	e020      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182ae2:	2310      	movs	r3, #16
34182ae4:	e01e      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182ae6:	230f      	movs	r3, #15
34182ae8:	e01c      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182aea:	230e      	movs	r3, #14
34182aec:	e01a      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182aee:	230d      	movs	r3, #13
34182af0:	e018      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182af2:	230c      	movs	r3, #12
34182af4:	e016      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182af6:	230b      	movs	r3, #11
34182af8:	e014      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182afa:	230a      	movs	r3, #10
34182afc:	e012      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182afe:	2309      	movs	r3, #9
34182b00:	e010      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b02:	2308      	movs	r3, #8
34182b04:	e00e      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b06:	2307      	movs	r3, #7
34182b08:	e00c      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b0a:	2306      	movs	r3, #6
34182b0c:	e00a      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b0e:	2305      	movs	r3, #5
34182b10:	e008      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b12:	2304      	movs	r3, #4
34182b14:	e006      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b16:	2303      	movs	r3, #3
34182b18:	e004      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b1a:	2302      	movs	r3, #2
34182b1c:	e002      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b1e:	2301      	movs	r3, #1
34182b20:	e000      	b.n	34182b24 <LL_ADC_SetChannelSamplingTime+0x128>
34182b22:	2300      	movs	r3, #0
34182b24:	617b      	str	r3, [r7, #20]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
34182b26:	68fb      	ldr	r3, [r7, #12]
34182b28:	3314      	adds	r3, #20
34182b2a:	4619      	mov	r1, r3
34182b2c:	4a15      	ldr	r2, [pc, #84]	@ (34182b84 <LL_ADC_SetChannelSamplingTime+0x188>)
34182b2e:	697b      	ldr	r3, [r7, #20]
34182b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34182b34:	0e5b      	lsrs	r3, r3, #25
34182b36:	009b      	lsls	r3, r3, #2
34182b38:	f003 0304 	and.w	r3, r3, #4
34182b3c:	440b      	add	r3, r1
34182b3e:	613b      	str	r3, [r7, #16]
                                             ((ADC_CHANNEL_LUT[iChannel]
                                               & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
  MODIFY_REG(*preg,
34182b40:	693b      	ldr	r3, [r7, #16]
34182b42:	681a      	ldr	r2, [r3, #0]
34182b44:	490f      	ldr	r1, [pc, #60]	@ (34182b84 <LL_ADC_SetChannelSamplingTime+0x188>)
34182b46:	697b      	ldr	r3, [r7, #20]
34182b48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
34182b4c:	0d1b      	lsrs	r3, r3, #20
34182b4e:	f003 031f 	and.w	r3, r3, #31
34182b52:	2107      	movs	r1, #7
34182b54:	fa01 f303 	lsl.w	r3, r1, r3
34182b58:	43db      	mvns	r3, r3
34182b5a:	401a      	ands	r2, r3
34182b5c:	4909      	ldr	r1, [pc, #36]	@ (34182b84 <LL_ADC_SetChannelSamplingTime+0x188>)
34182b5e:	697b      	ldr	r3, [r7, #20]
34182b60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
34182b64:	0d1b      	lsrs	r3, r3, #20
34182b66:	f003 031f 	and.w	r3, r3, #31
34182b6a:	6879      	ldr	r1, [r7, #4]
34182b6c:	fa01 f303 	lsl.w	r3, r1, r3
34182b70:	431a      	orrs	r2, r3
34182b72:	693b      	ldr	r3, [r7, #16]
34182b74:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((ADC_CHANNEL_LUT[iChannel] & ADC_CHANNEL_SMPx_BITOFFSET_MASK)
                                >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((ADC_CHANNEL_LUT[iChannel] & ADC_CHANNEL_SMPx_BITOFFSET_MASK)
                                >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
34182b76:	bf00      	nop
34182b78:	371c      	adds	r7, #28
34182b7a:	46bd      	mov	sp, r7
34182b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182b80:	4770      	bx	lr
34182b82:	bf00      	nop
34182b84:	34191558 	.word	0x34191558

34182b88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
34182b88:	b480      	push	{r7}
34182b8a:	b087      	sub	sp, #28
34182b8c:	af00      	add	r7, sp, #0
34182b8e:	60f8      	str	r0, [r7, #12]
34182b90:	60b9      	str	r1, [r7, #8]
34182b92:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  const uint32_t iChannel = __ADC_CHANNEL_INDEX(Channel);
34182b94:	68bb      	ldr	r3, [r7, #8]
34182b96:	f003 031f 	and.w	r3, r3, #31
34182b9a:	2b00      	cmp	r3, #0
34182b9c:	f000 8087 	beq.w	34182cae <LL_ADC_SetChannelSingleDiff+0x126>
34182ba0:	68bb      	ldr	r3, [r7, #8]
34182ba2:	f003 031f 	and.w	r3, r3, #31
34182ba6:	2b01      	cmp	r3, #1
34182ba8:	d07f      	beq.n	34182caa <LL_ADC_SetChannelSingleDiff+0x122>
34182baa:	68bb      	ldr	r3, [r7, #8]
34182bac:	f003 031f 	and.w	r3, r3, #31
34182bb0:	2b02      	cmp	r3, #2
34182bb2:	d078      	beq.n	34182ca6 <LL_ADC_SetChannelSingleDiff+0x11e>
34182bb4:	68bb      	ldr	r3, [r7, #8]
34182bb6:	f003 031f 	and.w	r3, r3, #31
34182bba:	2b03      	cmp	r3, #3
34182bbc:	d071      	beq.n	34182ca2 <LL_ADC_SetChannelSingleDiff+0x11a>
34182bbe:	68bb      	ldr	r3, [r7, #8]
34182bc0:	f003 031f 	and.w	r3, r3, #31
34182bc4:	2b04      	cmp	r3, #4
34182bc6:	d06a      	beq.n	34182c9e <LL_ADC_SetChannelSingleDiff+0x116>
34182bc8:	68bb      	ldr	r3, [r7, #8]
34182bca:	f003 031f 	and.w	r3, r3, #31
34182bce:	2b05      	cmp	r3, #5
34182bd0:	d063      	beq.n	34182c9a <LL_ADC_SetChannelSingleDiff+0x112>
34182bd2:	68bb      	ldr	r3, [r7, #8]
34182bd4:	f003 031f 	and.w	r3, r3, #31
34182bd8:	2b06      	cmp	r3, #6
34182bda:	d05c      	beq.n	34182c96 <LL_ADC_SetChannelSingleDiff+0x10e>
34182bdc:	68bb      	ldr	r3, [r7, #8]
34182bde:	f003 031f 	and.w	r3, r3, #31
34182be2:	2b07      	cmp	r3, #7
34182be4:	d055      	beq.n	34182c92 <LL_ADC_SetChannelSingleDiff+0x10a>
34182be6:	68bb      	ldr	r3, [r7, #8]
34182be8:	f003 031f 	and.w	r3, r3, #31
34182bec:	2b08      	cmp	r3, #8
34182bee:	d04e      	beq.n	34182c8e <LL_ADC_SetChannelSingleDiff+0x106>
34182bf0:	68bb      	ldr	r3, [r7, #8]
34182bf2:	f003 031f 	and.w	r3, r3, #31
34182bf6:	2b09      	cmp	r3, #9
34182bf8:	d047      	beq.n	34182c8a <LL_ADC_SetChannelSingleDiff+0x102>
34182bfa:	68bb      	ldr	r3, [r7, #8]
34182bfc:	f003 031f 	and.w	r3, r3, #31
34182c00:	2b0a      	cmp	r3, #10
34182c02:	d040      	beq.n	34182c86 <LL_ADC_SetChannelSingleDiff+0xfe>
34182c04:	68bb      	ldr	r3, [r7, #8]
34182c06:	f003 031f 	and.w	r3, r3, #31
34182c0a:	2b0b      	cmp	r3, #11
34182c0c:	d039      	beq.n	34182c82 <LL_ADC_SetChannelSingleDiff+0xfa>
34182c0e:	68bb      	ldr	r3, [r7, #8]
34182c10:	f003 031f 	and.w	r3, r3, #31
34182c14:	2b0c      	cmp	r3, #12
34182c16:	d032      	beq.n	34182c7e <LL_ADC_SetChannelSingleDiff+0xf6>
34182c18:	68bb      	ldr	r3, [r7, #8]
34182c1a:	f003 031f 	and.w	r3, r3, #31
34182c1e:	2b0d      	cmp	r3, #13
34182c20:	d02b      	beq.n	34182c7a <LL_ADC_SetChannelSingleDiff+0xf2>
34182c22:	68bb      	ldr	r3, [r7, #8]
34182c24:	f003 031f 	and.w	r3, r3, #31
34182c28:	2b0e      	cmp	r3, #14
34182c2a:	d024      	beq.n	34182c76 <LL_ADC_SetChannelSingleDiff+0xee>
34182c2c:	68bb      	ldr	r3, [r7, #8]
34182c2e:	f003 031f 	and.w	r3, r3, #31
34182c32:	2b0f      	cmp	r3, #15
34182c34:	d01d      	beq.n	34182c72 <LL_ADC_SetChannelSingleDiff+0xea>
34182c36:	68bb      	ldr	r3, [r7, #8]
34182c38:	f003 031f 	and.w	r3, r3, #31
34182c3c:	2b10      	cmp	r3, #16
34182c3e:	d016      	beq.n	34182c6e <LL_ADC_SetChannelSingleDiff+0xe6>
34182c40:	68bb      	ldr	r3, [r7, #8]
34182c42:	f003 031f 	and.w	r3, r3, #31
34182c46:	2b11      	cmp	r3, #17
34182c48:	d00f      	beq.n	34182c6a <LL_ADC_SetChannelSingleDiff+0xe2>
34182c4a:	68bb      	ldr	r3, [r7, #8]
34182c4c:	f003 031f 	and.w	r3, r3, #31
34182c50:	2b12      	cmp	r3, #18
34182c52:	d008      	beq.n	34182c66 <LL_ADC_SetChannelSingleDiff+0xde>
34182c54:	68bb      	ldr	r3, [r7, #8]
34182c56:	f003 031f 	and.w	r3, r3, #31
34182c5a:	2b13      	cmp	r3, #19
34182c5c:	d101      	bne.n	34182c62 <LL_ADC_SetChannelSingleDiff+0xda>
34182c5e:	2313      	movs	r3, #19
34182c60:	e026      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c62:	2300      	movs	r3, #0
34182c64:	e024      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c66:	2312      	movs	r3, #18
34182c68:	e022      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c6a:	2311      	movs	r3, #17
34182c6c:	e020      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c6e:	2310      	movs	r3, #16
34182c70:	e01e      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c72:	230f      	movs	r3, #15
34182c74:	e01c      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c76:	230e      	movs	r3, #14
34182c78:	e01a      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c7a:	230d      	movs	r3, #13
34182c7c:	e018      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c7e:	230c      	movs	r3, #12
34182c80:	e016      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c82:	230b      	movs	r3, #11
34182c84:	e014      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c86:	230a      	movs	r3, #10
34182c88:	e012      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c8a:	2309      	movs	r3, #9
34182c8c:	e010      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c8e:	2308      	movs	r3, #8
34182c90:	e00e      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c92:	2307      	movs	r3, #7
34182c94:	e00c      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c96:	2306      	movs	r3, #6
34182c98:	e00a      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c9a:	2305      	movs	r3, #5
34182c9c:	e008      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182c9e:	2304      	movs	r3, #4
34182ca0:	e006      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182ca2:	2303      	movs	r3, #3
34182ca4:	e004      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182ca6:	2302      	movs	r3, #2
34182ca8:	e002      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182caa:	2301      	movs	r3, #1
34182cac:	e000      	b.n	34182cb0 <LL_ADC_SetChannelSingleDiff+0x128>
34182cae:	2300      	movs	r3, #0
34182cb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(ADCx->DIFSEL,
34182cb2:	68fb      	ldr	r3, [r7, #12]
34182cb4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
34182cb8:	490f      	ldr	r1, [pc, #60]	@ (34182cf8 <LL_ADC_SetChannelSingleDiff+0x170>)
34182cba:	697b      	ldr	r3, [r7, #20]
34182cbc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
34182cc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
34182cc4:	43db      	mvns	r3, r3
34182cc6:	401a      	ands	r2, r3
34182cc8:	490b      	ldr	r1, [pc, #44]	@ (34182cf8 <LL_ADC_SetChannelSingleDiff+0x170>)
34182cca:	697b      	ldr	r3, [r7, #20]
34182ccc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
34182cd0:	687b      	ldr	r3, [r7, #4]
34182cd2:	f003 0318 	and.w	r3, r3, #24
34182cd6:	4809      	ldr	r0, [pc, #36]	@ (34182cfc <LL_ADC_SetChannelSingleDiff+0x174>)
34182cd8:	fa20 f303 	lsr.w	r3, r0, r3
34182cdc:	400b      	ands	r3, r1
34182cde:	f3c3 0313 	ubfx	r3, r3, #0, #20
34182ce2:	431a      	orrs	r2, r3
34182ce4:	68fb      	ldr	r3, [r7, #12]
34182ce6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             ADC_CHANNEL_LUT[iChannel] & ADC_SINGLEDIFF_CHANNEL_MASK,
             (ADC_CHANNEL_LUT[iChannel] & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
34182cea:	bf00      	nop
34182cec:	371c      	adds	r7, #28
34182cee:	46bd      	mov	sp, r7
34182cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
34182cf4:	4770      	bx	lr
34182cf6:	bf00      	nop
34182cf8:	34191558 	.word	0x34191558
34182cfc:	000fffff 	.word	0x000fffff

34182d00 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
34182d00:	b480      	push	{r7}
34182d02:	b083      	sub	sp, #12
34182d04:	af00      	add	r7, sp, #0
34182d06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
34182d08:	687b      	ldr	r3, [r7, #4]
34182d0a:	689b      	ldr	r3, [r3, #8]
34182d0c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
34182d10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
34182d14:	687a      	ldr	r2, [r7, #4]
34182d16:	6093      	str	r3, [r2, #8]
}
34182d18:	bf00      	nop
34182d1a:	370c      	adds	r7, #12
34182d1c:	46bd      	mov	sp, r7
34182d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182d22:	4770      	bx	lr

34182d24 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
34182d24:	b480      	push	{r7}
34182d26:	b083      	sub	sp, #12
34182d28:	af00      	add	r7, sp, #0
34182d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
34182d2c:	687b      	ldr	r3, [r7, #4]
34182d2e:	689b      	ldr	r3, [r3, #8]
34182d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34182d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182d38:	d101      	bne.n	34182d3e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
34182d3a:	2301      	movs	r3, #1
34182d3c:	e000      	b.n	34182d40 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
34182d3e:	2300      	movs	r3, #0
}
34182d40:	4618      	mov	r0, r3
34182d42:	370c      	adds	r7, #12
34182d44:	46bd      	mov	sp, r7
34182d46:	f85d 7b04 	ldr.w	r7, [sp], #4
34182d4a:	4770      	bx	lr

34182d4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
34182d4c:	b480      	push	{r7}
34182d4e:	b083      	sub	sp, #12
34182d50:	af00      	add	r7, sp, #0
34182d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
34182d54:	687b      	ldr	r3, [r7, #4]
34182d56:	689b      	ldr	r3, [r3, #8]
34182d58:	f003 0301 	and.w	r3, r3, #1
34182d5c:	2b01      	cmp	r3, #1
34182d5e:	d101      	bne.n	34182d64 <LL_ADC_IsEnabled+0x18>
34182d60:	2301      	movs	r3, #1
34182d62:	e000      	b.n	34182d66 <LL_ADC_IsEnabled+0x1a>
34182d64:	2300      	movs	r3, #0
}
34182d66:	4618      	mov	r0, r3
34182d68:	370c      	adds	r7, #12
34182d6a:	46bd      	mov	sp, r7
34182d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182d70:	4770      	bx	lr

34182d72 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
34182d72:	b480      	push	{r7}
34182d74:	b083      	sub	sp, #12
34182d76:	af00      	add	r7, sp, #0
34182d78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
34182d7a:	687b      	ldr	r3, [r7, #4]
34182d7c:	689b      	ldr	r3, [r3, #8]
34182d7e:	f003 0304 	and.w	r3, r3, #4
34182d82:	2b04      	cmp	r3, #4
34182d84:	d101      	bne.n	34182d8a <LL_ADC_REG_IsConversionOngoing+0x18>
34182d86:	2301      	movs	r3, #1
34182d88:	e000      	b.n	34182d8c <LL_ADC_REG_IsConversionOngoing+0x1a>
34182d8a:	2300      	movs	r3, #0
}
34182d8c:	4618      	mov	r0, r3
34182d8e:	370c      	adds	r7, #12
34182d90:	46bd      	mov	sp, r7
34182d92:	f85d 7b04 	ldr.w	r7, [sp], #4
34182d96:	4770      	bx	lr

34182d98 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
34182d98:	b480      	push	{r7}
34182d9a:	b083      	sub	sp, #12
34182d9c:	af00      	add	r7, sp, #0
34182d9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
34182da0:	687b      	ldr	r3, [r7, #4]
34182da2:	689b      	ldr	r3, [r3, #8]
34182da4:	f003 0308 	and.w	r3, r3, #8
34182da8:	2b08      	cmp	r3, #8
34182daa:	d101      	bne.n	34182db0 <LL_ADC_INJ_IsConversionOngoing+0x18>
34182dac:	2301      	movs	r3, #1
34182dae:	e000      	b.n	34182db2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
34182db0:	2300      	movs	r3, #0
}
34182db2:	4618      	mov	r0, r3
34182db4:	370c      	adds	r7, #12
34182db6:	46bd      	mov	sp, r7
34182db8:	f85d 7b04 	ldr.w	r7, [sp], #4
34182dbc:	4770      	bx	lr
	...

34182dc0 <HAL_ADC_Init>:
  *         without disabling the other ADCs sharing the same ADC common instance.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
34182dc0:	b580      	push	{r7, lr}
34182dc2:	b088      	sub	sp, #32
34182dc4:	af00      	add	r7, sp, #0
34182dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
34182dc8:	2300      	movs	r3, #0
34182dca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
34182dcc:	687b      	ldr	r3, [r7, #4]
34182dce:	2b00      	cmp	r3, #0
34182dd0:	d101      	bne.n	34182dd6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
34182dd2:	2301      	movs	r3, #1
34182dd4:	e108      	b.n	34182fe8 <HAL_ADC_Init+0x228>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
34182dd6:	687b      	ldr	r3, [r7, #4]
34182dd8:	68db      	ldr	r3, [r3, #12]
34182dda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
34182ddc:	687b      	ldr	r3, [r7, #4]
34182dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182de0:	2b00      	cmp	r3, #0
34182de2:	d109      	bne.n	34182df8 <HAL_ADC_Init+0x38>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
34182de4:	6878      	ldr	r0, [r7, #4]
34182de6:	f7fe fc25 	bl	34181634 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
34182dea:	687b      	ldr	r3, [r7, #4]
34182dec:	2200      	movs	r2, #0
34182dee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
34182df0:	687b      	ldr	r3, [r7, #4]
34182df2:	2200      	movs	r2, #0
34182df4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* ADC must be disabled to set configuration bits                            */
  if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
34182df8:	687b      	ldr	r3, [r7, #4]
34182dfa:	681b      	ldr	r3, [r3, #0]
34182dfc:	4618      	mov	r0, r3
34182dfe:	f7ff ffa5 	bl	34182d4c <LL_ADC_IsEnabled>
34182e02:	4603      	mov	r3, r0
34182e04:	2b00      	cmp	r3, #0
34182e06:	d001      	beq.n	34182e0c <HAL_ADC_Init+0x4c>
  {
    return HAL_ERROR;
34182e08:	2301      	movs	r3, #1
34182e0a:	e0ed      	b.n	34182fe8 <HAL_ADC_Init+0x228>
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
34182e0c:	687b      	ldr	r3, [r7, #4]
34182e0e:	681b      	ldr	r3, [r3, #0]
34182e10:	4618      	mov	r0, r3
34182e12:	f7ff ff87 	bl	34182d24 <LL_ADC_IsDeepPowerDownEnabled>
34182e16:	4603      	mov	r3, r0
34182e18:	2b00      	cmp	r3, #0
34182e1a:	d004      	beq.n	34182e26 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
34182e1c:	687b      	ldr	r3, [r7, #4]
34182e1e:	681b      	ldr	r3, [r3, #0]
34182e20:	4618      	mov	r0, r3
34182e22:	f7ff ff6d 	bl	34182d00 <LL_ADC_DisableDeepPowerDown>
  }
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
34182e26:	687b      	ldr	r3, [r7, #4]
34182e28:	681b      	ldr	r3, [r3, #0]
34182e2a:	4618      	mov	r0, r3
34182e2c:	f7ff ffa1 	bl	34182d72 <LL_ADC_REG_IsConversionOngoing>
34182e30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
34182e32:	687b      	ldr	r3, [r7, #4]
34182e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182e36:	f003 0310 	and.w	r3, r3, #16
34182e3a:	2b00      	cmp	r3, #0
34182e3c:	f040 80cb 	bne.w	34182fd6 <HAL_ADC_Init+0x216>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
34182e40:	697b      	ldr	r3, [r7, #20]
34182e42:	2b00      	cmp	r3, #0
34182e44:	f040 80c7 	bne.w	34182fd6 <HAL_ADC_Init+0x216>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
34182e48:	687b      	ldr	r3, [r7, #4]
34182e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182e4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
34182e50:	f043 0202 	orr.w	r2, r3, #2
34182e54:	687b      	ldr	r3, [r7, #4]
34182e56:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
34182e58:	687b      	ldr	r3, [r7, #4]
34182e5a:	7d5b      	ldrb	r3, [r3, #21]
34182e5c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
34182e5e:	687b      	ldr	r3, [r7, #4]
34182e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
34182e62:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
34182e64:	687b      	ldr	r3, [r7, #4]
34182e66:	685b      	ldr	r3, [r3, #4]
                hadc->Init.Overrun                                                    |
34182e68:	431a      	orrs	r2, r3
                ADC_CFGR1_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
34182e6a:	687b      	ldr	r3, [r7, #4]
34182e6c:	7f1b      	ldrb	r3, [r3, #28]
34182e6e:	041b      	lsls	r3, r3, #16
    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
34182e70:	4313      	orrs	r3, r2
34182e72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
34182e74:	687b      	ldr	r3, [r7, #4]
34182e76:	7f1b      	ldrb	r3, [r3, #28]
34182e78:	2b01      	cmp	r3, #1
34182e7a:	d106      	bne.n	34182e8a <HAL_ADC_Init+0xca>
    {
      tmpCFGR1 |= ADC_CFGR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
34182e7c:	687b      	ldr	r3, [r7, #4]
34182e7e:	6a1b      	ldr	r3, [r3, #32]
34182e80:	3b01      	subs	r3, #1
34182e82:	045b      	lsls	r3, r3, #17
34182e84:	69ba      	ldr	r2, [r7, #24]
34182e86:	4313      	orrs	r3, r2
34182e88:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
34182e8a:	687b      	ldr	r3, [r7, #4]
34182e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182e8e:	2b00      	cmp	r3, #0
34182e90:	d009      	beq.n	34182ea6 <HAL_ADC_Init+0xe6>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL)
34182e92:	687b      	ldr	r3, [r7, #4]
34182e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182e96:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
34182e9a:	687b      	ldr	r3, [r7, #4]
34182e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34182e9e:	4313      	orrs	r3, r2
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL)
34182ea0:	69ba      	ldr	r2, [r7, #24]
34182ea2:	4313      	orrs	r3, r2
34182ea4:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_FIELDS_1, tmpCFGR1);
34182ea6:	687b      	ldr	r3, [r7, #4]
34182ea8:	681b      	ldr	r3, [r3, #0]
34182eaa:	68da      	ldr	r2, [r3, #12]
34182eac:	4b50      	ldr	r3, [pc, #320]	@ (34182ff0 <HAL_ADC_Init+0x230>)
34182eae:	4013      	ands	r3, r2
34182eb0:	687a      	ldr	r2, [r7, #4]
34182eb2:	6812      	ldr	r2, [r2, #0]
34182eb4:	69b9      	ldr	r1, [r7, #24]
34182eb6:	430b      	orrs	r3, r1
34182eb8:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
34182eba:	687b      	ldr	r3, [r7, #4]
34182ebc:	681b      	ldr	r3, [r3, #0]
34182ebe:	691b      	ldr	r3, [r3, #16]
34182ec0:	f423 4120 	bic.w	r1, r3, #40960	@ 0xa000
34182ec4:	687b      	ldr	r3, [r7, #4]
34182ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
34182ec8:	687b      	ldr	r3, [r7, #4]
34182eca:	681b      	ldr	r3, [r3, #0]
34182ecc:	430a      	orrs	r2, r1
34182ece:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
34182ed0:	687b      	ldr	r3, [r7, #4]
34182ed2:	681b      	ldr	r3, [r3, #0]
34182ed4:	4618      	mov	r0, r3
34182ed6:	f7ff ff4c 	bl	34182d72 <LL_ADC_REG_IsConversionOngoing>
34182eda:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
34182edc:	687b      	ldr	r3, [r7, #4]
34182ede:	681b      	ldr	r3, [r3, #0]
34182ee0:	4618      	mov	r0, r3
34182ee2:	f7ff ff59 	bl	34182d98 <LL_ADC_INJ_IsConversionOngoing>
34182ee6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
34182ee8:	693b      	ldr	r3, [r7, #16]
34182eea:	2b00      	cmp	r3, #0
34182eec:	d151      	bne.n	34182f92 <HAL_ADC_Init+0x1d2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
34182eee:	68fb      	ldr	r3, [r7, #12]
34182ef0:	2b00      	cmp	r3, #0
34182ef2:	d14e      	bne.n	34182f92 <HAL_ADC_Init+0x1d2>
       )
    {
      tmpCFGR1 = (
                   ADC_CFGR1_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
34182ef4:	687b      	ldr	r3, [r7, #4]
34182ef6:	7d1b      	ldrb	r3, [r3, #20]
34182ef8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
34182efa:	687b      	ldr	r3, [r7, #4]
34182efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR1 = (
34182efe:	4313      	orrs	r3, r2
34182f00:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_FIELDS_2, tmpCFGR1);
34182f02:	687b      	ldr	r3, [r7, #4]
34182f04:	681b      	ldr	r3, [r3, #0]
34182f06:	68db      	ldr	r3, [r3, #12]
34182f08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
34182f0c:	f023 0303 	bic.w	r3, r3, #3
34182f10:	687a      	ldr	r2, [r7, #4]
34182f12:	6812      	ldr	r2, [r2, #0]
34182f14:	69b9      	ldr	r1, [r7, #24]
34182f16:	430b      	orrs	r3, r1
34182f18:	60d3      	str	r3, [r2, #12]

      LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
34182f1a:	687b      	ldr	r3, [r7, #4]
34182f1c:	681a      	ldr	r2, [r3, #0]
34182f1e:	687b      	ldr	r3, [r7, #4]
34182f20:	689b      	ldr	r3, [r3, #8]
34182f22:	4619      	mov	r1, r3
34182f24:	4610      	mov	r0, r2
34182f26:	f7ff fd03 	bl	34182930 <LL_ADC_SetGainCompensation>

      if (hadc->Init.OversamplingMode == ENABLE)
34182f2a:	687b      	ldr	r3, [r7, #4]
34182f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
34182f30:	2b01      	cmp	r3, #1
34182f32:	d11b      	bne.n	34182f6c <HAL_ADC_Init+0x1ac>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
34182f34:	687b      	ldr	r3, [r7, #4]
34182f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182f38:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
34182f3a:	687b      	ldr	r3, [r7, #4]
34182f3c:	681b      	ldr	r3, [r3, #0]
34182f3e:	691a      	ldr	r2, [r3, #16]
34182f40:	4b2c      	ldr	r3, [pc, #176]	@ (34182ff4 <HAL_ADC_Init+0x234>)
34182f42:	4013      	ands	r3, r2
34182f44:	687a      	ldr	r2, [r7, #4]
34182f46:	6c12      	ldr	r2, [r2, #64]	@ 0x40
34182f48:	3a01      	subs	r2, #1
34182f4a:	0411      	lsls	r1, r2, #16
34182f4c:	687a      	ldr	r2, [r7, #4]
34182f4e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
34182f50:	4311      	orrs	r1, r2
34182f52:	687a      	ldr	r2, [r7, #4]
34182f54:	6c92      	ldr	r2, [r2, #72]	@ 0x48
34182f56:	4311      	orrs	r1, r2
34182f58:	687a      	ldr	r2, [r7, #4]
34182f5a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
34182f5c:	430a      	orrs	r2, r1
34182f5e:	431a      	orrs	r2, r3
34182f60:	687b      	ldr	r3, [r7, #4]
34182f62:	681b      	ldr	r3, [r3, #0]
34182f64:	f042 0201 	orr.w	r2, r2, #1
34182f68:	611a      	str	r2, [r3, #16]
34182f6a:	e007      	b.n	34182f7c <HAL_ADC_Init+0x1bc>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
34182f6c:	687b      	ldr	r3, [r7, #4]
34182f6e:	681b      	ldr	r3, [r3, #0]
34182f70:	691a      	ldr	r2, [r3, #16]
34182f72:	687b      	ldr	r3, [r7, #4]
34182f74:	681b      	ldr	r3, [r3, #0]
34182f76:	f022 0201 	bic.w	r2, r2, #1
34182f7a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
34182f7c:	687b      	ldr	r3, [r7, #4]
34182f7e:	681b      	ldr	r3, [r3, #0]
34182f80:	691b      	ldr	r3, [r3, #16]
34182f82:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
34182f86:	687b      	ldr	r3, [r7, #4]
34182f88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34182f8a:	687b      	ldr	r3, [r7, #4]
34182f8c:	681b      	ldr	r3, [r3, #0]
34182f8e:	430a      	orrs	r2, r1
34182f90:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
34182f92:	687b      	ldr	r3, [r7, #4]
34182f94:	68db      	ldr	r3, [r3, #12]
34182f96:	2b01      	cmp	r3, #1
34182f98:	d10c      	bne.n	34182fb4 <HAL_ADC_Init+0x1f4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
34182f9a:	687b      	ldr	r3, [r7, #4]
34182f9c:	681b      	ldr	r3, [r3, #0]
34182f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34182fa0:	f023 010f 	bic.w	r1, r3, #15
34182fa4:	687b      	ldr	r3, [r7, #4]
34182fa6:	699b      	ldr	r3, [r3, #24]
34182fa8:	1e5a      	subs	r2, r3, #1
34182faa:	687b      	ldr	r3, [r7, #4]
34182fac:	681b      	ldr	r3, [r3, #0]
34182fae:	430a      	orrs	r2, r1
34182fb0:	631a      	str	r2, [r3, #48]	@ 0x30
34182fb2:	e007      	b.n	34182fc4 <HAL_ADC_Init+0x204>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
34182fb4:	687b      	ldr	r3, [r7, #4]
34182fb6:	681b      	ldr	r3, [r3, #0]
34182fb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34182fba:	687b      	ldr	r3, [r7, #4]
34182fbc:	681b      	ldr	r3, [r3, #0]
34182fbe:	f022 020f 	bic.w	r2, r2, #15
34182fc2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
34182fc4:	687b      	ldr	r3, [r7, #4]
34182fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182fc8:	f023 0303 	bic.w	r3, r3, #3
34182fcc:	f043 0201 	orr.w	r2, r3, #1
34182fd0:	687b      	ldr	r3, [r7, #4]
34182fd2:	659a      	str	r2, [r3, #88]	@ 0x58
34182fd4:	e007      	b.n	34182fe6 <HAL_ADC_Init+0x226>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
34182fd6:	687b      	ldr	r3, [r7, #4]
34182fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182fda:	f043 0210 	orr.w	r2, r3, #16
34182fde:	687b      	ldr	r3, [r7, #4]
34182fe0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
34182fe2:	2301      	movs	r3, #1
34182fe4:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
34182fe6:	7ffb      	ldrb	r3, [r7, #31]
}
34182fe8:	4618      	mov	r0, r3
34182fea:	3720      	adds	r7, #32
34182fec:	46bd      	mov	sp, r7
34182fee:	bd80      	pop	{r7, pc}
34182ff0:	fff0c013 	.word	0xfff0c013
34182ff4:	fc00f81e 	.word	0xfc00f81e

34182ff8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
34182ff8:	b590      	push	{r4, r7, lr}
34182ffa:	b089      	sub	sp, #36	@ 0x24
34182ffc:	af00      	add	r7, sp, #0
34182ffe:	6078      	str	r0, [r7, #4]
34183000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
34183002:	2300      	movs	r3, #0
34183004:	77fb      	strb	r3, [r7, #31]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* ADC must be disabled to set configuration bits                           */
  if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
34183006:	687b      	ldr	r3, [r7, #4]
34183008:	681b      	ldr	r3, [r3, #0]
3418300a:	4618      	mov	r0, r3
3418300c:	f7ff fe9e 	bl	34182d4c <LL_ADC_IsEnabled>
34183010:	4603      	mov	r3, r0
34183012:	2b00      	cmp	r3, #0
34183014:	d001      	beq.n	3418301a <HAL_ADC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
34183016:	2301      	movs	r3, #1
34183018:	e1db      	b.n	341833d2 <HAL_ADC_ConfigChannel+0x3da>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
3418301a:	687b      	ldr	r3, [r7, #4]
3418301c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34183020:	2b01      	cmp	r3, #1
34183022:	d101      	bne.n	34183028 <HAL_ADC_ConfigChannel+0x30>
34183024:	2302      	movs	r3, #2
34183026:	e1d4      	b.n	341833d2 <HAL_ADC_ConfigChannel+0x3da>
34183028:	687b      	ldr	r3, [r7, #4]
3418302a:	2201      	movs	r2, #1
3418302c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
34183030:	687b      	ldr	r3, [r7, #4]
34183032:	681b      	ldr	r3, [r3, #0]
34183034:	4618      	mov	r0, r3
34183036:	f7ff fe9c 	bl	34182d72 <LL_ADC_REG_IsConversionOngoing>
3418303a:	4603      	mov	r3, r0
3418303c:	2b00      	cmp	r3, #0
3418303e:	f040 81bb 	bne.w	341833b8 <HAL_ADC_ConfigChannel+0x3c0>
  {
    /* ADC channels preselection */
    LL_ADC_SetChannelPreselection(hadc->Instance, pConfig->Channel);
34183042:	687b      	ldr	r3, [r7, #4]
34183044:	681a      	ldr	r2, [r3, #0]
34183046:	683b      	ldr	r3, [r7, #0]
34183048:	681b      	ldr	r3, [r3, #0]
3418304a:	4619      	mov	r1, r3
3418304c:	4610      	mov	r0, r2
3418304e:	f7ff fcbd 	bl	341829cc <LL_ADC_SetChannelPreselection>

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
34183052:	687b      	ldr	r3, [r7, #4]
34183054:	6818      	ldr	r0, [r3, #0]
34183056:	683b      	ldr	r3, [r7, #0]
34183058:	6859      	ldr	r1, [r3, #4]
3418305a:	683b      	ldr	r3, [r7, #0]
3418305c:	681b      	ldr	r3, [r3, #0]
3418305e:	461a      	mov	r2, r3
34183060:	f7ff fc89 	bl	34182976 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
34183064:	687b      	ldr	r3, [r7, #4]
34183066:	681b      	ldr	r3, [r3, #0]
34183068:	4618      	mov	r0, r3
3418306a:	f7ff fe82 	bl	34182d72 <LL_ADC_REG_IsConversionOngoing>
3418306e:	61b8      	str	r0, [r7, #24]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
34183070:	687b      	ldr	r3, [r7, #4]
34183072:	681b      	ldr	r3, [r3, #0]
34183074:	4618      	mov	r0, r3
34183076:	f7ff fe8f 	bl	34182d98 <LL_ADC_INJ_IsConversionOngoing>
3418307a:	6178      	str	r0, [r7, #20]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
3418307c:	69bb      	ldr	r3, [r7, #24]
3418307e:	2b00      	cmp	r3, #0
34183080:	f040 80aa 	bne.w	341831d8 <HAL_ADC_ConfigChannel+0x1e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
34183084:	697b      	ldr	r3, [r7, #20]
34183086:	2b00      	cmp	r3, #0
34183088:	f040 80a6 	bne.w	341831d8 <HAL_ADC_ConfigChannel+0x1e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
3418308c:	687b      	ldr	r3, [r7, #4]
3418308e:	6818      	ldr	r0, [r3, #0]
34183090:	683b      	ldr	r3, [r7, #0]
34183092:	6819      	ldr	r1, [r3, #0]
34183094:	683b      	ldr	r3, [r7, #0]
34183096:	689b      	ldr	r3, [r3, #8]
34183098:	461a      	mov	r2, r3
3418309a:	f7ff fcaf 	bl	341829fc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
3418309e:	683b      	ldr	r3, [r7, #0]
341830a0:	695a      	ldr	r2, [r3, #20]
341830a2:	687b      	ldr	r3, [r7, #4]
341830a4:	681b      	ldr	r3, [r3, #0]
341830a6:	68db      	ldr	r3, [r3, #12]
341830a8:	089b      	lsrs	r3, r3, #2
341830aa:	f003 0303 	and.w	r3, r3, #3
341830ae:	005b      	lsls	r3, r3, #1
341830b0:	fa02 f303 	lsl.w	r3, r2, r3
341830b4:	613b      	str	r3, [r7, #16]

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
341830b6:	683b      	ldr	r3, [r7, #0]
341830b8:	691b      	ldr	r3, [r3, #16]
341830ba:	2b04      	cmp	r3, #4
341830bc:	d038      	beq.n	34183130 <HAL_ADC_ConfigChannel+0x138>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffsetChannel(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel);
341830be:	687b      	ldr	r3, [r7, #4]
341830c0:	6818      	ldr	r0, [r3, #0]
341830c2:	683b      	ldr	r3, [r7, #0]
341830c4:	6919      	ldr	r1, [r3, #16]
341830c6:	683b      	ldr	r3, [r7, #0]
341830c8:	681b      	ldr	r3, [r3, #0]
341830ca:	461a      	mov	r2, r3
341830cc:	f7ff fb91 	bl	341827f2 <LL_ADC_SetOffsetChannel>
        LL_ADC_SetOffsetLevel(hadc->Instance, pConfig->OffsetNumber, tmpOffsetShifted);
341830d0:	687b      	ldr	r3, [r7, #4]
341830d2:	6818      	ldr	r0, [r3, #0]
341830d4:	683b      	ldr	r3, [r7, #0]
341830d6:	691b      	ldr	r3, [r3, #16]
341830d8:	693a      	ldr	r2, [r7, #16]
341830da:	4619      	mov	r1, r3
341830dc:	f7ff fbbc 	bl	34182858 <LL_ADC_SetOffsetLevel>
        /* Signed and unsigned saturation cannot be set at the same time */
        assert_param(!((pConfig->OffsetSignedSaturation == ENABLE) && (pConfig->OffsetSaturation == ENABLE)));


        /* Set ADC offset sign */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
341830e0:	687b      	ldr	r3, [r7, #4]
341830e2:	6818      	ldr	r0, [r3, #0]
341830e4:	683b      	ldr	r3, [r7, #0]
341830e6:	6919      	ldr	r1, [r3, #16]
341830e8:	683b      	ldr	r3, [r7, #0]
341830ea:	69db      	ldr	r3, [r3, #28]
341830ec:	461a      	mov	r2, r3
341830ee:	f7ff fbce 	bl	3418288e <LL_ADC_SetOffsetSign>
        /* Set ADC offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,      \
341830f2:	687b      	ldr	r3, [r7, #4]
341830f4:	6818      	ldr	r0, [r3, #0]
341830f6:	683b      	ldr	r3, [r7, #0]
341830f8:	6919      	ldr	r1, [r3, #16]
                                         (pConfig->OffsetSignedSaturation == ENABLE) \
341830fa:	683b      	ldr	r3, [r7, #0]
341830fc:	7e1b      	ldrb	r3, [r3, #24]
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,      \
341830fe:	2b01      	cmp	r3, #1
34183100:	d102      	bne.n	34183108 <HAL_ADC_ConfigChannel+0x110>
34183102:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
34183106:	e000      	b.n	3418310a <HAL_ADC_ConfigChannel+0x112>
34183108:	2300      	movs	r3, #0
3418310a:	461a      	mov	r2, r3
3418310c:	f7ff fbda 	bl	341828c4 <LL_ADC_SetOffsetSignedSaturation>
                                         ? LL_ADC_OFFSET_SIGNED_SAT_ENABLE           \
                                         : LL_ADC_OFFSET_SIGNED_SAT_DISABLE);
        /* Set ADC offset unsigned saturation */
        LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,    \
34183110:	687b      	ldr	r3, [r7, #4]
34183112:	6818      	ldr	r0, [r3, #0]
34183114:	683b      	ldr	r3, [r7, #0]
34183116:	6919      	ldr	r1, [r3, #16]
                                           (pConfig->OffsetSaturation == ENABLE)     \
34183118:	683b      	ldr	r3, [r7, #0]
3418311a:	7e5b      	ldrb	r3, [r3, #25]
        LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,    \
3418311c:	2b01      	cmp	r3, #1
3418311e:	d102      	bne.n	34183126 <HAL_ADC_ConfigChannel+0x12e>
34183120:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34183124:	e000      	b.n	34183128 <HAL_ADC_ConfigChannel+0x130>
34183126:	2300      	movs	r3, #0
34183128:	461a      	mov	r2, r3
3418312a:	f7ff fbe6 	bl	341828fa <LL_ADC_SetOffsetUnsignedSaturation>
3418312e:	e053      	b.n	341831d8 <HAL_ADC_ConfigChannel+0x1e0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted.
           If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
34183130:	687b      	ldr	r3, [r7, #4]
34183132:	681b      	ldr	r3, [r3, #0]
34183134:	2100      	movs	r1, #0
34183136:	4618      	mov	r0, r3
34183138:	f7ff fb77 	bl	3418282a <LL_ADC_GetOffsetChannel>
3418313c:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
3418313e:	683b      	ldr	r3, [r7, #0]
34183140:	681b      	ldr	r3, [r3, #0]
34183142:	4053      	eors	r3, r2
34183144:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
34183148:	2b00      	cmp	r3, #0
3418314a:	d106      	bne.n	3418315a <HAL_ADC_ConfigChannel+0x162>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_1, 0UL);
3418314c:	687b      	ldr	r3, [r7, #4]
3418314e:	681b      	ldr	r3, [r3, #0]
34183150:	2200      	movs	r2, #0
34183152:	2100      	movs	r1, #0
34183154:	4618      	mov	r0, r3
34183156:	f7ff fb7f 	bl	34182858 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
3418315a:	687b      	ldr	r3, [r7, #4]
3418315c:	681b      	ldr	r3, [r3, #0]
3418315e:	2101      	movs	r1, #1
34183160:	4618      	mov	r0, r3
34183162:	f7ff fb62 	bl	3418282a <LL_ADC_GetOffsetChannel>
34183166:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
34183168:	683b      	ldr	r3, [r7, #0]
3418316a:	681b      	ldr	r3, [r3, #0]
3418316c:	4053      	eors	r3, r2
3418316e:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
34183172:	2b00      	cmp	r3, #0
34183174:	d106      	bne.n	34183184 <HAL_ADC_ConfigChannel+0x18c>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_2, 0UL);
34183176:	687b      	ldr	r3, [r7, #4]
34183178:	681b      	ldr	r3, [r3, #0]
3418317a:	2200      	movs	r2, #0
3418317c:	2101      	movs	r1, #1
3418317e:	4618      	mov	r0, r3
34183180:	f7ff fb6a 	bl	34182858 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
34183184:	687b      	ldr	r3, [r7, #4]
34183186:	681b      	ldr	r3, [r3, #0]
34183188:	2102      	movs	r1, #2
3418318a:	4618      	mov	r0, r3
3418318c:	f7ff fb4d 	bl	3418282a <LL_ADC_GetOffsetChannel>
34183190:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
34183192:	683b      	ldr	r3, [r7, #0]
34183194:	681b      	ldr	r3, [r3, #0]
34183196:	4053      	eors	r3, r2
34183198:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
3418319c:	2b00      	cmp	r3, #0
3418319e:	d106      	bne.n	341831ae <HAL_ADC_ConfigChannel+0x1b6>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_3, 0UL);
341831a0:	687b      	ldr	r3, [r7, #4]
341831a2:	681b      	ldr	r3, [r3, #0]
341831a4:	2200      	movs	r2, #0
341831a6:	2102      	movs	r1, #2
341831a8:	4618      	mov	r0, r3
341831aa:	f7ff fb55 	bl	34182858 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
341831ae:	687b      	ldr	r3, [r7, #4]
341831b0:	681b      	ldr	r3, [r3, #0]
341831b2:	2103      	movs	r1, #3
341831b4:	4618      	mov	r0, r3
341831b6:	f7ff fb38 	bl	3418282a <LL_ADC_GetOffsetChannel>
341831ba:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
341831bc:	683b      	ldr	r3, [r7, #0]
341831be:	681b      	ldr	r3, [r3, #0]
341831c0:	4053      	eors	r3, r2
341831c2:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
341831c6:	2b00      	cmp	r3, #0
341831c8:	d106      	bne.n	341831d8 <HAL_ADC_ConfigChannel+0x1e0>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_4, 0UL);
341831ca:	687b      	ldr	r3, [r7, #4]
341831cc:	681b      	ldr	r3, [r3, #0]
341831ce:	2200      	movs	r2, #0
341831d0:	2103      	movs	r1, #3
341831d2:	4618      	mov	r0, r3
341831d4:	f7ff fb40 	bl	34182858 <LL_ADC_SetOffsetLevel>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
341831d8:	687b      	ldr	r3, [r7, #4]
341831da:	681b      	ldr	r3, [r3, #0]
341831dc:	4618      	mov	r0, r3
341831de:	f7ff fdb5 	bl	34182d4c <LL_ADC_IsEnabled>
341831e2:	4603      	mov	r3, r0
341831e4:	2b00      	cmp	r3, #0
341831e6:	f040 8090 	bne.w	3418330a <HAL_ADC_ConfigChannel+0x312>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
341831ea:	687b      	ldr	r3, [r7, #4]
341831ec:	6818      	ldr	r0, [r3, #0]
341831ee:	683b      	ldr	r3, [r7, #0]
341831f0:	6819      	ldr	r1, [r3, #0]
341831f2:	683b      	ldr	r3, [r7, #0]
341831f4:	68db      	ldr	r3, [r3, #12]
341831f6:	461a      	mov	r2, r3
341831f8:	f7ff fcc6 	bl	34182b88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
341831fc:	683b      	ldr	r3, [r7, #0]
341831fe:	68db      	ldr	r3, [r3, #12]
34183200:	4a76      	ldr	r2, [pc, #472]	@ (341833dc <HAL_ADC_ConfigChannel+0x3e4>)
34183202:	4293      	cmp	r3, r2
34183204:	f040 8081 	bne.w	3418330a <HAL_ADC_ConfigChannel+0x312>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance,
34183208:	687b      	ldr	r3, [r7, #4]
3418320a:	681a      	ldr	r2, [r3, #0]
                                      __HAL_ADC_CHANNEL_DIFF_NEG_INPUT(hadc, pConfig->Channel));
3418320c:	683b      	ldr	r3, [r7, #0]
3418320e:	681b      	ldr	r3, [r3, #0]
34183210:	2b00      	cmp	r3, #0
34183212:	d05a      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183214:	683b      	ldr	r3, [r7, #0]
34183216:	681b      	ldr	r3, [r3, #0]
34183218:	2b01      	cmp	r3, #1
3418321a:	d056      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418321c:	683b      	ldr	r3, [r7, #0]
3418321e:	681b      	ldr	r3, [r3, #0]
34183220:	2b02      	cmp	r3, #2
34183222:	d052      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183224:	683b      	ldr	r3, [r7, #0]
34183226:	681b      	ldr	r3, [r3, #0]
34183228:	2b03      	cmp	r3, #3
3418322a:	d04e      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418322c:	683b      	ldr	r3, [r7, #0]
3418322e:	681b      	ldr	r3, [r3, #0]
34183230:	2b04      	cmp	r3, #4
34183232:	d04a      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183234:	683b      	ldr	r3, [r7, #0]
34183236:	681b      	ldr	r3, [r3, #0]
34183238:	2b05      	cmp	r3, #5
3418323a:	d046      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418323c:	683b      	ldr	r3, [r7, #0]
3418323e:	681b      	ldr	r3, [r3, #0]
34183240:	2b06      	cmp	r3, #6
34183242:	d042      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183244:	683b      	ldr	r3, [r7, #0]
34183246:	681b      	ldr	r3, [r3, #0]
34183248:	2b07      	cmp	r3, #7
3418324a:	d03e      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418324c:	683b      	ldr	r3, [r7, #0]
3418324e:	681b      	ldr	r3, [r3, #0]
34183250:	2b08      	cmp	r3, #8
34183252:	d03a      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183254:	683b      	ldr	r3, [r7, #0]
34183256:	681b      	ldr	r3, [r3, #0]
34183258:	2b09      	cmp	r3, #9
3418325a:	d036      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418325c:	683b      	ldr	r3, [r7, #0]
3418325e:	681b      	ldr	r3, [r3, #0]
34183260:	2b0a      	cmp	r3, #10
34183262:	d032      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183264:	683b      	ldr	r3, [r7, #0]
34183266:	681b      	ldr	r3, [r3, #0]
34183268:	2b0b      	cmp	r3, #11
3418326a:	d02e      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418326c:	683b      	ldr	r3, [r7, #0]
3418326e:	681b      	ldr	r3, [r3, #0]
34183270:	2b0c      	cmp	r3, #12
34183272:	d02a      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183274:	683b      	ldr	r3, [r7, #0]
34183276:	681b      	ldr	r3, [r3, #0]
34183278:	2b0d      	cmp	r3, #13
3418327a:	d026      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418327c:	683b      	ldr	r3, [r7, #0]
3418327e:	681b      	ldr	r3, [r3, #0]
34183280:	2b0e      	cmp	r3, #14
34183282:	d022      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183284:	683b      	ldr	r3, [r7, #0]
34183286:	681b      	ldr	r3, [r3, #0]
34183288:	2b0f      	cmp	r3, #15
3418328a:	d01e      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418328c:	683b      	ldr	r3, [r7, #0]
3418328e:	681b      	ldr	r3, [r3, #0]
34183290:	2b10      	cmp	r3, #16
34183292:	d01a      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
34183294:	683b      	ldr	r3, [r7, #0]
34183296:	681b      	ldr	r3, [r3, #0]
34183298:	2b11      	cmp	r3, #17
3418329a:	d016      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
3418329c:	683b      	ldr	r3, [r7, #0]
3418329e:	681b      	ldr	r3, [r3, #0]
341832a0:	2b12      	cmp	r3, #18
341832a2:	d012      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
341832a4:	683b      	ldr	r3, [r7, #0]
341832a6:	681b      	ldr	r3, [r3, #0]
341832a8:	2b13      	cmp	r3, #19
341832aa:	d00e      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
341832ac:	683b      	ldr	r3, [r7, #0]
341832ae:	681b      	ldr	r3, [r3, #0]
341832b0:	494b      	ldr	r1, [pc, #300]	@ (341833e0 <HAL_ADC_ConfigChannel+0x3e8>)
341832b2:	428b      	cmp	r3, r1
341832b4:	d009      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
341832b6:	683b      	ldr	r3, [r7, #0]
341832b8:	681b      	ldr	r3, [r3, #0]
341832ba:	494a      	ldr	r1, [pc, #296]	@ (341833e4 <HAL_ADC_ConfigChannel+0x3ec>)
341832bc:	428b      	cmp	r3, r1
341832be:	d004      	beq.n	341832ca <HAL_ADC_ConfigChannel+0x2d2>
341832c0:	683b      	ldr	r3, [r7, #0]
341832c2:	681b      	ldr	r3, [r3, #0]
341832c4:	4948      	ldr	r1, [pc, #288]	@ (341833e8 <HAL_ADC_ConfigChannel+0x3f0>)
341832c6:	428b      	cmp	r3, r1
341832c8:	d101      	bne.n	341832ce <HAL_ADC_ConfigChannel+0x2d6>
341832ca:	2301      	movs	r3, #1
341832cc:	e000      	b.n	341832d0 <HAL_ADC_ConfigChannel+0x2d8>
341832ce:	2300      	movs	r3, #0
        LL_ADC_SetChannelPreselection(hadc->Instance,
341832d0:	2b00      	cmp	r3, #0
341832d2:	d015      	beq.n	34183300 <HAL_ADC_ConfigChannel+0x308>
                                      __HAL_ADC_CHANNEL_DIFF_NEG_INPUT(hadc, pConfig->Channel));
341832d4:	687b      	ldr	r3, [r7, #4]
341832d6:	681b      	ldr	r3, [r3, #0]
341832d8:	4944      	ldr	r1, [pc, #272]	@ (341833ec <HAL_ADC_ConfigChannel+0x3f4>)
341832da:	428b      	cmp	r3, r1
341832dc:	bf14      	ite	ne
341832de:	2301      	movne	r3, #1
341832e0:	2300      	moveq	r3, #0
341832e2:	b2db      	uxtb	r3, r3
341832e4:	4618      	mov	r0, r3
341832e6:	683b      	ldr	r3, [r7, #0]
341832e8:	681b      	ldr	r3, [r3, #0]
341832ea:	b2db      	uxtb	r3, r3
341832ec:	461c      	mov	r4, r3
341832ee:	4940      	ldr	r1, [pc, #256]	@ (341833f0 <HAL_ADC_ConfigChannel+0x3f8>)
341832f0:	4603      	mov	r3, r0
341832f2:	009b      	lsls	r3, r3, #2
341832f4:	4403      	add	r3, r0
341832f6:	009b      	lsls	r3, r3, #2
341832f8:	440b      	add	r3, r1
341832fa:	4423      	add	r3, r4
341832fc:	781b      	ldrb	r3, [r3, #0]
341832fe:	e000      	b.n	34183302 <HAL_ADC_ConfigChannel+0x30a>
        LL_ADC_SetChannelPreselection(hadc->Instance,
34183300:	23ff      	movs	r3, #255	@ 0xff
34183302:	4619      	mov	r1, r3
34183304:	4610      	mov	r0, r2
34183306:	f7ff fb61 	bl	341829cc <LL_ADC_SetChannelPreselection>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
3418330a:	683b      	ldr	r3, [r7, #0]
3418330c:	681b      	ldr	r3, [r3, #0]
3418330e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
34183312:	2b00      	cmp	r3, #0
34183314:	d058      	beq.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
    {
      tmp_config_common_path_internal_channel =
        LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
34183316:	4837      	ldr	r0, [pc, #220]	@ (341833f4 <HAL_ADC_ConfigChannel+0x3fc>)
34183318:	f7ff fa37 	bl	3418278a <LL_ADC_GetCommonPathInternalCh>
3418331c:	60f8      	str	r0, [r7, #12]
      tmp_config_path_internal_channel = LL_ADC_GetPathInternalCh(hadc->Instance);
3418331e:	687b      	ldr	r3, [r7, #4]
34183320:	681b      	ldr	r3, [r3, #0]
34183322:	4618      	mov	r0, r3
34183324:	f7ff fa55 	bl	341827d2 <LL_ADC_GetPathInternalCh>
34183328:	60b8      	str	r0, [r7, #8]
      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
3418332a:	683b      	ldr	r3, [r7, #0]
3418332c:	681b      	ldr	r3, [r3, #0]
3418332e:	4a2e      	ldr	r2, [pc, #184]	@ (341833e8 <HAL_ADC_ConfigChannel+0x3f0>)
34183330:	4293      	cmp	r3, r2
34183332:	d111      	bne.n	34183358 <HAL_ADC_ConfigChannel+0x360>
          && ((tmp_config_common_path_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
34183334:	68fb      	ldr	r3, [r7, #12]
34183336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
3418333a:	2b00      	cmp	r3, #0
3418333c:	d10c      	bne.n	34183358 <HAL_ADC_ConfigChannel+0x360>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
3418333e:	687b      	ldr	r3, [r7, #4]
34183340:	681b      	ldr	r3, [r3, #0]
34183342:	4a2a      	ldr	r2, [pc, #168]	@ (341833ec <HAL_ADC_ConfigChannel+0x3f4>)
34183344:	4293      	cmp	r3, r2
34183346:	d13f      	bne.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
34183348:	68fb      	ldr	r3, [r7, #12]
3418334a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
3418334e:	4619      	mov	r1, r3
34183350:	4828      	ldr	r0, [pc, #160]	@ (341833f4 <HAL_ADC_ConfigChannel+0x3fc>)
34183352:	f7ff fa07 	bl	34182764 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
34183356:	e037      	b.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_common_path_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
34183358:	683b      	ldr	r3, [r7, #0]
3418335a:	681b      	ldr	r3, [r3, #0]
3418335c:	4a20      	ldr	r2, [pc, #128]	@ (341833e0 <HAL_ADC_ConfigChannel+0x3e8>)
3418335e:	4293      	cmp	r3, r2
34183360:	d111      	bne.n	34183386 <HAL_ADC_ConfigChannel+0x38e>
               && ((tmp_config_common_path_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
34183362:	68fb      	ldr	r3, [r7, #12]
34183364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34183368:	2b00      	cmp	r3, #0
3418336a:	d10c      	bne.n	34183386 <HAL_ADC_ConfigChannel+0x38e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
3418336c:	687b      	ldr	r3, [r7, #4]
3418336e:	681b      	ldr	r3, [r3, #0]
34183370:	4a21      	ldr	r2, [pc, #132]	@ (341833f8 <HAL_ADC_ConfigChannel+0x400>)
34183372:	4293      	cmp	r3, r2
34183374:	d128      	bne.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
34183376:	68fb      	ldr	r3, [r7, #12]
34183378:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
3418337c:	4619      	mov	r1, r3
3418337e:	481d      	ldr	r0, [pc, #116]	@ (341833f4 <HAL_ADC_ConfigChannel+0x3fc>)
34183380:	f7ff f9f0 	bl	34182764 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
34183384:	e020      	b.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_common_path_internal_channel);
        }
      }
      else if (((pConfig->Channel == ADC_CHANNEL_VDDCORE)
34183386:	683b      	ldr	r3, [r7, #0]
34183388:	681b      	ldr	r3, [r3, #0]
3418338a:	4a16      	ldr	r2, [pc, #88]	@ (341833e4 <HAL_ADC_ConfigChannel+0x3ec>)
3418338c:	4293      	cmp	r3, r2
3418338e:	d11b      	bne.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
                && ((tmp_config_path_internal_channel & LL_ADC_PATH_INTERNAL_VDDCORE) == 0UL)))
34183390:	68bb      	ldr	r3, [r7, #8]
34183392:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34183396:	2b00      	cmp	r3, #0
34183398:	d116      	bne.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
3418339a:	687b      	ldr	r3, [r7, #4]
3418339c:	681b      	ldr	r3, [r3, #0]
3418339e:	4a16      	ldr	r2, [pc, #88]	@ (341833f8 <HAL_ADC_ConfigChannel+0x400>)
341833a0:	4293      	cmp	r3, r2
341833a2:	d111      	bne.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
        {
          LL_ADC_SetPathInternalCh(hadc->Instance, LL_ADC_PATH_INTERNAL_VDDCORE | tmp_config_path_internal_channel);
341833a4:	687b      	ldr	r3, [r7, #4]
341833a6:	681a      	ldr	r2, [r3, #0]
341833a8:	68bb      	ldr	r3, [r7, #8]
341833aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
341833ae:	4619      	mov	r1, r3
341833b0:	4610      	mov	r0, r2
341833b2:	f7ff f9f8 	bl	341827a6 <LL_ADC_SetPathInternalCh>
341833b6:	e007      	b.n	341833c8 <HAL_ADC_ConfigChannel+0x3d0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
341833b8:	687b      	ldr	r3, [r7, #4]
341833ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
341833bc:	f043 0220 	orr.w	r2, r3, #32
341833c0:	687b      	ldr	r3, [r7, #4]
341833c2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
341833c4:	2301      	movs	r3, #1
341833c6:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
341833c8:	687b      	ldr	r3, [r7, #4]
341833ca:	2200      	movs	r2, #0
341833cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
341833d0:	7ffb      	ldrb	r3, [r7, #31]
}
341833d2:	4618      	mov	r0, r3
341833d4:	3724      	adds	r7, #36	@ 0x24
341833d6:	46bd      	mov	sp, r7
341833d8:	bd90      	pop	{r4, r7, pc}
341833da:	bf00      	nop
341833dc:	43ff0000 	.word	0x43ff0000
341833e0:	01000810 	.word	0x01000810
341833e4:	00040811 	.word	0x00040811
341833e8:	00400411 	.word	0x00400411
341833ec:	50022000 	.word	0x50022000
341833f0:	341915a8 	.word	0x341915a8
341833f4:	50022300 	.word	0x50022300
341833f8:	50022100 	.word	0x50022100

341833fc <LL_ADC_IsEnabled>:
{
341833fc:	b480      	push	{r7}
341833fe:	b083      	sub	sp, #12
34183400:	af00      	add	r7, sp, #0
34183402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
34183404:	687b      	ldr	r3, [r7, #4]
34183406:	689b      	ldr	r3, [r3, #8]
34183408:	f003 0301 	and.w	r3, r3, #1
3418340c:	2b01      	cmp	r3, #1
3418340e:	d101      	bne.n	34183414 <LL_ADC_IsEnabled+0x18>
34183410:	2301      	movs	r3, #1
34183412:	e000      	b.n	34183416 <LL_ADC_IsEnabled+0x1a>
34183414:	2300      	movs	r3, #0
}
34183416:	4618      	mov	r0, r3
34183418:	370c      	adds	r7, #12
3418341a:	46bd      	mov	sp, r7
3418341c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183420:	4770      	bx	lr

34183422 <LL_ADC_REG_IsConversionOngoing>:
{
34183422:	b480      	push	{r7}
34183424:	b083      	sub	sp, #12
34183426:	af00      	add	r7, sp, #0
34183428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
3418342a:	687b      	ldr	r3, [r7, #4]
3418342c:	689b      	ldr	r3, [r3, #8]
3418342e:	f003 0304 	and.w	r3, r3, #4
34183432:	2b04      	cmp	r3, #4
34183434:	d101      	bne.n	3418343a <LL_ADC_REG_IsConversionOngoing+0x18>
34183436:	2301      	movs	r3, #1
34183438:	e000      	b.n	3418343c <LL_ADC_REG_IsConversionOngoing+0x1a>
3418343a:	2300      	movs	r3, #0
}
3418343c:	4618      	mov	r0, r3
3418343e:	370c      	adds	r7, #12
34183440:	46bd      	mov	sp, r7
34183442:	f85d 7b04 	ldr.w	r7, [sp], #4
34183446:	4770      	bx	lr

34183448 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc,
                                                   const ADC_MultiModeTypeDef *pMultimode)
{
34183448:	b590      	push	{r4, r7, lr}
3418344a:	b09f      	sub	sp, #124	@ 0x7c
3418344c:	af00      	add	r7, sp, #0
3418344e:	6078      	str	r0, [r7, #4]
34183450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
34183452:	2300      	movs	r3, #0
34183454:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(pMultimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
34183458:	687b      	ldr	r3, [r7, #4]
3418345a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
3418345e:	2b01      	cmp	r3, #1
34183460:	d101      	bne.n	34183466 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
34183462:	2302      	movs	r3, #2
34183464:	e095      	b.n	34183592 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
34183466:	687b      	ldr	r3, [r7, #4]
34183468:	2201      	movs	r2, #1
3418346a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
3418346e:	2300      	movs	r3, #0
34183470:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
34183472:	2300      	movs	r3, #0
34183474:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
34183476:	687b      	ldr	r3, [r7, #4]
34183478:	681b      	ldr	r3, [r3, #0]
3418347a:	4a48      	ldr	r2, [pc, #288]	@ (3418359c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
3418347c:	4293      	cmp	r3, r2
3418347e:	d102      	bne.n	34183486 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
34183480:	4b47      	ldr	r3, [pc, #284]	@ (341835a0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
34183482:	60fb      	str	r3, [r7, #12]
34183484:	e001      	b.n	3418348a <HAL_ADCEx_MultiModeConfigChannel+0x42>
34183486:	2300      	movs	r3, #0
34183488:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
3418348a:	68fb      	ldr	r3, [r7, #12]
3418348c:	2b00      	cmp	r3, #0
3418348e:	d10b      	bne.n	341834a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
34183490:	687b      	ldr	r3, [r7, #4]
34183492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34183494:	f043 0220 	orr.w	r2, r3, #32
34183498:	687b      	ldr	r3, [r7, #4]
3418349a:	659a      	str	r2, [r3, #88]	@ 0x58

    __HAL_UNLOCK(hadc);
3418349c:	687b      	ldr	r3, [r7, #4]
3418349e:	2200      	movs	r2, #0
341834a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
341834a4:	2301      	movs	r3, #1
341834a6:	e074      	b.n	34183592 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
  }

  /* ADC must be disabled to set configuration bits */
  if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
341834a8:	687b      	ldr	r3, [r7, #4]
341834aa:	681b      	ldr	r3, [r3, #0]
341834ac:	4618      	mov	r0, r3
341834ae:	f7ff ffa5 	bl	341833fc <LL_ADC_IsEnabled>
341834b2:	4603      	mov	r3, r0
341834b4:	2b00      	cmp	r3, #0
341834b6:	d008      	beq.n	341834ca <HAL_ADCEx_MultiModeConfigChannel+0x82>
  {
    if (LL_ADC_IsEnabled(tmphadcSlave.Instance) != 0UL)
341834b8:	68fb      	ldr	r3, [r7, #12]
341834ba:	4618      	mov	r0, r3
341834bc:	f7ff ff9e 	bl	341833fc <LL_ADC_IsEnabled>
341834c0:	4603      	mov	r3, r0
341834c2:	2b00      	cmp	r3, #0
341834c4:	d001      	beq.n	341834ca <HAL_ADCEx_MultiModeConfigChannel+0x82>
    {
      return HAL_ERROR;
341834c6:	2301      	movs	r3, #1
341834c8:	e063      	b.n	34183592 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
341834ca:	68fb      	ldr	r3, [r7, #12]
341834cc:	4618      	mov	r0, r3
341834ce:	f7ff ffa8 	bl	34183422 <LL_ADC_REG_IsConversionOngoing>
341834d2:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
341834d4:	687b      	ldr	r3, [r7, #4]
341834d6:	681b      	ldr	r3, [r3, #0]
341834d8:	4618      	mov	r0, r3
341834da:	f7ff ffa2 	bl	34183422 <LL_ADC_REG_IsConversionOngoing>
341834de:	4603      	mov	r3, r0
341834e0:	2b00      	cmp	r3, #0
341834e2:	d145      	bne.n	34183570 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      && (tmphadcSlave_conversion_on_going == 0UL))
341834e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341834e6:	2b00      	cmp	r3, #0
341834e8:	d142      	bne.n	34183570 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
341834ea:	4b2e      	ldr	r3, [pc, #184]	@ (341835a4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
341834ec:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
341834ee:	683b      	ldr	r3, [r7, #0]
341834f0:	681b      	ldr	r3, [r3, #0]
341834f2:	2b00      	cmp	r3, #0
341834f4:	d022      	beq.n	3418353c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, pMultimode->DualModeData);
341834f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341834f8:	689b      	ldr	r3, [r3, #8]
341834fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
341834fe:	683b      	ldr	r3, [r7, #0]
34183500:	685b      	ldr	r3, [r3, #4]
34183502:	431a      	orrs	r2, r3
34183504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183506:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
34183508:	4824      	ldr	r0, [pc, #144]	@ (3418359c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
3418350a:	f7ff ff77 	bl	341833fc <LL_ADC_IsEnabled>
3418350e:	4604      	mov	r4, r0
34183510:	4823      	ldr	r0, [pc, #140]	@ (341835a0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
34183512:	f7ff ff73 	bl	341833fc <LL_ADC_IsEnabled>
34183516:	4603      	mov	r3, r0
34183518:	4323      	orrs	r3, r4
3418351a:	2b00      	cmp	r3, #0
3418351c:	d132      	bne.n	34183584 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
      {
        MODIFY_REG(tmpADC_Common->CCR,
3418351e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183520:	689b      	ldr	r3, [r3, #8]
34183522:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
34183526:	f023 030f 	bic.w	r3, r3, #15
3418352a:	683a      	ldr	r2, [r7, #0]
3418352c:	6811      	ldr	r1, [r2, #0]
3418352e:	683a      	ldr	r2, [r7, #0]
34183530:	6892      	ldr	r2, [r2, #8]
34183532:	430a      	orrs	r2, r1
34183534:	431a      	orrs	r2, r3
34183536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183538:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
3418353a:	e023      	b.n	34183584 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
3418353c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418353e:	689b      	ldr	r3, [r3, #8]
34183540:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
34183544:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183546:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
34183548:	4814      	ldr	r0, [pc, #80]	@ (3418359c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
3418354a:	f7ff ff57 	bl	341833fc <LL_ADC_IsEnabled>
3418354e:	4604      	mov	r4, r0
34183550:	4813      	ldr	r0, [pc, #76]	@ (341835a0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
34183552:	f7ff ff53 	bl	341833fc <LL_ADC_IsEnabled>
34183556:	4603      	mov	r3, r0
34183558:	4323      	orrs	r3, r4
3418355a:	2b00      	cmp	r3, #0
3418355c:	d112      	bne.n	34183584 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
3418355e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183560:	689b      	ldr	r3, [r3, #8]
34183562:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
34183566:	f023 030f 	bic.w	r3, r3, #15
3418356a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
3418356c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
3418356e:	e009      	b.n	34183584 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
34183570:	687b      	ldr	r3, [r7, #4]
34183572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34183574:	f043 0220 	orr.w	r2, r3, #32
34183578:	687b      	ldr	r3, [r7, #4]
3418357a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
3418357c:	2301      	movs	r3, #1
3418357e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
34183582:	e000      	b.n	34183586 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
34183584:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
34183586:	687b      	ldr	r3, [r7, #4]
34183588:	2200      	movs	r2, #0
3418358a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
3418358e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
34183592:	4618      	mov	r0, r3
34183594:	377c      	adds	r7, #124	@ 0x7c
34183596:	46bd      	mov	sp, r7
34183598:	bd90      	pop	{r4, r7, pc}
3418359a:	bf00      	nop
3418359c:	50022000 	.word	0x50022000
341835a0:	50022100 	.word	0x50022100
341835a4:	50022300 	.word	0x50022300

341835a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
341835a8:	b480      	push	{r7}
341835aa:	b085      	sub	sp, #20
341835ac:	af00      	add	r7, sp, #0
341835ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
341835b0:	687b      	ldr	r3, [r7, #4]
341835b2:	f003 0307 	and.w	r3, r3, #7
341835b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
341835b8:	4b0c      	ldr	r3, [pc, #48]	@ (341835ec <__NVIC_SetPriorityGrouping+0x44>)
341835ba:	68db      	ldr	r3, [r3, #12]
341835bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
341835be:	68ba      	ldr	r2, [r7, #8]
341835c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
341835c4:	4013      	ands	r3, r2
341835c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
341835c8:	68fb      	ldr	r3, [r7, #12]
341835ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
341835cc:	68bb      	ldr	r3, [r7, #8]
341835ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
341835d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
341835d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
341835d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
341835da:	4a04      	ldr	r2, [pc, #16]	@ (341835ec <__NVIC_SetPriorityGrouping+0x44>)
341835dc:	68bb      	ldr	r3, [r7, #8]
341835de:	60d3      	str	r3, [r2, #12]
}
341835e0:	bf00      	nop
341835e2:	3714      	adds	r7, #20
341835e4:	46bd      	mov	sp, r7
341835e6:	f85d 7b04 	ldr.w	r7, [sp], #4
341835ea:	4770      	bx	lr
341835ec:	e000ed00 	.word	0xe000ed00

341835f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
341835f0:	b480      	push	{r7}
341835f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
341835f4:	4b04      	ldr	r3, [pc, #16]	@ (34183608 <__NVIC_GetPriorityGrouping+0x18>)
341835f6:	68db      	ldr	r3, [r3, #12]
341835f8:	0a1b      	lsrs	r3, r3, #8
341835fa:	f003 0307 	and.w	r3, r3, #7
}
341835fe:	4618      	mov	r0, r3
34183600:	46bd      	mov	sp, r7
34183602:	f85d 7b04 	ldr.w	r7, [sp], #4
34183606:	4770      	bx	lr
34183608:	e000ed00 	.word	0xe000ed00

3418360c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
3418360c:	b480      	push	{r7}
3418360e:	b083      	sub	sp, #12
34183610:	af00      	add	r7, sp, #0
34183612:	4603      	mov	r3, r0
34183614:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
34183616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3418361a:	2b00      	cmp	r3, #0
3418361c:	db0b      	blt.n	34183636 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3418361e:	88fb      	ldrh	r3, [r7, #6]
34183620:	f003 021f 	and.w	r2, r3, #31
34183624:	4907      	ldr	r1, [pc, #28]	@ (34183644 <__NVIC_EnableIRQ+0x38>)
34183626:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3418362a:	095b      	lsrs	r3, r3, #5
3418362c:	2001      	movs	r0, #1
3418362e:	fa00 f202 	lsl.w	r2, r0, r2
34183632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
34183636:	bf00      	nop
34183638:	370c      	adds	r7, #12
3418363a:	46bd      	mov	sp, r7
3418363c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183640:	4770      	bx	lr
34183642:	bf00      	nop
34183644:	e000e100 	.word	0xe000e100

34183648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34183648:	b480      	push	{r7}
3418364a:	b083      	sub	sp, #12
3418364c:	af00      	add	r7, sp, #0
3418364e:	4603      	mov	r3, r0
34183650:	6039      	str	r1, [r7, #0]
34183652:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
34183654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34183658:	2b00      	cmp	r3, #0
3418365a:	db0a      	blt.n	34183672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
3418365c:	683b      	ldr	r3, [r7, #0]
3418365e:	b2da      	uxtb	r2, r3
34183660:	490c      	ldr	r1, [pc, #48]	@ (34183694 <__NVIC_SetPriority+0x4c>)
34183662:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34183666:	0112      	lsls	r2, r2, #4
34183668:	b2d2      	uxtb	r2, r2
3418366a:	440b      	add	r3, r1
3418366c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
34183670:	e00a      	b.n	34183688 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34183672:	683b      	ldr	r3, [r7, #0]
34183674:	b2da      	uxtb	r2, r3
34183676:	4908      	ldr	r1, [pc, #32]	@ (34183698 <__NVIC_SetPriority+0x50>)
34183678:	88fb      	ldrh	r3, [r7, #6]
3418367a:	f003 030f 	and.w	r3, r3, #15
3418367e:	3b04      	subs	r3, #4
34183680:	0112      	lsls	r2, r2, #4
34183682:	b2d2      	uxtb	r2, r2
34183684:	440b      	add	r3, r1
34183686:	761a      	strb	r2, [r3, #24]
}
34183688:	bf00      	nop
3418368a:	370c      	adds	r7, #12
3418368c:	46bd      	mov	sp, r7
3418368e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183692:	4770      	bx	lr
34183694:	e000e100 	.word	0xe000e100
34183698:	e000ed00 	.word	0xe000ed00

3418369c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
3418369c:	b480      	push	{r7}
3418369e:	b089      	sub	sp, #36	@ 0x24
341836a0:	af00      	add	r7, sp, #0
341836a2:	60f8      	str	r0, [r7, #12]
341836a4:	60b9      	str	r1, [r7, #8]
341836a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
341836a8:	68fb      	ldr	r3, [r7, #12]
341836aa:	f003 0307 	and.w	r3, r3, #7
341836ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
341836b0:	69fb      	ldr	r3, [r7, #28]
341836b2:	f1c3 0307 	rsb	r3, r3, #7
341836b6:	2b04      	cmp	r3, #4
341836b8:	bf28      	it	cs
341836ba:	2304      	movcs	r3, #4
341836bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
341836be:	69fb      	ldr	r3, [r7, #28]
341836c0:	3304      	adds	r3, #4
341836c2:	2b06      	cmp	r3, #6
341836c4:	d902      	bls.n	341836cc <NVIC_EncodePriority+0x30>
341836c6:	69fb      	ldr	r3, [r7, #28]
341836c8:	3b03      	subs	r3, #3
341836ca:	e000      	b.n	341836ce <NVIC_EncodePriority+0x32>
341836cc:	2300      	movs	r3, #0
341836ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
341836d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
341836d4:	69bb      	ldr	r3, [r7, #24]
341836d6:	fa02 f303 	lsl.w	r3, r2, r3
341836da:	43da      	mvns	r2, r3
341836dc:	68bb      	ldr	r3, [r7, #8]
341836de:	401a      	ands	r2, r3
341836e0:	697b      	ldr	r3, [r7, #20]
341836e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
341836e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
341836e8:	697b      	ldr	r3, [r7, #20]
341836ea:	fa01 f303 	lsl.w	r3, r1, r3
341836ee:	43d9      	mvns	r1, r3
341836f0:	687b      	ldr	r3, [r7, #4]
341836f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
341836f4:	4313      	orrs	r3, r2
         );
}
341836f6:	4618      	mov	r0, r3
341836f8:	3724      	adds	r7, #36	@ 0x24
341836fa:	46bd      	mov	sp, r7
341836fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34183700:	4770      	bx	lr
	...

34183704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
34183704:	b580      	push	{r7, lr}
34183706:	b082      	sub	sp, #8
34183708:	af00      	add	r7, sp, #0
3418370a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
3418370c:	687b      	ldr	r3, [r7, #4]
3418370e:	3b01      	subs	r3, #1
34183710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34183714:	d301      	bcc.n	3418371a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
34183716:	2301      	movs	r3, #1
34183718:	e00f      	b.n	3418373a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
3418371a:	4a0a      	ldr	r2, [pc, #40]	@ (34183744 <SysTick_Config+0x40>)
3418371c:	687b      	ldr	r3, [r7, #4]
3418371e:	3b01      	subs	r3, #1
34183720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
34183722:	210f      	movs	r1, #15
34183724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34183728:	f7ff ff8e 	bl	34183648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
3418372c:	4b05      	ldr	r3, [pc, #20]	@ (34183744 <SysTick_Config+0x40>)
3418372e:	2200      	movs	r2, #0
34183730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34183732:	4b04      	ldr	r3, [pc, #16]	@ (34183744 <SysTick_Config+0x40>)
34183734:	2207      	movs	r2, #7
34183736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34183738:	2300      	movs	r3, #0
}
3418373a:	4618      	mov	r0, r3
3418373c:	3708      	adds	r7, #8
3418373e:	46bd      	mov	sp, r7
34183740:	bd80      	pop	{r7, pc}
34183742:	bf00      	nop
34183744:	e000e010 	.word	0xe000e010

34183748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34183748:	b580      	push	{r7, lr}
3418374a:	b082      	sub	sp, #8
3418374c:	af00      	add	r7, sp, #0
3418374e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
34183750:	6878      	ldr	r0, [r7, #4]
34183752:	f7ff ff29 	bl	341835a8 <__NVIC_SetPriorityGrouping>
}
34183756:	bf00      	nop
34183758:	3708      	adds	r7, #8
3418375a:	46bd      	mov	sp, r7
3418375c:	bd80      	pop	{r7, pc}

3418375e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
3418375e:	b580      	push	{r7, lr}
34183760:	b086      	sub	sp, #24
34183762:	af00      	add	r7, sp, #0
34183764:	4603      	mov	r3, r0
34183766:	60b9      	str	r1, [r7, #8]
34183768:	607a      	str	r2, [r7, #4]
3418376a:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
3418376c:	f7ff ff40 	bl	341835f0 <__NVIC_GetPriorityGrouping>
34183770:	4603      	mov	r3, r0
34183772:	f003 0307 	and.w	r3, r3, #7
34183776:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
34183778:	687a      	ldr	r2, [r7, #4]
3418377a:	68b9      	ldr	r1, [r7, #8]
3418377c:	6978      	ldr	r0, [r7, #20]
3418377e:	f7ff ff8d 	bl	3418369c <NVIC_EncodePriority>
34183782:	4602      	mov	r2, r0
34183784:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34183788:	4611      	mov	r1, r2
3418378a:	4618      	mov	r0, r3
3418378c:	f7ff ff5c 	bl	34183648 <__NVIC_SetPriority>
}
34183790:	bf00      	nop
34183792:	3718      	adds	r7, #24
34183794:	46bd      	mov	sp, r7
34183796:	bd80      	pop	{r7, pc}

34183798 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32n6xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
34183798:	b580      	push	{r7, lr}
3418379a:	b082      	sub	sp, #8
3418379c:	af00      	add	r7, sp, #0
3418379e:	4603      	mov	r3, r0
341837a0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
341837a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
341837a6:	4618      	mov	r0, r3
341837a8:	f7ff ff30 	bl	3418360c <__NVIC_EnableIRQ>
}
341837ac:	bf00      	nop
341837ae:	3708      	adds	r7, #8
341837b0:	46bd      	mov	sp, r7
341837b2:	bd80      	pop	{r7, pc}

341837b4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
341837b4:	b580      	push	{r7, lr}
341837b6:	b082      	sub	sp, #8
341837b8:	af00      	add	r7, sp, #0
341837ba:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
341837bc:	6878      	ldr	r0, [r7, #4]
341837be:	f7ff ffa1 	bl	34183704 <SysTick_Config>
341837c2:	4603      	mov	r3, r0
}
341837c4:	4618      	mov	r0, r3
341837c6:	3708      	adds	r7, #8
341837c8:	46bd      	mov	sp, r7
341837ca:	bd80      	pop	{r7, pc}

341837cc <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
341837cc:	b480      	push	{r7}
341837ce:	b083      	sub	sp, #12
341837d0:	af00      	add	r7, sp, #0
341837d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
341837d4:	687b      	ldr	r3, [r7, #4]
341837d6:	2b00      	cmp	r3, #0
341837d8:	d101      	bne.n	341837de <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
341837da:	2301      	movs	r3, #1
341837dc:	e019      	b.n	34183812 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
341837de:	687b      	ldr	r3, [r7, #4]
341837e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
341837e4:	b2db      	uxtb	r3, r3
341837e6:	2b02      	cmp	r3, #2
341837e8:	d004      	beq.n	341837f4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
341837ea:	687b      	ldr	r3, [r7, #4]
341837ec:	2220      	movs	r2, #32
341837ee:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
341837f0:	2301      	movs	r3, #1
341837f2:	e00e      	b.n	34183812 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
341837f4:	687b      	ldr	r3, [r7, #4]
341837f6:	2204      	movs	r2, #4
341837f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
341837fc:	687b      	ldr	r3, [r7, #4]
341837fe:	681b      	ldr	r3, [r3, #0]
34183800:	695b      	ldr	r3, [r3, #20]
34183802:	687a      	ldr	r2, [r7, #4]
34183804:	6812      	ldr	r2, [r2, #0]
34183806:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
3418380a:	f043 0304 	orr.w	r3, r3, #4
3418380e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
34183810:	2300      	movs	r3, #0
}
34183812:	4618      	mov	r0, r3
34183814:	370c      	adds	r7, #12
34183816:	46bd      	mov	sp, r7
34183818:	f85d 7b04 	ldr.w	r7, [sp], #4
3418381c:	4770      	bx	lr
	...

34183820 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
34183820:	b480      	push	{r7}
34183822:	b089      	sub	sp, #36	@ 0x24
34183824:	af00      	add	r7, sp, #0
34183826:	6078      	str	r0, [r7, #4]
34183828:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
  assert_param(IS_EXTI_LINE_ATTRIBUTES(LineAttributes));

  /* compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
3418382a:	687b      	ldr	r3, [r7, #4]
3418382c:	0c1b      	lsrs	r3, r3, #16
3418382e:	f003 0303 	and.w	r3, r3, #3
34183832:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
34183834:	687b      	ldr	r3, [r7, #4]
34183836:	f003 031f 	and.w	r3, r3, #31
3418383a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
3418383c:	2201      	movs	r2, #1
3418383e:	697b      	ldr	r3, [r7, #20]
34183840:	fa02 f303 	lsl.w	r3, r2, r3
34183844:	613b      	str	r3, [r7, #16]

  /* Configure privilege or non-privilege attributes */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
34183846:	69bb      	ldr	r3, [r7, #24]
34183848:	015a      	lsls	r2, r3, #5
3418384a:	4b24      	ldr	r3, [pc, #144]	@ (341838dc <HAL_EXTI_ConfigLineAttributes+0xbc>)
3418384c:	4413      	add	r3, r2
3418384e:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
34183850:	68fb      	ldr	r3, [r7, #12]
34183852:	681b      	ldr	r3, [r3, #0]
34183854:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
34183856:	683a      	ldr	r2, [r7, #0]
34183858:	f240 2302 	movw	r3, #514	@ 0x202
3418385c:	4013      	ands	r3, r2
3418385e:	f240 2202 	movw	r2, #514	@ 0x202
34183862:	4293      	cmp	r3, r2
34183864:	d104      	bne.n	34183870 <HAL_EXTI_ConfigLineAttributes+0x50>
  {
    regval |= maskline;
34183866:	69fa      	ldr	r2, [r7, #28]
34183868:	693b      	ldr	r3, [r7, #16]
3418386a:	4313      	orrs	r3, r2
3418386c:	61fb      	str	r3, [r7, #28]
3418386e:	e009      	b.n	34183884 <HAL_EXTI_ConfigLineAttributes+0x64>
  }
  else if ((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
34183870:	683b      	ldr	r3, [r7, #0]
34183872:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34183876:	2b00      	cmp	r3, #0
34183878:	d004      	beq.n	34183884 <HAL_EXTI_ConfigLineAttributes+0x64>
  {
    regval &= ~maskline;
3418387a:	693b      	ldr	r3, [r7, #16]
3418387c:	43db      	mvns	r3, r3
3418387e:	69fa      	ldr	r2, [r7, #28]
34183880:	4013      	ands	r3, r2
34183882:	61fb      	str	r3, [r7, #28]
  {
    /* do nothing */
  }

  /* Store privilege or non-privilege attribute */
  *regaddr = regval;
34183884:	68fb      	ldr	r3, [r7, #12]
34183886:	69fa      	ldr	r2, [r7, #28]
34183888:	601a      	str	r2, [r3, #0]

#if defined CPU_IN_SECURE_STATE
  /* Configure secure or non-secure attributes */
  regaddr = (__IO uint32_t *)(&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
3418388a:	69bb      	ldr	r3, [r7, #24]
3418388c:	015a      	lsls	r2, r3, #5
3418388e:	4b14      	ldr	r3, [pc, #80]	@ (341838e0 <HAL_EXTI_ConfigLineAttributes+0xc0>)
34183890:	4413      	add	r3, r2
34183892:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
34183894:	68fb      	ldr	r3, [r7, #12]
34183896:	681b      	ldr	r3, [r3, #0]
34183898:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
3418389a:	683a      	ldr	r2, [r7, #0]
3418389c:	f240 1301 	movw	r3, #257	@ 0x101
341838a0:	4013      	ands	r3, r2
341838a2:	f240 1201 	movw	r2, #257	@ 0x101
341838a6:	4293      	cmp	r3, r2
341838a8:	d104      	bne.n	341838b4 <HAL_EXTI_ConfigLineAttributes+0x94>
  {
    regval |= maskline;
341838aa:	69fa      	ldr	r2, [r7, #28]
341838ac:	693b      	ldr	r3, [r7, #16]
341838ae:	4313      	orrs	r3, r2
341838b0:	61fb      	str	r3, [r7, #28]
341838b2:	e009      	b.n	341838c8 <HAL_EXTI_ConfigLineAttributes+0xa8>
  }
  else if ((LineAttributes & EXTI_LINE_NSEC) == EXTI_LINE_NSEC)
341838b4:	683b      	ldr	r3, [r7, #0]
341838b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341838ba:	2b00      	cmp	r3, #0
341838bc:	d004      	beq.n	341838c8 <HAL_EXTI_ConfigLineAttributes+0xa8>
  {
    regval &= ~maskline;
341838be:	693b      	ldr	r3, [r7, #16]
341838c0:	43db      	mvns	r3, r3
341838c2:	69fa      	ldr	r2, [r7, #28]
341838c4:	4013      	ands	r3, r2
341838c6:	61fb      	str	r3, [r7, #28]
  {
    /* do nothing */
  }

  /* Store secure or non-secure attribute */
  *regaddr = regval;
341838c8:	68fb      	ldr	r3, [r7, #12]
341838ca:	69fa      	ldr	r2, [r7, #28]
341838cc:	601a      	str	r2, [r3, #0]
#endif /* CPU_IN_SECURE_STATE */

}
341838ce:	bf00      	nop
341838d0:	3724      	adds	r7, #36	@ 0x24
341838d2:	46bd      	mov	sp, r7
341838d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341838d8:	4770      	bx	lr
341838da:	bf00      	nop
341838dc:	56025018 	.word	0x56025018
341838e0:	56025014 	.word	0x56025014

341838e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
341838e4:	b480      	push	{r7}
341838e6:	b087      	sub	sp, #28
341838e8:	af00      	add	r7, sp, #0
341838ea:	6078      	str	r0, [r7, #4]
341838ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
341838ee:	2300      	movs	r3, #0
341838f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
341838f2:	e180      	b.n	34183bf6 <HAL_GPIO_Init+0x312>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
341838f4:	683b      	ldr	r3, [r7, #0]
341838f6:	681a      	ldr	r2, [r3, #0]
341838f8:	2101      	movs	r1, #1
341838fa:	697b      	ldr	r3, [r7, #20]
341838fc:	fa01 f303 	lsl.w	r3, r1, r3
34183900:	4013      	ands	r3, r2
34183902:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
34183904:	68fb      	ldr	r3, [r7, #12]
34183906:	2b00      	cmp	r3, #0
34183908:	f000 8172 	beq.w	34183bf0 <HAL_GPIO_Init+0x30c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
3418390c:	683b      	ldr	r3, [r7, #0]
3418390e:	685b      	ldr	r3, [r3, #4]
34183910:	f003 0303 	and.w	r3, r3, #3
34183914:	2b01      	cmp	r3, #1
34183916:	d005      	beq.n	34183924 <HAL_GPIO_Init+0x40>
34183918:	683b      	ldr	r3, [r7, #0]
3418391a:	685b      	ldr	r3, [r3, #4]
3418391c:	f003 0303 	and.w	r3, r3, #3
34183920:	2b02      	cmp	r3, #2
34183922:	d130      	bne.n	34183986 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
34183924:	687b      	ldr	r3, [r7, #4]
34183926:	689b      	ldr	r3, [r3, #8]
34183928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
3418392a:	697b      	ldr	r3, [r7, #20]
3418392c:	005b      	lsls	r3, r3, #1
3418392e:	2203      	movs	r2, #3
34183930:	fa02 f303 	lsl.w	r3, r2, r3
34183934:	43db      	mvns	r3, r3
34183936:	693a      	ldr	r2, [r7, #16]
34183938:	4013      	ands	r3, r2
3418393a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
3418393c:	683b      	ldr	r3, [r7, #0]
3418393e:	68da      	ldr	r2, [r3, #12]
34183940:	697b      	ldr	r3, [r7, #20]
34183942:	005b      	lsls	r3, r3, #1
34183944:	fa02 f303 	lsl.w	r3, r2, r3
34183948:	693a      	ldr	r2, [r7, #16]
3418394a:	4313      	orrs	r3, r2
3418394c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
3418394e:	687b      	ldr	r3, [r7, #4]
34183950:	693a      	ldr	r2, [r7, #16]
34183952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
34183954:	687b      	ldr	r3, [r7, #4]
34183956:	685b      	ldr	r3, [r3, #4]
34183958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
3418395a:	2201      	movs	r2, #1
3418395c:	697b      	ldr	r3, [r7, #20]
3418395e:	fa02 f303 	lsl.w	r3, r2, r3
34183962:	43db      	mvns	r3, r3
34183964:	693a      	ldr	r2, [r7, #16]
34183966:	4013      	ands	r3, r2
34183968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
3418396a:	683b      	ldr	r3, [r7, #0]
3418396c:	685b      	ldr	r3, [r3, #4]
3418396e:	091b      	lsrs	r3, r3, #4
34183970:	f003 0201 	and.w	r2, r3, #1
34183974:	697b      	ldr	r3, [r7, #20]
34183976:	fa02 f303 	lsl.w	r3, r2, r3
3418397a:	693a      	ldr	r2, [r7, #16]
3418397c:	4313      	orrs	r3, r2
3418397e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
34183980:	687b      	ldr	r3, [r7, #4]
34183982:	693a      	ldr	r2, [r7, #16]
34183984:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34183986:	683b      	ldr	r3, [r7, #0]
34183988:	685b      	ldr	r3, [r3, #4]
3418398a:	f003 0303 	and.w	r3, r3, #3
3418398e:	2b03      	cmp	r3, #3
34183990:	d109      	bne.n	341839a6 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34183992:	683b      	ldr	r3, [r7, #0]
34183994:	685b      	ldr	r3, [r3, #4]
34183996:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
3418399a:	2b03      	cmp	r3, #3
3418399c:	d11b      	bne.n	341839d6 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
3418399e:	683b      	ldr	r3, [r7, #0]
341839a0:	689b      	ldr	r3, [r3, #8]
341839a2:	2b01      	cmp	r3, #1
341839a4:	d017      	beq.n	341839d6 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
341839a6:	687b      	ldr	r3, [r7, #4]
341839a8:	68db      	ldr	r3, [r3, #12]
341839aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
341839ac:	697b      	ldr	r3, [r7, #20]
341839ae:	005b      	lsls	r3, r3, #1
341839b0:	2203      	movs	r2, #3
341839b2:	fa02 f303 	lsl.w	r3, r2, r3
341839b6:	43db      	mvns	r3, r3
341839b8:	693a      	ldr	r2, [r7, #16]
341839ba:	4013      	ands	r3, r2
341839bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
341839be:	683b      	ldr	r3, [r7, #0]
341839c0:	689a      	ldr	r2, [r3, #8]
341839c2:	697b      	ldr	r3, [r7, #20]
341839c4:	005b      	lsls	r3, r3, #1
341839c6:	fa02 f303 	lsl.w	r3, r2, r3
341839ca:	693a      	ldr	r2, [r7, #16]
341839cc:	4313      	orrs	r3, r2
341839ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
341839d0:	687b      	ldr	r3, [r7, #4]
341839d2:	693a      	ldr	r2, [r7, #16]
341839d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
341839d6:	683b      	ldr	r3, [r7, #0]
341839d8:	685b      	ldr	r3, [r3, #4]
341839da:	f003 0303 	and.w	r3, r3, #3
341839de:	2b02      	cmp	r3, #2
341839e0:	d123      	bne.n	34183a2a <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
341839e2:	697b      	ldr	r3, [r7, #20]
341839e4:	08da      	lsrs	r2, r3, #3
341839e6:	687b      	ldr	r3, [r7, #4]
341839e8:	3208      	adds	r2, #8
341839ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
341839ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
341839f0:	697b      	ldr	r3, [r7, #20]
341839f2:	f003 0307 	and.w	r3, r3, #7
341839f6:	009b      	lsls	r3, r3, #2
341839f8:	220f      	movs	r2, #15
341839fa:	fa02 f303 	lsl.w	r3, r2, r3
341839fe:	43db      	mvns	r3, r3
34183a00:	693a      	ldr	r2, [r7, #16]
34183a02:	4013      	ands	r3, r2
34183a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34183a06:	683b      	ldr	r3, [r7, #0]
34183a08:	691a      	ldr	r2, [r3, #16]
34183a0a:	697b      	ldr	r3, [r7, #20]
34183a0c:	f003 0307 	and.w	r3, r3, #7
34183a10:	009b      	lsls	r3, r3, #2
34183a12:	fa02 f303 	lsl.w	r3, r2, r3
34183a16:	693a      	ldr	r2, [r7, #16]
34183a18:	4313      	orrs	r3, r2
34183a1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34183a1c:	697b      	ldr	r3, [r7, #20]
34183a1e:	08da      	lsrs	r2, r3, #3
34183a20:	687b      	ldr	r3, [r7, #4]
34183a22:	3208      	adds	r2, #8
34183a24:	6939      	ldr	r1, [r7, #16]
34183a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34183a2a:	687b      	ldr	r3, [r7, #4]
34183a2c:	681b      	ldr	r3, [r3, #0]
34183a2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34183a30:	697b      	ldr	r3, [r7, #20]
34183a32:	005b      	lsls	r3, r3, #1
34183a34:	2203      	movs	r2, #3
34183a36:	fa02 f303 	lsl.w	r3, r2, r3
34183a3a:	43db      	mvns	r3, r3
34183a3c:	693a      	ldr	r2, [r7, #16]
34183a3e:	4013      	ands	r3, r2
34183a40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
34183a42:	683b      	ldr	r3, [r7, #0]
34183a44:	685b      	ldr	r3, [r3, #4]
34183a46:	f003 0203 	and.w	r2, r3, #3
34183a4a:	697b      	ldr	r3, [r7, #20]
34183a4c:	005b      	lsls	r3, r3, #1
34183a4e:	fa02 f303 	lsl.w	r3, r2, r3
34183a52:	693a      	ldr	r2, [r7, #16]
34183a54:	4313      	orrs	r3, r2
34183a56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
34183a58:	687b      	ldr	r3, [r7, #4]
34183a5a:	693a      	ldr	r2, [r7, #16]
34183a5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
34183a5e:	683b      	ldr	r3, [r7, #0]
34183a60:	685b      	ldr	r3, [r3, #4]
34183a62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
34183a66:	2b00      	cmp	r3, #0
34183a68:	f000 80c2 	beq.w	34183bf0 <HAL_GPIO_Init+0x30c>
      {
        temp = EXTI->EXTICR[position >> 2u];
34183a6c:	4a69      	ldr	r2, [pc, #420]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183a6e:	697b      	ldr	r3, [r7, #20]
34183a70:	089b      	lsrs	r3, r3, #2
34183a72:	3318      	adds	r3, #24
34183a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34183a78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34183a7a:	697b      	ldr	r3, [r7, #20]
34183a7c:	f003 0303 	and.w	r3, r3, #3
34183a80:	00db      	lsls	r3, r3, #3
34183a82:	220f      	movs	r2, #15
34183a84:	fa02 f303 	lsl.w	r3, r2, r3
34183a88:	43db      	mvns	r3, r3
34183a8a:	693a      	ldr	r2, [r7, #16]
34183a8c:	4013      	ands	r3, r2
34183a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34183a90:	687b      	ldr	r3, [r7, #4]
34183a92:	4a61      	ldr	r2, [pc, #388]	@ (34183c18 <HAL_GPIO_Init+0x334>)
34183a94:	4293      	cmp	r3, r2
34183a96:	d043      	beq.n	34183b20 <HAL_GPIO_Init+0x23c>
34183a98:	687b      	ldr	r3, [r7, #4]
34183a9a:	4a60      	ldr	r2, [pc, #384]	@ (34183c1c <HAL_GPIO_Init+0x338>)
34183a9c:	4293      	cmp	r3, r2
34183a9e:	d03d      	beq.n	34183b1c <HAL_GPIO_Init+0x238>
34183aa0:	687b      	ldr	r3, [r7, #4]
34183aa2:	4a5f      	ldr	r2, [pc, #380]	@ (34183c20 <HAL_GPIO_Init+0x33c>)
34183aa4:	4293      	cmp	r3, r2
34183aa6:	d037      	beq.n	34183b18 <HAL_GPIO_Init+0x234>
34183aa8:	687b      	ldr	r3, [r7, #4]
34183aaa:	4a5e      	ldr	r2, [pc, #376]	@ (34183c24 <HAL_GPIO_Init+0x340>)
34183aac:	4293      	cmp	r3, r2
34183aae:	d031      	beq.n	34183b14 <HAL_GPIO_Init+0x230>
34183ab0:	687b      	ldr	r3, [r7, #4]
34183ab2:	4a5d      	ldr	r2, [pc, #372]	@ (34183c28 <HAL_GPIO_Init+0x344>)
34183ab4:	4293      	cmp	r3, r2
34183ab6:	d02b      	beq.n	34183b10 <HAL_GPIO_Init+0x22c>
34183ab8:	687b      	ldr	r3, [r7, #4]
34183aba:	4a5c      	ldr	r2, [pc, #368]	@ (34183c2c <HAL_GPIO_Init+0x348>)
34183abc:	4293      	cmp	r3, r2
34183abe:	d025      	beq.n	34183b0c <HAL_GPIO_Init+0x228>
34183ac0:	687b      	ldr	r3, [r7, #4]
34183ac2:	4a5b      	ldr	r2, [pc, #364]	@ (34183c30 <HAL_GPIO_Init+0x34c>)
34183ac4:	4293      	cmp	r3, r2
34183ac6:	d01f      	beq.n	34183b08 <HAL_GPIO_Init+0x224>
34183ac8:	687b      	ldr	r3, [r7, #4]
34183aca:	4a5a      	ldr	r2, [pc, #360]	@ (34183c34 <HAL_GPIO_Init+0x350>)
34183acc:	4293      	cmp	r3, r2
34183ace:	d019      	beq.n	34183b04 <HAL_GPIO_Init+0x220>
34183ad0:	687b      	ldr	r3, [r7, #4]
34183ad2:	4a59      	ldr	r2, [pc, #356]	@ (34183c38 <HAL_GPIO_Init+0x354>)
34183ad4:	4293      	cmp	r3, r2
34183ad6:	d013      	beq.n	34183b00 <HAL_GPIO_Init+0x21c>
34183ad8:	687b      	ldr	r3, [r7, #4]
34183ada:	4a58      	ldr	r2, [pc, #352]	@ (34183c3c <HAL_GPIO_Init+0x358>)
34183adc:	4293      	cmp	r3, r2
34183ade:	d00d      	beq.n	34183afc <HAL_GPIO_Init+0x218>
34183ae0:	687b      	ldr	r3, [r7, #4]
34183ae2:	4a57      	ldr	r2, [pc, #348]	@ (34183c40 <HAL_GPIO_Init+0x35c>)
34183ae4:	4293      	cmp	r3, r2
34183ae6:	d007      	beq.n	34183af8 <HAL_GPIO_Init+0x214>
34183ae8:	687b      	ldr	r3, [r7, #4]
34183aea:	4a56      	ldr	r2, [pc, #344]	@ (34183c44 <HAL_GPIO_Init+0x360>)
34183aec:	4293      	cmp	r3, r2
34183aee:	d101      	bne.n	34183af4 <HAL_GPIO_Init+0x210>
34183af0:	230b      	movs	r3, #11
34183af2:	e016      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183af4:	2310      	movs	r3, #16
34183af6:	e014      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183af8:	230a      	movs	r3, #10
34183afa:	e012      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183afc:	2309      	movs	r3, #9
34183afe:	e010      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b00:	2308      	movs	r3, #8
34183b02:	e00e      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b04:	2307      	movs	r3, #7
34183b06:	e00c      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b08:	2306      	movs	r3, #6
34183b0a:	e00a      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b0c:	2305      	movs	r3, #5
34183b0e:	e008      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b10:	2304      	movs	r3, #4
34183b12:	e006      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b14:	2303      	movs	r3, #3
34183b16:	e004      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b18:	2302      	movs	r3, #2
34183b1a:	e002      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b1c:	2301      	movs	r3, #1
34183b1e:	e000      	b.n	34183b22 <HAL_GPIO_Init+0x23e>
34183b20:	2300      	movs	r3, #0
34183b22:	697a      	ldr	r2, [r7, #20]
34183b24:	f002 0203 	and.w	r2, r2, #3
34183b28:	00d2      	lsls	r2, r2, #3
34183b2a:	4093      	lsls	r3, r2
34183b2c:	693a      	ldr	r2, [r7, #16]
34183b2e:	4313      	orrs	r3, r2
34183b30:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
34183b32:	4938      	ldr	r1, [pc, #224]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b34:	697b      	ldr	r3, [r7, #20]
34183b36:	089b      	lsrs	r3, r3, #2
34183b38:	3318      	adds	r3, #24
34183b3a:	693a      	ldr	r2, [r7, #16]
34183b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34183b40:	4b34      	ldr	r3, [pc, #208]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183b46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34183b48:	68fb      	ldr	r3, [r7, #12]
34183b4a:	43db      	mvns	r3, r3
34183b4c:	693a      	ldr	r2, [r7, #16]
34183b4e:	4013      	ands	r3, r2
34183b50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
34183b52:	683b      	ldr	r3, [r7, #0]
34183b54:	685b      	ldr	r3, [r3, #4]
34183b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34183b5a:	2b00      	cmp	r3, #0
34183b5c:	d003      	beq.n	34183b66 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
34183b5e:	693a      	ldr	r2, [r7, #16]
34183b60:	68fb      	ldr	r3, [r7, #12]
34183b62:	4313      	orrs	r3, r2
34183b64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
34183b66:	4a2b      	ldr	r2, [pc, #172]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b68:	693b      	ldr	r3, [r7, #16]
34183b6a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
34183b6e:	4b29      	ldr	r3, [pc, #164]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34183b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34183b76:	68fb      	ldr	r3, [r7, #12]
34183b78:	43db      	mvns	r3, r3
34183b7a:	693a      	ldr	r2, [r7, #16]
34183b7c:	4013      	ands	r3, r2
34183b7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
34183b80:	683b      	ldr	r3, [r7, #0]
34183b82:	685b      	ldr	r3, [r3, #4]
34183b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34183b88:	2b00      	cmp	r3, #0
34183b8a:	d003      	beq.n	34183b94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
34183b8c:	693a      	ldr	r2, [r7, #16]
34183b8e:	68fb      	ldr	r3, [r7, #12]
34183b90:	4313      	orrs	r3, r2
34183b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
34183b94:	4a1f      	ldr	r2, [pc, #124]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b96:	693b      	ldr	r3, [r7, #16]
34183b98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
34183b9c:	4b1d      	ldr	r3, [pc, #116]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183b9e:	681b      	ldr	r3, [r3, #0]
34183ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34183ba2:	68fb      	ldr	r3, [r7, #12]
34183ba4:	43db      	mvns	r3, r3
34183ba6:	693a      	ldr	r2, [r7, #16]
34183ba8:	4013      	ands	r3, r2
34183baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
34183bac:	683b      	ldr	r3, [r7, #0]
34183bae:	685b      	ldr	r3, [r3, #4]
34183bb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34183bb4:	2b00      	cmp	r3, #0
34183bb6:	d003      	beq.n	34183bc0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
34183bb8:	693a      	ldr	r2, [r7, #16]
34183bba:	68fb      	ldr	r3, [r7, #12]
34183bbc:	4313      	orrs	r3, r2
34183bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
34183bc0:	4a14      	ldr	r2, [pc, #80]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183bc2:	693b      	ldr	r3, [r7, #16]
34183bc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
34183bc6:	4b13      	ldr	r3, [pc, #76]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183bc8:	685b      	ldr	r3, [r3, #4]
34183bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34183bcc:	68fb      	ldr	r3, [r7, #12]
34183bce:	43db      	mvns	r3, r3
34183bd0:	693a      	ldr	r2, [r7, #16]
34183bd2:	4013      	ands	r3, r2
34183bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
34183bd6:	683b      	ldr	r3, [r7, #0]
34183bd8:	685b      	ldr	r3, [r3, #4]
34183bda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34183bde:	2b00      	cmp	r3, #0
34183be0:	d003      	beq.n	34183bea <HAL_GPIO_Init+0x306>
        {
          temp |= iocurrent;
34183be2:	693a      	ldr	r2, [r7, #16]
34183be4:	68fb      	ldr	r3, [r7, #12]
34183be6:	4313      	orrs	r3, r2
34183be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
34183bea:	4a0a      	ldr	r2, [pc, #40]	@ (34183c14 <HAL_GPIO_Init+0x330>)
34183bec:	693b      	ldr	r3, [r7, #16]
34183bee:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
34183bf0:	697b      	ldr	r3, [r7, #20]
34183bf2:	3301      	adds	r3, #1
34183bf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34183bf6:	683b      	ldr	r3, [r7, #0]
34183bf8:	681a      	ldr	r2, [r3, #0]
34183bfa:	697b      	ldr	r3, [r7, #20]
34183bfc:	fa22 f303 	lsr.w	r3, r2, r3
34183c00:	2b00      	cmp	r3, #0
34183c02:	f47f ae77 	bne.w	341838f4 <HAL_GPIO_Init+0x10>
  }
}
34183c06:	bf00      	nop
34183c08:	bf00      	nop
34183c0a:	371c      	adds	r7, #28
34183c0c:	46bd      	mov	sp, r7
34183c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c12:	4770      	bx	lr
34183c14:	56025000 	.word	0x56025000
34183c18:	56020000 	.word	0x56020000
34183c1c:	56020400 	.word	0x56020400
34183c20:	56020800 	.word	0x56020800
34183c24:	56020c00 	.word	0x56020c00
34183c28:	56021000 	.word	0x56021000
34183c2c:	56021400 	.word	0x56021400
34183c30:	56021800 	.word	0x56021800
34183c34:	56021c00 	.word	0x56021c00
34183c38:	56023400 	.word	0x56023400
34183c3c:	56023800 	.word	0x56023800
34183c40:	56023c00 	.word	0x56023c00
34183c44:	56024000 	.word	0x56024000

34183c48 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
34183c48:	b580      	push	{r7, lr}
34183c4a:	b084      	sub	sp, #16
34183c4c:	af02      	add	r7, sp, #8
34183c4e:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
34183c50:	687b      	ldr	r3, [r7, #4]
34183c52:	2b00      	cmp	r3, #0
34183c54:	d101      	bne.n	34183c5a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
34183c56:	2301      	movs	r3, #1
34183c58:	e04f      	b.n	34183cfa <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
34183c5a:	687b      	ldr	r3, [r7, #4]
34183c5c:	f893 3415 	ldrb.w	r3, [r3, #1045]	@ 0x415
34183c60:	b2db      	uxtb	r3, r3
34183c62:	2b00      	cmp	r3, #0
34183c64:	d106      	bne.n	34183c74 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
34183c66:	687b      	ldr	r3, [r7, #4]
34183c68:	2200      	movs	r2, #0
34183c6a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
34183c6e:	6878      	ldr	r0, [r7, #4]
34183c70:	f7fd ffa6 	bl	34181bc0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
34183c74:	687b      	ldr	r3, [r7, #4]
34183c76:	2203      	movs	r2, #3
34183c78:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
34183c7c:	687b      	ldr	r3, [r7, #4]
34183c7e:	681b      	ldr	r3, [r3, #0]
34183c80:	4618      	mov	r0, r3
34183c82:	f00d fa78 	bl	34191176 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
34183c86:	687b      	ldr	r3, [r7, #4]
34183c88:	6818      	ldr	r0, [r3, #0]
34183c8a:	687b      	ldr	r3, [r7, #4]
34183c8c:	7c1a      	ldrb	r2, [r3, #16]
34183c8e:	f88d 2000 	strb.w	r2, [sp]
34183c92:	3304      	adds	r3, #4
34183c94:	cb0e      	ldmia	r3, {r1, r2, r3}
34183c96:	f00d fa29 	bl	341910ec <USB_CoreInit>
34183c9a:	4603      	mov	r3, r0
34183c9c:	2b00      	cmp	r3, #0
34183c9e:	d005      	beq.n	34183cac <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
34183ca0:	687b      	ldr	r3, [r7, #4]
34183ca2:	2202      	movs	r2, #2
34183ca4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    return HAL_ERROR;
34183ca8:	2301      	movs	r3, #1
34183caa:	e026      	b.n	34183cfa <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
34183cac:	687b      	ldr	r3, [r7, #4]
34183cae:	681b      	ldr	r3, [r3, #0]
34183cb0:	2101      	movs	r1, #1
34183cb2:	4618      	mov	r0, r3
34183cb4:	f00d fa70 	bl	34191198 <USB_SetCurrentMode>
34183cb8:	4603      	mov	r3, r0
34183cba:	2b00      	cmp	r3, #0
34183cbc:	d005      	beq.n	34183cca <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
34183cbe:	687b      	ldr	r3, [r7, #4]
34183cc0:	2202      	movs	r2, #2
34183cc2:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    return HAL_ERROR;
34183cc6:	2301      	movs	r3, #1
34183cc8:	e017      	b.n	34183cfa <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
34183cca:	687b      	ldr	r3, [r7, #4]
34183ccc:	6818      	ldr	r0, [r3, #0]
34183cce:	687b      	ldr	r3, [r7, #4]
34183cd0:	7c1a      	ldrb	r2, [r3, #16]
34183cd2:	f88d 2000 	strb.w	r2, [sp]
34183cd6:	3304      	adds	r3, #4
34183cd8:	cb0e      	ldmia	r3, {r1, r2, r3}
34183cda:	f00d fb4f 	bl	3419137c <USB_HostInit>
34183cde:	4603      	mov	r3, r0
34183ce0:	2b00      	cmp	r3, #0
34183ce2:	d005      	beq.n	34183cf0 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
34183ce4:	687b      	ldr	r3, [r7, #4]
34183ce6:	2202      	movs	r2, #2
34183ce8:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    return HAL_ERROR;
34183cec:	2301      	movs	r3, #1
34183cee:	e004      	b.n	34183cfa <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
34183cf0:	687b      	ldr	r3, [r7, #4]
34183cf2:	2201      	movs	r2, #1
34183cf4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415

  return HAL_OK;
34183cf8:	2300      	movs	r3, #0
}
34183cfa:	4618      	mov	r0, r3
34183cfc:	3708      	adds	r7, #8
34183cfe:	46bd      	mov	sp, r7
34183d00:	bd80      	pop	{r7, pc}

34183d02 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
34183d02:	b580      	push	{r7, lr}
34183d04:	b082      	sub	sp, #8
34183d06:	af00      	add	r7, sp, #0
34183d08:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
34183d0a:	687b      	ldr	r3, [r7, #4]
34183d0c:	2b00      	cmp	r3, #0
34183d0e:	d101      	bne.n	34183d14 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
34183d10:	2301      	movs	r3, #1
34183d12:	e08d      	b.n	34183e30 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
34183d14:	687b      	ldr	r3, [r7, #4]
34183d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34183d1a:	b2db      	uxtb	r3, r3
34183d1c:	2b00      	cmp	r3, #0
34183d1e:	d106      	bne.n	34183d2e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
34183d20:	687b      	ldr	r3, [r7, #4]
34183d22:	2200      	movs	r2, #0
34183d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
34183d28:	6878      	ldr	r0, [r7, #4]
34183d2a:	f7fd fce9 	bl	34181700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
34183d2e:	687b      	ldr	r3, [r7, #4]
34183d30:	2224      	movs	r2, #36	@ 0x24
34183d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
34183d36:	687b      	ldr	r3, [r7, #4]
34183d38:	681b      	ldr	r3, [r3, #0]
34183d3a:	681a      	ldr	r2, [r3, #0]
34183d3c:	687b      	ldr	r3, [r7, #4]
34183d3e:	681b      	ldr	r3, [r3, #0]
34183d40:	f022 0201 	bic.w	r2, r2, #1
34183d44:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
34183d46:	687b      	ldr	r3, [r7, #4]
34183d48:	685a      	ldr	r2, [r3, #4]
34183d4a:	687b      	ldr	r3, [r7, #4]
34183d4c:	681b      	ldr	r3, [r3, #0]
34183d4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
34183d52:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
34183d54:	687b      	ldr	r3, [r7, #4]
34183d56:	681b      	ldr	r3, [r3, #0]
34183d58:	689a      	ldr	r2, [r3, #8]
34183d5a:	687b      	ldr	r3, [r7, #4]
34183d5c:	681b      	ldr	r3, [r3, #0]
34183d5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
34183d62:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
34183d64:	687b      	ldr	r3, [r7, #4]
34183d66:	68db      	ldr	r3, [r3, #12]
34183d68:	2b01      	cmp	r3, #1
34183d6a:	d107      	bne.n	34183d7c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
34183d6c:	687b      	ldr	r3, [r7, #4]
34183d6e:	689a      	ldr	r2, [r3, #8]
34183d70:	687b      	ldr	r3, [r7, #4]
34183d72:	681b      	ldr	r3, [r3, #0]
34183d74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
34183d78:	609a      	str	r2, [r3, #8]
34183d7a:	e006      	b.n	34183d8a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
34183d7c:	687b      	ldr	r3, [r7, #4]
34183d7e:	689a      	ldr	r2, [r3, #8]
34183d80:	687b      	ldr	r3, [r7, #4]
34183d82:	681b      	ldr	r3, [r3, #0]
34183d84:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
34183d88:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
34183d8a:	687b      	ldr	r3, [r7, #4]
34183d8c:	68db      	ldr	r3, [r3, #12]
34183d8e:	2b02      	cmp	r3, #2
34183d90:	d108      	bne.n	34183da4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
34183d92:	687b      	ldr	r3, [r7, #4]
34183d94:	681b      	ldr	r3, [r3, #0]
34183d96:	685a      	ldr	r2, [r3, #4]
34183d98:	687b      	ldr	r3, [r7, #4]
34183d9a:	681b      	ldr	r3, [r3, #0]
34183d9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
34183da0:	605a      	str	r2, [r3, #4]
34183da2:	e007      	b.n	34183db4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
34183da4:	687b      	ldr	r3, [r7, #4]
34183da6:	681b      	ldr	r3, [r3, #0]
34183da8:	685a      	ldr	r2, [r3, #4]
34183daa:	687b      	ldr	r3, [r7, #4]
34183dac:	681b      	ldr	r3, [r3, #0]
34183dae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
34183db2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
34183db4:	687b      	ldr	r3, [r7, #4]
34183db6:	681b      	ldr	r3, [r3, #0]
34183db8:	685b      	ldr	r3, [r3, #4]
34183dba:	687a      	ldr	r2, [r7, #4]
34183dbc:	6812      	ldr	r2, [r2, #0]
34183dbe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
34183dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34183dc6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
34183dc8:	687b      	ldr	r3, [r7, #4]
34183dca:	681b      	ldr	r3, [r3, #0]
34183dcc:	68da      	ldr	r2, [r3, #12]
34183dce:	687b      	ldr	r3, [r7, #4]
34183dd0:	681b      	ldr	r3, [r3, #0]
34183dd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
34183dd6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
34183dd8:	687b      	ldr	r3, [r7, #4]
34183dda:	691a      	ldr	r2, [r3, #16]
34183ddc:	687b      	ldr	r3, [r7, #4]
34183dde:	695b      	ldr	r3, [r3, #20]
34183de0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
34183de4:	687b      	ldr	r3, [r7, #4]
34183de6:	699b      	ldr	r3, [r3, #24]
34183de8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
34183dea:	687b      	ldr	r3, [r7, #4]
34183dec:	681b      	ldr	r3, [r3, #0]
34183dee:	430a      	orrs	r2, r1
34183df0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
34183df2:	687b      	ldr	r3, [r7, #4]
34183df4:	69d9      	ldr	r1, [r3, #28]
34183df6:	687b      	ldr	r3, [r7, #4]
34183df8:	6a1a      	ldr	r2, [r3, #32]
34183dfa:	687b      	ldr	r3, [r7, #4]
34183dfc:	681b      	ldr	r3, [r3, #0]
34183dfe:	430a      	orrs	r2, r1
34183e00:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
34183e02:	687b      	ldr	r3, [r7, #4]
34183e04:	681b      	ldr	r3, [r3, #0]
34183e06:	681a      	ldr	r2, [r3, #0]
34183e08:	687b      	ldr	r3, [r7, #4]
34183e0a:	681b      	ldr	r3, [r3, #0]
34183e0c:	f042 0201 	orr.w	r2, r2, #1
34183e10:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
34183e12:	687b      	ldr	r3, [r7, #4]
34183e14:	2200      	movs	r2, #0
34183e16:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
34183e18:	687b      	ldr	r3, [r7, #4]
34183e1a:	2220      	movs	r2, #32
34183e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
34183e20:	687b      	ldr	r3, [r7, #4]
34183e22:	2200      	movs	r2, #0
34183e24:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
34183e26:	687b      	ldr	r3, [r7, #4]
34183e28:	2200      	movs	r2, #0
34183e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
34183e2e:	2300      	movs	r3, #0
}
34183e30:	4618      	mov	r0, r3
34183e32:	3708      	adds	r7, #8
34183e34:	46bd      	mov	sp, r7
34183e36:	bd80      	pop	{r7, pc}

34183e38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
34183e38:	b480      	push	{r7}
34183e3a:	b083      	sub	sp, #12
34183e3c:	af00      	add	r7, sp, #0
34183e3e:	6078      	str	r0, [r7, #4]
34183e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
34183e42:	687b      	ldr	r3, [r7, #4]
34183e44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34183e48:	b2db      	uxtb	r3, r3
34183e4a:	2b20      	cmp	r3, #32
34183e4c:	d138      	bne.n	34183ec0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
34183e4e:	687b      	ldr	r3, [r7, #4]
34183e50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
34183e54:	2b01      	cmp	r3, #1
34183e56:	d101      	bne.n	34183e5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
34183e58:	2302      	movs	r3, #2
34183e5a:	e032      	b.n	34183ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
34183e5c:	687b      	ldr	r3, [r7, #4]
34183e5e:	2201      	movs	r2, #1
34183e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
34183e64:	687b      	ldr	r3, [r7, #4]
34183e66:	2224      	movs	r2, #36	@ 0x24
34183e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
34183e6c:	687b      	ldr	r3, [r7, #4]
34183e6e:	681b      	ldr	r3, [r3, #0]
34183e70:	681a      	ldr	r2, [r3, #0]
34183e72:	687b      	ldr	r3, [r7, #4]
34183e74:	681b      	ldr	r3, [r3, #0]
34183e76:	f022 0201 	bic.w	r2, r2, #1
34183e7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
34183e7c:	687b      	ldr	r3, [r7, #4]
34183e7e:	681b      	ldr	r3, [r3, #0]
34183e80:	681a      	ldr	r2, [r3, #0]
34183e82:	687b      	ldr	r3, [r7, #4]
34183e84:	681b      	ldr	r3, [r3, #0]
34183e86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
34183e8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
34183e8c:	687b      	ldr	r3, [r7, #4]
34183e8e:	681b      	ldr	r3, [r3, #0]
34183e90:	6819      	ldr	r1, [r3, #0]
34183e92:	687b      	ldr	r3, [r7, #4]
34183e94:	681b      	ldr	r3, [r3, #0]
34183e96:	683a      	ldr	r2, [r7, #0]
34183e98:	430a      	orrs	r2, r1
34183e9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
34183e9c:	687b      	ldr	r3, [r7, #4]
34183e9e:	681b      	ldr	r3, [r3, #0]
34183ea0:	681a      	ldr	r2, [r3, #0]
34183ea2:	687b      	ldr	r3, [r7, #4]
34183ea4:	681b      	ldr	r3, [r3, #0]
34183ea6:	f042 0201 	orr.w	r2, r2, #1
34183eaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
34183eac:	687b      	ldr	r3, [r7, #4]
34183eae:	2220      	movs	r2, #32
34183eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
34183eb4:	687b      	ldr	r3, [r7, #4]
34183eb6:	2200      	movs	r2, #0
34183eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
34183ebc:	2300      	movs	r3, #0
34183ebe:	e000      	b.n	34183ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
34183ec0:	2302      	movs	r3, #2
  }
}
34183ec2:	4618      	mov	r0, r3
34183ec4:	370c      	adds	r7, #12
34183ec6:	46bd      	mov	sp, r7
34183ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ecc:	4770      	bx	lr

34183ece <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
34183ece:	b480      	push	{r7}
34183ed0:	b085      	sub	sp, #20
34183ed2:	af00      	add	r7, sp, #0
34183ed4:	6078      	str	r0, [r7, #4]
34183ed6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
34183ed8:	687b      	ldr	r3, [r7, #4]
34183eda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34183ede:	b2db      	uxtb	r3, r3
34183ee0:	2b20      	cmp	r3, #32
34183ee2:	d139      	bne.n	34183f58 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
34183ee4:	687b      	ldr	r3, [r7, #4]
34183ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
34183eea:	2b01      	cmp	r3, #1
34183eec:	d101      	bne.n	34183ef2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
34183eee:	2302      	movs	r3, #2
34183ef0:	e033      	b.n	34183f5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
34183ef2:	687b      	ldr	r3, [r7, #4]
34183ef4:	2201      	movs	r2, #1
34183ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
34183efa:	687b      	ldr	r3, [r7, #4]
34183efc:	2224      	movs	r2, #36	@ 0x24
34183efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
34183f02:	687b      	ldr	r3, [r7, #4]
34183f04:	681b      	ldr	r3, [r3, #0]
34183f06:	681a      	ldr	r2, [r3, #0]
34183f08:	687b      	ldr	r3, [r7, #4]
34183f0a:	681b      	ldr	r3, [r3, #0]
34183f0c:	f022 0201 	bic.w	r2, r2, #1
34183f10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
34183f12:	687b      	ldr	r3, [r7, #4]
34183f14:	681b      	ldr	r3, [r3, #0]
34183f16:	681b      	ldr	r3, [r3, #0]
34183f18:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
34183f1a:	68fb      	ldr	r3, [r7, #12]
34183f1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
34183f20:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
34183f22:	683b      	ldr	r3, [r7, #0]
34183f24:	021b      	lsls	r3, r3, #8
34183f26:	68fa      	ldr	r2, [r7, #12]
34183f28:	4313      	orrs	r3, r2
34183f2a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
34183f2c:	687b      	ldr	r3, [r7, #4]
34183f2e:	681b      	ldr	r3, [r3, #0]
34183f30:	68fa      	ldr	r2, [r7, #12]
34183f32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
34183f34:	687b      	ldr	r3, [r7, #4]
34183f36:	681b      	ldr	r3, [r3, #0]
34183f38:	681a      	ldr	r2, [r3, #0]
34183f3a:	687b      	ldr	r3, [r7, #4]
34183f3c:	681b      	ldr	r3, [r3, #0]
34183f3e:	f042 0201 	orr.w	r2, r2, #1
34183f42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
34183f44:	687b      	ldr	r3, [r7, #4]
34183f46:	2220      	movs	r2, #32
34183f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
34183f4c:	687b      	ldr	r3, [r7, #4]
34183f4e:	2200      	movs	r2, #0
34183f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
34183f54:	2300      	movs	r3, #0
34183f56:	e000      	b.n	34183f5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
34183f58:	2302      	movs	r3, #2
  }
}
34183f5a:	4618      	mov	r0, r3
34183f5c:	3714      	adds	r7, #20
34183f5e:	46bd      	mov	sp, r7
34183f60:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f64:	4770      	bx	lr
	...

34183f68 <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
34183f68:	b580      	push	{r7, lr}
34183f6a:	b084      	sub	sp, #16
34183f6c:	af00      	add	r7, sp, #0
34183f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
34183f70:	2300      	movs	r3, #0
34183f72:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
34183f74:	687b      	ldr	r3, [r7, #4]
34183f76:	2b00      	cmp	r3, #0
34183f78:	d102      	bne.n	34183f80 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
34183f7a:	2301      	movs	r3, #1
34183f7c:	73fb      	strb	r3, [r7, #15]
34183f7e:	e141      	b.n	34184204 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
34183f80:	687b      	ldr	r3, [r7, #4]
34183f82:	681b      	ldr	r3, [r3, #0]
34183f84:	4618      	mov	r0, r3
34183f86:	f000 f947 	bl	34184218 <MDF_GetHandleNumberFromInstance>
34183f8a:	4603      	mov	r3, r0
34183f8c:	4a86      	ldr	r2, [pc, #536]	@ (341841a8 <HAL_MDF_Init+0x240>)
34183f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34183f92:	2b00      	cmp	r3, #0
34183f94:	d002      	beq.n	34183f9c <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
34183f96:	2301      	movs	r3, #1
34183f98:	73fb      	strb	r3, [r7, #15]
34183f9a:	e133      	b.n	34184204 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
34183f9c:	6878      	ldr	r0, [r7, #4]
34183f9e:	f7fd fc79 	bl	34181894 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
34183fa2:	4b82      	ldr	r3, [pc, #520]	@ (341841ac <HAL_MDF_Init+0x244>)
34183fa4:	681b      	ldr	r3, [r3, #0]
34183fa6:	2b00      	cmp	r3, #0
34183fa8:	d11d      	bne.n	34183fe6 <HAL_MDF_Init+0x7e>
34183faa:	687b      	ldr	r3, [r7, #4]
34183fac:	681b      	ldr	r3, [r3, #0]
34183fae:	4a80      	ldr	r2, [pc, #512]	@ (341841b0 <HAL_MDF_Init+0x248>)
34183fb0:	4293      	cmp	r3, r2
34183fb2:	d023      	beq.n	34183ffc <HAL_MDF_Init+0x94>
34183fb4:	687b      	ldr	r3, [r7, #4]
34183fb6:	681b      	ldr	r3, [r3, #0]
34183fb8:	4a7e      	ldr	r2, [pc, #504]	@ (341841b4 <HAL_MDF_Init+0x24c>)
34183fba:	4293      	cmp	r3, r2
34183fbc:	d01e      	beq.n	34183ffc <HAL_MDF_Init+0x94>
34183fbe:	687b      	ldr	r3, [r7, #4]
34183fc0:	681b      	ldr	r3, [r3, #0]
34183fc2:	4a7d      	ldr	r2, [pc, #500]	@ (341841b8 <HAL_MDF_Init+0x250>)
34183fc4:	4293      	cmp	r3, r2
34183fc6:	d019      	beq.n	34183ffc <HAL_MDF_Init+0x94>
34183fc8:	687b      	ldr	r3, [r7, #4]
34183fca:	681b      	ldr	r3, [r3, #0]
34183fcc:	4a7b      	ldr	r2, [pc, #492]	@ (341841bc <HAL_MDF_Init+0x254>)
34183fce:	4293      	cmp	r3, r2
34183fd0:	d014      	beq.n	34183ffc <HAL_MDF_Init+0x94>
34183fd2:	687b      	ldr	r3, [r7, #4]
34183fd4:	681b      	ldr	r3, [r3, #0]
34183fd6:	4a7a      	ldr	r2, [pc, #488]	@ (341841c0 <HAL_MDF_Init+0x258>)
34183fd8:	4293      	cmp	r3, r2
34183fda:	d00f      	beq.n	34183ffc <HAL_MDF_Init+0x94>
34183fdc:	687b      	ldr	r3, [r7, #4]
34183fde:	681b      	ldr	r3, [r3, #0]
34183fe0:	4a78      	ldr	r2, [pc, #480]	@ (341841c4 <HAL_MDF_Init+0x25c>)
34183fe2:	4293      	cmp	r3, r2
34183fe4:	d00a      	beq.n	34183ffc <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
34183fe6:	4b78      	ldr	r3, [pc, #480]	@ (341841c8 <HAL_MDF_Init+0x260>)
34183fe8:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
34183fea:	2b00      	cmp	r3, #0
34183fec:	f040 8090 	bne.w	34184110 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
34183ff0:	687b      	ldr	r3, [r7, #4]
34183ff2:	681b      	ldr	r3, [r3, #0]
34183ff4:	4a75      	ldr	r2, [pc, #468]	@ (341841cc <HAL_MDF_Init+0x264>)
34183ff6:	4293      	cmp	r3, r2
34183ff8:	f040 808a 	bne.w	34184110 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
34183ffc:	687b      	ldr	r3, [r7, #4]
34183ffe:	681b      	ldr	r3, [r3, #0]
34184000:	4a72      	ldr	r2, [pc, #456]	@ (341841cc <HAL_MDF_Init+0x264>)
34184002:	4293      	cmp	r3, r2
34184004:	d101      	bne.n	3418400a <HAL_MDF_Init+0xa2>
34184006:	4b72      	ldr	r3, [pc, #456]	@ (341841d0 <HAL_MDF_Init+0x268>)
34184008:	e000      	b.n	3418400c <HAL_MDF_Init+0xa4>
3418400a:	4b72      	ldr	r3, [pc, #456]	@ (341841d4 <HAL_MDF_Init+0x26c>)
3418400c:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
3418400e:	68bb      	ldr	r3, [r7, #8]
34184010:	685b      	ldr	r3, [r3, #4]
34184012:	2b00      	cmp	r3, #0
34184014:	da02      	bge.n	3418401c <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
34184016:	2301      	movs	r3, #1
34184018:	73fb      	strb	r3, [r7, #15]
3418401a:	e079      	b.n	34184110 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
3418401c:	687b      	ldr	r3, [r7, #4]
3418401e:	681b      	ldr	r3, [r3, #0]
34184020:	4a63      	ldr	r2, [pc, #396]	@ (341841b0 <HAL_MDF_Init+0x248>)
34184022:	4293      	cmp	r3, r2
34184024:	d018      	beq.n	34184058 <HAL_MDF_Init+0xf0>
34184026:	687b      	ldr	r3, [r7, #4]
34184028:	681b      	ldr	r3, [r3, #0]
3418402a:	4a62      	ldr	r2, [pc, #392]	@ (341841b4 <HAL_MDF_Init+0x24c>)
3418402c:	4293      	cmp	r3, r2
3418402e:	d013      	beq.n	34184058 <HAL_MDF_Init+0xf0>
34184030:	687b      	ldr	r3, [r7, #4]
34184032:	681b      	ldr	r3, [r3, #0]
34184034:	4a60      	ldr	r2, [pc, #384]	@ (341841b8 <HAL_MDF_Init+0x250>)
34184036:	4293      	cmp	r3, r2
34184038:	d00e      	beq.n	34184058 <HAL_MDF_Init+0xf0>
3418403a:	687b      	ldr	r3, [r7, #4]
3418403c:	681b      	ldr	r3, [r3, #0]
3418403e:	4a5f      	ldr	r2, [pc, #380]	@ (341841bc <HAL_MDF_Init+0x254>)
34184040:	4293      	cmp	r3, r2
34184042:	d009      	beq.n	34184058 <HAL_MDF_Init+0xf0>
34184044:	687b      	ldr	r3, [r7, #4]
34184046:	681b      	ldr	r3, [r3, #0]
34184048:	4a5d      	ldr	r2, [pc, #372]	@ (341841c0 <HAL_MDF_Init+0x258>)
3418404a:	4293      	cmp	r3, r2
3418404c:	d004      	beq.n	34184058 <HAL_MDF_Init+0xf0>
3418404e:	687b      	ldr	r3, [r7, #4]
34184050:	681b      	ldr	r3, [r3, #0]
34184052:	4a5c      	ldr	r2, [pc, #368]	@ (341841c4 <HAL_MDF_Init+0x25c>)
34184054:	4293      	cmp	r3, r2
34184056:	d10d      	bne.n	34184074 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
34184058:	68bb      	ldr	r3, [r7, #8]
3418405a:	681b      	ldr	r3, [r3, #0]
3418405c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
34184060:	68bb      	ldr	r3, [r7, #8]
34184062:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
34184064:	68bb      	ldr	r3, [r7, #8]
34184066:	681a      	ldr	r2, [r3, #0]
34184068:	687b      	ldr	r3, [r7, #4]
3418406a:	685b      	ldr	r3, [r3, #4]
3418406c:	011b      	lsls	r3, r3, #4
3418406e:	431a      	orrs	r2, r3
34184070:	68bb      	ldr	r3, [r7, #8]
34184072:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
34184074:	68bb      	ldr	r3, [r7, #8]
34184076:	2200      	movs	r2, #0
34184078:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
3418407a:	68bb      	ldr	r3, [r7, #8]
3418407c:	685a      	ldr	r2, [r3, #4]
3418407e:	687b      	ldr	r3, [r7, #4]
34184080:	689b      	ldr	r3, [r3, #8]
34184082:	3b01      	subs	r3, #1
34184084:	061b      	lsls	r3, r3, #24
34184086:	431a      	orrs	r2, r3
34184088:	68bb      	ldr	r3, [r7, #8]
3418408a:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
3418408c:	687b      	ldr	r3, [r7, #4]
3418408e:	7b1b      	ldrb	r3, [r3, #12]
34184090:	2b01      	cmp	r3, #1
34184092:	d137      	bne.n	34184104 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
34184094:	68bb      	ldr	r3, [r7, #8]
34184096:	685a      	ldr	r2, [r3, #4]
34184098:	687b      	ldr	r3, [r7, #4]
3418409a:	695b      	ldr	r3, [r3, #20]
3418409c:	3b01      	subs	r3, #1
3418409e:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
341840a0:	687b      	ldr	r3, [r7, #4]
341840a2:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
341840a4:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
341840a6:	687b      	ldr	r3, [r7, #4]
341840a8:	691b      	ldr	r3, [r3, #16]
341840aa:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
341840ac:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
341840ae:	431a      	orrs	r2, r3
341840b0:	68bb      	ldr	r3, [r7, #8]
341840b2:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
341840b4:	687b      	ldr	r3, [r7, #4]
341840b6:	7e1b      	ldrb	r3, [r3, #24]
341840b8:	2b01      	cmp	r3, #1
341840ba:	d123      	bne.n	34184104 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
341840bc:	687b      	ldr	r3, [r7, #4]
341840be:	681b      	ldr	r3, [r3, #0]
341840c0:	4a3b      	ldr	r2, [pc, #236]	@ (341841b0 <HAL_MDF_Init+0x248>)
341840c2:	4293      	cmp	r3, r2
341840c4:	d012      	beq.n	341840ec <HAL_MDF_Init+0x184>
341840c6:	687b      	ldr	r3, [r7, #4]
341840c8:	681b      	ldr	r3, [r3, #0]
341840ca:	4a3a      	ldr	r2, [pc, #232]	@ (341841b4 <HAL_MDF_Init+0x24c>)
341840cc:	4293      	cmp	r3, r2
341840ce:	d00d      	beq.n	341840ec <HAL_MDF_Init+0x184>
341840d0:	687b      	ldr	r3, [r7, #4]
341840d2:	681b      	ldr	r3, [r3, #0]
341840d4:	4a38      	ldr	r2, [pc, #224]	@ (341841b8 <HAL_MDF_Init+0x250>)
341840d6:	4293      	cmp	r3, r2
341840d8:	d008      	beq.n	341840ec <HAL_MDF_Init+0x184>
341840da:	687b      	ldr	r3, [r7, #4]
341840dc:	681b      	ldr	r3, [r3, #0]
341840de:	4a37      	ldr	r2, [pc, #220]	@ (341841bc <HAL_MDF_Init+0x254>)
341840e0:	4293      	cmp	r3, r2
341840e2:	d003      	beq.n	341840ec <HAL_MDF_Init+0x184>
341840e4:	687b      	ldr	r3, [r7, #4]
341840e6:	681b      	ldr	r3, [r3, #0]
341840e8:	4a35      	ldr	r2, [pc, #212]	@ (341841c0 <HAL_MDF_Init+0x258>)
341840ea:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
341840ec:	68bb      	ldr	r3, [r7, #8]
341840ee:	685a      	ldr	r2, [r3, #4]
341840f0:	687b      	ldr	r3, [r7, #4]
341840f2:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
341840f4:	687b      	ldr	r3, [r7, #4]
341840f6:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
341840f8:	430b      	orrs	r3, r1
341840fa:	4313      	orrs	r3, r2
341840fc:	f043 0210 	orr.w	r2, r3, #16
34184100:	68bb      	ldr	r3, [r7, #8]
34184102:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
34184104:	68bb      	ldr	r3, [r7, #8]
34184106:	685b      	ldr	r3, [r3, #4]
34184108:	f043 0201 	orr.w	r2, r3, #1
3418410c:	68bb      	ldr	r3, [r7, #8]
3418410e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
34184110:	7bfb      	ldrb	r3, [r7, #15]
34184112:	2b00      	cmp	r3, #0
34184114:	d128      	bne.n	34184168 <HAL_MDF_Init+0x200>
34184116:	687b      	ldr	r3, [r7, #4]
34184118:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
3418411c:	2b01      	cmp	r3, #1
3418411e:	d123      	bne.n	34184168 <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
34184120:	687b      	ldr	r3, [r7, #4]
34184122:	681b      	ldr	r3, [r3, #0]
34184124:	681b      	ldr	r3, [r3, #0]
34184126:	2b00      	cmp	r3, #0
34184128:	da02      	bge.n	34184130 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
3418412a:	2301      	movs	r3, #1
3418412c:	73fb      	strb	r3, [r7, #15]
3418412e:	e01b      	b.n	34184168 <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
34184130:	687b      	ldr	r3, [r7, #4]
34184132:	681b      	ldr	r3, [r3, #0]
34184134:	2200      	movs	r2, #0
34184136:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
34184138:	687b      	ldr	r3, [r7, #4]
3418413a:	681b      	ldr	r3, [r3, #0]
3418413c:	6819      	ldr	r1, [r3, #0]
3418413e:	687b      	ldr	r3, [r7, #4]
34184140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34184142:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
34184144:	687b      	ldr	r3, [r7, #4]
34184146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
34184148:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
3418414a:	687b      	ldr	r3, [r7, #4]
3418414c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418414e:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
34184150:	687b      	ldr	r3, [r7, #4]
34184152:	681b      	ldr	r3, [r3, #0]
34184154:	430a      	orrs	r2, r1
34184156:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
34184158:	687b      	ldr	r3, [r7, #4]
3418415a:	681b      	ldr	r3, [r3, #0]
3418415c:	681a      	ldr	r2, [r3, #0]
3418415e:	687b      	ldr	r3, [r7, #4]
34184160:	681b      	ldr	r3, [r3, #0]
34184162:	f042 0201 	orr.w	r2, r2, #1
34184166:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
34184168:	7bfb      	ldrb	r3, [r7, #15]
3418416a:	2b00      	cmp	r3, #0
3418416c:	d14a      	bne.n	34184204 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
3418416e:	687b      	ldr	r3, [r7, #4]
34184170:	681b      	ldr	r3, [r3, #0]
34184172:	685a      	ldr	r2, [r3, #4]
34184174:	687b      	ldr	r3, [r7, #4]
34184176:	681b      	ldr	r3, [r3, #0]
34184178:	f022 021f 	bic.w	r2, r2, #31
3418417c:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
3418417e:	687b      	ldr	r3, [r7, #4]
34184180:	681b      	ldr	r3, [r3, #0]
34184182:	6859      	ldr	r1, [r3, #4]
34184184:	687b      	ldr	r3, [r7, #4]
34184186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
34184188:	687b      	ldr	r3, [r7, #4]
3418418a:	681b      	ldr	r3, [r3, #0]
3418418c:	430a      	orrs	r2, r1
3418418e:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
34184190:	687b      	ldr	r3, [r7, #4]
34184192:	681b      	ldr	r3, [r3, #0]
34184194:	4a0d      	ldr	r2, [pc, #52]	@ (341841cc <HAL_MDF_Init+0x264>)
34184196:	4293      	cmp	r3, r2
34184198:	d11e      	bne.n	341841d8 <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
3418419a:	4b0b      	ldr	r3, [pc, #44]	@ (341841c8 <HAL_MDF_Init+0x260>)
3418419c:	681b      	ldr	r3, [r3, #0]
3418419e:	3301      	adds	r3, #1
341841a0:	4a09      	ldr	r2, [pc, #36]	@ (341841c8 <HAL_MDF_Init+0x260>)
341841a2:	6013      	str	r3, [r2, #0]
341841a4:	e01d      	b.n	341841e2 <HAL_MDF_Init+0x27a>
341841a6:	bf00      	nop
341841a8:	341c0930 	.word	0x341c0930
341841ac:	341c0928 	.word	0x341c0928
341841b0:	52025080 	.word	0x52025080
341841b4:	52025100 	.word	0x52025100
341841b8:	52025180 	.word	0x52025180
341841bc:	52025200 	.word	0x52025200
341841c0:	52025280 	.word	0x52025280
341841c4:	52025300 	.word	0x52025300
341841c8:	341c092c 	.word	0x341c092c
341841cc:	52026080 	.word	0x52026080
341841d0:	52026000 	.word	0x52026000
341841d4:	52025000 	.word	0x52025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
341841d8:	4b0d      	ldr	r3, [pc, #52]	@ (34184210 <HAL_MDF_Init+0x2a8>)
341841da:	681b      	ldr	r3, [r3, #0]
341841dc:	3301      	adds	r3, #1
341841de:	4a0c      	ldr	r2, [pc, #48]	@ (34184210 <HAL_MDF_Init+0x2a8>)
341841e0:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
341841e2:	687b      	ldr	r3, [r7, #4]
341841e4:	681b      	ldr	r3, [r3, #0]
341841e6:	4618      	mov	r0, r3
341841e8:	f000 f816 	bl	34184218 <MDF_GetHandleNumberFromInstance>
341841ec:	4602      	mov	r2, r0
341841ee:	4909      	ldr	r1, [pc, #36]	@ (34184214 <HAL_MDF_Init+0x2ac>)
341841f0:	687b      	ldr	r3, [r7, #4]
341841f2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
341841f6:	687b      	ldr	r3, [r7, #4]
341841f8:	2200      	movs	r2, #0
341841fa:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
341841fc:	687b      	ldr	r3, [r7, #4]
341841fe:	2201      	movs	r2, #1
34184200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
34184204:	7bfb      	ldrb	r3, [r7, #15]
}
34184206:	4618      	mov	r0, r3
34184208:	3710      	adds	r7, #16
3418420a:	46bd      	mov	sp, r7
3418420c:	bd80      	pop	{r7, pc}
3418420e:	bf00      	nop
34184210:	341c0928 	.word	0x341c0928
34184214:	341c0930 	.word	0x341c0930

34184218 <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
34184218:	b480      	push	{r7}
3418421a:	b085      	sub	sp, #20
3418421c:	af00      	add	r7, sp, #0
3418421e:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
34184220:	687b      	ldr	r3, [r7, #4]
34184222:	4a19      	ldr	r2, [pc, #100]	@ (34184288 <MDF_GetHandleNumberFromInstance+0x70>)
34184224:	4293      	cmp	r3, r2
34184226:	d102      	bne.n	3418422e <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
34184228:	2300      	movs	r3, #0
3418422a:	60fb      	str	r3, [r7, #12]
3418422c:	e024      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
3418422e:	687b      	ldr	r3, [r7, #4]
34184230:	4a16      	ldr	r2, [pc, #88]	@ (3418428c <MDF_GetHandleNumberFromInstance+0x74>)
34184232:	4293      	cmp	r3, r2
34184234:	d102      	bne.n	3418423c <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
34184236:	2301      	movs	r3, #1
34184238:	60fb      	str	r3, [r7, #12]
3418423a:	e01d      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter2)
3418423c:	687b      	ldr	r3, [r7, #4]
3418423e:	4a14      	ldr	r2, [pc, #80]	@ (34184290 <MDF_GetHandleNumberFromInstance+0x78>)
34184240:	4293      	cmp	r3, r2
34184242:	d102      	bne.n	3418424a <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
34184244:	2302      	movs	r3, #2
34184246:	60fb      	str	r3, [r7, #12]
34184248:	e016      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
3418424a:	687b      	ldr	r3, [r7, #4]
3418424c:	4a11      	ldr	r2, [pc, #68]	@ (34184294 <MDF_GetHandleNumberFromInstance+0x7c>)
3418424e:	4293      	cmp	r3, r2
34184250:	d102      	bne.n	34184258 <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
34184252:	2303      	movs	r3, #3
34184254:	60fb      	str	r3, [r7, #12]
34184256:	e00f      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
34184258:	687b      	ldr	r3, [r7, #4]
3418425a:	4a0f      	ldr	r2, [pc, #60]	@ (34184298 <MDF_GetHandleNumberFromInstance+0x80>)
3418425c:	4293      	cmp	r3, r2
3418425e:	d102      	bne.n	34184266 <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
34184260:	2304      	movs	r3, #4
34184262:	60fb      	str	r3, [r7, #12]
34184264:	e008      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
34184266:	687b      	ldr	r3, [r7, #4]
34184268:	4a0c      	ldr	r2, [pc, #48]	@ (3418429c <MDF_GetHandleNumberFromInstance+0x84>)
3418426a:	4293      	cmp	r3, r2
3418426c:	d102      	bne.n	34184274 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
3418426e:	2305      	movs	r3, #5
34184270:	60fb      	str	r3, [r7, #12]
34184272:	e001      	b.n	34184278 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
34184274:	2306      	movs	r3, #6
34184276:	60fb      	str	r3, [r7, #12]
  }

  return handle_number;
34184278:	68fb      	ldr	r3, [r7, #12]
}
3418427a:	4618      	mov	r0, r3
3418427c:	3714      	adds	r7, #20
3418427e:	46bd      	mov	sp, r7
34184280:	f85d 7b04 	ldr.w	r7, [sp], #4
34184284:	4770      	bx	lr
34184286:	bf00      	nop
34184288:	52025080 	.word	0x52025080
3418428c:	52025100 	.word	0x52025100
34184290:	52025180 	.word	0x52025180
34184294:	52025200 	.word	0x52025200
34184298:	52025280 	.word	0x52025280
3418429c:	52025300 	.word	0x52025300

341842a0 <HAL_PWREx_ConfigSupply>:
  * @note: The power supply configuration is not reset by wakeup from Standby mode and
  *        application reset, but only reset by VDD POR.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
341842a0:	b580      	push	{r7, lr}
341842a2:	b084      	sub	sp, #16
341842a4:	af00      	add	r7, sp, #0
341842a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR1, PWR_SUPPLY_CONFIG_MASK, SupplySource);
341842a8:	4b10      	ldr	r3, [pc, #64]	@ (341842ec <HAL_PWREx_ConfigSupply+0x4c>)
341842aa:	681b      	ldr	r3, [r3, #0]
341842ac:	f023 0204 	bic.w	r2, r3, #4
341842b0:	490e      	ldr	r1, [pc, #56]	@ (341842ec <HAL_PWREx_ConfigSupply+0x4c>)
341842b2:	687b      	ldr	r3, [r7, #4]
341842b4:	4313      	orrs	r3, r2
341842b6:	600b      	str	r3, [r1, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
341842b8:	f7fe fa24 	bl	34182704 <HAL_GetTick>
341842bc:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
341842be:	e009      	b.n	341842d4 <HAL_PWREx_ConfigSupply+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
341842c0:	f7fe fa20 	bl	34182704 <HAL_GetTick>
341842c4:	4602      	mov	r2, r0
341842c6:	68fb      	ldr	r3, [r7, #12]
341842c8:	1ad3      	subs	r3, r2, r3
341842ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
341842ce:	d901      	bls.n	341842d4 <HAL_PWREx_ConfigSupply+0x34>
    {
      return HAL_ERROR;
341842d0:	2301      	movs	r3, #1
341842d2:	e006      	b.n	341842e2 <HAL_PWREx_ConfigSupply+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
341842d4:	4b05      	ldr	r3, [pc, #20]	@ (341842ec <HAL_PWREx_ConfigSupply+0x4c>)
341842d6:	6a1b      	ldr	r3, [r3, #32]
341842d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
341842dc:	2b00      	cmp	r3, #0
341842de:	d0ef      	beq.n	341842c0 <HAL_PWREx_ConfigSupply+0x20>
    }
  }

  return HAL_OK;
341842e0:	2300      	movs	r3, #0
}
341842e2:	4618      	mov	r0, r3
341842e4:	3710      	adds	r7, #16
341842e6:	46bd      	mov	sp, r7
341842e8:	bd80      	pop	{r7, pc}
341842ea:	bf00      	nop
341842ec:	56024800 	.word	0x56024800

341842f0 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
341842f0:	b580      	push	{r7, lr}
341842f2:	b084      	sub	sp, #16
341842f4:	af00      	add	r7, sp, #0
341842f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->VOSCR, PWR_VOSCR_VOS, VoltageScaling);
341842f8:	4b10      	ldr	r3, [pc, #64]	@ (3418433c <HAL_PWREx_ControlVoltageScaling+0x4c>)
341842fa:	6a1b      	ldr	r3, [r3, #32]
341842fc:	f023 0201 	bic.w	r2, r3, #1
34184300:	490e      	ldr	r1, [pc, #56]	@ (3418433c <HAL_PWREx_ControlVoltageScaling+0x4c>)
34184302:	687b      	ldr	r3, [r7, #4]
34184304:	4313      	orrs	r3, r2
34184306:	620b      	str	r3, [r1, #32]

  /* Get tick */
  tickstart = HAL_GetTick();
34184308:	f7fe f9fc 	bl	34182704 <HAL_GetTick>
3418430c:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
3418430e:	e009      	b.n	34184324 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
34184310:	f7fe f9f8 	bl	34182704 <HAL_GetTick>
34184314:	4602      	mov	r2, r0
34184316:	68fb      	ldr	r3, [r7, #12]
34184318:	1ad3      	subs	r3, r2, r3
3418431a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
3418431e:	d901      	bls.n	34184324 <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
34184320:	2301      	movs	r3, #1
34184322:	e006      	b.n	34184332 <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
34184324:	4b05      	ldr	r3, [pc, #20]	@ (3418433c <HAL_PWREx_ControlVoltageScaling+0x4c>)
34184326:	6a1b      	ldr	r3, [r3, #32]
34184328:	f003 0302 	and.w	r3, r3, #2
3418432c:	2b00      	cmp	r3, #0
3418432e:	d0ef      	beq.n	34184310 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
34184330:	2300      	movs	r3, #0
}
34184332:	4618      	mov	r0, r3
34184334:	3710      	adds	r7, #16
34184336:	46bd      	mov	sp, r7
34184338:	bd80      	pop	{r7, pc}
3418433a:	bf00      	nop
3418433c:	56024800 	.word	0x56024800

34184340 <HAL_PWREx_EnableVddUSB>:
  * @note   Setting this bit is mandatory to use the USB2 HS PHYs.
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
34184340:	b480      	push	{r7}
34184342:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_USB33SV);
34184344:	4b05      	ldr	r3, [pc, #20]	@ (3418435c <HAL_PWREx_EnableVddUSB+0x1c>)
34184346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34184348:	4a04      	ldr	r2, [pc, #16]	@ (3418435c <HAL_PWREx_EnableVddUSB+0x1c>)
3418434a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
3418434e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34184350:	bf00      	nop
34184352:	46bd      	mov	sp, r7
34184354:	f85d 7b04 	ldr.w	r7, [sp], #4
34184358:	4770      	bx	lr
3418435a:	bf00      	nop
3418435c:	56024800 	.word	0x56024800

34184360 <HAL_PWREx_EnableVddIO2>:
  * @brief  Enable VDDIO2 supply valid.
  * @note   Setting this bit is mandatory to use PO[5:0] and PP[15:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
34184360:	b480      	push	{r7}
34184362:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO2SV);
34184364:	4b05      	ldr	r3, [pc, #20]	@ (3418437c <HAL_PWREx_EnableVddIO2+0x1c>)
34184366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34184368:	4a04      	ldr	r2, [pc, #16]	@ (3418437c <HAL_PWREx_EnableVddIO2+0x1c>)
3418436a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
3418436e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34184370:	bf00      	nop
34184372:	46bd      	mov	sp, r7
34184374:	f85d 7b04 	ldr.w	r7, [sp], #4
34184378:	4770      	bx	lr
3418437a:	bf00      	nop
3418437c:	56024800 	.word	0x56024800

34184380 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
34184380:	b480      	push	{r7}
34184382:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34184384:	4b05      	ldr	r3, [pc, #20]	@ (3418439c <HAL_PWREx_EnableVddIO3+0x1c>)
34184386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34184388:	4a04      	ldr	r2, [pc, #16]	@ (3418439c <HAL_PWREx_EnableVddIO3+0x1c>)
3418438a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
3418438e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34184390:	bf00      	nop
34184392:	46bd      	mov	sp, r7
34184394:	f85d 7b04 	ldr.w	r7, [sp], #4
34184398:	4770      	bx	lr
3418439a:	bf00      	nop
3418439c:	56024800 	.word	0x56024800

341843a0 <HAL_PWREx_EnableVddIO4>:
  * @brief  Enable VDDIO4 supply valid.
  * @note   Setting this bit is mandatory to use PB[9,8], PC[12:6], and PD[2] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO4(void)
{
341843a0:	b480      	push	{r7}
341843a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR1, PWR_SVMCR1_VDDIO4SV);
341843a4:	4b05      	ldr	r3, [pc, #20]	@ (341843bc <HAL_PWREx_EnableVddIO4+0x1c>)
341843a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
341843a8:	4a04      	ldr	r2, [pc, #16]	@ (341843bc <HAL_PWREx_EnableVddIO4+0x1c>)
341843aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
341843ae:	6353      	str	r3, [r2, #52]	@ 0x34
}
341843b0:	bf00      	nop
341843b2:	46bd      	mov	sp, r7
341843b4:	f85d 7b04 	ldr.w	r7, [sp], #4
341843b8:	4770      	bx	lr
341843ba:	bf00      	nop
341843bc:	56024800 	.word	0x56024800

341843c0 <HAL_PWREx_EnableVddIO5>:
  * @brief  Enable VDDIO5 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO5(void)
{
341843c0:	b480      	push	{r7}
341843c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR2, PWR_SVMCR2_VDDIO5SV);
341843c4:	4b05      	ldr	r3, [pc, #20]	@ (341843dc <HAL_PWREx_EnableVddIO5+0x1c>)
341843c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341843c8:	4a04      	ldr	r2, [pc, #16]	@ (341843dc <HAL_PWREx_EnableVddIO5+0x1c>)
341843ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
341843ce:	6393      	str	r3, [r2, #56]	@ 0x38
}
341843d0:	bf00      	nop
341843d2:	46bd      	mov	sp, r7
341843d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341843d8:	4770      	bx	lr
341843da:	bf00      	nop
341843dc:	56024800 	.word	0x56024800

341843e0 <HAL_PWREx_EnableVddA>:
  * @brief  Enable VDDA supply valid.
  * @note   Setting this bit is mandatory to use the analog to digital converters.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
341843e0:	b480      	push	{r7}
341843e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_ASV);
341843e4:	4b05      	ldr	r3, [pc, #20]	@ (341843fc <HAL_PWREx_EnableVddA+0x1c>)
341843e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341843e8:	4a04      	ldr	r2, [pc, #16]	@ (341843fc <HAL_PWREx_EnableVddA+0x1c>)
341843ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
341843ee:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
341843f0:	bf00      	nop
341843f2:	46bd      	mov	sp, r7
341843f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341843f8:	4770      	bx	lr
341843fa:	bf00      	nop
341843fc:	56024800 	.word	0x56024800

34184400 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
34184400:	b480      	push	{r7}
34184402:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34184404:	4b06      	ldr	r3, [pc, #24]	@ (34184420 <LL_RCC_HSE_IsReady+0x20>)
34184406:	685b      	ldr	r3, [r3, #4]
34184408:	f003 0310 	and.w	r3, r3, #16
3418440c:	2b00      	cmp	r3, #0
3418440e:	d001      	beq.n	34184414 <LL_RCC_HSE_IsReady+0x14>
34184410:	2301      	movs	r3, #1
34184412:	e000      	b.n	34184416 <LL_RCC_HSE_IsReady+0x16>
34184414:	2300      	movs	r3, #0
}
34184416:	4618      	mov	r0, r3
34184418:	46bd      	mov	sp, r7
3418441a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418441e:	4770      	bx	lr
34184420:	56028000 	.word	0x56028000

34184424 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
34184424:	b480      	push	{r7}
34184426:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34184428:	4b04      	ldr	r3, [pc, #16]	@ (3418443c <LL_RCC_HSI_Enable+0x18>)
3418442a:	2208      	movs	r2, #8
3418442c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34184430:	bf00      	nop
34184432:	46bd      	mov	sp, r7
34184434:	f85d 7b04 	ldr.w	r7, [sp], #4
34184438:	4770      	bx	lr
3418443a:	bf00      	nop
3418443c:	56028000 	.word	0x56028000

34184440 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
34184440:	b480      	push	{r7}
34184442:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
34184444:	4b05      	ldr	r3, [pc, #20]	@ (3418445c <LL_RCC_HSI_Disable+0x1c>)
34184446:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418444a:	461a      	mov	r2, r3
3418444c:	2308      	movs	r3, #8
3418444e:	6013      	str	r3, [r2, #0]
}
34184450:	bf00      	nop
34184452:	46bd      	mov	sp, r7
34184454:	f85d 7b04 	ldr.w	r7, [sp], #4
34184458:	4770      	bx	lr
3418445a:	bf00      	nop
3418445c:	56028000 	.word	0x56028000

34184460 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
34184460:	b480      	push	{r7}
34184462:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34184464:	4b06      	ldr	r3, [pc, #24]	@ (34184480 <LL_RCC_HSI_IsReady+0x20>)
34184466:	685b      	ldr	r3, [r3, #4]
34184468:	f003 0308 	and.w	r3, r3, #8
3418446c:	2b00      	cmp	r3, #0
3418446e:	d001      	beq.n	34184474 <LL_RCC_HSI_IsReady+0x14>
34184470:	2301      	movs	r3, #1
34184472:	e000      	b.n	34184476 <LL_RCC_HSI_IsReady+0x16>
34184474:	2300      	movs	r3, #0
}
34184476:	4618      	mov	r0, r3
34184478:	46bd      	mov	sp, r7
3418447a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418447e:	4770      	bx	lr
34184480:	56028000 	.word	0x56028000

34184484 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
34184484:	b480      	push	{r7}
34184486:	b083      	sub	sp, #12
34184488:	af00      	add	r7, sp, #0
3418448a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
3418448c:	4b06      	ldr	r3, [pc, #24]	@ (341844a8 <LL_RCC_HSI_SetDivider+0x24>)
3418448e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34184490:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
34184494:	4904      	ldr	r1, [pc, #16]	@ (341844a8 <LL_RCC_HSI_SetDivider+0x24>)
34184496:	687b      	ldr	r3, [r7, #4]
34184498:	4313      	orrs	r3, r2
3418449a:	648b      	str	r3, [r1, #72]	@ 0x48
}
3418449c:	bf00      	nop
3418449e:	370c      	adds	r7, #12
341844a0:	46bd      	mov	sp, r7
341844a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341844a6:	4770      	bx	lr
341844a8:	56028000 	.word	0x56028000

341844ac <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_2
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
341844ac:	b480      	push	{r7}
341844ae:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
341844b0:	4b04      	ldr	r3, [pc, #16]	@ (341844c4 <LL_RCC_HSI_GetDivider+0x18>)
341844b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341844b4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
341844b8:	4618      	mov	r0, r3
341844ba:	46bd      	mov	sp, r7
341844bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341844c0:	4770      	bx	lr
341844c2:	bf00      	nop
341844c4:	56028000 	.word	0x56028000

341844c8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value This parameter can be a value between 0 and 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
341844c8:	b480      	push	{r7}
341844ca:	b083      	sub	sp, #12
341844cc:	af00      	add	r7, sp, #0
341844ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
341844d0:	4b07      	ldr	r3, [pc, #28]	@ (341844f0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
341844d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341844d4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
341844d8:	687b      	ldr	r3, [r7, #4]
341844da:	041b      	lsls	r3, r3, #16
341844dc:	4904      	ldr	r1, [pc, #16]	@ (341844f0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
341844de:	4313      	orrs	r3, r2
341844e0:	648b      	str	r3, [r1, #72]	@ 0x48
}
341844e2:	bf00      	nop
341844e4:	370c      	adds	r7, #12
341844e6:	46bd      	mov	sp, r7
341844e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341844ec:	4770      	bx	lr
341844ee:	bf00      	nop
341844f0:	56028000 	.word	0x56028000

341844f4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
341844f4:	b480      	push	{r7}
341844f6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
341844f8:	4b04      	ldr	r3, [pc, #16]	@ (3418450c <LL_RCC_MSI_Enable+0x18>)
341844fa:	2204      	movs	r2, #4
341844fc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34184500:	bf00      	nop
34184502:	46bd      	mov	sp, r7
34184504:	f85d 7b04 	ldr.w	r7, [sp], #4
34184508:	4770      	bx	lr
3418450a:	bf00      	nop
3418450c:	56028000 	.word	0x56028000

34184510 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
34184510:	b480      	push	{r7}
34184512:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34184514:	4b05      	ldr	r3, [pc, #20]	@ (3418452c <LL_RCC_MSI_Disable+0x1c>)
34184516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418451a:	461a      	mov	r2, r3
3418451c:	2304      	movs	r3, #4
3418451e:	6013      	str	r3, [r2, #0]
}
34184520:	bf00      	nop
34184522:	46bd      	mov	sp, r7
34184524:	f85d 7b04 	ldr.w	r7, [sp], #4
34184528:	4770      	bx	lr
3418452a:	bf00      	nop
3418452c:	56028000 	.word	0x56028000

34184530 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI clock is ready
  * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
34184530:	b480      	push	{r7}
34184532:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34184534:	4b06      	ldr	r3, [pc, #24]	@ (34184550 <LL_RCC_MSI_IsReady+0x20>)
34184536:	685b      	ldr	r3, [r3, #4]
34184538:	f003 0304 	and.w	r3, r3, #4
3418453c:	2b00      	cmp	r3, #0
3418453e:	d001      	beq.n	34184544 <LL_RCC_MSI_IsReady+0x14>
34184540:	2301      	movs	r3, #1
34184542:	e000      	b.n	34184546 <LL_RCC_MSI_IsReady+0x16>
34184544:	2300      	movs	r3, #0
}
34184546:	4618      	mov	r0, r3
34184548:	46bd      	mov	sp, r7
3418454a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418454e:	4770      	bx	lr
34184550:	56028000 	.word	0x56028000

34184554 <LL_RCC_MSI_SetFrequency>:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
{
34184554:	b480      	push	{r7}
34184556:	b083      	sub	sp, #12
34184558:	af00      	add	r7, sp, #0
3418455a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
3418455c:	4b06      	ldr	r3, [pc, #24]	@ (34184578 <LL_RCC_MSI_SetFrequency+0x24>)
3418455e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34184560:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34184564:	4904      	ldr	r1, [pc, #16]	@ (34184578 <LL_RCC_MSI_SetFrequency+0x24>)
34184566:	687b      	ldr	r3, [r7, #4]
34184568:	4313      	orrs	r3, r2
3418456a:	644b      	str	r3, [r1, #68]	@ 0x44
}
3418456c:	bf00      	nop
3418456e:	370c      	adds	r7, #12
34184570:	46bd      	mov	sp, r7
34184572:	f85d 7b04 	ldr.w	r7, [sp], #4
34184576:	4770      	bx	lr
34184578:	56028000 	.word	0x56028000

3418457c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
3418457c:	b480      	push	{r7}
3418457e:	b083      	sub	sp, #12
34184580:	af00      	add	r7, sp, #0
34184582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
34184584:	4b07      	ldr	r3, [pc, #28]	@ (341845a4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34184586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34184588:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
3418458c:	687b      	ldr	r3, [r7, #4]
3418458e:	041b      	lsls	r3, r3, #16
34184590:	4904      	ldr	r1, [pc, #16]	@ (341845a4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34184592:	4313      	orrs	r3, r2
34184594:	644b      	str	r3, [r1, #68]	@ 0x44
}
34184596:	bf00      	nop
34184598:	370c      	adds	r7, #12
3418459a:	46bd      	mov	sp, r7
3418459c:	f85d 7b04 	ldr.w	r7, [sp], #4
341845a0:	4770      	bx	lr
341845a2:	bf00      	nop
341845a4:	56028000 	.word	0x56028000

341845a8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
341845a8:	b480      	push	{r7}
341845aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
341845ac:	4b06      	ldr	r3, [pc, #24]	@ (341845c8 <LL_RCC_LSE_IsReady+0x20>)
341845ae:	685b      	ldr	r3, [r3, #4]
341845b0:	f003 0302 	and.w	r3, r3, #2
341845b4:	2b00      	cmp	r3, #0
341845b6:	d001      	beq.n	341845bc <LL_RCC_LSE_IsReady+0x14>
341845b8:	2301      	movs	r3, #1
341845ba:	e000      	b.n	341845be <LL_RCC_LSE_IsReady+0x16>
341845bc:	2300      	movs	r3, #0
}
341845be:	4618      	mov	r0, r3
341845c0:	46bd      	mov	sp, r7
341845c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341845c6:	4770      	bx	lr
341845c8:	56028000 	.word	0x56028000

341845cc <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
341845cc:	b480      	push	{r7}
341845ce:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
341845d0:	4b04      	ldr	r3, [pc, #16]	@ (341845e4 <LL_RCC_LSI_Enable+0x18>)
341845d2:	2201      	movs	r2, #1
341845d4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
341845d8:	bf00      	nop
341845da:	46bd      	mov	sp, r7
341845dc:	f85d 7b04 	ldr.w	r7, [sp], #4
341845e0:	4770      	bx	lr
341845e2:	bf00      	nop
341845e4:	56028000 	.word	0x56028000

341845e8 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
341845e8:	b480      	push	{r7}
341845ea:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
341845ec:	4b05      	ldr	r3, [pc, #20]	@ (34184604 <LL_RCC_LSI_Disable+0x1c>)
341845ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341845f2:	461a      	mov	r2, r3
341845f4:	2301      	movs	r3, #1
341845f6:	6013      	str	r3, [r2, #0]
}
341845f8:	bf00      	nop
341845fa:	46bd      	mov	sp, r7
341845fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184600:	4770      	bx	lr
34184602:	bf00      	nop
34184604:	56028000 	.word	0x56028000

34184608 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
34184608:	b480      	push	{r7}
3418460a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
3418460c:	4b04      	ldr	r3, [pc, #16]	@ (34184620 <LL_RCC_LSI_IsReady+0x18>)
3418460e:	685b      	ldr	r3, [r3, #4]
34184610:	f003 0301 	and.w	r3, r3, #1
}
34184614:	4618      	mov	r0, r3
34184616:	46bd      	mov	sp, r7
34184618:	f85d 7b04 	ldr.w	r7, [sp], #4
3418461c:	4770      	bx	lr
3418461e:	bf00      	nop
34184620:	56028000 	.word	0x56028000

34184624 <LL_RCC_GetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
  */
__STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
{
34184624:	b480      	push	{r7}
34184626:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34184628:	4b04      	ldr	r3, [pc, #16]	@ (3418463c <LL_RCC_GetCpuClkSource+0x18>)
3418462a:	6a1b      	ldr	r3, [r3, #32]
3418462c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34184630:	4618      	mov	r0, r3
34184632:	46bd      	mov	sp, r7
34184634:	f85d 7b04 	ldr.w	r7, [sp], #4
34184638:	4770      	bx	lr
3418463a:	bf00      	nop
3418463c:	56028000 	.word	0x56028000

34184640 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
34184640:	b480      	push	{r7}
34184642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34184644:	4b04      	ldr	r3, [pc, #16]	@ (34184658 <LL_RCC_GetSysClkSource+0x18>)
34184646:	6a1b      	ldr	r3, [r3, #32]
34184648:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418464c:	4618      	mov	r0, r3
3418464e:	46bd      	mov	sp, r7
34184650:	f85d 7b04 	ldr.w	r7, [sp], #4
34184654:	4770      	bx	lr
34184656:	bf00      	nop
34184658:	56028000 	.word	0x56028000

3418465c <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
3418465c:	b480      	push	{r7}
3418465e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34184660:	4b04      	ldr	r3, [pc, #16]	@ (34184674 <LL_RCC_PLL1_GetSource+0x18>)
34184662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34184666:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3418466a:	4618      	mov	r0, r3
3418466c:	46bd      	mov	sp, r7
3418466e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184672:	4770      	bx	lr
34184674:	56028000 	.word	0x56028000

34184678 <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
34184678:	b480      	push	{r7}
3418467a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
3418467c:	4b07      	ldr	r3, [pc, #28]	@ (3418469c <LL_RCC_PLL1_IsReady+0x24>)
3418467e:	685b      	ldr	r3, [r3, #4]
34184680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34184688:	d101      	bne.n	3418468e <LL_RCC_PLL1_IsReady+0x16>
3418468a:	2301      	movs	r3, #1
3418468c:	e000      	b.n	34184690 <LL_RCC_PLL1_IsReady+0x18>
3418468e:	2300      	movs	r3, #0
}
34184690:	4618      	mov	r0, r3
34184692:	46bd      	mov	sp, r7
34184694:	f85d 7b04 	ldr.w	r7, [sp], #4
34184698:	4770      	bx	lr
3418469a:	bf00      	nop
3418469c:	56028000 	.word	0x56028000

341846a0 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
341846a0:	b480      	push	{r7}
341846a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
341846a4:	4b07      	ldr	r3, [pc, #28]	@ (341846c4 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
341846a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341846aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341846ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341846b2:	d101      	bne.n	341846b8 <LL_RCC_PLL1_IsEnabledBypass+0x18>
341846b4:	2301      	movs	r3, #1
341846b6:	e000      	b.n	341846ba <LL_RCC_PLL1_IsEnabledBypass+0x1a>
341846b8:	2300      	movs	r3, #0
}
341846ba:	4618      	mov	r0, r3
341846bc:	46bd      	mov	sp, r7
341846be:	f85d 7b04 	ldr.w	r7, [sp], #4
341846c2:	4770      	bx	lr
341846c4:	56028000 	.word	0x56028000

341846c8 <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
341846c8:	b480      	push	{r7}
341846ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
341846cc:	4b04      	ldr	r3, [pc, #16]	@ (341846e0 <LL_RCC_PLL2_GetSource+0x18>)
341846ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341846d2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341846d6:	4618      	mov	r0, r3
341846d8:	46bd      	mov	sp, r7
341846da:	f85d 7b04 	ldr.w	r7, [sp], #4
341846de:	4770      	bx	lr
341846e0:	56028000 	.word	0x56028000

341846e4 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
341846e4:	b480      	push	{r7}
341846e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
341846e8:	4b07      	ldr	r3, [pc, #28]	@ (34184708 <LL_RCC_PLL2_IsReady+0x24>)
341846ea:	685b      	ldr	r3, [r3, #4]
341846ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341846f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341846f4:	d101      	bne.n	341846fa <LL_RCC_PLL2_IsReady+0x16>
341846f6:	2301      	movs	r3, #1
341846f8:	e000      	b.n	341846fc <LL_RCC_PLL2_IsReady+0x18>
341846fa:	2300      	movs	r3, #0
}
341846fc:	4618      	mov	r0, r3
341846fe:	46bd      	mov	sp, r7
34184700:	f85d 7b04 	ldr.w	r7, [sp], #4
34184704:	4770      	bx	lr
34184706:	bf00      	nop
34184708:	56028000 	.word	0x56028000

3418470c <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
3418470c:	b480      	push	{r7}
3418470e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34184710:	4b07      	ldr	r3, [pc, #28]	@ (34184730 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34184712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34184716:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418471a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418471e:	d101      	bne.n	34184724 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34184720:	2301      	movs	r3, #1
34184722:	e000      	b.n	34184726 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34184724:	2300      	movs	r3, #0
}
34184726:	4618      	mov	r0, r3
34184728:	46bd      	mov	sp, r7
3418472a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418472e:	4770      	bx	lr
34184730:	56028000 	.word	0x56028000

34184734 <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
34184734:	b480      	push	{r7}
34184736:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34184738:	4b04      	ldr	r3, [pc, #16]	@ (3418474c <LL_RCC_PLL3_GetSource+0x18>)
3418473a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418473e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34184742:	4618      	mov	r0, r3
34184744:	46bd      	mov	sp, r7
34184746:	f85d 7b04 	ldr.w	r7, [sp], #4
3418474a:	4770      	bx	lr
3418474c:	56028000 	.word	0x56028000

34184750 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
34184750:	b480      	push	{r7}
34184752:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34184754:	4b07      	ldr	r3, [pc, #28]	@ (34184774 <LL_RCC_PLL3_IsReady+0x24>)
34184756:	685b      	ldr	r3, [r3, #4]
34184758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418475c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34184760:	d101      	bne.n	34184766 <LL_RCC_PLL3_IsReady+0x16>
34184762:	2301      	movs	r3, #1
34184764:	e000      	b.n	34184768 <LL_RCC_PLL3_IsReady+0x18>
34184766:	2300      	movs	r3, #0
}
34184768:	4618      	mov	r0, r3
3418476a:	46bd      	mov	sp, r7
3418476c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184770:	4770      	bx	lr
34184772:	bf00      	nop
34184774:	56028000 	.word	0x56028000

34184778 <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
34184778:	b480      	push	{r7}
3418477a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
3418477c:	4b07      	ldr	r3, [pc, #28]	@ (3418479c <LL_RCC_PLL3_IsEnabledBypass+0x24>)
3418477e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34184782:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34184786:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418478a:	d101      	bne.n	34184790 <LL_RCC_PLL3_IsEnabledBypass+0x18>
3418478c:	2301      	movs	r3, #1
3418478e:	e000      	b.n	34184792 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34184790:	2300      	movs	r3, #0
}
34184792:	4618      	mov	r0, r3
34184794:	46bd      	mov	sp, r7
34184796:	f85d 7b04 	ldr.w	r7, [sp], #4
3418479a:	4770      	bx	lr
3418479c:	56028000 	.word	0x56028000

341847a0 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
341847a0:	b480      	push	{r7}
341847a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
341847a4:	4b04      	ldr	r3, [pc, #16]	@ (341847b8 <LL_RCC_PLL4_GetSource+0x18>)
341847a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341847aa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341847ae:	4618      	mov	r0, r3
341847b0:	46bd      	mov	sp, r7
341847b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341847b6:	4770      	bx	lr
341847b8:	56028000 	.word	0x56028000

341847bc <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
341847bc:	b480      	push	{r7}
341847be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
341847c0:	4b07      	ldr	r3, [pc, #28]	@ (341847e0 <LL_RCC_PLL4_IsReady+0x24>)
341847c2:	685b      	ldr	r3, [r3, #4]
341847c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341847c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
341847cc:	d101      	bne.n	341847d2 <LL_RCC_PLL4_IsReady+0x16>
341847ce:	2301      	movs	r3, #1
341847d0:	e000      	b.n	341847d4 <LL_RCC_PLL4_IsReady+0x18>
341847d2:	2300      	movs	r3, #0
}
341847d4:	4618      	mov	r0, r3
341847d6:	46bd      	mov	sp, r7
341847d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341847dc:	4770      	bx	lr
341847de:	bf00      	nop
341847e0:	56028000 	.word	0x56028000

341847e4 <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
341847e4:	b480      	push	{r7}
341847e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
341847e8:	4b07      	ldr	r3, [pc, #28]	@ (34184808 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
341847ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341847ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341847f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341847f6:	d101      	bne.n	341847fc <LL_RCC_PLL4_IsEnabledBypass+0x18>
341847f8:	2301      	movs	r3, #1
341847fa:	e000      	b.n	341847fe <LL_RCC_PLL4_IsEnabledBypass+0x1a>
341847fc:	2300      	movs	r3, #0
}
341847fe:	4618      	mov	r0, r3
34184800:	46bd      	mov	sp, r7
34184802:	f85d 7b04 	ldr.w	r7, [sp], #4
34184806:	4770      	bx	lr
34184808:	56028000 	.word	0x56028000

3418480c <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
3418480c:	b480      	push	{r7}
3418480e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34184810:	4b04      	ldr	r3, [pc, #16]	@ (34184824 <LL_RCC_IC1_Enable+0x18>)
34184812:	2201      	movs	r2, #1
34184814:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184818:	bf00      	nop
3418481a:	46bd      	mov	sp, r7
3418481c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184820:	4770      	bx	lr
34184822:	bf00      	nop
34184824:	56028000 	.word	0x56028000

34184828 <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
34184828:	b480      	push	{r7}
3418482a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
3418482c:	4b04      	ldr	r3, [pc, #16]	@ (34184840 <LL_RCC_IC1_GetSource+0x18>)
3418482e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34184832:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184836:	4618      	mov	r0, r3
34184838:	46bd      	mov	sp, r7
3418483a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418483e:	4770      	bx	lr
34184840:	56028000 	.word	0x56028000

34184844 <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34184844:	b480      	push	{r7}
34184846:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34184848:	4b05      	ldr	r3, [pc, #20]	@ (34184860 <LL_RCC_IC1_GetDivider+0x1c>)
3418484a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418484e:	0c1b      	lsrs	r3, r3, #16
34184850:	b2db      	uxtb	r3, r3
34184852:	3301      	adds	r3, #1
}
34184854:	4618      	mov	r0, r3
34184856:	46bd      	mov	sp, r7
34184858:	f85d 7b04 	ldr.w	r7, [sp], #4
3418485c:	4770      	bx	lr
3418485e:	bf00      	nop
34184860:	56028000 	.word	0x56028000

34184864 <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34184864:	b480      	push	{r7}
34184866:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34184868:	4b04      	ldr	r3, [pc, #16]	@ (3418487c <LL_RCC_IC2_GetSource+0x18>)
3418486a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3418486e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184872:	4618      	mov	r0, r3
34184874:	46bd      	mov	sp, r7
34184876:	f85d 7b04 	ldr.w	r7, [sp], #4
3418487a:	4770      	bx	lr
3418487c:	56028000 	.word	0x56028000

34184880 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34184880:	b480      	push	{r7}
34184882:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34184884:	4b05      	ldr	r3, [pc, #20]	@ (3418489c <LL_RCC_IC2_GetDivider+0x1c>)
34184886:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3418488a:	0c1b      	lsrs	r3, r3, #16
3418488c:	b2db      	uxtb	r3, r3
3418488e:	3301      	adds	r3, #1
}
34184890:	4618      	mov	r0, r3
34184892:	46bd      	mov	sp, r7
34184894:	f85d 7b04 	ldr.w	r7, [sp], #4
34184898:	4770      	bx	lr
3418489a:	bf00      	nop
3418489c:	56028000 	.word	0x56028000

341848a0 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
341848a0:	b480      	push	{r7}
341848a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
341848a4:	4b04      	ldr	r3, [pc, #16]	@ (341848b8 <LL_RCC_IC6_GetSource+0x18>)
341848a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
341848aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341848ae:	4618      	mov	r0, r3
341848b0:	46bd      	mov	sp, r7
341848b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341848b6:	4770      	bx	lr
341848b8:	56028000 	.word	0x56028000

341848bc <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
341848bc:	b480      	push	{r7}
341848be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
341848c0:	4b04      	ldr	r3, [pc, #16]	@ (341848d4 <LL_RCC_IC11_GetSource+0x18>)
341848c2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341848c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341848ca:	4618      	mov	r0, r3
341848cc:	46bd      	mov	sp, r7
341848ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341848d2:	4770      	bx	lr
341848d4:	56028000 	.word	0x56028000

341848d8 <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
341848d8:	b580      	push	{r7, lr}
341848da:	b0a2      	sub	sp, #136	@ 0x88
341848dc:	af00      	add	r7, sp, #0
341848de:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
341848e0:	687b      	ldr	r3, [r7, #4]
341848e2:	2b00      	cmp	r3, #0
341848e4:	d101      	bne.n	341848ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
341848e6:	2301      	movs	r3, #1
341848e8:	e3d1      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  cpuclksrc = LL_RCC_GetCpuClkSource();
341848ea:	f7ff fe9b 	bl	34184624 <LL_RCC_GetCpuClkSource>
341848ee:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
341848f2:	f7ff fea5 	bl	34184640 <LL_RCC_GetSysClkSource>
341848f6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
341848fa:	f7ff feaf 	bl	3418465c <LL_RCC_PLL1_GetSource>
341848fe:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
34184900:	f7ff fee2 	bl	341846c8 <LL_RCC_PLL2_GetSource>
34184904:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
34184906:	f7ff ff15 	bl	34184734 <LL_RCC_PLL3_GetSource>
3418490a:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
3418490c:	f7ff ff48 	bl	341847a0 <LL_RCC_PLL4_GetSource>
34184910:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
34184912:	4b91      	ldr	r3, [pc, #580]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184914:	685b      	ldr	r3, [r3, #4]
34184916:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
34184918:	687b      	ldr	r3, [r7, #4]
3418491a:	681b      	ldr	r3, [r3, #0]
3418491c:	f003 0301 	and.w	r3, r3, #1
34184920:	2b00      	cmp	r3, #0
34184922:	f000 80a8 	beq.w	34184a76 <HAL_RCC_OscConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34184926:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418492a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418492e:	d028      	beq.n	34184982 <HAL_RCC_OscConfig+0xaa>
34184930:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184938:	d023      	beq.n	34184982 <HAL_RCC_OscConfig+0xaa>
3418493a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
3418493c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184940:	d104      	bne.n	3418494c <HAL_RCC_OscConfig+0x74>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34184942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184948:	2b00      	cmp	r3, #0
3418494a:	d11a      	bne.n	34184982 <HAL_RCC_OscConfig+0xaa>
3418494c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
3418494e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184952:	d104      	bne.n	3418495e <HAL_RCC_OscConfig+0x86>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34184954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184956:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418495a:	2b00      	cmp	r3, #0
3418495c:	d111      	bne.n	34184982 <HAL_RCC_OscConfig+0xaa>
3418495e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34184960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184964:	d104      	bne.n	34184970 <HAL_RCC_OscConfig+0x98>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34184966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418496c:	2b00      	cmp	r3, #0
3418496e:	d108      	bne.n	34184982 <HAL_RCC_OscConfig+0xaa>
34184970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34184972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184976:	d10a      	bne.n	3418498e <HAL_RCC_OscConfig+0xb6>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34184978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418497a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3418497e:	2b00      	cmp	r3, #0
34184980:	d005      	beq.n	3418498e <HAL_RCC_OscConfig+0xb6>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34184982:	687b      	ldr	r3, [r7, #4]
34184984:	685b      	ldr	r3, [r3, #4]
34184986:	2b00      	cmp	r3, #0
34184988:	d175      	bne.n	34184a76 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
3418498a:	2301      	movs	r3, #1
3418498c:	e37f      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
3418498e:	687b      	ldr	r3, [r7, #4]
34184990:	685b      	ldr	r3, [r3, #4]
34184992:	2b10      	cmp	r3, #16
34184994:	d104      	bne.n	341849a0 <HAL_RCC_OscConfig+0xc8>
34184996:	4b70      	ldr	r3, [pc, #448]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184998:	2210      	movs	r2, #16
3418499a:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
3418499e:	e043      	b.n	34184a28 <HAL_RCC_OscConfig+0x150>
341849a0:	687b      	ldr	r3, [r7, #4]
341849a2:	685b      	ldr	r3, [r3, #4]
341849a4:	2b00      	cmp	r3, #0
341849a6:	d10c      	bne.n	341849c2 <HAL_RCC_OscConfig+0xea>
341849a8:	4b6b      	ldr	r3, [pc, #428]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341849ae:	461a      	mov	r2, r3
341849b0:	2310      	movs	r3, #16
341849b2:	6013      	str	r3, [r2, #0]
341849b4:	4b68      	ldr	r3, [pc, #416]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341849b8:	4a67      	ldr	r2, [pc, #412]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849ba:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
341849be:	6553      	str	r3, [r2, #84]	@ 0x54
341849c0:	e032      	b.n	34184a28 <HAL_RCC_OscConfig+0x150>
341849c2:	687b      	ldr	r3, [r7, #4]
341849c4:	685b      	ldr	r3, [r3, #4]
341849c6:	f248 0210 	movw	r2, #32784	@ 0x8010
341849ca:	4293      	cmp	r3, r2
341849cc:	d110      	bne.n	341849f0 <HAL_RCC_OscConfig+0x118>
341849ce:	4b62      	ldr	r3, [pc, #392]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341849d2:	4a61      	ldr	r2, [pc, #388]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341849d8:	6553      	str	r3, [r2, #84]	@ 0x54
341849da:	4b5f      	ldr	r3, [pc, #380]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341849de:	4a5e      	ldr	r2, [pc, #376]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
341849e4:	6553      	str	r3, [r2, #84]	@ 0x54
341849e6:	4b5c      	ldr	r3, [pc, #368]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849e8:	2210      	movs	r2, #16
341849ea:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341849ee:	e01b      	b.n	34184a28 <HAL_RCC_OscConfig+0x150>
341849f0:	687b      	ldr	r3, [r7, #4]
341849f2:	685b      	ldr	r3, [r3, #4]
341849f4:	4a59      	ldr	r2, [pc, #356]	@ (34184b5c <HAL_RCC_OscConfig+0x284>)
341849f6:	4293      	cmp	r3, r2
341849f8:	d10a      	bne.n	34184a10 <HAL_RCC_OscConfig+0x138>
341849fa:	4b57      	ldr	r3, [pc, #348]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
341849fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341849fe:	4a56      	ldr	r2, [pc, #344]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a00:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34184a04:	6553      	str	r3, [r2, #84]	@ 0x54
34184a06:	4b54      	ldr	r3, [pc, #336]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a08:	2210      	movs	r2, #16
34184a0a:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34184a0e:	e00b      	b.n	34184a28 <HAL_RCC_OscConfig+0x150>
34184a10:	4b51      	ldr	r3, [pc, #324]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34184a16:	461a      	mov	r2, r3
34184a18:	2310      	movs	r3, #16
34184a1a:	6013      	str	r3, [r2, #0]
34184a1c:	4b4e      	ldr	r3, [pc, #312]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34184a20:	4a4d      	ldr	r2, [pc, #308]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a22:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34184a26:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34184a28:	f7fd fe6c 	bl	34182704 <HAL_GetTick>
34184a2c:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34184a2e:	687b      	ldr	r3, [r7, #4]
34184a30:	685b      	ldr	r3, [r3, #4]
34184a32:	2b00      	cmp	r3, #0
34184a34:	d019      	beq.n	34184a6a <HAL_RCC_OscConfig+0x192>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34184a36:	e008      	b.n	34184a4a <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34184a38:	f7fd fe64 	bl	34182704 <HAL_GetTick>
34184a3c:	4602      	mov	r2, r0
34184a3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184a40:	1ad3      	subs	r3, r2, r3
34184a42:	2b64      	cmp	r3, #100	@ 0x64
34184a44:	d901      	bls.n	34184a4a <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
34184a46:	2303      	movs	r3, #3
34184a48:	e321      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34184a4a:	4b43      	ldr	r3, [pc, #268]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a4c:	685b      	ldr	r3, [r3, #4]
34184a4e:	f003 0310 	and.w	r3, r3, #16
34184a52:	2b00      	cmp	r3, #0
34184a54:	d0f0      	beq.n	34184a38 <HAL_RCC_OscConfig+0x160>
34184a56:	e00e      	b.n	34184a76 <HAL_RCC_OscConfig+0x19e>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34184a58:	f7fd fe54 	bl	34182704 <HAL_GetTick>
34184a5c:	4602      	mov	r2, r0
34184a5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184a60:	1ad3      	subs	r3, r2, r3
34184a62:	2b64      	cmp	r3, #100	@ 0x64
34184a64:	d901      	bls.n	34184a6a <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
34184a66:	2303      	movs	r3, #3
34184a68:	e311      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
34184a6a:	4b3b      	ldr	r3, [pc, #236]	@ (34184b58 <HAL_RCC_OscConfig+0x280>)
34184a6c:	685b      	ldr	r3, [r3, #4]
34184a6e:	f003 0310 	and.w	r3, r3, #16
34184a72:	2b00      	cmp	r3, #0
34184a74:	d1f0      	bne.n	34184a58 <HAL_RCC_OscConfig+0x180>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34184a76:	687b      	ldr	r3, [r7, #4]
34184a78:	681b      	ldr	r3, [r3, #0]
34184a7a:	f003 0302 	and.w	r3, r3, #2
34184a7e:	2b00      	cmp	r3, #0
34184a80:	d073      	beq.n	34184b6a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34184a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34184a86:	2b00      	cmp	r3, #0
34184a88:	d023      	beq.n	34184ad2 <HAL_RCC_OscConfig+0x1fa>
34184a8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184a8e:	2b00      	cmp	r3, #0
34184a90:	d01f      	beq.n	34184ad2 <HAL_RCC_OscConfig+0x1fa>
34184a92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34184a94:	2b00      	cmp	r3, #0
34184a96:	d104      	bne.n	34184aa2 <HAL_RCC_OscConfig+0x1ca>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34184a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184a9e:	2b00      	cmp	r3, #0
34184aa0:	d117      	bne.n	34184ad2 <HAL_RCC_OscConfig+0x1fa>
34184aa2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34184aa4:	2b00      	cmp	r3, #0
34184aa6:	d104      	bne.n	34184ab2 <HAL_RCC_OscConfig+0x1da>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34184aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184aaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34184aae:	2b00      	cmp	r3, #0
34184ab0:	d10f      	bne.n	34184ad2 <HAL_RCC_OscConfig+0x1fa>
34184ab2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34184ab4:	2b00      	cmp	r3, #0
34184ab6:	d104      	bne.n	34184ac2 <HAL_RCC_OscConfig+0x1ea>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34184ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34184abe:	2b00      	cmp	r3, #0
34184ac0:	d107      	bne.n	34184ad2 <HAL_RCC_OscConfig+0x1fa>
34184ac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34184ac4:	2b00      	cmp	r3, #0
34184ac6:	d115      	bne.n	34184af4 <HAL_RCC_OscConfig+0x21c>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34184ac8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184aca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184ace:	2b00      	cmp	r3, #0
34184ad0:	d010      	beq.n	34184af4 <HAL_RCC_OscConfig+0x21c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34184ad2:	687b      	ldr	r3, [r7, #4]
34184ad4:	68db      	ldr	r3, [r3, #12]
34184ad6:	2b00      	cmp	r3, #0
34184ad8:	d101      	bne.n	34184ade <HAL_RCC_OscConfig+0x206>
      {
        return HAL_ERROR;
34184ada:	2301      	movs	r3, #1
34184adc:	e2d7      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34184ade:	687b      	ldr	r3, [r7, #4]
34184ae0:	691b      	ldr	r3, [r3, #16]
34184ae2:	4618      	mov	r0, r3
34184ae4:	f7ff fcce 	bl	34184484 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34184ae8:	687b      	ldr	r3, [r7, #4]
34184aea:	695b      	ldr	r3, [r3, #20]
34184aec:	4618      	mov	r0, r3
34184aee:	f7ff fceb 	bl	341844c8 <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34184af2:	e03a      	b.n	34184b6a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34184af4:	687b      	ldr	r3, [r7, #4]
34184af6:	68db      	ldr	r3, [r3, #12]
34184af8:	2b00      	cmp	r3, #0
34184afa:	d01e      	beq.n	34184b3a <HAL_RCC_OscConfig+0x262>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34184afc:	f7ff fc92 	bl	34184424 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184b00:	f7fd fe00 	bl	34182704 <HAL_GetTick>
34184b04:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
34184b06:	e008      	b.n	34184b1a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34184b08:	f7fd fdfc 	bl	34182704 <HAL_GetTick>
34184b0c:	4602      	mov	r2, r0
34184b0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184b10:	1ad3      	subs	r3, r2, r3
34184b12:	2b01      	cmp	r3, #1
34184b14:	d901      	bls.n	34184b1a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
34184b16:	2303      	movs	r3, #3
34184b18:	e2b9      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_HSI_IsReady() == 0U)
34184b1a:	f7ff fca1 	bl	34184460 <LL_RCC_HSI_IsReady>
34184b1e:	4603      	mov	r3, r0
34184b20:	2b00      	cmp	r3, #0
34184b22:	d0f1      	beq.n	34184b08 <HAL_RCC_OscConfig+0x230>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34184b24:	687b      	ldr	r3, [r7, #4]
34184b26:	691b      	ldr	r3, [r3, #16]
34184b28:	4618      	mov	r0, r3
34184b2a:	f7ff fcab 	bl	34184484 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34184b2e:	687b      	ldr	r3, [r7, #4]
34184b30:	695b      	ldr	r3, [r3, #20]
34184b32:	4618      	mov	r0, r3
34184b34:	f7ff fcc8 	bl	341844c8 <LL_RCC_HSI_SetCalibTrimming>
34184b38:	e017      	b.n	34184b6a <HAL_RCC_OscConfig+0x292>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
34184b3a:	f7ff fc81 	bl	34184440 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184b3e:	f7fd fde1 	bl	34182704 <HAL_GetTick>
34184b42:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34184b44:	e00c      	b.n	34184b60 <HAL_RCC_OscConfig+0x288>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34184b46:	f7fd fddd 	bl	34182704 <HAL_GetTick>
34184b4a:	4602      	mov	r2, r0
34184b4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184b4e:	1ad3      	subs	r3, r2, r3
34184b50:	2b01      	cmp	r3, #1
34184b52:	d905      	bls.n	34184b60 <HAL_RCC_OscConfig+0x288>
          {
            return HAL_TIMEOUT;
34184b54:	2303      	movs	r3, #3
34184b56:	e29a      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
34184b58:	56028000 	.word	0x56028000
34184b5c:	00018010 	.word	0x00018010
        while (LL_RCC_HSI_IsReady() != 0U)
34184b60:	f7ff fc7e 	bl	34184460 <LL_RCC_HSI_IsReady>
34184b64:	4603      	mov	r3, r0
34184b66:	2b00      	cmp	r3, #0
34184b68:	d1ed      	bne.n	34184b46 <HAL_RCC_OscConfig+0x26e>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
34184b6a:	687b      	ldr	r3, [r7, #4]
34184b6c:	681b      	ldr	r3, [r3, #0]
34184b6e:	f003 0310 	and.w	r3, r3, #16
34184b72:	2b00      	cmp	r3, #0
34184b74:	d070      	beq.n	34184c58 <HAL_RCC_OscConfig+0x380>
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34184b76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34184b7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34184b7e:	d028      	beq.n	34184bd2 <HAL_RCC_OscConfig+0x2fa>
34184b80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184b84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184b88:	d023      	beq.n	34184bd2 <HAL_RCC_OscConfig+0x2fa>
34184b8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34184b8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184b90:	d104      	bne.n	34184b9c <HAL_RCC_OscConfig+0x2c4>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34184b92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184b98:	2b00      	cmp	r3, #0
34184b9a:	d11a      	bne.n	34184bd2 <HAL_RCC_OscConfig+0x2fa>
34184b9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34184b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184ba2:	d104      	bne.n	34184bae <HAL_RCC_OscConfig+0x2d6>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34184ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184ba6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34184baa:	2b00      	cmp	r3, #0
34184bac:	d111      	bne.n	34184bd2 <HAL_RCC_OscConfig+0x2fa>
34184bae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34184bb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184bb4:	d104      	bne.n	34184bc0 <HAL_RCC_OscConfig+0x2e8>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34184bb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34184bbc:	2b00      	cmp	r3, #0
34184bbe:	d108      	bne.n	34184bd2 <HAL_RCC_OscConfig+0x2fa>
34184bc0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34184bc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184bc6:	d110      	bne.n	34184bea <HAL_RCC_OscConfig+0x312>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34184bc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34184bca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184bce:	2b00      	cmp	r3, #0
34184bd0:	d00b      	beq.n	34184bea <HAL_RCC_OscConfig+0x312>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34184bd2:	687b      	ldr	r3, [r7, #4]
34184bd4:	69db      	ldr	r3, [r3, #28]
34184bd6:	2b00      	cmp	r3, #0
34184bd8:	d101      	bne.n	34184bde <HAL_RCC_OscConfig+0x306>
      {
        return HAL_ERROR;
34184bda:	2301      	movs	r3, #1
34184bdc:	e257      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34184bde:	687b      	ldr	r3, [r7, #4]
34184be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184be2:	4618      	mov	r0, r3
34184be4:	f7ff fcca 	bl	3418457c <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34184be8:	e036      	b.n	34184c58 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
34184bea:	687b      	ldr	r3, [r7, #4]
34184bec:	69db      	ldr	r3, [r3, #28]
34184bee:	2b00      	cmp	r3, #0
34184bf0:	d01e      	beq.n	34184c30 <HAL_RCC_OscConfig+0x358>
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
34184bf2:	687b      	ldr	r3, [r7, #4]
34184bf4:	6a1b      	ldr	r3, [r3, #32]
34184bf6:	4618      	mov	r0, r3
34184bf8:	f7ff fcac 	bl	34184554 <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34184bfc:	f7ff fc7a 	bl	341844f4 <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184c00:	f7fd fd80 	bl	34182704 <HAL_GetTick>
34184c04:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
34184c06:	e008      	b.n	34184c1a <HAL_RCC_OscConfig+0x342>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34184c08:	f7fd fd7c 	bl	34182704 <HAL_GetTick>
34184c0c:	4602      	mov	r2, r0
34184c0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184c10:	1ad3      	subs	r3, r2, r3
34184c12:	2b01      	cmp	r3, #1
34184c14:	d901      	bls.n	34184c1a <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
34184c16:	2303      	movs	r3, #3
34184c18:	e239      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() == 0U)
34184c1a:	f7ff fc89 	bl	34184530 <LL_RCC_MSI_IsReady>
34184c1e:	4603      	mov	r3, r0
34184c20:	2b00      	cmp	r3, #0
34184c22:	d0f1      	beq.n	34184c08 <HAL_RCC_OscConfig+0x330>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34184c24:	687b      	ldr	r3, [r7, #4]
34184c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184c28:	4618      	mov	r0, r3
34184c2a:	f7ff fca7 	bl	3418457c <LL_RCC_MSI_SetCalibTrimming>
34184c2e:	e013      	b.n	34184c58 <HAL_RCC_OscConfig+0x380>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34184c30:	f7ff fc6e 	bl	34184510 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184c34:	f7fd fd66 	bl	34182704 <HAL_GetTick>
34184c38:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
34184c3a:	e008      	b.n	34184c4e <HAL_RCC_OscConfig+0x376>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34184c3c:	f7fd fd62 	bl	34182704 <HAL_GetTick>
34184c40:	4602      	mov	r2, r0
34184c42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184c44:	1ad3      	subs	r3, r2, r3
34184c46:	2b01      	cmp	r3, #1
34184c48:	d901      	bls.n	34184c4e <HAL_RCC_OscConfig+0x376>
          {
            return HAL_TIMEOUT;
34184c4a:	2303      	movs	r3, #3
34184c4c:	e21f      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() != 0U)
34184c4e:	f7ff fc6f 	bl	34184530 <LL_RCC_MSI_IsReady>
34184c52:	4603      	mov	r3, r0
34184c54:	2b00      	cmp	r3, #0
34184c56:	d1f1      	bne.n	34184c3c <HAL_RCC_OscConfig+0x364>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
34184c58:	687b      	ldr	r3, [r7, #4]
34184c5a:	681b      	ldr	r3, [r3, #0]
34184c5c:	f003 0308 	and.w	r3, r3, #8
34184c60:	2b00      	cmp	r3, #0
34184c62:	d02c      	beq.n	34184cbe <HAL_RCC_OscConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34184c64:	687b      	ldr	r3, [r7, #4]
34184c66:	699b      	ldr	r3, [r3, #24]
34184c68:	2b00      	cmp	r3, #0
34184c6a:	d014      	beq.n	34184c96 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34184c6c:	f7ff fcae 	bl	341845cc <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34184c70:	f7fd fd48 	bl	34182704 <HAL_GetTick>
34184c74:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
34184c76:	e008      	b.n	34184c8a <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34184c78:	f7fd fd44 	bl	34182704 <HAL_GetTick>
34184c7c:	4602      	mov	r2, r0
34184c7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184c80:	1ad3      	subs	r3, r2, r3
34184c82:	2b01      	cmp	r3, #1
34184c84:	d901      	bls.n	34184c8a <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
34184c86:	2303      	movs	r3, #3
34184c88:	e201      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() == 0U)
34184c8a:	f7ff fcbd 	bl	34184608 <LL_RCC_LSI_IsReady>
34184c8e:	4603      	mov	r3, r0
34184c90:	2b00      	cmp	r3, #0
34184c92:	d0f1      	beq.n	34184c78 <HAL_RCC_OscConfig+0x3a0>
34184c94:	e013      	b.n	34184cbe <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
34184c96:	f7ff fca7 	bl	341845e8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34184c9a:	f7fd fd33 	bl	34182704 <HAL_GetTick>
34184c9e:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
34184ca0:	e008      	b.n	34184cb4 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34184ca2:	f7fd fd2f 	bl	34182704 <HAL_GetTick>
34184ca6:	4602      	mov	r2, r0
34184ca8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184caa:	1ad3      	subs	r3, r2, r3
34184cac:	2b01      	cmp	r3, #1
34184cae:	d901      	bls.n	34184cb4 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
34184cb0:	2303      	movs	r3, #3
34184cb2:	e1ec      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() != 0U)
34184cb4:	f7ff fca8 	bl	34184608 <LL_RCC_LSI_IsReady>
34184cb8:	4603      	mov	r3, r0
34184cba:	2b00      	cmp	r3, #0
34184cbc:	d1f1      	bne.n	34184ca2 <HAL_RCC_OscConfig+0x3ca>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
34184cbe:	687b      	ldr	r3, [r7, #4]
34184cc0:	681b      	ldr	r3, [r3, #0]
34184cc2:	f003 0304 	and.w	r3, r3, #4
34184cc6:	2b00      	cmp	r3, #0
34184cc8:	f000 808c 	beq.w	34184de4 <HAL_RCC_OscConfig+0x50c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34184ccc:	687b      	ldr	r3, [r7, #4]
34184cce:	689b      	ldr	r3, [r3, #8]
34184cd0:	2b02      	cmp	r3, #2
34184cd2:	d104      	bne.n	34184cde <HAL_RCC_OscConfig+0x406>
34184cd4:	4b96      	ldr	r3, [pc, #600]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184cd6:	2202      	movs	r2, #2
34184cd8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34184cdc:	e055      	b.n	34184d8a <HAL_RCC_OscConfig+0x4b2>
34184cde:	687b      	ldr	r3, [r7, #4]
34184ce0:	689b      	ldr	r3, [r3, #8]
34184ce2:	2b00      	cmp	r3, #0
34184ce4:	d112      	bne.n	34184d0c <HAL_RCC_OscConfig+0x434>
34184ce6:	4b92      	ldr	r3, [pc, #584]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34184cec:	461a      	mov	r2, r3
34184cee:	2302      	movs	r3, #2
34184cf0:	6013      	str	r3, [r2, #0]
34184cf2:	4b8f      	ldr	r3, [pc, #572]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184cf6:	4a8e      	ldr	r2, [pc, #568]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184cf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34184cfc:	6413      	str	r3, [r2, #64]	@ 0x40
34184cfe:	4b8c      	ldr	r3, [pc, #560]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d02:	4a8b      	ldr	r2, [pc, #556]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d04:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34184d08:	6413      	str	r3, [r2, #64]	@ 0x40
34184d0a:	e03e      	b.n	34184d8a <HAL_RCC_OscConfig+0x4b2>
34184d0c:	687b      	ldr	r3, [r7, #4]
34184d0e:	689b      	ldr	r3, [r3, #8]
34184d10:	f248 0202 	movw	r2, #32770	@ 0x8002
34184d14:	4293      	cmp	r3, r2
34184d16:	d110      	bne.n	34184d3a <HAL_RCC_OscConfig+0x462>
34184d18:	4b85      	ldr	r3, [pc, #532]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d1c:	4a84      	ldr	r2, [pc, #528]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34184d22:	6413      	str	r3, [r2, #64]	@ 0x40
34184d24:	4b82      	ldr	r3, [pc, #520]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d28:	4a81      	ldr	r2, [pc, #516]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34184d2e:	6413      	str	r3, [r2, #64]	@ 0x40
34184d30:	4b7f      	ldr	r3, [pc, #508]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d32:	2202      	movs	r2, #2
34184d34:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34184d38:	e027      	b.n	34184d8a <HAL_RCC_OscConfig+0x4b2>
34184d3a:	687b      	ldr	r3, [r7, #4]
34184d3c:	689b      	ldr	r3, [r3, #8]
34184d3e:	4a7d      	ldr	r2, [pc, #500]	@ (34184f34 <HAL_RCC_OscConfig+0x65c>)
34184d40:	4293      	cmp	r3, r2
34184d42:	d110      	bne.n	34184d66 <HAL_RCC_OscConfig+0x48e>
34184d44:	4b7a      	ldr	r3, [pc, #488]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d48:	4a79      	ldr	r2, [pc, #484]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34184d4e:	6413      	str	r3, [r2, #64]	@ 0x40
34184d50:	4b77      	ldr	r3, [pc, #476]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d54:	4a76      	ldr	r2, [pc, #472]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34184d5a:	6413      	str	r3, [r2, #64]	@ 0x40
34184d5c:	4b74      	ldr	r3, [pc, #464]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d5e:	2202      	movs	r2, #2
34184d60:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34184d64:	e011      	b.n	34184d8a <HAL_RCC_OscConfig+0x4b2>
34184d66:	4b72      	ldr	r3, [pc, #456]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34184d6c:	461a      	mov	r2, r3
34184d6e:	2302      	movs	r3, #2
34184d70:	6013      	str	r3, [r2, #0]
34184d72:	4b6f      	ldr	r3, [pc, #444]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d76:	4a6e      	ldr	r2, [pc, #440]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d78:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34184d7c:	6413      	str	r3, [r2, #64]	@ 0x40
34184d7e:	4b6c      	ldr	r3, [pc, #432]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34184d82:	4a6b      	ldr	r2, [pc, #428]	@ (34184f30 <HAL_RCC_OscConfig+0x658>)
34184d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34184d88:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
34184d8a:	687b      	ldr	r3, [r7, #4]
34184d8c:	689b      	ldr	r3, [r3, #8]
34184d8e:	2b00      	cmp	r3, #0
34184d90:	d014      	beq.n	34184dbc <HAL_RCC_OscConfig+0x4e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34184d92:	f7fd fcb7 	bl	34182704 <HAL_GetTick>
34184d96:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
34184d98:	e00a      	b.n	34184db0 <HAL_RCC_OscConfig+0x4d8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34184d9a:	f7fd fcb3 	bl	34182704 <HAL_GetTick>
34184d9e:	4602      	mov	r2, r0
34184da0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184da2:	1ad3      	subs	r3, r2, r3
34184da4:	f241 3288 	movw	r2, #5000	@ 0x1388
34184da8:	4293      	cmp	r3, r2
34184daa:	d901      	bls.n	34184db0 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
34184dac:	2303      	movs	r3, #3
34184dae:	e16e      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() == 0U)
34184db0:	f7ff fbfa 	bl	341845a8 <LL_RCC_LSE_IsReady>
34184db4:	4603      	mov	r3, r0
34184db6:	2b00      	cmp	r3, #0
34184db8:	d0ef      	beq.n	34184d9a <HAL_RCC_OscConfig+0x4c2>
34184dba:	e013      	b.n	34184de4 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34184dbc:	f7fd fca2 	bl	34182704 <HAL_GetTick>
34184dc0:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
34184dc2:	e00a      	b.n	34184dda <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34184dc4:	f7fd fc9e 	bl	34182704 <HAL_GetTick>
34184dc8:	4602      	mov	r2, r0
34184dca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34184dcc:	1ad3      	subs	r3, r2, r3
34184dce:	f241 3288 	movw	r2, #5000	@ 0x1388
34184dd2:	4293      	cmp	r3, r2
34184dd4:	d901      	bls.n	34184dda <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
34184dd6:	2303      	movs	r3, #3
34184dd8:	e159      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() != 0U)
34184dda:	f7ff fbe5 	bl	341845a8 <LL_RCC_LSE_IsReady>
34184dde:	4603      	mov	r3, r0
34184de0:	2b00      	cmp	r3, #0
34184de2:	d1ef      	bne.n	34184dc4 <HAL_RCC_OscConfig+0x4ec>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
34184de4:	687b      	ldr	r3, [r7, #4]
34184de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34184de8:	2b00      	cmp	r3, #0
34184dea:	d04c      	beq.n	34184e86 <HAL_RCC_OscConfig+0x5ae>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34184dec:	687b      	ldr	r3, [r7, #4]
34184dee:	3328      	adds	r3, #40	@ 0x28
34184df0:	4619      	mov	r1, r3
34184df2:	2000      	movs	r0, #0
34184df4:	f000 fe38 	bl	34185a68 <RCC_PLL_IsNewConfig>
34184df8:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
34184dfa:	f7ff fc3d 	bl	34184678 <LL_RCC_PLL1_IsReady>
34184dfe:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34184e00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
34184e02:	2b01      	cmp	r3, #1
34184e04:	d130      	bne.n	34184e68 <HAL_RCC_OscConfig+0x590>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34184e06:	f7ff fd0f 	bl	34184828 <LL_RCC_IC1_GetSource>
34184e0a:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34184e0c:	f7ff fd2a 	bl	34184864 <LL_RCC_IC2_GetSource>
34184e10:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34184e12:	f7ff fd45 	bl	341848a0 <LL_RCC_IC6_GetSource>
34184e16:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34184e18:	f7ff fd50 	bl	341848bc <LL_RCC_IC11_GetSource>
34184e1c:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34184e1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34184e22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34184e26:	d104      	bne.n	34184e32 <HAL_RCC_OscConfig+0x55a>
34184e28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
34184e2a:	2b00      	cmp	r3, #0
34184e2c:	d101      	bne.n	34184e32 <HAL_RCC_OscConfig+0x55a>
      {
        return HAL_ERROR;
34184e2e:	2301      	movs	r3, #1
34184e30:	e12d      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34184e32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184e36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184e3a:	d10a      	bne.n	34184e52 <HAL_RCC_OscConfig+0x57a>
34184e3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
34184e3e:	2b00      	cmp	r3, #0
34184e40:	d005      	beq.n	34184e4e <HAL_RCC_OscConfig+0x576>
34184e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34184e44:	2b00      	cmp	r3, #0
34184e46:	d002      	beq.n	34184e4e <HAL_RCC_OscConfig+0x576>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
34184e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
34184e4a:	2b00      	cmp	r3, #0
34184e4c:	d101      	bne.n	34184e52 <HAL_RCC_OscConfig+0x57a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
34184e4e:	2301      	movs	r3, #1
34184e50:	e11d      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34184e52:	687b      	ldr	r3, [r7, #4]
34184e54:	3328      	adds	r3, #40	@ 0x28
34184e56:	4619      	mov	r1, r3
34184e58:	2000      	movs	r0, #0
34184e5a:	f000 fca9 	bl	341857b0 <RCC_PLL_Config>
34184e5e:	4603      	mov	r3, r0
34184e60:	2b00      	cmp	r3, #0
34184e62:	d010      	beq.n	34184e86 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34184e64:	2301      	movs	r3, #1
34184e66:	e112      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
34184e68:	687b      	ldr	r3, [r7, #4]
34184e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34184e6c:	2b02      	cmp	r3, #2
34184e6e:	d10a      	bne.n	34184e86 <HAL_RCC_OscConfig+0x5ae>
34184e70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
34184e72:	2b00      	cmp	r3, #0
34184e74:	d107      	bne.n	34184e86 <HAL_RCC_OscConfig+0x5ae>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
34184e76:	2000      	movs	r0, #0
34184e78:	f000 fdca 	bl	34185a10 <RCC_PLL_Enable>
34184e7c:	4603      	mov	r3, r0
34184e7e:	2b00      	cmp	r3, #0
34184e80:	d001      	beq.n	34184e86 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34184e82:	2301      	movs	r3, #1
34184e84:	e103      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
34184e86:	687b      	ldr	r3, [r7, #4]
34184e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34184e8a:	2b00      	cmp	r3, #0
34184e8c:	d054      	beq.n	34184f38 <HAL_RCC_OscConfig+0x660>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
34184e8e:	687b      	ldr	r3, [r7, #4]
34184e90:	3344      	adds	r3, #68	@ 0x44
34184e92:	4619      	mov	r1, r3
34184e94:	2001      	movs	r0, #1
34184e96:	f000 fde7 	bl	34185a68 <RCC_PLL_IsNewConfig>
34184e9a:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
34184e9c:	f7ff fc22 	bl	341846e4 <LL_RCC_PLL2_IsReady>
34184ea0:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
34184ea2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34184ea4:	2b01      	cmp	r3, #1
34184ea6:	d134      	bne.n	34184f12 <HAL_RCC_OscConfig+0x63a>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34184ea8:	f7ff fcbe 	bl	34184828 <LL_RCC_IC1_GetSource>
34184eac:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34184eae:	f7ff fcd9 	bl	34184864 <LL_RCC_IC2_GetSource>
34184eb2:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34184eb4:	f7ff fcf4 	bl	341848a0 <LL_RCC_IC6_GetSource>
34184eb8:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34184eba:	f7ff fcff 	bl	341848bc <LL_RCC_IC11_GetSource>
34184ebe:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
34184ec0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34184ec4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34184ec8:	d105      	bne.n	34184ed6 <HAL_RCC_OscConfig+0x5fe>
34184eca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34184ecc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184ed0:	d101      	bne.n	34184ed6 <HAL_RCC_OscConfig+0x5fe>
      {
        return HAL_ERROR;
34184ed2:	2301      	movs	r3, #1
34184ed4:	e0db      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
34184ed6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184eda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184ede:	d10d      	bne.n	34184efc <HAL_RCC_OscConfig+0x624>
34184ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34184ee2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184ee6:	d007      	beq.n	34184ef8 <HAL_RCC_OscConfig+0x620>
34184ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34184eea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184eee:	d003      	beq.n	34184ef8 <HAL_RCC_OscConfig+0x620>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
34184ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34184ef2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184ef6:	d101      	bne.n	34184efc <HAL_RCC_OscConfig+0x624>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
34184ef8:	2301      	movs	r3, #1
34184efa:	e0c8      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34184efc:	687b      	ldr	r3, [r7, #4]
34184efe:	3344      	adds	r3, #68	@ 0x44
34184f00:	4619      	mov	r1, r3
34184f02:	2001      	movs	r0, #1
34184f04:	f000 fc54 	bl	341857b0 <RCC_PLL_Config>
34184f08:	4603      	mov	r3, r0
34184f0a:	2b00      	cmp	r3, #0
34184f0c:	d014      	beq.n	34184f38 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34184f0e:	2301      	movs	r3, #1
34184f10:	e0bd      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
34184f12:	687b      	ldr	r3, [r7, #4]
34184f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34184f16:	2b02      	cmp	r3, #2
34184f18:	d10e      	bne.n	34184f38 <HAL_RCC_OscConfig+0x660>
34184f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34184f1c:	2b00      	cmp	r3, #0
34184f1e:	d10b      	bne.n	34184f38 <HAL_RCC_OscConfig+0x660>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34184f20:	2001      	movs	r0, #1
34184f22:	f000 fd75 	bl	34185a10 <RCC_PLL_Enable>
34184f26:	4603      	mov	r3, r0
34184f28:	2b00      	cmp	r3, #0
34184f2a:	d005      	beq.n	34184f38 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34184f2c:	2301      	movs	r3, #1
34184f2e:	e0ae      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
34184f30:	56028000 	.word	0x56028000
34184f34:	00018002 	.word	0x00018002

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
34184f38:	687b      	ldr	r3, [r7, #4]
34184f3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34184f3c:	2b00      	cmp	r3, #0
34184f3e:	d050      	beq.n	34184fe2 <HAL_RCC_OscConfig+0x70a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34184f40:	687b      	ldr	r3, [r7, #4]
34184f42:	3360      	adds	r3, #96	@ 0x60
34184f44:	4619      	mov	r1, r3
34184f46:	2002      	movs	r0, #2
34184f48:	f000 fd8e 	bl	34185a68 <RCC_PLL_IsNewConfig>
34184f4c:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34184f4e:	f7ff fb93 	bl	34184678 <LL_RCC_PLL1_IsReady>
34184f52:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
34184f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34184f56:	2b01      	cmp	r3, #1
34184f58:	d134      	bne.n	34184fc4 <HAL_RCC_OscConfig+0x6ec>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34184f5a:	f7ff fc65 	bl	34184828 <LL_RCC_IC1_GetSource>
34184f5e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34184f60:	f7ff fc80 	bl	34184864 <LL_RCC_IC2_GetSource>
34184f64:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34184f66:	f7ff fc9b 	bl	341848a0 <LL_RCC_IC6_GetSource>
34184f6a:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34184f6c:	f7ff fca6 	bl	341848bc <LL_RCC_IC11_GetSource>
34184f70:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
34184f72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34184f76:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34184f7a:	d105      	bne.n	34184f88 <HAL_RCC_OscConfig+0x6b0>
34184f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34184f7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184f82:	d101      	bne.n	34184f88 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
34184f84:	2301      	movs	r3, #1
34184f86:	e082      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
34184f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34184f8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184f90:	d10d      	bne.n	34184fae <HAL_RCC_OscConfig+0x6d6>
34184f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184f98:	d007      	beq.n	34184faa <HAL_RCC_OscConfig+0x6d2>
34184f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34184f9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184fa0:	d003      	beq.n	34184faa <HAL_RCC_OscConfig+0x6d2>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
34184fa2:	6a3b      	ldr	r3, [r7, #32]
34184fa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184fa8:	d101      	bne.n	34184fae <HAL_RCC_OscConfig+0x6d6>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
34184faa:	2301      	movs	r3, #1
34184fac:	e06f      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
34184fae:	687b      	ldr	r3, [r7, #4]
34184fb0:	3360      	adds	r3, #96	@ 0x60
34184fb2:	4619      	mov	r1, r3
34184fb4:	2002      	movs	r0, #2
34184fb6:	f000 fbfb 	bl	341857b0 <RCC_PLL_Config>
34184fba:	4603      	mov	r3, r0
34184fbc:	2b00      	cmp	r3, #0
34184fbe:	d010      	beq.n	34184fe2 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34184fc0:	2301      	movs	r3, #1
34184fc2:	e064      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
34184fc4:	687b      	ldr	r3, [r7, #4]
34184fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34184fc8:	2b02      	cmp	r3, #2
34184fca:	d10a      	bne.n	34184fe2 <HAL_RCC_OscConfig+0x70a>
34184fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34184fce:	2b00      	cmp	r3, #0
34184fd0:	d107      	bne.n	34184fe2 <HAL_RCC_OscConfig+0x70a>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
34184fd2:	2002      	movs	r0, #2
34184fd4:	f000 fd1c 	bl	34185a10 <RCC_PLL_Enable>
34184fd8:	4603      	mov	r3, r0
34184fda:	2b00      	cmp	r3, #0
34184fdc:	d001      	beq.n	34184fe2 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34184fde:	2301      	movs	r3, #1
34184fe0:	e055      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
34184fe2:	687b      	ldr	r3, [r7, #4]
34184fe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34184fe6:	2b00      	cmp	r3, #0
34184fe8:	d050      	beq.n	3418508c <HAL_RCC_OscConfig+0x7b4>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
34184fea:	687b      	ldr	r3, [r7, #4]
34184fec:	337c      	adds	r3, #124	@ 0x7c
34184fee:	4619      	mov	r1, r3
34184ff0:	2003      	movs	r0, #3
34184ff2:	f000 fd39 	bl	34185a68 <RCC_PLL_IsNewConfig>
34184ff6:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
34184ff8:	f7ff fbe0 	bl	341847bc <LL_RCC_PLL4_IsReady>
34184ffc:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34184ffe:	69fb      	ldr	r3, [r7, #28]
34185000:	2b01      	cmp	r3, #1
34185002:	d134      	bne.n	3418506e <HAL_RCC_OscConfig+0x796>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34185004:	f7ff fc10 	bl	34184828 <LL_RCC_IC1_GetSource>
34185008:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3418500a:	f7ff fc2b 	bl	34184864 <LL_RCC_IC2_GetSource>
3418500e:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34185010:	f7ff fc46 	bl	341848a0 <LL_RCC_IC6_GetSource>
34185014:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34185016:	f7ff fc51 	bl	341848bc <LL_RCC_IC11_GetSource>
3418501a:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
3418501c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34185020:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34185024:	d105      	bne.n	34185032 <HAL_RCC_OscConfig+0x75a>
34185026:	697b      	ldr	r3, [r7, #20]
34185028:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418502c:	d101      	bne.n	34185032 <HAL_RCC_OscConfig+0x75a>
      {
        return HAL_ERROR;
3418502e:	2301      	movs	r3, #1
34185030:	e02d      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34185032:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34185036:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418503a:	d10d      	bne.n	34185058 <HAL_RCC_OscConfig+0x780>
3418503c:	693b      	ldr	r3, [r7, #16]
3418503e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185042:	d007      	beq.n	34185054 <HAL_RCC_OscConfig+0x77c>
34185044:	68fb      	ldr	r3, [r7, #12]
34185046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418504a:	d003      	beq.n	34185054 <HAL_RCC_OscConfig+0x77c>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
3418504c:	68bb      	ldr	r3, [r7, #8]
3418504e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185052:	d101      	bne.n	34185058 <HAL_RCC_OscConfig+0x780>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
34185054:	2301      	movs	r3, #1
34185056:	e01a      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
34185058:	687b      	ldr	r3, [r7, #4]
3418505a:	337c      	adds	r3, #124	@ 0x7c
3418505c:	4619      	mov	r1, r3
3418505e:	2003      	movs	r0, #3
34185060:	f000 fba6 	bl	341857b0 <RCC_PLL_Config>
34185064:	4603      	mov	r3, r0
34185066:	2b00      	cmp	r3, #0
34185068:	d010      	beq.n	3418508c <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
3418506a:	2301      	movs	r3, #1
3418506c:	e00f      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
3418506e:	687b      	ldr	r3, [r7, #4]
34185070:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185072:	2b02      	cmp	r3, #2
34185074:	d10a      	bne.n	3418508c <HAL_RCC_OscConfig+0x7b4>
34185076:	69bb      	ldr	r3, [r7, #24]
34185078:	2b00      	cmp	r3, #0
3418507a:	d107      	bne.n	3418508c <HAL_RCC_OscConfig+0x7b4>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
3418507c:	2003      	movs	r0, #3
3418507e:	f000 fcc7 	bl	34185a10 <RCC_PLL_Enable>
34185082:	4603      	mov	r3, r0
34185084:	2b00      	cmp	r3, #0
34185086:	d001      	beq.n	3418508c <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
34185088:	2301      	movs	r3, #1
3418508a:	e000      	b.n	3418508e <HAL_RCC_OscConfig+0x7b6>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
3418508c:	2300      	movs	r3, #0
}
3418508e:	4618      	mov	r0, r3
34185090:	3788      	adds	r7, #136	@ 0x88
34185092:	46bd      	mov	sp, r7
34185094:	bd80      	pop	{r7, pc}
34185096:	bf00      	nop

34185098 <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34185098:	b580      	push	{r7, lr}
3418509a:	b084      	sub	sp, #16
3418509c:	af00      	add	r7, sp, #0
3418509e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
341850a0:	687b      	ldr	r3, [r7, #4]
341850a2:	2b00      	cmp	r3, #0
341850a4:	d101      	bne.n	341850aa <HAL_RCC_ClockConfig+0x12>
  {
    return HAL_ERROR;
341850a6:	2301      	movs	r3, #1
341850a8:	e1f2      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
341850aa:	687b      	ldr	r3, [r7, #4]
341850ac:	681b      	ldr	r3, [r3, #0]
341850ae:	f003 0308 	and.w	r3, r3, #8
341850b2:	2b00      	cmp	r3, #0
341850b4:	d010      	beq.n	341850d8 <HAL_RCC_ClockConfig+0x40>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
341850b6:	687b      	ldr	r3, [r7, #4]
341850b8:	691a      	ldr	r2, [r3, #16]
341850ba:	4ba3      	ldr	r3, [pc, #652]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341850bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341850be:	f003 0307 	and.w	r3, r3, #7
341850c2:	429a      	cmp	r2, r3
341850c4:	d908      	bls.n	341850d8 <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
341850c6:	4ba0      	ldr	r3, [pc, #640]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341850c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341850ca:	f023 0207 	bic.w	r2, r3, #7
341850ce:	687b      	ldr	r3, [r7, #4]
341850d0:	691b      	ldr	r3, [r3, #16]
341850d2:	499d      	ldr	r1, [pc, #628]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341850d4:	4313      	orrs	r3, r2
341850d6:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
341850d8:	687b      	ldr	r3, [r7, #4]
341850da:	681b      	ldr	r3, [r3, #0]
341850dc:	f003 0310 	and.w	r3, r3, #16
341850e0:	2b00      	cmp	r3, #0
341850e2:	d010      	beq.n	34185106 <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
341850e4:	687b      	ldr	r3, [r7, #4]
341850e6:	695a      	ldr	r2, [r3, #20]
341850e8:	4b97      	ldr	r3, [pc, #604]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341850ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341850ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
341850f0:	429a      	cmp	r2, r3
341850f2:	d908      	bls.n	34185106 <HAL_RCC_ClockConfig+0x6e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
341850f4:	4b94      	ldr	r3, [pc, #592]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341850f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341850f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
341850fc:	687b      	ldr	r3, [r7, #4]
341850fe:	695b      	ldr	r3, [r3, #20]
34185100:	4991      	ldr	r1, [pc, #580]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185102:	4313      	orrs	r3, r2
34185104:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34185106:	687b      	ldr	r3, [r7, #4]
34185108:	681b      	ldr	r3, [r3, #0]
3418510a:	f003 0320 	and.w	r3, r3, #32
3418510e:	2b00      	cmp	r3, #0
34185110:	d010      	beq.n	34185134 <HAL_RCC_ClockConfig+0x9c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34185112:	687b      	ldr	r3, [r7, #4]
34185114:	699a      	ldr	r2, [r3, #24]
34185116:	4b8c      	ldr	r3, [pc, #560]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418511a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
3418511e:	429a      	cmp	r2, r3
34185120:	d908      	bls.n	34185134 <HAL_RCC_ClockConfig+0x9c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34185122:	4b89      	ldr	r3, [pc, #548]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185126:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
3418512a:	687b      	ldr	r3, [r7, #4]
3418512c:	699b      	ldr	r3, [r3, #24]
3418512e:	4986      	ldr	r1, [pc, #536]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185130:	4313      	orrs	r3, r2
34185132:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34185134:	687b      	ldr	r3, [r7, #4]
34185136:	681b      	ldr	r3, [r3, #0]
34185138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418513c:	2b00      	cmp	r3, #0
3418513e:	d010      	beq.n	34185162 <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34185140:	687b      	ldr	r3, [r7, #4]
34185142:	69da      	ldr	r2, [r3, #28]
34185144:	4b80      	ldr	r3, [pc, #512]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185148:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
3418514c:	429a      	cmp	r2, r3
3418514e:	d908      	bls.n	34185162 <HAL_RCC_ClockConfig+0xca>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34185150:	4b7d      	ldr	r3, [pc, #500]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185154:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34185158:	687b      	ldr	r3, [r7, #4]
3418515a:	69db      	ldr	r3, [r3, #28]
3418515c:	497a      	ldr	r1, [pc, #488]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
3418515e:	4313      	orrs	r3, r2
34185160:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34185162:	687b      	ldr	r3, [r7, #4]
34185164:	681b      	ldr	r3, [r3, #0]
34185166:	f003 0304 	and.w	r3, r3, #4
3418516a:	2b00      	cmp	r3, #0
3418516c:	d010      	beq.n	34185190 <HAL_RCC_ClockConfig+0xf8>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
3418516e:	687b      	ldr	r3, [r7, #4]
34185170:	68da      	ldr	r2, [r3, #12]
34185172:	4b75      	ldr	r3, [pc, #468]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185176:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
3418517a:	429a      	cmp	r2, r3
3418517c:	d908      	bls.n	34185190 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
3418517e:	4b72      	ldr	r3, [pc, #456]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185182:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34185186:	687b      	ldr	r3, [r7, #4]
34185188:	68db      	ldr	r3, [r3, #12]
3418518a:	496f      	ldr	r1, [pc, #444]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
3418518c:	4313      	orrs	r3, r2
3418518e:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34185190:	687b      	ldr	r3, [r7, #4]
34185192:	681b      	ldr	r3, [r3, #0]
34185194:	f003 0301 	and.w	r3, r3, #1
34185198:	2b00      	cmp	r3, #0
3418519a:	d063      	beq.n	34185264 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
3418519c:	687b      	ldr	r3, [r7, #4]
3418519e:	685b      	ldr	r3, [r3, #4]
341851a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341851a4:	d106      	bne.n	341851b4 <HAL_RCC_ClockConfig+0x11c>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
341851a6:	f7ff f92b 	bl	34184400 <LL_RCC_HSE_IsReady>
341851aa:	4603      	mov	r3, r0
341851ac:	2b00      	cmp	r3, #0
341851ae:	d134      	bne.n	3418521a <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
341851b0:	2301      	movs	r3, #1
341851b2:	e16d      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
341851b4:	687b      	ldr	r3, [r7, #4]
341851b6:	685b      	ldr	r3, [r3, #4]
341851b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341851bc:	d11a      	bne.n	341851f4 <HAL_RCC_ClockConfig+0x15c>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
341851be:	f7ff fb33 	bl	34184828 <LL_RCC_IC1_GetSource>
341851c2:	4602      	mov	r2, r0
341851c4:	687b      	ldr	r3, [r7, #4]
341851c6:	6a1b      	ldr	r3, [r3, #32]
341851c8:	4619      	mov	r1, r3
341851ca:	4610      	mov	r0, r2
341851cc:	f000 fd00 	bl	34185bd0 <RCC_IC_CheckPLLSources>
341851d0:	4603      	mov	r3, r0
341851d2:	2b01      	cmp	r3, #1
341851d4:	d001      	beq.n	341851da <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
341851d6:	2301      	movs	r3, #1
341851d8:	e15a      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
341851da:	687b      	ldr	r3, [r7, #4]
341851dc:	6a1a      	ldr	r2, [r3, #32]
341851de:	687b      	ldr	r3, [r7, #4]
341851e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341851e2:	3b01      	subs	r3, #1
341851e4:	041b      	lsls	r3, r3, #16
341851e6:	4958      	ldr	r1, [pc, #352]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341851e8:	4313      	orrs	r3, r2
341851ea:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
341851ee:	f7ff fb0d 	bl	3418480c <LL_RCC_IC1_Enable>
341851f2:	e012      	b.n	3418521a <HAL_RCC_ClockConfig+0x182>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
341851f4:	687b      	ldr	r3, [r7, #4]
341851f6:	685b      	ldr	r3, [r3, #4]
341851f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
341851fc:	d106      	bne.n	3418520c <HAL_RCC_ClockConfig+0x174>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
341851fe:	f7ff f997 	bl	34184530 <LL_RCC_MSI_IsReady>
34185202:	4603      	mov	r3, r0
34185204:	2b00      	cmp	r3, #0
34185206:	d108      	bne.n	3418521a <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34185208:	2301      	movs	r3, #1
3418520a:	e141      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
3418520c:	f7ff f928 	bl	34184460 <LL_RCC_HSI_IsReady>
34185210:	4603      	mov	r3, r0
34185212:	2b00      	cmp	r3, #0
34185214:	d101      	bne.n	3418521a <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34185216:	2301      	movs	r3, #1
34185218:	e13a      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
3418521a:	4b4b      	ldr	r3, [pc, #300]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
3418521c:	6a1b      	ldr	r3, [r3, #32]
3418521e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34185222:	687b      	ldr	r3, [r7, #4]
34185224:	685b      	ldr	r3, [r3, #4]
34185226:	4948      	ldr	r1, [pc, #288]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185228:	4313      	orrs	r3, r2
3418522a:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
3418522c:	f7fd fa6a 	bl	34182704 <HAL_GetTick>
34185230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34185232:	e00a      	b.n	3418524a <HAL_RCC_ClockConfig+0x1b2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34185234:	f7fd fa66 	bl	34182704 <HAL_GetTick>
34185238:	4602      	mov	r2, r0
3418523a:	68fb      	ldr	r3, [r7, #12]
3418523c:	1ad3      	subs	r3, r2, r3
3418523e:	f241 3288 	movw	r2, #5000	@ 0x1388
34185242:	4293      	cmp	r3, r2
34185244:	d901      	bls.n	3418524a <HAL_RCC_ClockConfig+0x1b2>
      {
        return HAL_TIMEOUT;
34185246:	2303      	movs	r3, #3
34185248:	e122      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
3418524a:	f7ff f9eb 	bl	34184624 <LL_RCC_GetCpuClkSource>
3418524e:	4602      	mov	r2, r0
34185250:	687b      	ldr	r3, [r7, #4]
34185252:	685b      	ldr	r3, [r3, #4]
34185254:	011b      	lsls	r3, r3, #4
34185256:	429a      	cmp	r2, r3
34185258:	d1ec      	bne.n	34185234 <HAL_RCC_ClockConfig+0x19c>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
3418525a:	f000 f921 	bl	341854a0 <HAL_RCC_GetCpuClockFreq>
3418525e:	4603      	mov	r3, r0
34185260:	4a3a      	ldr	r2, [pc, #232]	@ (3418534c <HAL_RCC_ClockConfig+0x2b4>)
34185262:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34185264:	687b      	ldr	r3, [r7, #4]
34185266:	681b      	ldr	r3, [r3, #0]
34185268:	f003 0302 	and.w	r3, r3, #2
3418526c:	2b00      	cmp	r3, #0
3418526e:	f000 8096 	beq.w	3418539e <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
34185272:	687b      	ldr	r3, [r7, #4]
34185274:	689b      	ldr	r3, [r3, #8]
34185276:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418527a:	d106      	bne.n	3418528a <HAL_RCC_ClockConfig+0x1f2>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
3418527c:	f7ff f8c0 	bl	34184400 <LL_RCC_HSE_IsReady>
34185280:	4603      	mov	r3, r0
34185282:	2b00      	cmp	r3, #0
34185284:	d16b      	bne.n	3418535e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34185286:	2301      	movs	r3, #1
34185288:	e102      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
3418528a:	687b      	ldr	r3, [r7, #4]
3418528c:	689b      	ldr	r3, [r3, #8]
3418528e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34185292:	d14d      	bne.n	34185330 <HAL_RCC_ClockConfig+0x298>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34185294:	f7ff fae6 	bl	34184864 <LL_RCC_IC2_GetSource>
34185298:	4602      	mov	r2, r0
3418529a:	687b      	ldr	r3, [r7, #4]
3418529c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418529e:	4619      	mov	r1, r3
341852a0:	4610      	mov	r0, r2
341852a2:	f000 fc95 	bl	34185bd0 <RCC_IC_CheckPLLSources>
341852a6:	4603      	mov	r3, r0
341852a8:	2b01      	cmp	r3, #1
341852aa:	d001      	beq.n	341852b0 <HAL_RCC_ClockConfig+0x218>
      {
        return HAL_ERROR;
341852ac:	2301      	movs	r3, #1
341852ae:	e0ef      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
341852b0:	f7ff faf6 	bl	341848a0 <LL_RCC_IC6_GetSource>
341852b4:	4602      	mov	r2, r0
341852b6:	687b      	ldr	r3, [r7, #4]
341852b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
341852ba:	4619      	mov	r1, r3
341852bc:	4610      	mov	r0, r2
341852be:	f000 fc87 	bl	34185bd0 <RCC_IC_CheckPLLSources>
341852c2:	4603      	mov	r3, r0
341852c4:	2b01      	cmp	r3, #1
341852c6:	d001      	beq.n	341852cc <HAL_RCC_ClockConfig+0x234>
      {
        return HAL_ERROR;
341852c8:	2301      	movs	r3, #1
341852ca:	e0e1      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
341852cc:	f7ff faf6 	bl	341848bc <LL_RCC_IC11_GetSource>
341852d0:	4602      	mov	r2, r0
341852d2:	687b      	ldr	r3, [r7, #4]
341852d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341852d6:	4619      	mov	r1, r3
341852d8:	4610      	mov	r0, r2
341852da:	f000 fc79 	bl	34185bd0 <RCC_IC_CheckPLLSources>
341852de:	4603      	mov	r3, r0
341852e0:	2b01      	cmp	r3, #1
341852e2:	d001      	beq.n	341852e8 <HAL_RCC_ClockConfig+0x250>
      {
        return HAL_ERROR;
341852e4:	2301      	movs	r3, #1
341852e6:	e0d3      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
341852e8:	687b      	ldr	r3, [r7, #4]
341852ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
341852ec:	687b      	ldr	r3, [r7, #4]
341852ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
341852f0:	3b01      	subs	r3, #1
341852f2:	041b      	lsls	r3, r3, #16
341852f4:	4914      	ldr	r1, [pc, #80]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
341852f6:	4313      	orrs	r3, r2
341852f8:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
341852fc:	687b      	ldr	r3, [r7, #4]
341852fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34185300:	687b      	ldr	r3, [r7, #4]
34185302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34185304:	3b01      	subs	r3, #1
34185306:	041b      	lsls	r3, r3, #16
34185308:	490f      	ldr	r1, [pc, #60]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
3418530a:	4313      	orrs	r3, r2
3418530c:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34185310:	687b      	ldr	r3, [r7, #4]
34185312:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34185314:	687b      	ldr	r3, [r7, #4]
34185316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34185318:	3b01      	subs	r3, #1
3418531a:	041b      	lsls	r3, r3, #16
3418531c:	490a      	ldr	r1, [pc, #40]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
3418531e:	4313      	orrs	r3, r2
34185320:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34185324:	4b08      	ldr	r3, [pc, #32]	@ (34185348 <HAL_RCC_ClockConfig+0x2b0>)
34185326:	f240 4222 	movw	r2, #1058	@ 0x422
3418532a:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
3418532e:	e016      	b.n	3418535e <HAL_RCC_ClockConfig+0x2c6>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34185330:	687b      	ldr	r3, [r7, #4]
34185332:	689b      	ldr	r3, [r3, #8]
34185334:	2b00      	cmp	r3, #0
34185336:	d10b      	bne.n	34185350 <HAL_RCC_ClockConfig+0x2b8>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34185338:	f7ff f892 	bl	34184460 <LL_RCC_HSI_IsReady>
3418533c:	4603      	mov	r3, r0
3418533e:	2b00      	cmp	r3, #0
34185340:	d10d      	bne.n	3418535e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34185342:	2301      	movs	r3, #1
34185344:	e0a4      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
34185346:	bf00      	nop
34185348:	56028000 	.word	0x56028000
3418534c:	341c0000 	.word	0x341c0000
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34185350:	f7ff f8ee 	bl	34184530 <LL_RCC_MSI_IsReady>
34185354:	4603      	mov	r3, r0
34185356:	2b00      	cmp	r3, #0
34185358:	d101      	bne.n	3418535e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
3418535a:	2301      	movs	r3, #1
3418535c:	e098      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
3418535e:	4b4e      	ldr	r3, [pc, #312]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185360:	6a1b      	ldr	r3, [r3, #32]
34185362:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34185366:	687b      	ldr	r3, [r7, #4]
34185368:	689b      	ldr	r3, [r3, #8]
3418536a:	494b      	ldr	r1, [pc, #300]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
3418536c:	4313      	orrs	r3, r2
3418536e:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34185370:	f7fd f9c8 	bl	34182704 <HAL_GetTick>
34185374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34185376:	e00a      	b.n	3418538e <HAL_RCC_ClockConfig+0x2f6>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34185378:	f7fd f9c4 	bl	34182704 <HAL_GetTick>
3418537c:	4602      	mov	r2, r0
3418537e:	68fb      	ldr	r3, [r7, #12]
34185380:	1ad3      	subs	r3, r2, r3
34185382:	f241 3288 	movw	r2, #5000	@ 0x1388
34185386:	4293      	cmp	r3, r2
34185388:	d901      	bls.n	3418538e <HAL_RCC_ClockConfig+0x2f6>
      {
        return HAL_TIMEOUT;
3418538a:	2303      	movs	r3, #3
3418538c:	e080      	b.n	34185490 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
3418538e:	f7ff f957 	bl	34184640 <LL_RCC_GetSysClkSource>
34185392:	4602      	mov	r2, r0
34185394:	687b      	ldr	r3, [r7, #4]
34185396:	689b      	ldr	r3, [r3, #8]
34185398:	011b      	lsls	r3, r3, #4
3418539a:	429a      	cmp	r2, r3
3418539c:	d1ec      	bne.n	34185378 <HAL_RCC_ClockConfig+0x2e0>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
3418539e:	687b      	ldr	r3, [r7, #4]
341853a0:	681b      	ldr	r3, [r3, #0]
341853a2:	f003 0304 	and.w	r3, r3, #4
341853a6:	2b00      	cmp	r3, #0
341853a8:	d010      	beq.n	341853cc <HAL_RCC_ClockConfig+0x334>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
341853aa:	687b      	ldr	r3, [r7, #4]
341853ac:	68da      	ldr	r2, [r3, #12]
341853ae:	4b3a      	ldr	r3, [pc, #232]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341853b2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
341853b6:	429a      	cmp	r2, r3
341853b8:	d208      	bcs.n	341853cc <HAL_RCC_ClockConfig+0x334>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
341853ba:	4b37      	ldr	r3, [pc, #220]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341853be:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
341853c2:	687b      	ldr	r3, [r7, #4]
341853c4:	68db      	ldr	r3, [r3, #12]
341853c6:	4934      	ldr	r1, [pc, #208]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853c8:	4313      	orrs	r3, r2
341853ca:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
341853cc:	687b      	ldr	r3, [r7, #4]
341853ce:	681b      	ldr	r3, [r3, #0]
341853d0:	f003 0308 	and.w	r3, r3, #8
341853d4:	2b00      	cmp	r3, #0
341853d6:	d010      	beq.n	341853fa <HAL_RCC_ClockConfig+0x362>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
341853d8:	687b      	ldr	r3, [r7, #4]
341853da:	691a      	ldr	r2, [r3, #16]
341853dc:	4b2e      	ldr	r3, [pc, #184]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341853e0:	f003 0307 	and.w	r3, r3, #7
341853e4:	429a      	cmp	r2, r3
341853e6:	d208      	bcs.n	341853fa <HAL_RCC_ClockConfig+0x362>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
341853e8:	4b2b      	ldr	r3, [pc, #172]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341853ec:	f023 0207 	bic.w	r2, r3, #7
341853f0:	687b      	ldr	r3, [r7, #4]
341853f2:	691b      	ldr	r3, [r3, #16]
341853f4:	4928      	ldr	r1, [pc, #160]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
341853f6:	4313      	orrs	r3, r2
341853f8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
341853fa:	687b      	ldr	r3, [r7, #4]
341853fc:	681b      	ldr	r3, [r3, #0]
341853fe:	f003 0310 	and.w	r3, r3, #16
34185402:	2b00      	cmp	r3, #0
34185404:	d010      	beq.n	34185428 <HAL_RCC_ClockConfig+0x390>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34185406:	687b      	ldr	r3, [r7, #4]
34185408:	695a      	ldr	r2, [r3, #20]
3418540a:	4b23      	ldr	r3, [pc, #140]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
3418540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418540e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34185412:	429a      	cmp	r2, r3
34185414:	d208      	bcs.n	34185428 <HAL_RCC_ClockConfig+0x390>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34185416:	4b20      	ldr	r3, [pc, #128]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418541a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
3418541e:	687b      	ldr	r3, [r7, #4]
34185420:	695b      	ldr	r3, [r3, #20]
34185422:	491d      	ldr	r1, [pc, #116]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185424:	4313      	orrs	r3, r2
34185426:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34185428:	687b      	ldr	r3, [r7, #4]
3418542a:	681b      	ldr	r3, [r3, #0]
3418542c:	f003 0320 	and.w	r3, r3, #32
34185430:	2b00      	cmp	r3, #0
34185432:	d010      	beq.n	34185456 <HAL_RCC_ClockConfig+0x3be>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34185434:	687b      	ldr	r3, [r7, #4]
34185436:	699a      	ldr	r2, [r3, #24]
34185438:	4b17      	ldr	r3, [pc, #92]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
3418543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418543c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34185440:	429a      	cmp	r2, r3
34185442:	d208      	bcs.n	34185456 <HAL_RCC_ClockConfig+0x3be>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34185444:	4b14      	ldr	r3, [pc, #80]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185448:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
3418544c:	687b      	ldr	r3, [r7, #4]
3418544e:	699b      	ldr	r3, [r3, #24]
34185450:	4911      	ldr	r1, [pc, #68]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185452:	4313      	orrs	r3, r2
34185454:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34185456:	687b      	ldr	r3, [r7, #4]
34185458:	681b      	ldr	r3, [r3, #0]
3418545a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418545e:	2b00      	cmp	r3, #0
34185460:	d010      	beq.n	34185484 <HAL_RCC_ClockConfig+0x3ec>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34185462:	687b      	ldr	r3, [r7, #4]
34185464:	69da      	ldr	r2, [r3, #28]
34185466:	4b0c      	ldr	r3, [pc, #48]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418546a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
3418546e:	429a      	cmp	r2, r3
34185470:	d208      	bcs.n	34185484 <HAL_RCC_ClockConfig+0x3ec>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34185472:	4b09      	ldr	r3, [pc, #36]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185476:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
3418547a:	687b      	ldr	r3, [r7, #4]
3418547c:	69db      	ldr	r3, [r3, #28]
3418547e:	4906      	ldr	r1, [pc, #24]	@ (34185498 <HAL_RCC_ClockConfig+0x400>)
34185480:	4313      	orrs	r3, r2
34185482:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34185484:	4b05      	ldr	r3, [pc, #20]	@ (3418549c <HAL_RCC_ClockConfig+0x404>)
34185486:	681b      	ldr	r3, [r3, #0]
34185488:	4618      	mov	r0, r3
3418548a:	f7fd f8f1 	bl	34182670 <HAL_InitTick>
3418548e:	4603      	mov	r3, r0
}
34185490:	4618      	mov	r0, r3
34185492:	3710      	adds	r7, #16
34185494:	46bd      	mov	sp, r7
34185496:	bd80      	pop	{r7, pc}
34185498:	56028000 	.word	0x56028000
3418549c:	341c0004 	.word	0x341c0004

341854a0 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
341854a0:	b580      	push	{r7, lr}
341854a2:	b082      	sub	sp, #8
341854a4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
341854a6:	2300      	movs	r3, #0
341854a8:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
341854aa:	f7ff f8bb 	bl	34184624 <LL_RCC_GetCpuClkSource>
341854ae:	4603      	mov	r3, r0
341854b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341854b4:	d026      	beq.n	34185504 <HAL_RCC_GetCpuClockFreq+0x64>
341854b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341854ba:	d861      	bhi.n	34185580 <HAL_RCC_GetCpuClockFreq+0xe0>
341854bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341854c0:	d01d      	beq.n	341854fe <HAL_RCC_GetCpuClockFreq+0x5e>
341854c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341854c6:	d85b      	bhi.n	34185580 <HAL_RCC_GetCpuClockFreq+0xe0>
341854c8:	2b00      	cmp	r3, #0
341854ca:	d003      	beq.n	341854d4 <HAL_RCC_GetCpuClockFreq+0x34>
341854cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341854d0:	d009      	beq.n	341854e6 <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
341854d2:	e055      	b.n	34185580 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341854d4:	f7fe ffea 	bl	341844ac <LL_RCC_HSI_GetDivider>
341854d8:	4603      	mov	r3, r0
341854da:	09db      	lsrs	r3, r3, #7
341854dc:	4a2b      	ldr	r2, [pc, #172]	@ (3418558c <HAL_RCC_GetCpuClockFreq+0xec>)
341854de:	fa22 f303 	lsr.w	r3, r2, r3
341854e2:	607b      	str	r3, [r7, #4]
      break;
341854e4:	e04d      	b.n	34185582 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = RCC_GET_MSI_FREQUENCY();
341854e6:	4b2a      	ldr	r3, [pc, #168]	@ (34185590 <HAL_RCC_GetCpuClockFreq+0xf0>)
341854e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341854ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341854ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341854f2:	d101      	bne.n	341854f8 <HAL_RCC_GetCpuClockFreq+0x58>
341854f4:	4b27      	ldr	r3, [pc, #156]	@ (34185594 <HAL_RCC_GetCpuClockFreq+0xf4>)
341854f6:	e000      	b.n	341854fa <HAL_RCC_GetCpuClockFreq+0x5a>
341854f8:	4b27      	ldr	r3, [pc, #156]	@ (34185598 <HAL_RCC_GetCpuClockFreq+0xf8>)
341854fa:	607b      	str	r3, [r7, #4]
      break;
341854fc:	e041      	b.n	34185582 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = HSE_VALUE;
341854fe:	4b27      	ldr	r3, [pc, #156]	@ (3418559c <HAL_RCC_GetCpuClockFreq+0xfc>)
34185500:	607b      	str	r3, [r7, #4]
      break;
34185502:	e03e      	b.n	34185582 <HAL_RCC_GetCpuClockFreq+0xe2>
      ic_divider = LL_RCC_IC1_GetDivider();
34185504:	f7ff f99e 	bl	34184844 <LL_RCC_IC1_GetDivider>
34185508:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
3418550a:	f7ff f98d 	bl	34184828 <LL_RCC_IC1_GetSource>
3418550e:	4603      	mov	r3, r0
34185510:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185514:	d029      	beq.n	3418556a <HAL_RCC_GetCpuClockFreq+0xca>
34185516:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418551a:	d82f      	bhi.n	3418557c <HAL_RCC_GetCpuClockFreq+0xdc>
3418551c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185520:	d01a      	beq.n	34185558 <HAL_RCC_GetCpuClockFreq+0xb8>
34185522:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185526:	d829      	bhi.n	3418557c <HAL_RCC_GetCpuClockFreq+0xdc>
34185528:	2b00      	cmp	r3, #0
3418552a:	d003      	beq.n	34185534 <HAL_RCC_GetCpuClockFreq+0x94>
3418552c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185530:	d009      	beq.n	34185546 <HAL_RCC_GetCpuClockFreq+0xa6>
          break;
34185532:	e023      	b.n	3418557c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34185534:	f004 fec0 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
34185538:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418553a:	687a      	ldr	r2, [r7, #4]
3418553c:	683b      	ldr	r3, [r7, #0]
3418553e:	fbb2 f3f3 	udiv	r3, r2, r3
34185542:	607b      	str	r3, [r7, #4]
          break;
34185544:	e01b      	b.n	3418557e <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34185546:	f004 fefd 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418554a:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418554c:	687a      	ldr	r2, [r7, #4]
3418554e:	683b      	ldr	r3, [r7, #0]
34185550:	fbb2 f3f3 	udiv	r3, r2, r3
34185554:	607b      	str	r3, [r7, #4]
          break;
34185556:	e012      	b.n	3418557e <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34185558:	f004 ff3a 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418555c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418555e:	687a      	ldr	r2, [r7, #4]
34185560:	683b      	ldr	r3, [r7, #0]
34185562:	fbb2 f3f3 	udiv	r3, r2, r3
34185566:	607b      	str	r3, [r7, #4]
          break;
34185568:	e009      	b.n	3418557e <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418556a:	f004 ff77 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418556e:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34185570:	687a      	ldr	r2, [r7, #4]
34185572:	683b      	ldr	r3, [r7, #0]
34185574:	fbb2 f3f3 	udiv	r3, r2, r3
34185578:	607b      	str	r3, [r7, #4]
          break;
3418557a:	e000      	b.n	3418557e <HAL_RCC_GetCpuClockFreq+0xde>
          break;
3418557c:	bf00      	nop
      break;
3418557e:	e000      	b.n	34185582 <HAL_RCC_GetCpuClockFreq+0xe2>
      break;
34185580:	bf00      	nop
  }

  return frequency;
34185582:	687b      	ldr	r3, [r7, #4]
}
34185584:	4618      	mov	r0, r3
34185586:	3708      	adds	r7, #8
34185588:	46bd      	mov	sp, r7
3418558a:	bd80      	pop	{r7, pc}
3418558c:	03d09000 	.word	0x03d09000
34185590:	56028000 	.word	0x56028000
34185594:	00f42400 	.word	0x00f42400
34185598:	003d0900 	.word	0x003d0900
3418559c:	016e3600 	.word	0x016e3600

341855a0 <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
341855a0:	b598      	push	{r3, r4, r7, lr}
341855a2:	af00      	add	r7, sp, #0
  return RCC_GetSysClockFreq(LL_RCC_IC2_GetSource(), LL_RCC_IC2_GetDivider());
341855a4:	f7ff f95e 	bl	34184864 <LL_RCC_IC2_GetSource>
341855a8:	4604      	mov	r4, r0
341855aa:	f7ff f969 	bl	34184880 <LL_RCC_IC2_GetDivider>
341855ae:	4603      	mov	r3, r0
341855b0:	4619      	mov	r1, r3
341855b2:	4620      	mov	r0, r4
341855b4:	f000 f87a 	bl	341856ac <RCC_GetSysClockFreq>
341855b8:	4603      	mov	r3, r0
}
341855ba:	4618      	mov	r0, r3
341855bc:	bd98      	pop	{r3, r4, r7, pc}
	...

341855c0 <HAL_RCC_GetClockConfig>:
  * @param  pRCC_ClkInitStruct  Pointer to an RCC_ClkInitTypeDef structure that
  *         will return the configuration.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
341855c0:	b480      	push	{r7}
341855c2:	b085      	sub	sp, #20
341855c4:	af00      	add	r7, sp, #0
341855c6:	6078      	str	r0, [r7, #4]
  uint32_t cfgr_value;

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK | \
341855c8:	687b      	ldr	r3, [r7, #4]
341855ca:	227f      	movs	r2, #127	@ 0x7f
341855cc:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK   | \
                                  RCC_CLOCKTYPE_PCLK1  | RCC_CLOCKTYPE_PCLK2 | \
                                  RCC_CLOCKTYPE_PCLK4  | RCC_CLOCKTYPE_PCLK5;

  /* Get the configuration register 1 value */
  cfgr_value = RCC->CFGR1;
341855ce:	4b36      	ldr	r3, [pc, #216]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
341855d0:	6a1b      	ldr	r3, [r3, #32]
341855d2:	60fb      	str	r3, [r7, #12]

  /* Get the active CPU source -----------------------------------------------*/
  pRCC_ClkInitStruct->CPUCLKSource = (cfgr_value & RCC_CFGR1_CPUSWS) >> 4U;
341855d4:	68fb      	ldr	r3, [r7, #12]
341855d6:	091b      	lsrs	r3, r3, #4
341855d8:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
341855dc:	687b      	ldr	r3, [r7, #4]
341855de:	605a      	str	r2, [r3, #4]

  /* Get the active SYSCLK bus source ----------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (cfgr_value & RCC_CFGR1_SYSSWS) >> 4U;
341855e0:	68fb      	ldr	r3, [r7, #12]
341855e2:	091b      	lsrs	r3, r3, #4
341855e4:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
341855e8:	687b      	ldr	r3, [r7, #4]
341855ea:	609a      	str	r2, [r3, #8]

  /* Get the configuration register 2 value */
  cfgr_value = RCC->CFGR2;
341855ec:	4b2e      	ldr	r3, [pc, #184]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
341855ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341855f0:	60fb      	str	r3, [r7, #12]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (cfgr_value & RCC_CFGR2_HPRE);
341855f2:	68fb      	ldr	r3, [r7, #12]
341855f4:	f403 02e0 	and.w	r2, r3, #7340032	@ 0x700000
341855f8:	687b      	ldr	r3, [r7, #4]
341855fa:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (cfgr_value & RCC_CFGR2_PPRE1);
341855fc:	68fb      	ldr	r3, [r7, #12]
341855fe:	f003 0207 	and.w	r2, r3, #7
34185602:	687b      	ldr	r3, [r7, #4]
34185604:	611a      	str	r2, [r3, #16]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (cfgr_value & RCC_CFGR2_PPRE2);
34185606:	68fb      	ldr	r3, [r7, #12]
34185608:	f003 0270 	and.w	r2, r3, #112	@ 0x70
3418560c:	687b      	ldr	r3, [r7, #4]
3418560e:	615a      	str	r2, [r3, #20]

  /* Get the APB4 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB4CLKDivider = (cfgr_value & RCC_CFGR2_PPRE4);
34185610:	68fb      	ldr	r3, [r7, #12]
34185612:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
34185616:	687b      	ldr	r3, [r7, #4]
34185618:	619a      	str	r2, [r3, #24]

  /* Get the APB5 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB5CLKDivider = (cfgr_value & RCC_CFGR2_PPRE5);
3418561a:	68fb      	ldr	r3, [r7, #12]
3418561c:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
34185620:	687b      	ldr	r3, [r7, #4]
34185622:	61da      	str	r2, [r3, #28]

  /* Get the IC1 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC1CFGR;
34185624:	4b20      	ldr	r3, [pc, #128]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
34185626:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418562a:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC1Selection.ClockSelection = cfgr_value & RCC_IC1CFGR_IC1SEL;
3418562c:	68fb      	ldr	r3, [r7, #12]
3418562e:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34185632:	687b      	ldr	r3, [r7, #4]
34185634:	621a      	str	r2, [r3, #32]
  pRCC_ClkInitStruct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U;
34185636:	68fb      	ldr	r3, [r7, #12]
34185638:	0c1b      	lsrs	r3, r3, #16
3418563a:	b2db      	uxtb	r3, r3
3418563c:	1c5a      	adds	r2, r3, #1
3418563e:	687b      	ldr	r3, [r7, #4]
34185640:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the IC2 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC2CFGR;
34185642:	4b19      	ldr	r3, [pc, #100]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
34185644:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34185648:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC2Selection.ClockSelection = cfgr_value & RCC_IC2CFGR_IC2SEL;
3418564a:	68fb      	ldr	r3, [r7, #12]
3418564c:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34185650:	687b      	ldr	r3, [r7, #4]
34185652:	629a      	str	r2, [r3, #40]	@ 0x28
  pRCC_ClkInitStruct->IC2Selection.ClockDivider = ((cfgr_value & RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1U;
34185654:	68fb      	ldr	r3, [r7, #12]
34185656:	0c1b      	lsrs	r3, r3, #16
34185658:	b2db      	uxtb	r3, r3
3418565a:	1c5a      	adds	r2, r3, #1
3418565c:	687b      	ldr	r3, [r7, #4]
3418565e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the IC6 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC6CFGR;
34185660:	4b11      	ldr	r3, [pc, #68]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
34185662:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34185666:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC6Selection.ClockSelection = cfgr_value & RCC_IC6CFGR_IC6SEL;
34185668:	68fb      	ldr	r3, [r7, #12]
3418566a:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
3418566e:	687b      	ldr	r3, [r7, #4]
34185670:	631a      	str	r2, [r3, #48]	@ 0x30
  pRCC_ClkInitStruct->IC6Selection.ClockDivider = ((cfgr_value & RCC_IC6CFGR_IC6INT) >> RCC_IC6CFGR_IC6INT_Pos) + 1U;
34185672:	68fb      	ldr	r3, [r7, #12]
34185674:	0c1b      	lsrs	r3, r3, #16
34185676:	b2db      	uxtb	r3, r3
34185678:	1c5a      	adds	r2, r3, #1
3418567a:	687b      	ldr	r3, [r7, #4]
3418567c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the IC11 configuration ----------------------------------------------*/
  cfgr_value = RCC->IC11CFGR;
3418567e:	4b0a      	ldr	r3, [pc, #40]	@ (341856a8 <HAL_RCC_GetClockConfig+0xe8>)
34185680:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34185684:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC11Selection.ClockSelection = cfgr_value & RCC_IC11CFGR_IC11SEL;
34185686:	68fb      	ldr	r3, [r7, #12]
34185688:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
3418568c:	687b      	ldr	r3, [r7, #4]
3418568e:	639a      	str	r2, [r3, #56]	@ 0x38
  pRCC_ClkInitStruct->IC11Selection.ClockDivider = ((cfgr_value & RCC_IC11CFGR_IC11INT) >> RCC_IC11CFGR_IC11INT_Pos) + 1U;
34185690:	68fb      	ldr	r3, [r7, #12]
34185692:	0c1b      	lsrs	r3, r3, #16
34185694:	b2db      	uxtb	r3, r3
34185696:	1c5a      	adds	r2, r3, #1
34185698:	687b      	ldr	r3, [r7, #4]
3418569a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
3418569c:	bf00      	nop
3418569e:	3714      	adds	r7, #20
341856a0:	46bd      	mov	sp, r7
341856a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341856a6:	4770      	bx	lr
341856a8:	56028000 	.word	0x56028000

341856ac <RCC_GetSysClockFreq>:
  * @param  icx_divider The intermediate clock divider
  *
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreq(uint32_t icx_source, uint32_t icx_divider)
{
341856ac:	b580      	push	{r7, lr}
341856ae:	b084      	sub	sp, #16
341856b0:	af00      	add	r7, sp, #0
341856b2:	6078      	str	r0, [r7, #4]
341856b4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
341856b6:	2300      	movs	r3, #0
341856b8:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
341856ba:	f7fe ffc1 	bl	34184640 <LL_RCC_GetSysClkSource>
341856be:	4603      	mov	r3, r0
341856c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341856c4:	d026      	beq.n	34185714 <RCC_GetSysClockFreq+0x68>
341856c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341856ca:	d861      	bhi.n	34185790 <RCC_GetSysClockFreq+0xe4>
341856cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341856d0:	d01d      	beq.n	3418570e <RCC_GetSysClockFreq+0x62>
341856d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341856d6:	d85b      	bhi.n	34185790 <RCC_GetSysClockFreq+0xe4>
341856d8:	2b00      	cmp	r3, #0
341856da:	d003      	beq.n	341856e4 <RCC_GetSysClockFreq+0x38>
341856dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341856e0:	d009      	beq.n	341856f6 <RCC_GetSysClockFreq+0x4a>
      }
      break;

    default:
      /* Unexpected case */
      break;
341856e2:	e055      	b.n	34185790 <RCC_GetSysClockFreq+0xe4>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341856e4:	f7fe fee2 	bl	341844ac <LL_RCC_HSI_GetDivider>
341856e8:	4603      	mov	r3, r0
341856ea:	09db      	lsrs	r3, r3, #7
341856ec:	4a2b      	ldr	r2, [pc, #172]	@ (3418579c <RCC_GetSysClockFreq+0xf0>)
341856ee:	fa22 f303 	lsr.w	r3, r2, r3
341856f2:	60fb      	str	r3, [r7, #12]
      break;
341856f4:	e04d      	b.n	34185792 <RCC_GetSysClockFreq+0xe6>
      frequency = RCC_GET_MSI_FREQUENCY();
341856f6:	4b2a      	ldr	r3, [pc, #168]	@ (341857a0 <RCC_GetSysClockFreq+0xf4>)
341856f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341856fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341856fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34185702:	d101      	bne.n	34185708 <RCC_GetSysClockFreq+0x5c>
34185704:	4b27      	ldr	r3, [pc, #156]	@ (341857a4 <RCC_GetSysClockFreq+0xf8>)
34185706:	e000      	b.n	3418570a <RCC_GetSysClockFreq+0x5e>
34185708:	4b27      	ldr	r3, [pc, #156]	@ (341857a8 <RCC_GetSysClockFreq+0xfc>)
3418570a:	60fb      	str	r3, [r7, #12]
      break;
3418570c:	e041      	b.n	34185792 <RCC_GetSysClockFreq+0xe6>
      frequency = HSE_VALUE;
3418570e:	4b27      	ldr	r3, [pc, #156]	@ (341857ac <RCC_GetSysClockFreq+0x100>)
34185710:	60fb      	str	r3, [r7, #12]
      break;
34185712:	e03e      	b.n	34185792 <RCC_GetSysClockFreq+0xe6>
      switch (icx_source)
34185714:	687b      	ldr	r3, [r7, #4]
34185716:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418571a:	d02e      	beq.n	3418577a <RCC_GetSysClockFreq+0xce>
3418571c:	687b      	ldr	r3, [r7, #4]
3418571e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185722:	d833      	bhi.n	3418578c <RCC_GetSysClockFreq+0xe0>
34185724:	687b      	ldr	r3, [r7, #4]
34185726:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418572a:	d01d      	beq.n	34185768 <RCC_GetSysClockFreq+0xbc>
3418572c:	687b      	ldr	r3, [r7, #4]
3418572e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185732:	d82b      	bhi.n	3418578c <RCC_GetSysClockFreq+0xe0>
34185734:	687b      	ldr	r3, [r7, #4]
34185736:	2b00      	cmp	r3, #0
34185738:	d004      	beq.n	34185744 <RCC_GetSysClockFreq+0x98>
3418573a:	687b      	ldr	r3, [r7, #4]
3418573c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185740:	d009      	beq.n	34185756 <RCC_GetSysClockFreq+0xaa>
          break;
34185742:	e023      	b.n	3418578c <RCC_GetSysClockFreq+0xe0>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34185744:	f004 fdb8 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
34185748:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
3418574a:	68fa      	ldr	r2, [r7, #12]
3418574c:	683b      	ldr	r3, [r7, #0]
3418574e:	fbb2 f3f3 	udiv	r3, r2, r3
34185752:	60fb      	str	r3, [r7, #12]
          break;
34185754:	e01b      	b.n	3418578e <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34185756:	f004 fdf5 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418575a:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
3418575c:	68fa      	ldr	r2, [r7, #12]
3418575e:	683b      	ldr	r3, [r7, #0]
34185760:	fbb2 f3f3 	udiv	r3, r2, r3
34185764:	60fb      	str	r3, [r7, #12]
          break;
34185766:	e012      	b.n	3418578e <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34185768:	f004 fe32 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418576c:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
3418576e:	68fa      	ldr	r2, [r7, #12]
34185770:	683b      	ldr	r3, [r7, #0]
34185772:	fbb2 f3f3 	udiv	r3, r2, r3
34185776:	60fb      	str	r3, [r7, #12]
          break;
34185778:	e009      	b.n	3418578e <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418577a:	f004 fe6f 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418577e:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34185780:	68fa      	ldr	r2, [r7, #12]
34185782:	683b      	ldr	r3, [r7, #0]
34185784:	fbb2 f3f3 	udiv	r3, r2, r3
34185788:	60fb      	str	r3, [r7, #12]
          break;
3418578a:	e000      	b.n	3418578e <RCC_GetSysClockFreq+0xe2>
          break;
3418578c:	bf00      	nop
      break;
3418578e:	e000      	b.n	34185792 <RCC_GetSysClockFreq+0xe6>
      break;
34185790:	bf00      	nop
  }

  return frequency;
34185792:	68fb      	ldr	r3, [r7, #12]
}
34185794:	4618      	mov	r0, r3
34185796:	3710      	adds	r7, #16
34185798:	46bd      	mov	sp, r7
3418579a:	bd80      	pop	{r7, pc}
3418579c:	03d09000 	.word	0x03d09000
341857a0:	56028000 	.word	0x56028000
341857a4:	00f42400 	.word	0x00f42400
341857a8:	003d0900 	.word	0x003d0900
341857ac:	016e3600 	.word	0x016e3600

341857b0 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
341857b0:	b580      	push	{r7, lr}
341857b2:	b088      	sub	sp, #32
341857b4:	af00      	add	r7, sp, #0
341857b6:	6078      	str	r0, [r7, #4]
341857b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
341857ba:	2300      	movs	r3, #0
341857bc:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
341857be:	687b      	ldr	r3, [r7, #4]
341857c0:	011a      	lsls	r2, r3, #4
341857c2:	4b8e      	ldr	r3, [pc, #568]	@ (341859fc <RCC_PLL_Config+0x24c>)
341857c4:	4413      	add	r3, r2
341857c6:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
341857c8:	687b      	ldr	r3, [r7, #4]
341857ca:	011a      	lsls	r2, r3, #4
341857cc:	4b8c      	ldr	r3, [pc, #560]	@ (34185a00 <RCC_PLL_Config+0x250>)
341857ce:	4413      	add	r3, r2
341857d0:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
341857d2:	687b      	ldr	r3, [r7, #4]
341857d4:	011a      	lsls	r2, r3, #4
341857d6:	4b8b      	ldr	r3, [pc, #556]	@ (34185a04 <RCC_PLL_Config+0x254>)
341857d8:	4413      	add	r3, r2
341857da:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
341857dc:	683b      	ldr	r3, [r7, #0]
341857de:	681b      	ldr	r3, [r3, #0]
341857e0:	2b02      	cmp	r3, #2
341857e2:	f040 8091 	bne.w	34185908 <RCC_PLL_Config+0x158>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
341857e6:	4a88      	ldr	r2, [pc, #544]	@ (34185a08 <RCC_PLL_Config+0x258>)
341857e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
341857ec:	687b      	ldr	r3, [r7, #4]
341857ee:	fa01 f303 	lsl.w	r3, r1, r3
341857f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
341857f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341857f8:	f7fc ff84 	bl	34182704 <HAL_GetTick>
341857fc:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341857fe:	e008      	b.n	34185812 <RCC_PLL_Config+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34185800:	f7fc ff80 	bl	34182704 <HAL_GetTick>
34185804:	4602      	mov	r2, r0
34185806:	68fb      	ldr	r3, [r7, #12]
34185808:	1ad3      	subs	r3, r2, r3
3418580a:	2b01      	cmp	r3, #1
3418580c:	d901      	bls.n	34185812 <RCC_PLL_Config+0x62>
      {
        return HAL_TIMEOUT;
3418580e:	2303      	movs	r3, #3
34185810:	e0f0      	b.n	341859f4 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34185812:	4b7d      	ldr	r3, [pc, #500]	@ (34185a08 <RCC_PLL_Config+0x258>)
34185814:	685a      	ldr	r2, [r3, #4]
34185816:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418581a:	687b      	ldr	r3, [r7, #4]
3418581c:	fa01 f303 	lsl.w	r3, r1, r3
34185820:	401a      	ands	r2, r3
34185822:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185826:	687b      	ldr	r3, [r7, #4]
34185828:	fa01 f303 	lsl.w	r3, r1, r3
3418582c:	429a      	cmp	r2, r3
3418582e:	d0e7      	beq.n	34185800 <RCC_PLL_Config+0x50>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34185830:	693b      	ldr	r3, [r7, #16]
34185832:	681b      	ldr	r3, [r3, #0]
34185834:	f043 0204 	orr.w	r2, r3, #4
34185838:	693b      	ldr	r3, [r7, #16]
3418583a:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
3418583c:	69bb      	ldr	r3, [r7, #24]
3418583e:	681b      	ldr	r3, [r3, #0]
34185840:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34185844:	69bb      	ldr	r3, [r7, #24]
34185846:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
34185848:	69bb      	ldr	r3, [r7, #24]
3418584a:	681a      	ldr	r2, [r3, #0]
3418584c:	4b6f      	ldr	r3, [pc, #444]	@ (34185a0c <RCC_PLL_Config+0x25c>)
3418584e:	4013      	ands	r3, r2
34185850:	683a      	ldr	r2, [r7, #0]
34185852:	6851      	ldr	r1, [r2, #4]
34185854:	683a      	ldr	r2, [r7, #0]
34185856:	6892      	ldr	r2, [r2, #8]
34185858:	0512      	lsls	r2, r2, #20
3418585a:	4311      	orrs	r1, r2
3418585c:	683a      	ldr	r2, [r7, #0]
3418585e:	6912      	ldr	r2, [r2, #16]
34185860:	0212      	lsls	r2, r2, #8
34185862:	430a      	orrs	r2, r1
34185864:	431a      	orrs	r2, r3
34185866:	69bb      	ldr	r3, [r7, #24]
34185868:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
3418586a:	693b      	ldr	r3, [r7, #16]
3418586c:	681b      	ldr	r3, [r3, #0]
3418586e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34185872:	683b      	ldr	r3, [r7, #0]
34185874:	695b      	ldr	r3, [r3, #20]
34185876:	06d9      	lsls	r1, r3, #27
34185878:	683b      	ldr	r3, [r7, #0]
3418587a:	699b      	ldr	r3, [r3, #24]
3418587c:	061b      	lsls	r3, r3, #24
3418587e:	430b      	orrs	r3, r1
34185880:	431a      	orrs	r2, r3
34185882:	693b      	ldr	r3, [r7, #16]
34185884:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
34185886:	697b      	ldr	r3, [r7, #20]
34185888:	681b      	ldr	r3, [r3, #0]
3418588a:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
3418588e:	683b      	ldr	r3, [r7, #0]
34185890:	68db      	ldr	r3, [r3, #12]
34185892:	431a      	orrs	r2, r3
34185894:	697b      	ldr	r3, [r7, #20]
34185896:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
34185898:	693b      	ldr	r3, [r7, #16]
3418589a:	681b      	ldr	r3, [r3, #0]
3418589c:	f023 0208 	bic.w	r2, r3, #8
341858a0:	693b      	ldr	r3, [r7, #16]
341858a2:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
341858a4:	683b      	ldr	r3, [r7, #0]
341858a6:	68db      	ldr	r3, [r3, #12]
341858a8:	2b00      	cmp	r3, #0
341858aa:	d005      	beq.n	341858b8 <RCC_PLL_Config+0x108>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
341858ac:	693b      	ldr	r3, [r7, #16]
341858ae:	681b      	ldr	r3, [r3, #0]
341858b0:	f043 020a 	orr.w	r2, r3, #10
341858b4:	693b      	ldr	r3, [r7, #16]
341858b6:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
341858b8:	693b      	ldr	r3, [r7, #16]
341858ba:	681b      	ldr	r3, [r3, #0]
341858bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
341858c0:	f043 0301 	orr.w	r3, r3, #1
341858c4:	693a      	ldr	r2, [r7, #16]
341858c6:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
341858c8:	4a4f      	ldr	r2, [pc, #316]	@ (34185a08 <RCC_PLL_Config+0x258>)
341858ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
341858ce:	687b      	ldr	r3, [r7, #4]
341858d0:	fa01 f303 	lsl.w	r3, r1, r3
341858d4:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341858d8:	f7fc ff14 	bl	34182704 <HAL_GetTick>
341858dc:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341858de:	e008      	b.n	341858f2 <RCC_PLL_Config+0x142>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341858e0:	f7fc ff10 	bl	34182704 <HAL_GetTick>
341858e4:	4602      	mov	r2, r0
341858e6:	68fb      	ldr	r3, [r7, #12]
341858e8:	1ad3      	subs	r3, r2, r3
341858ea:	2b01      	cmp	r3, #1
341858ec:	d901      	bls.n	341858f2 <RCC_PLL_Config+0x142>
      {
        return HAL_TIMEOUT;
341858ee:	2303      	movs	r3, #3
341858f0:	e080      	b.n	341859f4 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341858f2:	4b45      	ldr	r3, [pc, #276]	@ (34185a08 <RCC_PLL_Config+0x258>)
341858f4:	685a      	ldr	r2, [r3, #4]
341858f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
341858fa:	687b      	ldr	r3, [r7, #4]
341858fc:	fa01 f303 	lsl.w	r3, r1, r3
34185900:	4013      	ands	r3, r2
34185902:	2b00      	cmp	r3, #0
34185904:	d0ec      	beq.n	341858e0 <RCC_PLL_Config+0x130>
34185906:	e074      	b.n	341859f2 <RCC_PLL_Config+0x242>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34185908:	683b      	ldr	r3, [r7, #0]
3418590a:	681b      	ldr	r3, [r3, #0]
3418590c:	2b03      	cmp	r3, #3
3418590e:	d13b      	bne.n	34185988 <RCC_PLL_Config+0x1d8>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34185910:	683b      	ldr	r3, [r7, #0]
34185912:	685b      	ldr	r3, [r3, #4]
34185914:	4618      	mov	r0, r3
34185916:	f000 f921 	bl	34185b5c <RCC_PLL_Source_IsReady>
3418591a:	4603      	mov	r3, r0
3418591c:	2b01      	cmp	r3, #1
3418591e:	d130      	bne.n	34185982 <RCC_PLL_Config+0x1d2>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34185920:	4a39      	ldr	r2, [pc, #228]	@ (34185a08 <RCC_PLL_Config+0x258>)
34185922:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185926:	687b      	ldr	r3, [r7, #4]
34185928:	fa01 f303 	lsl.w	r3, r1, r3
3418592c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34185930:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34185932:	f7fc fee7 	bl	34182704 <HAL_GetTick>
34185936:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34185938:	e008      	b.n	3418594c <RCC_PLL_Config+0x19c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3418593a:	f7fc fee3 	bl	34182704 <HAL_GetTick>
3418593e:	4602      	mov	r2, r0
34185940:	68fb      	ldr	r3, [r7, #12]
34185942:	1ad3      	subs	r3, r2, r3
34185944:	2b01      	cmp	r3, #1
34185946:	d901      	bls.n	3418594c <RCC_PLL_Config+0x19c>
        {
          return HAL_TIMEOUT;
34185948:	2303      	movs	r3, #3
3418594a:	e053      	b.n	341859f4 <RCC_PLL_Config+0x244>
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3418594c:	4b2e      	ldr	r3, [pc, #184]	@ (34185a08 <RCC_PLL_Config+0x258>)
3418594e:	685a      	ldr	r2, [r3, #4]
34185950:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185954:	687b      	ldr	r3, [r7, #4]
34185956:	fa01 f303 	lsl.w	r3, r1, r3
3418595a:	401a      	ands	r2, r3
3418595c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185960:	687b      	ldr	r3, [r7, #4]
34185962:	fa01 f303 	lsl.w	r3, r1, r3
34185966:	429a      	cmp	r2, r3
34185968:	d0e7      	beq.n	3418593a <RCC_PLL_Config+0x18a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
3418596a:	69bb      	ldr	r3, [r7, #24]
3418596c:	681b      	ldr	r3, [r3, #0]
3418596e:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34185972:	683b      	ldr	r3, [r7, #0]
34185974:	685b      	ldr	r3, [r3, #4]
34185976:	4313      	orrs	r3, r2
34185978:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418597c:	69bb      	ldr	r3, [r7, #24]
3418597e:	601a      	str	r2, [r3, #0]
34185980:	e037      	b.n	341859f2 <RCC_PLL_Config+0x242>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34185982:	2301      	movs	r3, #1
34185984:	77fb      	strb	r3, [r7, #31]
34185986:	e034      	b.n	341859f2 <RCC_PLL_Config+0x242>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
34185988:	683b      	ldr	r3, [r7, #0]
3418598a:	681b      	ldr	r3, [r3, #0]
3418598c:	2b01      	cmp	r3, #1
3418598e:	d130      	bne.n	341859f2 <RCC_PLL_Config+0x242>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34185990:	693b      	ldr	r3, [r7, #16]
34185992:	681b      	ldr	r3, [r3, #0]
34185994:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34185998:	693b      	ldr	r3, [r7, #16]
3418599a:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
3418599c:	4a1a      	ldr	r2, [pc, #104]	@ (34185a08 <RCC_PLL_Config+0x258>)
3418599e:	f44f 7180 	mov.w	r1, #256	@ 0x100
341859a2:	687b      	ldr	r3, [r7, #4]
341859a4:	fa01 f303 	lsl.w	r3, r1, r3
341859a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
341859ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341859ae:	f7fc fea9 	bl	34182704 <HAL_GetTick>
341859b2:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341859b4:	e008      	b.n	341859c8 <RCC_PLL_Config+0x218>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341859b6:	f7fc fea5 	bl	34182704 <HAL_GetTick>
341859ba:	4602      	mov	r2, r0
341859bc:	68fb      	ldr	r3, [r7, #12]
341859be:	1ad3      	subs	r3, r2, r3
341859c0:	2b01      	cmp	r3, #1
341859c2:	d901      	bls.n	341859c8 <RCC_PLL_Config+0x218>
      {
        return HAL_TIMEOUT;
341859c4:	2303      	movs	r3, #3
341859c6:	e015      	b.n	341859f4 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341859c8:	4b0f      	ldr	r3, [pc, #60]	@ (34185a08 <RCC_PLL_Config+0x258>)
341859ca:	685a      	ldr	r2, [r3, #4]
341859cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
341859d0:	687b      	ldr	r3, [r7, #4]
341859d2:	fa01 f303 	lsl.w	r3, r1, r3
341859d6:	401a      	ands	r2, r3
341859d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
341859dc:	687b      	ldr	r3, [r7, #4]
341859de:	fa01 f303 	lsl.w	r3, r1, r3
341859e2:	429a      	cmp	r2, r3
341859e4:	d0e7      	beq.n	341859b6 <RCC_PLL_Config+0x206>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
341859e6:	69bb      	ldr	r3, [r7, #24]
341859e8:	681b      	ldr	r3, [r3, #0]
341859ea:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
341859ee:	69bb      	ldr	r3, [r7, #24]
341859f0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
341859f2:	7ffb      	ldrb	r3, [r7, #31]
}
341859f4:	4618      	mov	r0, r3
341859f6:	3720      	adds	r7, #32
341859f8:	46bd      	mov	sp, r7
341859fa:	bd80      	pop	{r7, pc}
341859fc:	56028080 	.word	0x56028080
34185a00:	56028084 	.word	0x56028084
34185a04:	56028088 	.word	0x56028088
34185a08:	56028000 	.word	0x56028000
34185a0c:	8c0000ff 	.word	0x8c0000ff

34185a10 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
34185a10:	b580      	push	{r7, lr}
34185a12:	b084      	sub	sp, #16
34185a14:	af00      	add	r7, sp, #0
34185a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
34185a18:	2300      	movs	r3, #0
34185a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34185a1c:	4a11      	ldr	r2, [pc, #68]	@ (34185a64 <RCC_PLL_Enable+0x54>)
34185a1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185a22:	687b      	ldr	r3, [r7, #4]
34185a24:	fa01 f303 	lsl.w	r3, r1, r3
34185a28:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
34185a2c:	f7fc fe6a 	bl	34182704 <HAL_GetTick>
34185a30:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34185a32:	e008      	b.n	34185a46 <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34185a34:	f7fc fe66 	bl	34182704 <HAL_GetTick>
34185a38:	4602      	mov	r2, r0
34185a3a:	68bb      	ldr	r3, [r7, #8]
34185a3c:	1ad3      	subs	r3, r2, r3
34185a3e:	2b01      	cmp	r3, #1
34185a40:	d901      	bls.n	34185a46 <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
34185a42:	2303      	movs	r3, #3
34185a44:	e00a      	b.n	34185a5c <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34185a46:	4b07      	ldr	r3, [pc, #28]	@ (34185a64 <RCC_PLL_Enable+0x54>)
34185a48:	685a      	ldr	r2, [r3, #4]
34185a4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185a4e:	687b      	ldr	r3, [r7, #4]
34185a50:	fa01 f303 	lsl.w	r3, r1, r3
34185a54:	4013      	ands	r3, r2
34185a56:	2b00      	cmp	r3, #0
34185a58:	d0ec      	beq.n	34185a34 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
34185a5a:	7bfb      	ldrb	r3, [r7, #15]
}
34185a5c:	4618      	mov	r0, r3
34185a5e:	3710      	adds	r7, #16
34185a60:	46bd      	mov	sp, r7
34185a62:	bd80      	pop	{r7, pc}
34185a64:	56028000 	.word	0x56028000

34185a68 <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34185a68:	b480      	push	{r7}
34185a6a:	b089      	sub	sp, #36	@ 0x24
34185a6c:	af00      	add	r7, sp, #0
34185a6e:	6078      	str	r0, [r7, #4]
34185a70:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34185a72:	2300      	movs	r3, #0
34185a74:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34185a76:	687b      	ldr	r3, [r7, #4]
34185a78:	011a      	lsls	r2, r3, #4
34185a7a:	4b34      	ldr	r3, [pc, #208]	@ (34185b4c <RCC_PLL_IsNewConfig+0xe4>)
34185a7c:	4413      	add	r3, r2
34185a7e:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34185a80:	687b      	ldr	r3, [r7, #4]
34185a82:	011a      	lsls	r2, r3, #4
34185a84:	4b32      	ldr	r3, [pc, #200]	@ (34185b50 <RCC_PLL_IsNewConfig+0xe8>)
34185a86:	4413      	add	r3, r2
34185a88:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34185a8a:	687b      	ldr	r3, [r7, #4]
34185a8c:	011a      	lsls	r2, r3, #4
34185a8e:	4b31      	ldr	r3, [pc, #196]	@ (34185b54 <RCC_PLL_IsNewConfig+0xec>)
34185a90:	4413      	add	r3, r2
34185a92:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34185a94:	697b      	ldr	r3, [r7, #20]
34185a96:	681b      	ldr	r3, [r3, #0]
34185a98:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
34185a9c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
34185aa0:	683a      	ldr	r2, [r7, #0]
34185aa2:	6851      	ldr	r1, [r2, #4]
34185aa4:	683a      	ldr	r2, [r7, #0]
34185aa6:	6892      	ldr	r2, [r2, #8]
34185aa8:	0512      	lsls	r2, r2, #20
34185aaa:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34185aac:	683a      	ldr	r2, [r7, #0]
34185aae:	6912      	ldr	r2, [r2, #16]
34185ab0:	0212      	lsls	r2, r2, #8
34185ab2:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34185ab4:	4293      	cmp	r3, r2
34185ab6:	d002      	beq.n	34185abe <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
34185ab8:	2301      	movs	r3, #1
34185aba:	61fb      	str	r3, [r7, #28]
34185abc:	e03e      	b.n	34185b3c <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34185abe:	693b      	ldr	r3, [r7, #16]
34185ac0:	681b      	ldr	r3, [r3, #0]
34185ac2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
34185ac6:	683b      	ldr	r3, [r7, #0]
34185ac8:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34185aca:	429a      	cmp	r2, r3
34185acc:	d002      	beq.n	34185ad4 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
34185ace:	2301      	movs	r3, #1
34185ad0:	61fb      	str	r3, [r7, #28]
34185ad2:	e033      	b.n	34185b3c <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34185ad4:	68fb      	ldr	r3, [r7, #12]
34185ad6:	681b      	ldr	r3, [r3, #0]
34185ad8:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34185adc:	683b      	ldr	r3, [r7, #0]
34185ade:	695b      	ldr	r3, [r3, #20]
34185ae0:	06d9      	lsls	r1, r3, #27
34185ae2:	683b      	ldr	r3, [r7, #0]
34185ae4:	699b      	ldr	r3, [r3, #24]
34185ae6:	061b      	lsls	r3, r3, #24
34185ae8:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34185aea:	429a      	cmp	r2, r3
34185aec:	d002      	beq.n	34185af4 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
34185aee:	2301      	movs	r3, #1
34185af0:	61fb      	str	r3, [r7, #28]
34185af2:	e023      	b.n	34185b3c <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34185af4:	4b18      	ldr	r3, [pc, #96]	@ (34185b58 <RCC_PLL_IsNewConfig+0xf0>)
34185af6:	685a      	ldr	r2, [r3, #4]
34185af8:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185afc:	687b      	ldr	r3, [r7, #4]
34185afe:	fa01 f303 	lsl.w	r3, r1, r3
34185b02:	401a      	ands	r2, r3
34185b04:	f44f 7180 	mov.w	r1, #256	@ 0x100
34185b08:	687b      	ldr	r3, [r7, #4]
34185b0a:	fa01 f303 	lsl.w	r3, r1, r3
34185b0e:	429a      	cmp	r2, r3
34185b10:	d102      	bne.n	34185b18 <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
34185b12:	2302      	movs	r3, #2
34185b14:	61bb      	str	r3, [r7, #24]
34185b16:	e00a      	b.n	34185b2e <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
34185b18:	697b      	ldr	r3, [r7, #20]
34185b1a:	681b      	ldr	r3, [r3, #0]
34185b1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34185b20:	2b00      	cmp	r3, #0
34185b22:	d002      	beq.n	34185b2a <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
34185b24:	2303      	movs	r3, #3
34185b26:	61bb      	str	r3, [r7, #24]
34185b28:	e001      	b.n	34185b2e <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
34185b2a:	2301      	movs	r3, #1
34185b2c:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
34185b2e:	683b      	ldr	r3, [r7, #0]
34185b30:	681b      	ldr	r3, [r3, #0]
34185b32:	69ba      	ldr	r2, [r7, #24]
34185b34:	429a      	cmp	r2, r3
34185b36:	d001      	beq.n	34185b3c <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
34185b38:	2301      	movs	r3, #1
34185b3a:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
34185b3c:	69fb      	ldr	r3, [r7, #28]
}
34185b3e:	4618      	mov	r0, r3
34185b40:	3724      	adds	r7, #36	@ 0x24
34185b42:	46bd      	mov	sp, r7
34185b44:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b48:	4770      	bx	lr
34185b4a:	bf00      	nop
34185b4c:	56028080 	.word	0x56028080
34185b50:	56028084 	.word	0x56028084
34185b54:	56028088 	.word	0x56028088
34185b58:	56028000 	.word	0x56028000

34185b5c <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
34185b5c:	b580      	push	{r7, lr}
34185b5e:	b084      	sub	sp, #16
34185b60:	af00      	add	r7, sp, #0
34185b62:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34185b64:	2301      	movs	r3, #1
34185b66:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
34185b68:	687b      	ldr	r3, [r7, #4]
34185b6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185b6e:	d01b      	beq.n	34185ba8 <RCC_PLL_Source_IsReady+0x4c>
34185b70:	687b      	ldr	r3, [r7, #4]
34185b72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185b76:	d81f      	bhi.n	34185bb8 <RCC_PLL_Source_IsReady+0x5c>
34185b78:	687b      	ldr	r3, [r7, #4]
34185b7a:	2b00      	cmp	r3, #0
34185b7c:	d004      	beq.n	34185b88 <RCC_PLL_Source_IsReady+0x2c>
34185b7e:	687b      	ldr	r3, [r7, #4]
34185b80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185b84:	d008      	beq.n	34185b98 <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
34185b86:	e017      	b.n	34185bb8 <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
34185b88:	f7fe fc6a 	bl	34184460 <LL_RCC_HSI_IsReady>
34185b8c:	4603      	mov	r3, r0
34185b8e:	2b00      	cmp	r3, #0
34185b90:	d114      	bne.n	34185bbc <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34185b92:	2300      	movs	r3, #0
34185b94:	60fb      	str	r3, [r7, #12]
      break;
34185b96:	e011      	b.n	34185bbc <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
34185b98:	f7fe fcca 	bl	34184530 <LL_RCC_MSI_IsReady>
34185b9c:	4603      	mov	r3, r0
34185b9e:	2b00      	cmp	r3, #0
34185ba0:	d10e      	bne.n	34185bc0 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
34185ba2:	2300      	movs	r3, #0
34185ba4:	60fb      	str	r3, [r7, #12]
      break;
34185ba6:	e00b      	b.n	34185bc0 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
34185ba8:	f7fe fc2a 	bl	34184400 <LL_RCC_HSE_IsReady>
34185bac:	4603      	mov	r3, r0
34185bae:	2b00      	cmp	r3, #0
34185bb0:	d108      	bne.n	34185bc4 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
34185bb2:	2300      	movs	r3, #0
34185bb4:	60fb      	str	r3, [r7, #12]
      break;
34185bb6:	e005      	b.n	34185bc4 <RCC_PLL_Source_IsReady+0x68>
      break;
34185bb8:	bf00      	nop
34185bba:	e004      	b.n	34185bc6 <RCC_PLL_Source_IsReady+0x6a>
      break;
34185bbc:	bf00      	nop
34185bbe:	e002      	b.n	34185bc6 <RCC_PLL_Source_IsReady+0x6a>
      break;
34185bc0:	bf00      	nop
34185bc2:	e000      	b.n	34185bc6 <RCC_PLL_Source_IsReady+0x6a>
      break;
34185bc4:	bf00      	nop
  }

  return ret;
34185bc6:	68fb      	ldr	r3, [r7, #12]
}
34185bc8:	4618      	mov	r0, r3
34185bca:	3710      	adds	r7, #16
34185bcc:	46bd      	mov	sp, r7
34185bce:	bd80      	pop	{r7, pc}

34185bd0 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
34185bd0:	b580      	push	{r7, lr}
34185bd2:	b084      	sub	sp, #16
34185bd4:	af00      	add	r7, sp, #0
34185bd6:	6078      	str	r0, [r7, #4]
34185bd8:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
34185bda:	2301      	movs	r3, #1
34185bdc:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
34185bde:	687b      	ldr	r3, [r7, #4]
34185be0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185be4:	d03a      	beq.n	34185c5c <RCC_IC_CheckPLLSources+0x8c>
34185be6:	687b      	ldr	r3, [r7, #4]
34185be8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185bec:	d843      	bhi.n	34185c76 <RCC_IC_CheckPLLSources+0xa6>
34185bee:	687b      	ldr	r3, [r7, #4]
34185bf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185bf4:	d025      	beq.n	34185c42 <RCC_IC_CheckPLLSources+0x72>
34185bf6:	687b      	ldr	r3, [r7, #4]
34185bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185bfc:	d83b      	bhi.n	34185c76 <RCC_IC_CheckPLLSources+0xa6>
34185bfe:	687b      	ldr	r3, [r7, #4]
34185c00:	2b00      	cmp	r3, #0
34185c02:	d004      	beq.n	34185c0e <RCC_IC_CheckPLLSources+0x3e>
34185c04:	687b      	ldr	r3, [r7, #4]
34185c06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185c0a:	d00d      	beq.n	34185c28 <RCC_IC_CheckPLLSources+0x58>
34185c0c:	e033      	b.n	34185c76 <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34185c0e:	f7fe fd33 	bl	34184678 <LL_RCC_PLL1_IsReady>
34185c12:	4603      	mov	r3, r0
34185c14:	2b00      	cmp	r3, #0
34185c16:	d131      	bne.n	34185c7c <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34185c18:	f7fe fd42 	bl	341846a0 <LL_RCC_PLL1_IsEnabledBypass>
34185c1c:	4603      	mov	r3, r0
34185c1e:	2b00      	cmp	r3, #0
34185c20:	d12c      	bne.n	34185c7c <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
34185c22:	2300      	movs	r3, #0
34185c24:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185c26:	e029      	b.n	34185c7c <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34185c28:	f7fe fd5c 	bl	341846e4 <LL_RCC_PLL2_IsReady>
34185c2c:	4603      	mov	r3, r0
34185c2e:	2b00      	cmp	r3, #0
34185c30:	d126      	bne.n	34185c80 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34185c32:	f7fe fd6b 	bl	3418470c <LL_RCC_PLL2_IsEnabledBypass>
34185c36:	4603      	mov	r3, r0
34185c38:	2b00      	cmp	r3, #0
34185c3a:	d121      	bne.n	34185c80 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
34185c3c:	2300      	movs	r3, #0
34185c3e:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185c40:	e01e      	b.n	34185c80 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34185c42:	f7fe fd85 	bl	34184750 <LL_RCC_PLL3_IsReady>
34185c46:	4603      	mov	r3, r0
34185c48:	2b00      	cmp	r3, #0
34185c4a:	d11b      	bne.n	34185c84 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34185c4c:	f7fe fd94 	bl	34184778 <LL_RCC_PLL3_IsEnabledBypass>
34185c50:	4603      	mov	r3, r0
34185c52:	2b00      	cmp	r3, #0
34185c54:	d116      	bne.n	34185c84 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
34185c56:	2300      	movs	r3, #0
34185c58:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185c5a:	e013      	b.n	34185c84 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34185c5c:	f7fe fdae 	bl	341847bc <LL_RCC_PLL4_IsReady>
34185c60:	4603      	mov	r3, r0
34185c62:	2b00      	cmp	r3, #0
34185c64:	d110      	bne.n	34185c88 <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34185c66:	f7fe fdbd 	bl	341847e4 <LL_RCC_PLL4_IsEnabledBypass>
34185c6a:	4603      	mov	r3, r0
34185c6c:	2b00      	cmp	r3, #0
34185c6e:	d10b      	bne.n	34185c88 <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34185c70:	2300      	movs	r3, #0
34185c72:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185c74:	e008      	b.n	34185c88 <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
34185c76:	2300      	movs	r3, #0
34185c78:	60fb      	str	r3, [r7, #12]
      break;
34185c7a:	e006      	b.n	34185c8a <RCC_IC_CheckPLLSources+0xba>
      break;
34185c7c:	bf00      	nop
34185c7e:	e004      	b.n	34185c8a <RCC_IC_CheckPLLSources+0xba>
      break;
34185c80:	bf00      	nop
34185c82:	e002      	b.n	34185c8a <RCC_IC_CheckPLLSources+0xba>
      break;
34185c84:	bf00      	nop
34185c86:	e000      	b.n	34185c8a <RCC_IC_CheckPLLSources+0xba>
      break;
34185c88:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
34185c8a:	683b      	ldr	r3, [r7, #0]
34185c8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185c90:	d03a      	beq.n	34185d08 <RCC_IC_CheckPLLSources+0x138>
34185c92:	683b      	ldr	r3, [r7, #0]
34185c94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34185c98:	d843      	bhi.n	34185d22 <RCC_IC_CheckPLLSources+0x152>
34185c9a:	683b      	ldr	r3, [r7, #0]
34185c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185ca0:	d025      	beq.n	34185cee <RCC_IC_CheckPLLSources+0x11e>
34185ca2:	683b      	ldr	r3, [r7, #0]
34185ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185ca8:	d83b      	bhi.n	34185d22 <RCC_IC_CheckPLLSources+0x152>
34185caa:	683b      	ldr	r3, [r7, #0]
34185cac:	2b00      	cmp	r3, #0
34185cae:	d004      	beq.n	34185cba <RCC_IC_CheckPLLSources+0xea>
34185cb0:	683b      	ldr	r3, [r7, #0]
34185cb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185cb6:	d00d      	beq.n	34185cd4 <RCC_IC_CheckPLLSources+0x104>
34185cb8:	e033      	b.n	34185d22 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34185cba:	f7fe fcdd 	bl	34184678 <LL_RCC_PLL1_IsReady>
34185cbe:	4603      	mov	r3, r0
34185cc0:	2b00      	cmp	r3, #0
34185cc2:	d131      	bne.n	34185d28 <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34185cc4:	f7fe fcec 	bl	341846a0 <LL_RCC_PLL1_IsEnabledBypass>
34185cc8:	4603      	mov	r3, r0
34185cca:	2b00      	cmp	r3, #0
34185ccc:	d12c      	bne.n	34185d28 <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
34185cce:	2300      	movs	r3, #0
34185cd0:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185cd2:	e029      	b.n	34185d28 <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34185cd4:	f7fe fd06 	bl	341846e4 <LL_RCC_PLL2_IsReady>
34185cd8:	4603      	mov	r3, r0
34185cda:	2b00      	cmp	r3, #0
34185cdc:	d126      	bne.n	34185d2c <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34185cde:	f7fe fd15 	bl	3418470c <LL_RCC_PLL2_IsEnabledBypass>
34185ce2:	4603      	mov	r3, r0
34185ce4:	2b00      	cmp	r3, #0
34185ce6:	d121      	bne.n	34185d2c <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
34185ce8:	2300      	movs	r3, #0
34185cea:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185cec:	e01e      	b.n	34185d2c <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34185cee:	f7fe fd2f 	bl	34184750 <LL_RCC_PLL3_IsReady>
34185cf2:	4603      	mov	r3, r0
34185cf4:	2b00      	cmp	r3, #0
34185cf6:	d11b      	bne.n	34185d30 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34185cf8:	f7fe fd3e 	bl	34184778 <LL_RCC_PLL3_IsEnabledBypass>
34185cfc:	4603      	mov	r3, r0
34185cfe:	2b00      	cmp	r3, #0
34185d00:	d116      	bne.n	34185d30 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
34185d02:	2300      	movs	r3, #0
34185d04:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185d06:	e013      	b.n	34185d30 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34185d08:	f7fe fd58 	bl	341847bc <LL_RCC_PLL4_IsReady>
34185d0c:	4603      	mov	r3, r0
34185d0e:	2b00      	cmp	r3, #0
34185d10:	d110      	bne.n	34185d34 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34185d12:	f7fe fd67 	bl	341847e4 <LL_RCC_PLL4_IsEnabledBypass>
34185d16:	4603      	mov	r3, r0
34185d18:	2b00      	cmp	r3, #0
34185d1a:	d10b      	bne.n	34185d34 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
34185d1c:	2300      	movs	r3, #0
34185d1e:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34185d20:	e008      	b.n	34185d34 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
34185d22:	2300      	movs	r3, #0
34185d24:	60fb      	str	r3, [r7, #12]
      break;
34185d26:	e006      	b.n	34185d36 <RCC_IC_CheckPLLSources+0x166>
      break;
34185d28:	bf00      	nop
34185d2a:	e004      	b.n	34185d36 <RCC_IC_CheckPLLSources+0x166>
      break;
34185d2c:	bf00      	nop
34185d2e:	e002      	b.n	34185d36 <RCC_IC_CheckPLLSources+0x166>
      break;
34185d30:	bf00      	nop
34185d32:	e000      	b.n	34185d36 <RCC_IC_CheckPLLSources+0x166>
      break;
34185d34:	bf00      	nop
  }

  return ret;
34185d36:	68fb      	ldr	r3, [r7, #12]
}
34185d38:	4618      	mov	r0, r3
34185d3a:	3710      	adds	r7, #16
34185d3c:	46bd      	mov	sp, r7
34185d3e:	bd80      	pop	{r7, pc}

34185d40 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
34185d40:	b480      	push	{r7}
34185d42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34185d44:	4b05      	ldr	r3, [pc, #20]	@ (34185d5c <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
34185d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185d48:	4a04      	ldr	r2, [pc, #16]	@ (34185d5c <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
34185d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34185d4e:	6553      	str	r3, [r2, #84]	@ 0x54
}
34185d50:	bf00      	nop
34185d52:	46bd      	mov	sp, r7
34185d54:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d58:	4770      	bx	lr
34185d5a:	bf00      	nop
34185d5c:	56028000 	.word	0x56028000

34185d60 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34185d60:	b480      	push	{r7}
34185d62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34185d64:	4b05      	ldr	r3, [pc, #20]	@ (34185d7c <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
34185d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185d68:	4a04      	ldr	r2, [pc, #16]	@ (34185d7c <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
34185d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34185d6e:	6553      	str	r3, [r2, #84]	@ 0x54
}
34185d70:	bf00      	nop
34185d72:	46bd      	mov	sp, r7
34185d74:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d78:	4770      	bx	lr
34185d7a:	bf00      	nop
34185d7c:	56028000 	.word	0x56028000

34185d80 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34185d80:	b480      	push	{r7}
34185d82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34185d84:	4b06      	ldr	r3, [pc, #24]	@ (34185da0 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
34185d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34185d8c:	2b40      	cmp	r3, #64	@ 0x40
34185d8e:	d101      	bne.n	34185d94 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34185d90:	2301      	movs	r3, #1
34185d92:	e000      	b.n	34185d96 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34185d94:	2300      	movs	r3, #0
}
34185d96:	4618      	mov	r0, r3
34185d98:	46bd      	mov	sp, r7
34185d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d9e:	4770      	bx	lr
34185da0:	56028000 	.word	0x56028000

34185da4 <LL_RCC_HSE_IsReady>:
{
34185da4:	b480      	push	{r7}
34185da6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34185da8:	4b06      	ldr	r3, [pc, #24]	@ (34185dc4 <LL_RCC_HSE_IsReady+0x20>)
34185daa:	685b      	ldr	r3, [r3, #4]
34185dac:	f003 0310 	and.w	r3, r3, #16
34185db0:	2b00      	cmp	r3, #0
34185db2:	d001      	beq.n	34185db8 <LL_RCC_HSE_IsReady+0x14>
34185db4:	2301      	movs	r3, #1
34185db6:	e000      	b.n	34185dba <LL_RCC_HSE_IsReady+0x16>
34185db8:	2300      	movs	r3, #0
}
34185dba:	4618      	mov	r0, r3
34185dbc:	46bd      	mov	sp, r7
34185dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185dc2:	4770      	bx	lr
34185dc4:	56028000 	.word	0x56028000

34185dc8 <LL_RCC_HSI_IsReady>:
{
34185dc8:	b480      	push	{r7}
34185dca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34185dcc:	4b06      	ldr	r3, [pc, #24]	@ (34185de8 <LL_RCC_HSI_IsReady+0x20>)
34185dce:	685b      	ldr	r3, [r3, #4]
34185dd0:	f003 0308 	and.w	r3, r3, #8
34185dd4:	2b00      	cmp	r3, #0
34185dd6:	d001      	beq.n	34185ddc <LL_RCC_HSI_IsReady+0x14>
34185dd8:	2301      	movs	r3, #1
34185dda:	e000      	b.n	34185dde <LL_RCC_HSI_IsReady+0x16>
34185ddc:	2300      	movs	r3, #0
}
34185dde:	4618      	mov	r0, r3
34185de0:	46bd      	mov	sp, r7
34185de2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185de6:	4770      	bx	lr
34185de8:	56028000 	.word	0x56028000

34185dec <LL_RCC_HSI_GetDivider>:
{
34185dec:	b480      	push	{r7}
34185dee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34185df0:	4b04      	ldr	r3, [pc, #16]	@ (34185e04 <LL_RCC_HSI_GetDivider+0x18>)
34185df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34185df4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34185df8:	4618      	mov	r0, r3
34185dfa:	46bd      	mov	sp, r7
34185dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e00:	4770      	bx	lr
34185e02:	bf00      	nop
34185e04:	56028000 	.word	0x56028000

34185e08 <LL_RCC_MSI_IsReady>:
{
34185e08:	b480      	push	{r7}
34185e0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34185e0c:	4b06      	ldr	r3, [pc, #24]	@ (34185e28 <LL_RCC_MSI_IsReady+0x20>)
34185e0e:	685b      	ldr	r3, [r3, #4]
34185e10:	f003 0304 	and.w	r3, r3, #4
34185e14:	2b00      	cmp	r3, #0
34185e16:	d001      	beq.n	34185e1c <LL_RCC_MSI_IsReady+0x14>
34185e18:	2301      	movs	r3, #1
34185e1a:	e000      	b.n	34185e1e <LL_RCC_MSI_IsReady+0x16>
34185e1c:	2300      	movs	r3, #0
}
34185e1e:	4618      	mov	r0, r3
34185e20:	46bd      	mov	sp, r7
34185e22:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e26:	4770      	bx	lr
34185e28:	56028000 	.word	0x56028000

34185e2c <LL_RCC_MSI_GetFrequency>:
{
34185e2c:	b480      	push	{r7}
34185e2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34185e30:	4b04      	ldr	r3, [pc, #16]	@ (34185e44 <LL_RCC_MSI_GetFrequency+0x18>)
34185e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
34185e38:	4618      	mov	r0, r3
34185e3a:	46bd      	mov	sp, r7
34185e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e40:	4770      	bx	lr
34185e42:	bf00      	nop
34185e44:	56028000 	.word	0x56028000

34185e48 <LL_RCC_LSE_IsReady>:
{
34185e48:	b480      	push	{r7}
34185e4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34185e4c:	4b06      	ldr	r3, [pc, #24]	@ (34185e68 <LL_RCC_LSE_IsReady+0x20>)
34185e4e:	685b      	ldr	r3, [r3, #4]
34185e50:	f003 0302 	and.w	r3, r3, #2
34185e54:	2b00      	cmp	r3, #0
34185e56:	d001      	beq.n	34185e5c <LL_RCC_LSE_IsReady+0x14>
34185e58:	2301      	movs	r3, #1
34185e5a:	e000      	b.n	34185e5e <LL_RCC_LSE_IsReady+0x16>
34185e5c:	2300      	movs	r3, #0
}
34185e5e:	4618      	mov	r0, r3
34185e60:	46bd      	mov	sp, r7
34185e62:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e66:	4770      	bx	lr
34185e68:	56028000 	.word	0x56028000

34185e6c <LL_RCC_LSI_IsReady>:
{
34185e6c:	b480      	push	{r7}
34185e6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34185e70:	4b04      	ldr	r3, [pc, #16]	@ (34185e84 <LL_RCC_LSI_IsReady+0x18>)
34185e72:	685b      	ldr	r3, [r3, #4]
34185e74:	f003 0301 	and.w	r3, r3, #1
}
34185e78:	4618      	mov	r0, r3
34185e7a:	46bd      	mov	sp, r7
34185e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e80:	4770      	bx	lr
34185e82:	bf00      	nop
34185e84:	56028000 	.word	0x56028000

34185e88 <LL_RCC_GetAHBPrescaler>:
{
34185e88:	b480      	push	{r7}
34185e8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
34185e8c:	4b04      	ldr	r3, [pc, #16]	@ (34185ea0 <LL_RCC_GetAHBPrescaler+0x18>)
34185e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185e90:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
34185e94:	4618      	mov	r0, r3
34185e96:	46bd      	mov	sp, r7
34185e98:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e9c:	4770      	bx	lr
34185e9e:	bf00      	nop
34185ea0:	56028000 	.word	0x56028000

34185ea4 <LL_RCC_GetAPB1Prescaler>:
{
34185ea4:	b480      	push	{r7}
34185ea6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34185ea8:	4b04      	ldr	r3, [pc, #16]	@ (34185ebc <LL_RCC_GetAPB1Prescaler+0x18>)
34185eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185eac:	f003 0307 	and.w	r3, r3, #7
}
34185eb0:	4618      	mov	r0, r3
34185eb2:	46bd      	mov	sp, r7
34185eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
34185eb8:	4770      	bx	lr
34185eba:	bf00      	nop
34185ebc:	56028000 	.word	0x56028000

34185ec0 <LL_RCC_GetAPB2Prescaler>:
{
34185ec0:	b480      	push	{r7}
34185ec2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34185ec4:	4b04      	ldr	r3, [pc, #16]	@ (34185ed8 <LL_RCC_GetAPB2Prescaler+0x18>)
34185ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185ec8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34185ecc:	4618      	mov	r0, r3
34185ece:	46bd      	mov	sp, r7
34185ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ed4:	4770      	bx	lr
34185ed6:	bf00      	nop
34185ed8:	56028000 	.word	0x56028000

34185edc <LL_RCC_GetAPB4Prescaler>:
{
34185edc:	b480      	push	{r7}
34185ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
34185ee0:	4b04      	ldr	r3, [pc, #16]	@ (34185ef4 <LL_RCC_GetAPB4Prescaler+0x18>)
34185ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185ee4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
34185ee8:	4618      	mov	r0, r3
34185eea:	46bd      	mov	sp, r7
34185eec:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ef0:	4770      	bx	lr
34185ef2:	bf00      	nop
34185ef4:	56028000 	.word	0x56028000

34185ef8 <LL_RCC_GetAPB5Prescaler>:
{
34185ef8:	b480      	push	{r7}
34185efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34185efc:	4b04      	ldr	r3, [pc, #16]	@ (34185f10 <LL_RCC_GetAPB5Prescaler+0x18>)
34185efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185f00:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34185f04:	4618      	mov	r0, r3
34185f06:	46bd      	mov	sp, r7
34185f08:	f85d 7b04 	ldr.w	r7, [sp], #4
34185f0c:	4770      	bx	lr
34185f0e:	bf00      	nop
34185f10:	56028000 	.word	0x56028000

34185f14 <LL_RCC_SetClockSource>:
{
34185f14:	b480      	push	{r7}
34185f16:	b085      	sub	sp, #20
34185f18:	af00      	add	r7, sp, #0
34185f1a:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34185f1c:	687b      	ldr	r3, [r7, #4]
34185f1e:	b2da      	uxtb	r2, r3
34185f20:	4b10      	ldr	r3, [pc, #64]	@ (34185f64 <LL_RCC_SetClockSource+0x50>)
34185f22:	4413      	add	r3, r2
34185f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
34185f26:	68fb      	ldr	r3, [r7, #12]
34185f28:	681a      	ldr	r2, [r3, #0]
34185f2a:	687b      	ldr	r3, [r7, #4]
34185f2c:	0e19      	lsrs	r1, r3, #24
34185f2e:	687b      	ldr	r3, [r7, #4]
34185f30:	0a1b      	lsrs	r3, r3, #8
34185f32:	f003 031f 	and.w	r3, r3, #31
34185f36:	fa01 f303 	lsl.w	r3, r1, r3
34185f3a:	43db      	mvns	r3, r3
34185f3c:	401a      	ands	r2, r3
34185f3e:	687b      	ldr	r3, [r7, #4]
34185f40:	0c1b      	lsrs	r3, r3, #16
34185f42:	b2d9      	uxtb	r1, r3
34185f44:	687b      	ldr	r3, [r7, #4]
34185f46:	0a1b      	lsrs	r3, r3, #8
34185f48:	f003 031f 	and.w	r3, r3, #31
34185f4c:	fa01 f303 	lsl.w	r3, r1, r3
34185f50:	431a      	orrs	r2, r3
34185f52:	68fb      	ldr	r3, [r7, #12]
34185f54:	601a      	str	r2, [r3, #0]
}
34185f56:	bf00      	nop
34185f58:	3714      	adds	r7, #20
34185f5a:	46bd      	mov	sp, r7
34185f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185f60:	4770      	bx	lr
34185f62:	bf00      	nop
34185f64:	56028144 	.word	0x56028144

34185f68 <LL_RCC_GetADCPrescaler>:
{
34185f68:	b480      	push	{r7}
34185f6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34185f6c:	4b04      	ldr	r3, [pc, #16]	@ (34185f80 <LL_RCC_GetADCPrescaler+0x18>)
34185f6e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34185f72:	0a1b      	lsrs	r3, r3, #8
34185f74:	b2db      	uxtb	r3, r3
}
34185f76:	4618      	mov	r0, r3
34185f78:	46bd      	mov	sp, r7
34185f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185f7e:	4770      	bx	lr
34185f80:	56028000 	.word	0x56028000

34185f84 <LL_RCC_SetADFClockSource>:
{
34185f84:	b480      	push	{r7}
34185f86:	b083      	sub	sp, #12
34185f88:	af00      	add	r7, sp, #0
34185f8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
34185f8c:	4b07      	ldr	r3, [pc, #28]	@ (34185fac <LL_RCC_SetADFClockSource+0x28>)
34185f8e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34185f92:	f023 0207 	bic.w	r2, r3, #7
34185f96:	4905      	ldr	r1, [pc, #20]	@ (34185fac <LL_RCC_SetADFClockSource+0x28>)
34185f98:	687b      	ldr	r3, [r7, #4]
34185f9a:	4313      	orrs	r3, r2
34185f9c:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34185fa0:	bf00      	nop
34185fa2:	370c      	adds	r7, #12
34185fa4:	46bd      	mov	sp, r7
34185fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
34185faa:	4770      	bx	lr
34185fac:	56028000 	.word	0x56028000

34185fb0 <LL_RCC_SetCLKPClockSource>:
{
34185fb0:	b480      	push	{r7}
34185fb2:	b083      	sub	sp, #12
34185fb4:	af00      	add	r7, sp, #0
34185fb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
34185fb8:	4b07      	ldr	r3, [pc, #28]	@ (34185fd8 <LL_RCC_SetCLKPClockSource+0x28>)
34185fba:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34185fbe:	f023 0207 	bic.w	r2, r3, #7
34185fc2:	4905      	ldr	r1, [pc, #20]	@ (34185fd8 <LL_RCC_SetCLKPClockSource+0x28>)
34185fc4:	687b      	ldr	r3, [r7, #4]
34185fc6:	4313      	orrs	r3, r2
34185fc8:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34185fcc:	bf00      	nop
34185fce:	370c      	adds	r7, #12
34185fd0:	46bd      	mov	sp, r7
34185fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185fd6:	4770      	bx	lr
34185fd8:	56028000 	.word	0x56028000

34185fdc <LL_RCC_SetDCMIPPClockSource>:
{
34185fdc:	b480      	push	{r7}
34185fde:	b083      	sub	sp, #12
34185fe0:	af00      	add	r7, sp, #0
34185fe2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
34185fe4:	4b07      	ldr	r3, [pc, #28]	@ (34186004 <LL_RCC_SetDCMIPPClockSource+0x28>)
34185fe6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34185fea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34185fee:	4905      	ldr	r1, [pc, #20]	@ (34186004 <LL_RCC_SetDCMIPPClockSource+0x28>)
34185ff0:	687b      	ldr	r3, [r7, #4]
34185ff2:	4313      	orrs	r3, r2
34185ff4:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34185ff8:	bf00      	nop
34185ffa:	370c      	adds	r7, #12
34185ffc:	46bd      	mov	sp, r7
34185ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
34186002:	4770      	bx	lr
34186004:	56028000 	.word	0x56028000

34186008 <LL_RCC_SetETHClockSource>:
{
34186008:	b480      	push	{r7}
3418600a:	b083      	sub	sp, #12
3418600c:	af00      	add	r7, sp, #0
3418600e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34186010:	4b07      	ldr	r3, [pc, #28]	@ (34186030 <LL_RCC_SetETHClockSource+0x28>)
34186012:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34186016:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
3418601a:	4905      	ldr	r1, [pc, #20]	@ (34186030 <LL_RCC_SetETHClockSource+0x28>)
3418601c:	687b      	ldr	r3, [r7, #4]
3418601e:	4313      	orrs	r3, r2
34186020:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34186024:	bf00      	nop
34186026:	370c      	adds	r7, #12
34186028:	46bd      	mov	sp, r7
3418602a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418602e:	4770      	bx	lr
34186030:	56028000 	.word	0x56028000

34186034 <LL_RCC_SetETHPHYInterface>:
{
34186034:	b480      	push	{r7}
34186036:	b083      	sub	sp, #12
34186038:	af00      	add	r7, sp, #0
3418603a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
3418603c:	4b07      	ldr	r3, [pc, #28]	@ (3418605c <LL_RCC_SetETHPHYInterface+0x28>)
3418603e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34186042:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34186046:	4905      	ldr	r1, [pc, #20]	@ (3418605c <LL_RCC_SetETHPHYInterface+0x28>)
34186048:	687b      	ldr	r3, [r7, #4]
3418604a:	4313      	orrs	r3, r2
3418604c:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34186050:	bf00      	nop
34186052:	370c      	adds	r7, #12
34186054:	46bd      	mov	sp, r7
34186056:	f85d 7b04 	ldr.w	r7, [sp], #4
3418605a:	4770      	bx	lr
3418605c:	56028000 	.word	0x56028000

34186060 <LL_RCC_GetETH1PTPDivider>:
{
34186060:	b480      	push	{r7}
34186062:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34186064:	4b04      	ldr	r3, [pc, #16]	@ (34186078 <LL_RCC_GetETH1PTPDivider+0x18>)
34186066:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418606a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
3418606e:	4618      	mov	r0, r3
34186070:	46bd      	mov	sp, r7
34186072:	f85d 7b04 	ldr.w	r7, [sp], #4
34186076:	4770      	bx	lr
34186078:	56028000 	.word	0x56028000

3418607c <LL_RCC_SetETHREFRXClockSource>:
{
3418607c:	b480      	push	{r7}
3418607e:	b083      	sub	sp, #12
34186080:	af00      	add	r7, sp, #0
34186082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34186084:	4b07      	ldr	r3, [pc, #28]	@ (341860a4 <LL_RCC_SetETHREFRXClockSource+0x28>)
34186086:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418608a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
3418608e:	4905      	ldr	r1, [pc, #20]	@ (341860a4 <LL_RCC_SetETHREFRXClockSource+0x28>)
34186090:	687b      	ldr	r3, [r7, #4]
34186092:	4313      	orrs	r3, r2
34186094:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34186098:	bf00      	nop
3418609a:	370c      	adds	r7, #12
3418609c:	46bd      	mov	sp, r7
3418609e:	f85d 7b04 	ldr.w	r7, [sp], #4
341860a2:	4770      	bx	lr
341860a4:	56028000 	.word	0x56028000

341860a8 <LL_RCC_SetETHREFTXClockSource>:
{
341860a8:	b480      	push	{r7}
341860aa:	b083      	sub	sp, #12
341860ac:	af00      	add	r7, sp, #0
341860ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
341860b0:	4b07      	ldr	r3, [pc, #28]	@ (341860d0 <LL_RCC_SetETHREFTXClockSource+0x28>)
341860b2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341860b6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
341860ba:	4905      	ldr	r1, [pc, #20]	@ (341860d0 <LL_RCC_SetETHREFTXClockSource+0x28>)
341860bc:	687b      	ldr	r3, [r7, #4]
341860be:	4313      	orrs	r3, r2
341860c0:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
341860c4:	bf00      	nop
341860c6:	370c      	adds	r7, #12
341860c8:	46bd      	mov	sp, r7
341860ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341860ce:	4770      	bx	lr
341860d0:	56028000 	.word	0x56028000

341860d4 <LL_RCC_SetFDCANClockSource>:
{
341860d4:	b480      	push	{r7}
341860d6:	b083      	sub	sp, #12
341860d8:	af00      	add	r7, sp, #0
341860da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
341860dc:	4b07      	ldr	r3, [pc, #28]	@ (341860fc <LL_RCC_SetFDCANClockSource+0x28>)
341860de:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341860e2:	f023 0203 	bic.w	r2, r3, #3
341860e6:	4905      	ldr	r1, [pc, #20]	@ (341860fc <LL_RCC_SetFDCANClockSource+0x28>)
341860e8:	687b      	ldr	r3, [r7, #4]
341860ea:	4313      	orrs	r3, r2
341860ec:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
341860f0:	bf00      	nop
341860f2:	370c      	adds	r7, #12
341860f4:	46bd      	mov	sp, r7
341860f6:	f85d 7b04 	ldr.w	r7, [sp], #4
341860fa:	4770      	bx	lr
341860fc:	56028000 	.word	0x56028000

34186100 <LL_RCC_SetFMCClockSource>:
{
34186100:	b480      	push	{r7}
34186102:	b083      	sub	sp, #12
34186104:	af00      	add	r7, sp, #0
34186106:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34186108:	4b07      	ldr	r3, [pc, #28]	@ (34186128 <LL_RCC_SetFMCClockSource+0x28>)
3418610a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3418610e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34186112:	4905      	ldr	r1, [pc, #20]	@ (34186128 <LL_RCC_SetFMCClockSource+0x28>)
34186114:	687b      	ldr	r3, [r7, #4]
34186116:	4313      	orrs	r3, r2
34186118:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
3418611c:	bf00      	nop
3418611e:	370c      	adds	r7, #12
34186120:	46bd      	mov	sp, r7
34186122:	f85d 7b04 	ldr.w	r7, [sp], #4
34186126:	4770      	bx	lr
34186128:	56028000 	.word	0x56028000

3418612c <LL_RCC_SetI2CClockSource>:
{
3418612c:	b580      	push	{r7, lr}
3418612e:	b082      	sub	sp, #8
34186130:	af00      	add	r7, sp, #0
34186132:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34186134:	6878      	ldr	r0, [r7, #4]
34186136:	f7ff feed 	bl	34185f14 <LL_RCC_SetClockSource>
}
3418613a:	bf00      	nop
3418613c:	3708      	adds	r7, #8
3418613e:	46bd      	mov	sp, r7
34186140:	bd80      	pop	{r7, pc}

34186142 <LL_RCC_SetI3CClockSource>:
{
34186142:	b580      	push	{r7, lr}
34186144:	b082      	sub	sp, #8
34186146:	af00      	add	r7, sp, #0
34186148:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418614a:	6878      	ldr	r0, [r7, #4]
3418614c:	f7ff fee2 	bl	34185f14 <LL_RCC_SetClockSource>
}
34186150:	bf00      	nop
34186152:	3708      	adds	r7, #8
34186154:	46bd      	mov	sp, r7
34186156:	bd80      	pop	{r7, pc}

34186158 <LL_RCC_SetLPTIMClockSource>:
{
34186158:	b580      	push	{r7, lr}
3418615a:	b082      	sub	sp, #8
3418615c:	af00      	add	r7, sp, #0
3418615e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34186160:	6878      	ldr	r0, [r7, #4]
34186162:	f7ff fed7 	bl	34185f14 <LL_RCC_SetClockSource>
}
34186166:	bf00      	nop
34186168:	3708      	adds	r7, #8
3418616a:	46bd      	mov	sp, r7
3418616c:	bd80      	pop	{r7, pc}
	...

34186170 <LL_RCC_SetLPUARTClockSource>:
{
34186170:	b480      	push	{r7}
34186172:	b083      	sub	sp, #12
34186174:	af00      	add	r7, sp, #0
34186176:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34186178:	4b07      	ldr	r3, [pc, #28]	@ (34186198 <LL_RCC_SetLPUARTClockSource+0x28>)
3418617a:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418617e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34186182:	4905      	ldr	r1, [pc, #20]	@ (34186198 <LL_RCC_SetLPUARTClockSource+0x28>)
34186184:	687b      	ldr	r3, [r7, #4]
34186186:	4313      	orrs	r3, r2
34186188:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
3418618c:	bf00      	nop
3418618e:	370c      	adds	r7, #12
34186190:	46bd      	mov	sp, r7
34186192:	f85d 7b04 	ldr.w	r7, [sp], #4
34186196:	4770      	bx	lr
34186198:	56028000 	.word	0x56028000

3418619c <LL_RCC_SetLTDCClockSource>:
{
3418619c:	b480      	push	{r7}
3418619e:	b083      	sub	sp, #12
341861a0:	af00      	add	r7, sp, #0
341861a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
341861a4:	4b07      	ldr	r3, [pc, #28]	@ (341861c4 <LL_RCC_SetLTDCClockSource+0x28>)
341861a6:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
341861aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
341861ae:	4905      	ldr	r1, [pc, #20]	@ (341861c4 <LL_RCC_SetLTDCClockSource+0x28>)
341861b0:	687b      	ldr	r3, [r7, #4]
341861b2:	4313      	orrs	r3, r2
341861b4:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
341861b8:	bf00      	nop
341861ba:	370c      	adds	r7, #12
341861bc:	46bd      	mov	sp, r7
341861be:	f85d 7b04 	ldr.w	r7, [sp], #4
341861c2:	4770      	bx	lr
341861c4:	56028000 	.word	0x56028000

341861c8 <LL_RCC_SetMDFClockSource>:
{
341861c8:	b480      	push	{r7}
341861ca:	b083      	sub	sp, #12
341861cc:	af00      	add	r7, sp, #0
341861ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
341861d0:	4b07      	ldr	r3, [pc, #28]	@ (341861f0 <LL_RCC_SetMDFClockSource+0x28>)
341861d2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
341861d6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
341861da:	4905      	ldr	r1, [pc, #20]	@ (341861f0 <LL_RCC_SetMDFClockSource+0x28>)
341861dc:	687b      	ldr	r3, [r7, #4]
341861de:	4313      	orrs	r3, r2
341861e0:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
341861e4:	bf00      	nop
341861e6:	370c      	adds	r7, #12
341861e8:	46bd      	mov	sp, r7
341861ea:	f85d 7b04 	ldr.w	r7, [sp], #4
341861ee:	4770      	bx	lr
341861f0:	56028000 	.word	0x56028000

341861f4 <LL_RCC_SetOTGPHYClockSource>:
{
341861f4:	b580      	push	{r7, lr}
341861f6:	b082      	sub	sp, #8
341861f8:	af00      	add	r7, sp, #0
341861fa:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341861fc:	6878      	ldr	r0, [r7, #4]
341861fe:	f7ff fe89 	bl	34185f14 <LL_RCC_SetClockSource>
}
34186202:	bf00      	nop
34186204:	3708      	adds	r7, #8
34186206:	46bd      	mov	sp, r7
34186208:	bd80      	pop	{r7, pc}

3418620a <LL_RCC_SetOTGPHYCKREFClockSource>:
{
3418620a:	b580      	push	{r7, lr}
3418620c:	b082      	sub	sp, #8
3418620e:	af00      	add	r7, sp, #0
34186210:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34186212:	6878      	ldr	r0, [r7, #4]
34186214:	f7ff fe7e 	bl	34185f14 <LL_RCC_SetClockSource>
}
34186218:	bf00      	nop
3418621a:	3708      	adds	r7, #8
3418621c:	46bd      	mov	sp, r7
3418621e:	bd80      	pop	{r7, pc}

34186220 <LL_RCC_SetPSSIClockSource>:
{
34186220:	b480      	push	{r7}
34186222:	b083      	sub	sp, #12
34186224:	af00      	add	r7, sp, #0
34186226:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34186228:	4b07      	ldr	r3, [pc, #28]	@ (34186248 <LL_RCC_SetPSSIClockSource+0x28>)
3418622a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418622e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34186232:	4905      	ldr	r1, [pc, #20]	@ (34186248 <LL_RCC_SetPSSIClockSource+0x28>)
34186234:	687b      	ldr	r3, [r7, #4]
34186236:	4313      	orrs	r3, r2
34186238:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
3418623c:	bf00      	nop
3418623e:	370c      	adds	r7, #12
34186240:	46bd      	mov	sp, r7
34186242:	f85d 7b04 	ldr.w	r7, [sp], #4
34186246:	4770      	bx	lr
34186248:	56028000 	.word	0x56028000

3418624c <LL_RCC_SetSAIClockSource>:
{
3418624c:	b580      	push	{r7, lr}
3418624e:	b082      	sub	sp, #8
34186250:	af00      	add	r7, sp, #0
34186252:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34186254:	6878      	ldr	r0, [r7, #4]
34186256:	f7ff fe5d 	bl	34185f14 <LL_RCC_SetClockSource>
}
3418625a:	bf00      	nop
3418625c:	3708      	adds	r7, #8
3418625e:	46bd      	mov	sp, r7
34186260:	bd80      	pop	{r7, pc}

34186262 <LL_RCC_SetSDMMCClockSource>:
{
34186262:	b580      	push	{r7, lr}
34186264:	b082      	sub	sp, #8
34186266:	af00      	add	r7, sp, #0
34186268:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418626a:	6878      	ldr	r0, [r7, #4]
3418626c:	f7ff fe52 	bl	34185f14 <LL_RCC_SetClockSource>
}
34186270:	bf00      	nop
34186272:	3708      	adds	r7, #8
34186274:	46bd      	mov	sp, r7
34186276:	bd80      	pop	{r7, pc}

34186278 <LL_RCC_SetSPDIFRXClockSource>:
{
34186278:	b480      	push	{r7}
3418627a:	b083      	sub	sp, #12
3418627c:	af00      	add	r7, sp, #0
3418627e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34186280:	4b07      	ldr	r3, [pc, #28]	@ (341862a0 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34186282:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34186286:	f023 0207 	bic.w	r2, r3, #7
3418628a:	4905      	ldr	r1, [pc, #20]	@ (341862a0 <LL_RCC_SetSPDIFRXClockSource+0x28>)
3418628c:	687b      	ldr	r3, [r7, #4]
3418628e:	4313      	orrs	r3, r2
34186290:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34186294:	bf00      	nop
34186296:	370c      	adds	r7, #12
34186298:	46bd      	mov	sp, r7
3418629a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418629e:	4770      	bx	lr
341862a0:	56028000 	.word	0x56028000

341862a4 <LL_RCC_SetSPIClockSource>:
{
341862a4:	b580      	push	{r7, lr}
341862a6:	b082      	sub	sp, #8
341862a8:	af00      	add	r7, sp, #0
341862aa:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341862ac:	6878      	ldr	r0, [r7, #4]
341862ae:	f7ff fe31 	bl	34185f14 <LL_RCC_SetClockSource>
}
341862b2:	bf00      	nop
341862b4:	3708      	adds	r7, #8
341862b6:	46bd      	mov	sp, r7
341862b8:	bd80      	pop	{r7, pc}

341862ba <LL_RCC_SetUSARTClockSource>:
{
341862ba:	b580      	push	{r7, lr}
341862bc:	b082      	sub	sp, #8
341862be:	af00      	add	r7, sp, #0
341862c0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341862c2:	6878      	ldr	r0, [r7, #4]
341862c4:	f7ff fe26 	bl	34185f14 <LL_RCC_SetClockSource>
}
341862c8:	bf00      	nop
341862ca:	3708      	adds	r7, #8
341862cc:	46bd      	mov	sp, r7
341862ce:	bd80      	pop	{r7, pc}

341862d0 <LL_RCC_SetXSPIClockSource>:
{
341862d0:	b580      	push	{r7, lr}
341862d2:	b082      	sub	sp, #8
341862d4:	af00      	add	r7, sp, #0
341862d6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341862d8:	6878      	ldr	r0, [r7, #4]
341862da:	f7ff fe1b 	bl	34185f14 <LL_RCC_SetClockSource>
}
341862de:	bf00      	nop
341862e0:	3708      	adds	r7, #8
341862e2:	46bd      	mov	sp, r7
341862e4:	bd80      	pop	{r7, pc}
	...

341862e8 <LL_RCC_GetClockSource>:
{
341862e8:	b480      	push	{r7}
341862ea:	b085      	sub	sp, #20
341862ec:	af00      	add	r7, sp, #0
341862ee:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
341862f0:	687b      	ldr	r3, [r7, #4]
341862f2:	b2da      	uxtb	r2, r3
341862f4:	4b0e      	ldr	r3, [pc, #56]	@ (34186330 <LL_RCC_GetClockSource+0x48>)
341862f6:	4413      	add	r3, r2
341862f8:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
341862fa:	68fb      	ldr	r3, [r7, #12]
341862fc:	681a      	ldr	r2, [r3, #0]
341862fe:	687b      	ldr	r3, [r7, #4]
34186300:	0e19      	lsrs	r1, r3, #24
34186302:	687b      	ldr	r3, [r7, #4]
34186304:	0a1b      	lsrs	r3, r3, #8
34186306:	f003 031f 	and.w	r3, r3, #31
3418630a:	fa01 f303 	lsl.w	r3, r1, r3
3418630e:	401a      	ands	r2, r3
34186310:	687b      	ldr	r3, [r7, #4]
34186312:	0a1b      	lsrs	r3, r3, #8
34186314:	f003 031f 	and.w	r3, r3, #31
34186318:	fa22 f303 	lsr.w	r3, r2, r3
3418631c:	041a      	lsls	r2, r3, #16
3418631e:	687b      	ldr	r3, [r7, #4]
34186320:	4313      	orrs	r3, r2
}
34186322:	4618      	mov	r0, r3
34186324:	3714      	adds	r7, #20
34186326:	46bd      	mov	sp, r7
34186328:	f85d 7b04 	ldr.w	r7, [sp], #4
3418632c:	4770      	bx	lr
3418632e:	bf00      	nop
34186330:	56028144 	.word	0x56028144

34186334 <LL_RCC_GetADCClockSource>:
{
34186334:	b480      	push	{r7}
34186336:	b083      	sub	sp, #12
34186338:	af00      	add	r7, sp, #0
3418633a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
3418633c:	4b05      	ldr	r3, [pc, #20]	@ (34186354 <LL_RCC_GetADCClockSource+0x20>)
3418633e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34186342:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34186346:	4618      	mov	r0, r3
34186348:	370c      	adds	r7, #12
3418634a:	46bd      	mov	sp, r7
3418634c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186350:	4770      	bx	lr
34186352:	bf00      	nop
34186354:	56028000 	.word	0x56028000

34186358 <LL_RCC_GetADFClockSource>:
{
34186358:	b480      	push	{r7}
3418635a:	b083      	sub	sp, #12
3418635c:	af00      	add	r7, sp, #0
3418635e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34186360:	4b05      	ldr	r3, [pc, #20]	@ (34186378 <LL_RCC_GetADFClockSource+0x20>)
34186362:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34186366:	f003 0307 	and.w	r3, r3, #7
}
3418636a:	4618      	mov	r0, r3
3418636c:	370c      	adds	r7, #12
3418636e:	46bd      	mov	sp, r7
34186370:	f85d 7b04 	ldr.w	r7, [sp], #4
34186374:	4770      	bx	lr
34186376:	bf00      	nop
34186378:	56028000 	.word	0x56028000

3418637c <LL_RCC_GetCLKPClockSource>:
{
3418637c:	b480      	push	{r7}
3418637e:	b083      	sub	sp, #12
34186380:	af00      	add	r7, sp, #0
34186382:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34186384:	4b05      	ldr	r3, [pc, #20]	@ (3418639c <LL_RCC_GetCLKPClockSource+0x20>)
34186386:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418638a:	f003 0307 	and.w	r3, r3, #7
}
3418638e:	4618      	mov	r0, r3
34186390:	370c      	adds	r7, #12
34186392:	46bd      	mov	sp, r7
34186394:	f85d 7b04 	ldr.w	r7, [sp], #4
34186398:	4770      	bx	lr
3418639a:	bf00      	nop
3418639c:	56028000 	.word	0x56028000

341863a0 <LL_RCC_GetDCMIPPClockSource>:
{
341863a0:	b480      	push	{r7}
341863a2:	b083      	sub	sp, #12
341863a4:	af00      	add	r7, sp, #0
341863a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
341863a8:	4b05      	ldr	r3, [pc, #20]	@ (341863c0 <LL_RCC_GetDCMIPPClockSource+0x20>)
341863aa:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341863ae:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
341863b2:	4618      	mov	r0, r3
341863b4:	370c      	adds	r7, #12
341863b6:	46bd      	mov	sp, r7
341863b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341863bc:	4770      	bx	lr
341863be:	bf00      	nop
341863c0:	56028000 	.word	0x56028000

341863c4 <LL_RCC_GetETHClockSource>:
{
341863c4:	b480      	push	{r7}
341863c6:	b083      	sub	sp, #12
341863c8:	af00      	add	r7, sp, #0
341863ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
341863cc:	4b05      	ldr	r3, [pc, #20]	@ (341863e4 <LL_RCC_GetETHClockSource+0x20>)
341863ce:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341863d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
341863d6:	4618      	mov	r0, r3
341863d8:	370c      	adds	r7, #12
341863da:	46bd      	mov	sp, r7
341863dc:	f85d 7b04 	ldr.w	r7, [sp], #4
341863e0:	4770      	bx	lr
341863e2:	bf00      	nop
341863e4:	56028000 	.word	0x56028000

341863e8 <LL_RCC_GetETHPTPClockSource>:
{
341863e8:	b480      	push	{r7}
341863ea:	b083      	sub	sp, #12
341863ec:	af00      	add	r7, sp, #0
341863ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
341863f0:	4b05      	ldr	r3, [pc, #20]	@ (34186408 <LL_RCC_GetETHPTPClockSource+0x20>)
341863f2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341863f6:	f003 0303 	and.w	r3, r3, #3
}
341863fa:	4618      	mov	r0, r3
341863fc:	370c      	adds	r7, #12
341863fe:	46bd      	mov	sp, r7
34186400:	f85d 7b04 	ldr.w	r7, [sp], #4
34186404:	4770      	bx	lr
34186406:	bf00      	nop
34186408:	56028000 	.word	0x56028000

3418640c <LL_RCC_GetFDCANClockSource>:
{
3418640c:	b480      	push	{r7}
3418640e:	b083      	sub	sp, #12
34186410:	af00      	add	r7, sp, #0
34186412:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34186414:	4b05      	ldr	r3, [pc, #20]	@ (3418642c <LL_RCC_GetFDCANClockSource+0x20>)
34186416:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3418641a:	f003 0303 	and.w	r3, r3, #3
}
3418641e:	4618      	mov	r0, r3
34186420:	370c      	adds	r7, #12
34186422:	46bd      	mov	sp, r7
34186424:	f85d 7b04 	ldr.w	r7, [sp], #4
34186428:	4770      	bx	lr
3418642a:	bf00      	nop
3418642c:	56028000 	.word	0x56028000

34186430 <LL_RCC_GetFMCClockSource>:
{
34186430:	b480      	push	{r7}
34186432:	b083      	sub	sp, #12
34186434:	af00      	add	r7, sp, #0
34186436:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34186438:	4b05      	ldr	r3, [pc, #20]	@ (34186450 <LL_RCC_GetFMCClockSource+0x20>)
3418643a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3418643e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34186442:	4618      	mov	r0, r3
34186444:	370c      	adds	r7, #12
34186446:	46bd      	mov	sp, r7
34186448:	f85d 7b04 	ldr.w	r7, [sp], #4
3418644c:	4770      	bx	lr
3418644e:	bf00      	nop
34186450:	56028000 	.word	0x56028000

34186454 <LL_RCC_GetI2CClockSource>:
{
34186454:	b580      	push	{r7, lr}
34186456:	b082      	sub	sp, #8
34186458:	af00      	add	r7, sp, #0
3418645a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418645c:	6878      	ldr	r0, [r7, #4]
3418645e:	f7ff ff43 	bl	341862e8 <LL_RCC_GetClockSource>
34186462:	4603      	mov	r3, r0
}
34186464:	4618      	mov	r0, r3
34186466:	3708      	adds	r7, #8
34186468:	46bd      	mov	sp, r7
3418646a:	bd80      	pop	{r7, pc}

3418646c <LL_RCC_GetI3CClockSource>:
{
3418646c:	b580      	push	{r7, lr}
3418646e:	b082      	sub	sp, #8
34186470:	af00      	add	r7, sp, #0
34186472:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34186474:	6878      	ldr	r0, [r7, #4]
34186476:	f7ff ff37 	bl	341862e8 <LL_RCC_GetClockSource>
3418647a:	4603      	mov	r3, r0
}
3418647c:	4618      	mov	r0, r3
3418647e:	3708      	adds	r7, #8
34186480:	46bd      	mov	sp, r7
34186482:	bd80      	pop	{r7, pc}

34186484 <LL_RCC_GetLPTIMClockSource>:
{
34186484:	b580      	push	{r7, lr}
34186486:	b082      	sub	sp, #8
34186488:	af00      	add	r7, sp, #0
3418648a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418648c:	6878      	ldr	r0, [r7, #4]
3418648e:	f7ff ff2b 	bl	341862e8 <LL_RCC_GetClockSource>
34186492:	4603      	mov	r3, r0
}
34186494:	4618      	mov	r0, r3
34186496:	3708      	adds	r7, #8
34186498:	46bd      	mov	sp, r7
3418649a:	bd80      	pop	{r7, pc}

3418649c <LL_RCC_GetLPUARTClockSource>:
{
3418649c:	b480      	push	{r7}
3418649e:	b083      	sub	sp, #12
341864a0:	af00      	add	r7, sp, #0
341864a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
341864a4:	4b05      	ldr	r3, [pc, #20]	@ (341864bc <LL_RCC_GetLPUARTClockSource+0x20>)
341864a6:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
341864aa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
341864ae:	4618      	mov	r0, r3
341864b0:	370c      	adds	r7, #12
341864b2:	46bd      	mov	sp, r7
341864b4:	f85d 7b04 	ldr.w	r7, [sp], #4
341864b8:	4770      	bx	lr
341864ba:	bf00      	nop
341864bc:	56028000 	.word	0x56028000

341864c0 <LL_RCC_GetLTDCClockSource>:
{
341864c0:	b480      	push	{r7}
341864c2:	b083      	sub	sp, #12
341864c4:	af00      	add	r7, sp, #0
341864c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
341864c8:	4b05      	ldr	r3, [pc, #20]	@ (341864e0 <LL_RCC_GetLTDCClockSource+0x20>)
341864ca:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
341864ce:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
341864d2:	4618      	mov	r0, r3
341864d4:	370c      	adds	r7, #12
341864d6:	46bd      	mov	sp, r7
341864d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341864dc:	4770      	bx	lr
341864de:	bf00      	nop
341864e0:	56028000 	.word	0x56028000

341864e4 <LL_RCC_GetMDFClockSource>:
{
341864e4:	b480      	push	{r7}
341864e6:	b083      	sub	sp, #12
341864e8:	af00      	add	r7, sp, #0
341864ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
341864ec:	4b05      	ldr	r3, [pc, #20]	@ (34186504 <LL_RCC_GetMDFClockSource+0x20>)
341864ee:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
341864f2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
341864f6:	4618      	mov	r0, r3
341864f8:	370c      	adds	r7, #12
341864fa:	46bd      	mov	sp, r7
341864fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34186500:	4770      	bx	lr
34186502:	bf00      	nop
34186504:	56028000 	.word	0x56028000

34186508 <LL_RCC_GetPSSIClockSource>:
{
34186508:	b480      	push	{r7}
3418650a:	b083      	sub	sp, #12
3418650c:	af00      	add	r7, sp, #0
3418650e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34186510:	4b05      	ldr	r3, [pc, #20]	@ (34186528 <LL_RCC_GetPSSIClockSource+0x20>)
34186512:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34186516:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
3418651a:	4618      	mov	r0, r3
3418651c:	370c      	adds	r7, #12
3418651e:	46bd      	mov	sp, r7
34186520:	f85d 7b04 	ldr.w	r7, [sp], #4
34186524:	4770      	bx	lr
34186526:	bf00      	nop
34186528:	56028000 	.word	0x56028000

3418652c <LL_RCC_GetSAIClockSource>:
{
3418652c:	b580      	push	{r7, lr}
3418652e:	b082      	sub	sp, #8
34186530:	af00      	add	r7, sp, #0
34186532:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34186534:	6878      	ldr	r0, [r7, #4]
34186536:	f7ff fed7 	bl	341862e8 <LL_RCC_GetClockSource>
3418653a:	4603      	mov	r3, r0
}
3418653c:	4618      	mov	r0, r3
3418653e:	3708      	adds	r7, #8
34186540:	46bd      	mov	sp, r7
34186542:	bd80      	pop	{r7, pc}

34186544 <LL_RCC_GetSDMMCClockSource>:
{
34186544:	b580      	push	{r7, lr}
34186546:	b082      	sub	sp, #8
34186548:	af00      	add	r7, sp, #0
3418654a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418654c:	6878      	ldr	r0, [r7, #4]
3418654e:	f7ff fecb 	bl	341862e8 <LL_RCC_GetClockSource>
34186552:	4603      	mov	r3, r0
}
34186554:	4618      	mov	r0, r3
34186556:	3708      	adds	r7, #8
34186558:	46bd      	mov	sp, r7
3418655a:	bd80      	pop	{r7, pc}

3418655c <LL_RCC_GetSPDIFRXClockSource>:
{
3418655c:	b480      	push	{r7}
3418655e:	b083      	sub	sp, #12
34186560:	af00      	add	r7, sp, #0
34186562:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34186564:	4b05      	ldr	r3, [pc, #20]	@ (3418657c <LL_RCC_GetSPDIFRXClockSource+0x20>)
34186566:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3418656a:	f003 0307 	and.w	r3, r3, #7
}
3418656e:	4618      	mov	r0, r3
34186570:	370c      	adds	r7, #12
34186572:	46bd      	mov	sp, r7
34186574:	f85d 7b04 	ldr.w	r7, [sp], #4
34186578:	4770      	bx	lr
3418657a:	bf00      	nop
3418657c:	56028000 	.word	0x56028000

34186580 <LL_RCC_GetSPIClockSource>:
{
34186580:	b580      	push	{r7, lr}
34186582:	b082      	sub	sp, #8
34186584:	af00      	add	r7, sp, #0
34186586:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34186588:	6878      	ldr	r0, [r7, #4]
3418658a:	f7ff fead 	bl	341862e8 <LL_RCC_GetClockSource>
3418658e:	4603      	mov	r3, r0
}
34186590:	4618      	mov	r0, r3
34186592:	3708      	adds	r7, #8
34186594:	46bd      	mov	sp, r7
34186596:	bd80      	pop	{r7, pc}

34186598 <LL_RCC_GetUSARTClockSource>:
{
34186598:	b580      	push	{r7, lr}
3418659a:	b082      	sub	sp, #8
3418659c:	af00      	add	r7, sp, #0
3418659e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341865a0:	6878      	ldr	r0, [r7, #4]
341865a2:	f7ff fea1 	bl	341862e8 <LL_RCC_GetClockSource>
341865a6:	4603      	mov	r3, r0
}
341865a8:	4618      	mov	r0, r3
341865aa:	3708      	adds	r7, #8
341865ac:	46bd      	mov	sp, r7
341865ae:	bd80      	pop	{r7, pc}

341865b0 <LL_RCC_GetUARTClockSource>:
{
341865b0:	b580      	push	{r7, lr}
341865b2:	b082      	sub	sp, #8
341865b4:	af00      	add	r7, sp, #0
341865b6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341865b8:	6878      	ldr	r0, [r7, #4]
341865ba:	f7ff fe95 	bl	341862e8 <LL_RCC_GetClockSource>
341865be:	4603      	mov	r3, r0
}
341865c0:	4618      	mov	r0, r3
341865c2:	3708      	adds	r7, #8
341865c4:	46bd      	mov	sp, r7
341865c6:	bd80      	pop	{r7, pc}

341865c8 <LL_RCC_GetUSBClockSource>:
{
341865c8:	b580      	push	{r7, lr}
341865ca:	b082      	sub	sp, #8
341865cc:	af00      	add	r7, sp, #0
341865ce:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341865d0:	6878      	ldr	r0, [r7, #4]
341865d2:	f7ff fe89 	bl	341862e8 <LL_RCC_GetClockSource>
341865d6:	4603      	mov	r3, r0
}
341865d8:	4618      	mov	r0, r3
341865da:	3708      	adds	r7, #8
341865dc:	46bd      	mov	sp, r7
341865de:	bd80      	pop	{r7, pc}

341865e0 <LL_RCC_GetXSPIClockSource>:
{
341865e0:	b580      	push	{r7, lr}
341865e2:	b082      	sub	sp, #8
341865e4:	af00      	add	r7, sp, #0
341865e6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341865e8:	6878      	ldr	r0, [r7, #4]
341865ea:	f7ff fe7d 	bl	341862e8 <LL_RCC_GetClockSource>
341865ee:	4603      	mov	r3, r0
}
341865f0:	4618      	mov	r0, r3
341865f2:	3708      	adds	r7, #8
341865f4:	46bd      	mov	sp, r7
341865f6:	bd80      	pop	{r7, pc}

341865f8 <LL_RCC_SetRTCClockSource>:
{
341865f8:	b480      	push	{r7}
341865fa:	b083      	sub	sp, #12
341865fc:	af00      	add	r7, sp, #0
341865fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34186600:	4b07      	ldr	r3, [pc, #28]	@ (34186620 <LL_RCC_SetRTCClockSource+0x28>)
34186602:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34186606:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
3418660a:	4905      	ldr	r1, [pc, #20]	@ (34186620 <LL_RCC_SetRTCClockSource+0x28>)
3418660c:	687b      	ldr	r3, [r7, #4]
3418660e:	4313      	orrs	r3, r2
34186610:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34186614:	bf00      	nop
34186616:	370c      	adds	r7, #12
34186618:	46bd      	mov	sp, r7
3418661a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418661e:	4770      	bx	lr
34186620:	56028000 	.word	0x56028000

34186624 <LL_RCC_GetRTCClockSource>:
{
34186624:	b480      	push	{r7}
34186626:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34186628:	4b04      	ldr	r3, [pc, #16]	@ (3418663c <LL_RCC_GetRTCClockSource+0x18>)
3418662a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418662e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
34186632:	4618      	mov	r0, r3
34186634:	46bd      	mov	sp, r7
34186636:	f85d 7b04 	ldr.w	r7, [sp], #4
3418663a:	4770      	bx	lr
3418663c:	56028000 	.word	0x56028000

34186640 <LL_RCC_SetRTC_HSEPrescaler>:
{
34186640:	b480      	push	{r7}
34186642:	b083      	sub	sp, #12
34186644:	af00      	add	r7, sp, #0
34186646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34186648:	4b07      	ldr	r3, [pc, #28]	@ (34186668 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
3418664a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418664e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34186652:	4905      	ldr	r1, [pc, #20]	@ (34186668 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34186654:	687b      	ldr	r3, [r7, #4]
34186656:	4313      	orrs	r3, r2
34186658:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
3418665c:	bf00      	nop
3418665e:	370c      	adds	r7, #12
34186660:	46bd      	mov	sp, r7
34186662:	f85d 7b04 	ldr.w	r7, [sp], #4
34186666:	4770      	bx	lr
34186668:	56028000 	.word	0x56028000

3418666c <LL_RCC_SetTIMPrescaler>:
{
3418666c:	b480      	push	{r7}
3418666e:	b083      	sub	sp, #12
34186670:	af00      	add	r7, sp, #0
34186672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34186674:	4b07      	ldr	r3, [pc, #28]	@ (34186694 <LL_RCC_SetTIMPrescaler+0x28>)
34186676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186678:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
3418667c:	687b      	ldr	r3, [r7, #4]
3418667e:	061b      	lsls	r3, r3, #24
34186680:	4904      	ldr	r1, [pc, #16]	@ (34186694 <LL_RCC_SetTIMPrescaler+0x28>)
34186682:	4313      	orrs	r3, r2
34186684:	624b      	str	r3, [r1, #36]	@ 0x24
}
34186686:	bf00      	nop
34186688:	370c      	adds	r7, #12
3418668a:	46bd      	mov	sp, r7
3418668c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186690:	4770      	bx	lr
34186692:	bf00      	nop
34186694:	56028000 	.word	0x56028000

34186698 <LL_RCC_GetTIMPrescaler>:
{
34186698:	b480      	push	{r7}
3418669a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
3418669c:	4b04      	ldr	r3, [pc, #16]	@ (341866b0 <LL_RCC_GetTIMPrescaler+0x18>)
3418669e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341866a0:	0e1b      	lsrs	r3, r3, #24
341866a2:	f003 0303 	and.w	r3, r3, #3
}
341866a6:	4618      	mov	r0, r3
341866a8:	46bd      	mov	sp, r7
341866aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341866ae:	4770      	bx	lr
341866b0:	56028000 	.word	0x56028000

341866b4 <LL_RCC_PLL1_GetSource>:
{
341866b4:	b480      	push	{r7}
341866b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
341866b8:	4b04      	ldr	r3, [pc, #16]	@ (341866cc <LL_RCC_PLL1_GetSource+0x18>)
341866ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341866be:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341866c2:	4618      	mov	r0, r3
341866c4:	46bd      	mov	sp, r7
341866c6:	f85d 7b04 	ldr.w	r7, [sp], #4
341866ca:	4770      	bx	lr
341866cc:	56028000 	.word	0x56028000

341866d0 <LL_RCC_PLL1_IsReady>:
{
341866d0:	b480      	push	{r7}
341866d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
341866d4:	4b07      	ldr	r3, [pc, #28]	@ (341866f4 <LL_RCC_PLL1_IsReady+0x24>)
341866d6:	685b      	ldr	r3, [r3, #4]
341866d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341866dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341866e0:	d101      	bne.n	341866e6 <LL_RCC_PLL1_IsReady+0x16>
341866e2:	2301      	movs	r3, #1
341866e4:	e000      	b.n	341866e8 <LL_RCC_PLL1_IsReady+0x18>
341866e6:	2300      	movs	r3, #0
}
341866e8:	4618      	mov	r0, r3
341866ea:	46bd      	mov	sp, r7
341866ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341866f0:	4770      	bx	lr
341866f2:	bf00      	nop
341866f4:	56028000 	.word	0x56028000

341866f8 <LL_RCC_PLL1_IsEnabledBypass>:
{
341866f8:	b480      	push	{r7}
341866fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
341866fc:	4b07      	ldr	r3, [pc, #28]	@ (3418671c <LL_RCC_PLL1_IsEnabledBypass+0x24>)
341866fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34186702:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34186706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418670a:	d101      	bne.n	34186710 <LL_RCC_PLL1_IsEnabledBypass+0x18>
3418670c:	2301      	movs	r3, #1
3418670e:	e000      	b.n	34186712 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34186710:	2300      	movs	r3, #0
}
34186712:	4618      	mov	r0, r3
34186714:	46bd      	mov	sp, r7
34186716:	f85d 7b04 	ldr.w	r7, [sp], #4
3418671a:	4770      	bx	lr
3418671c:	56028000 	.word	0x56028000

34186720 <LL_RCC_PLL1_GetN>:
{
34186720:	b480      	push	{r7}
34186722:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
34186724:	4b05      	ldr	r3, [pc, #20]	@ (3418673c <LL_RCC_PLL1_GetN+0x1c>)
34186726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418672a:	0a1b      	lsrs	r3, r3, #8
3418672c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34186730:	4618      	mov	r0, r3
34186732:	46bd      	mov	sp, r7
34186734:	f85d 7b04 	ldr.w	r7, [sp], #4
34186738:	4770      	bx	lr
3418673a:	bf00      	nop
3418673c:	56028000 	.word	0x56028000

34186740 <LL_RCC_PLL1_GetM>:
{
34186740:	b480      	push	{r7}
34186742:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
34186744:	4b05      	ldr	r3, [pc, #20]	@ (3418675c <LL_RCC_PLL1_GetM+0x1c>)
34186746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418674a:	0d1b      	lsrs	r3, r3, #20
3418674c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34186750:	4618      	mov	r0, r3
34186752:	46bd      	mov	sp, r7
34186754:	f85d 7b04 	ldr.w	r7, [sp], #4
34186758:	4770      	bx	lr
3418675a:	bf00      	nop
3418675c:	56028000 	.word	0x56028000

34186760 <LL_RCC_PLL1_GetP1>:
{
34186760:	b480      	push	{r7}
34186762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34186764:	4b05      	ldr	r3, [pc, #20]	@ (3418677c <LL_RCC_PLL1_GetP1+0x1c>)
34186766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418676a:	0edb      	lsrs	r3, r3, #27
3418676c:	f003 0307 	and.w	r3, r3, #7
}
34186770:	4618      	mov	r0, r3
34186772:	46bd      	mov	sp, r7
34186774:	f85d 7b04 	ldr.w	r7, [sp], #4
34186778:	4770      	bx	lr
3418677a:	bf00      	nop
3418677c:	56028000 	.word	0x56028000

34186780 <LL_RCC_PLL1_GetP2>:
{
34186780:	b480      	push	{r7}
34186782:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34186784:	4b05      	ldr	r3, [pc, #20]	@ (3418679c <LL_RCC_PLL1_GetP2+0x1c>)
34186786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418678a:	0e1b      	lsrs	r3, r3, #24
3418678c:	f003 0307 	and.w	r3, r3, #7
}
34186790:	4618      	mov	r0, r3
34186792:	46bd      	mov	sp, r7
34186794:	f85d 7b04 	ldr.w	r7, [sp], #4
34186798:	4770      	bx	lr
3418679a:	bf00      	nop
3418679c:	56028000 	.word	0x56028000

341867a0 <LL_RCC_PLL1P_IsEnabled>:
{
341867a0:	b480      	push	{r7}
341867a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
341867a4:	4b07      	ldr	r3, [pc, #28]	@ (341867c4 <LL_RCC_PLL1P_IsEnabled+0x24>)
341867a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
341867aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341867ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341867b2:	d101      	bne.n	341867b8 <LL_RCC_PLL1P_IsEnabled+0x18>
341867b4:	2301      	movs	r3, #1
341867b6:	e000      	b.n	341867ba <LL_RCC_PLL1P_IsEnabled+0x1a>
341867b8:	2300      	movs	r3, #0
}
341867ba:	4618      	mov	r0, r3
341867bc:	46bd      	mov	sp, r7
341867be:	f85d 7b04 	ldr.w	r7, [sp], #4
341867c2:	4770      	bx	lr
341867c4:	56028000 	.word	0x56028000

341867c8 <LL_RCC_PLL1_GetFRACN>:
{
341867c8:	b480      	push	{r7}
341867ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
341867cc:	4b04      	ldr	r3, [pc, #16]	@ (341867e0 <LL_RCC_PLL1_GetFRACN+0x18>)
341867ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
341867d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
341867d6:	4618      	mov	r0, r3
341867d8:	46bd      	mov	sp, r7
341867da:	f85d 7b04 	ldr.w	r7, [sp], #4
341867de:	4770      	bx	lr
341867e0:	56028000 	.word	0x56028000

341867e4 <LL_RCC_PLL2_GetSource>:
{
341867e4:	b480      	push	{r7}
341867e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
341867e8:	4b04      	ldr	r3, [pc, #16]	@ (341867fc <LL_RCC_PLL2_GetSource+0x18>)
341867ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341867ee:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341867f2:	4618      	mov	r0, r3
341867f4:	46bd      	mov	sp, r7
341867f6:	f85d 7b04 	ldr.w	r7, [sp], #4
341867fa:	4770      	bx	lr
341867fc:	56028000 	.word	0x56028000

34186800 <LL_RCC_PLL2_IsReady>:
{
34186800:	b480      	push	{r7}
34186802:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34186804:	4b07      	ldr	r3, [pc, #28]	@ (34186824 <LL_RCC_PLL2_IsReady+0x24>)
34186806:	685b      	ldr	r3, [r3, #4]
34186808:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418680c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34186810:	d101      	bne.n	34186816 <LL_RCC_PLL2_IsReady+0x16>
34186812:	2301      	movs	r3, #1
34186814:	e000      	b.n	34186818 <LL_RCC_PLL2_IsReady+0x18>
34186816:	2300      	movs	r3, #0
}
34186818:	4618      	mov	r0, r3
3418681a:	46bd      	mov	sp, r7
3418681c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186820:	4770      	bx	lr
34186822:	bf00      	nop
34186824:	56028000 	.word	0x56028000

34186828 <LL_RCC_PLL2_IsEnabledBypass>:
{
34186828:	b480      	push	{r7}
3418682a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
3418682c:	4b07      	ldr	r3, [pc, #28]	@ (3418684c <LL_RCC_PLL2_IsEnabledBypass+0x24>)
3418682e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34186832:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34186836:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418683a:	d101      	bne.n	34186840 <LL_RCC_PLL2_IsEnabledBypass+0x18>
3418683c:	2301      	movs	r3, #1
3418683e:	e000      	b.n	34186842 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34186840:	2300      	movs	r3, #0
}
34186842:	4618      	mov	r0, r3
34186844:	46bd      	mov	sp, r7
34186846:	f85d 7b04 	ldr.w	r7, [sp], #4
3418684a:	4770      	bx	lr
3418684c:	56028000 	.word	0x56028000

34186850 <LL_RCC_PLL2_GetN>:
{
34186850:	b480      	push	{r7}
34186852:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34186854:	4b05      	ldr	r3, [pc, #20]	@ (3418686c <LL_RCC_PLL2_GetN+0x1c>)
34186856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418685a:	0a1b      	lsrs	r3, r3, #8
3418685c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34186860:	4618      	mov	r0, r3
34186862:	46bd      	mov	sp, r7
34186864:	f85d 7b04 	ldr.w	r7, [sp], #4
34186868:	4770      	bx	lr
3418686a:	bf00      	nop
3418686c:	56028000 	.word	0x56028000

34186870 <LL_RCC_PLL2_GetM>:
{
34186870:	b480      	push	{r7}
34186872:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34186874:	4b05      	ldr	r3, [pc, #20]	@ (3418688c <LL_RCC_PLL2_GetM+0x1c>)
34186876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418687a:	0d1b      	lsrs	r3, r3, #20
3418687c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34186880:	4618      	mov	r0, r3
34186882:	46bd      	mov	sp, r7
34186884:	f85d 7b04 	ldr.w	r7, [sp], #4
34186888:	4770      	bx	lr
3418688a:	bf00      	nop
3418688c:	56028000 	.word	0x56028000

34186890 <LL_RCC_PLL2_GetP1>:
{
34186890:	b480      	push	{r7}
34186892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34186894:	4b05      	ldr	r3, [pc, #20]	@ (341868ac <LL_RCC_PLL2_GetP1+0x1c>)
34186896:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3418689a:	0edb      	lsrs	r3, r3, #27
3418689c:	f003 0307 	and.w	r3, r3, #7
}
341868a0:	4618      	mov	r0, r3
341868a2:	46bd      	mov	sp, r7
341868a4:	f85d 7b04 	ldr.w	r7, [sp], #4
341868a8:	4770      	bx	lr
341868aa:	bf00      	nop
341868ac:	56028000 	.word	0x56028000

341868b0 <LL_RCC_PLL2_GetP2>:
{
341868b0:	b480      	push	{r7}
341868b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
341868b4:	4b05      	ldr	r3, [pc, #20]	@ (341868cc <LL_RCC_PLL2_GetP2+0x1c>)
341868b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341868ba:	0e1b      	lsrs	r3, r3, #24
341868bc:	f003 0307 	and.w	r3, r3, #7
}
341868c0:	4618      	mov	r0, r3
341868c2:	46bd      	mov	sp, r7
341868c4:	f85d 7b04 	ldr.w	r7, [sp], #4
341868c8:	4770      	bx	lr
341868ca:	bf00      	nop
341868cc:	56028000 	.word	0x56028000

341868d0 <LL_RCC_PLL2P_IsEnabled>:
{
341868d0:	b480      	push	{r7}
341868d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
341868d4:	4b07      	ldr	r3, [pc, #28]	@ (341868f4 <LL_RCC_PLL2P_IsEnabled+0x24>)
341868d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341868da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341868de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341868e2:	d101      	bne.n	341868e8 <LL_RCC_PLL2P_IsEnabled+0x18>
341868e4:	2301      	movs	r3, #1
341868e6:	e000      	b.n	341868ea <LL_RCC_PLL2P_IsEnabled+0x1a>
341868e8:	2300      	movs	r3, #0
}
341868ea:	4618      	mov	r0, r3
341868ec:	46bd      	mov	sp, r7
341868ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341868f2:	4770      	bx	lr
341868f4:	56028000 	.word	0x56028000

341868f8 <LL_RCC_PLL2_GetFRACN>:
{
341868f8:	b480      	push	{r7}
341868fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
341868fc:	4b04      	ldr	r3, [pc, #16]	@ (34186910 <LL_RCC_PLL2_GetFRACN+0x18>)
341868fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34186902:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34186906:	4618      	mov	r0, r3
34186908:	46bd      	mov	sp, r7
3418690a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418690e:	4770      	bx	lr
34186910:	56028000 	.word	0x56028000

34186914 <LL_RCC_PLL3_GetSource>:
{
34186914:	b480      	push	{r7}
34186916:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34186918:	4b04      	ldr	r3, [pc, #16]	@ (3418692c <LL_RCC_PLL3_GetSource+0x18>)
3418691a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418691e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34186922:	4618      	mov	r0, r3
34186924:	46bd      	mov	sp, r7
34186926:	f85d 7b04 	ldr.w	r7, [sp], #4
3418692a:	4770      	bx	lr
3418692c:	56028000 	.word	0x56028000

34186930 <LL_RCC_PLL3_IsReady>:
{
34186930:	b480      	push	{r7}
34186932:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34186934:	4b07      	ldr	r3, [pc, #28]	@ (34186954 <LL_RCC_PLL3_IsReady+0x24>)
34186936:	685b      	ldr	r3, [r3, #4]
34186938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418693c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34186940:	d101      	bne.n	34186946 <LL_RCC_PLL3_IsReady+0x16>
34186942:	2301      	movs	r3, #1
34186944:	e000      	b.n	34186948 <LL_RCC_PLL3_IsReady+0x18>
34186946:	2300      	movs	r3, #0
}
34186948:	4618      	mov	r0, r3
3418694a:	46bd      	mov	sp, r7
3418694c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186950:	4770      	bx	lr
34186952:	bf00      	nop
34186954:	56028000 	.word	0x56028000

34186958 <LL_RCC_PLL3_IsEnabledBypass>:
{
34186958:	b480      	push	{r7}
3418695a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
3418695c:	4b07      	ldr	r3, [pc, #28]	@ (3418697c <LL_RCC_PLL3_IsEnabledBypass+0x24>)
3418695e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34186962:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34186966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418696a:	d101      	bne.n	34186970 <LL_RCC_PLL3_IsEnabledBypass+0x18>
3418696c:	2301      	movs	r3, #1
3418696e:	e000      	b.n	34186972 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34186970:	2300      	movs	r3, #0
}
34186972:	4618      	mov	r0, r3
34186974:	46bd      	mov	sp, r7
34186976:	f85d 7b04 	ldr.w	r7, [sp], #4
3418697a:	4770      	bx	lr
3418697c:	56028000 	.word	0x56028000

34186980 <LL_RCC_PLL3_GetN>:
{
34186980:	b480      	push	{r7}
34186982:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34186984:	4b05      	ldr	r3, [pc, #20]	@ (3418699c <LL_RCC_PLL3_GetN+0x1c>)
34186986:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418698a:	0a1b      	lsrs	r3, r3, #8
3418698c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34186990:	4618      	mov	r0, r3
34186992:	46bd      	mov	sp, r7
34186994:	f85d 7b04 	ldr.w	r7, [sp], #4
34186998:	4770      	bx	lr
3418699a:	bf00      	nop
3418699c:	56028000 	.word	0x56028000

341869a0 <LL_RCC_PLL3_GetM>:
{
341869a0:	b480      	push	{r7}
341869a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
341869a4:	4b05      	ldr	r3, [pc, #20]	@ (341869bc <LL_RCC_PLL3_GetM+0x1c>)
341869a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341869aa:	0d1b      	lsrs	r3, r3, #20
341869ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
341869b0:	4618      	mov	r0, r3
341869b2:	46bd      	mov	sp, r7
341869b4:	f85d 7b04 	ldr.w	r7, [sp], #4
341869b8:	4770      	bx	lr
341869ba:	bf00      	nop
341869bc:	56028000 	.word	0x56028000

341869c0 <LL_RCC_PLL3_GetP1>:
{
341869c0:	b480      	push	{r7}
341869c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
341869c4:	4b05      	ldr	r3, [pc, #20]	@ (341869dc <LL_RCC_PLL3_GetP1+0x1c>)
341869c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341869ca:	0edb      	lsrs	r3, r3, #27
341869cc:	f003 0307 	and.w	r3, r3, #7
}
341869d0:	4618      	mov	r0, r3
341869d2:	46bd      	mov	sp, r7
341869d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341869d8:	4770      	bx	lr
341869da:	bf00      	nop
341869dc:	56028000 	.word	0x56028000

341869e0 <LL_RCC_PLL3_GetP2>:
{
341869e0:	b480      	push	{r7}
341869e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
341869e4:	4b05      	ldr	r3, [pc, #20]	@ (341869fc <LL_RCC_PLL3_GetP2+0x1c>)
341869e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341869ea:	0e1b      	lsrs	r3, r3, #24
341869ec:	f003 0307 	and.w	r3, r3, #7
}
341869f0:	4618      	mov	r0, r3
341869f2:	46bd      	mov	sp, r7
341869f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341869f8:	4770      	bx	lr
341869fa:	bf00      	nop
341869fc:	56028000 	.word	0x56028000

34186a00 <LL_RCC_PLL3P_IsEnabled>:
{
34186a00:	b480      	push	{r7}
34186a02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34186a04:	4b07      	ldr	r3, [pc, #28]	@ (34186a24 <LL_RCC_PLL3P_IsEnabled+0x24>)
34186a06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34186a0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34186a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34186a12:	d101      	bne.n	34186a18 <LL_RCC_PLL3P_IsEnabled+0x18>
34186a14:	2301      	movs	r3, #1
34186a16:	e000      	b.n	34186a1a <LL_RCC_PLL3P_IsEnabled+0x1a>
34186a18:	2300      	movs	r3, #0
}
34186a1a:	4618      	mov	r0, r3
34186a1c:	46bd      	mov	sp, r7
34186a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
34186a22:	4770      	bx	lr
34186a24:	56028000 	.word	0x56028000

34186a28 <LL_RCC_PLL3_GetFRACN>:
{
34186a28:	b480      	push	{r7}
34186a2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
34186a2c:	4b04      	ldr	r3, [pc, #16]	@ (34186a40 <LL_RCC_PLL3_GetFRACN+0x18>)
34186a2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34186a32:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34186a36:	4618      	mov	r0, r3
34186a38:	46bd      	mov	sp, r7
34186a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186a3e:	4770      	bx	lr
34186a40:	56028000 	.word	0x56028000

34186a44 <LL_RCC_PLL4_GetSource>:
{
34186a44:	b480      	push	{r7}
34186a46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34186a48:	4b04      	ldr	r3, [pc, #16]	@ (34186a5c <LL_RCC_PLL4_GetSource+0x18>)
34186a4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34186a4e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34186a52:	4618      	mov	r0, r3
34186a54:	46bd      	mov	sp, r7
34186a56:	f85d 7b04 	ldr.w	r7, [sp], #4
34186a5a:	4770      	bx	lr
34186a5c:	56028000 	.word	0x56028000

34186a60 <LL_RCC_PLL4_IsReady>:
{
34186a60:	b480      	push	{r7}
34186a62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34186a64:	4b07      	ldr	r3, [pc, #28]	@ (34186a84 <LL_RCC_PLL4_IsReady+0x24>)
34186a66:	685b      	ldr	r3, [r3, #4]
34186a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34186a6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34186a70:	d101      	bne.n	34186a76 <LL_RCC_PLL4_IsReady+0x16>
34186a72:	2301      	movs	r3, #1
34186a74:	e000      	b.n	34186a78 <LL_RCC_PLL4_IsReady+0x18>
34186a76:	2300      	movs	r3, #0
}
34186a78:	4618      	mov	r0, r3
34186a7a:	46bd      	mov	sp, r7
34186a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186a80:	4770      	bx	lr
34186a82:	bf00      	nop
34186a84:	56028000 	.word	0x56028000

34186a88 <LL_RCC_PLL4_IsEnabledBypass>:
{
34186a88:	b480      	push	{r7}
34186a8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34186a8c:	4b07      	ldr	r3, [pc, #28]	@ (34186aac <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34186a8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34186a92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34186a96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34186a9a:	d101      	bne.n	34186aa0 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34186a9c:	2301      	movs	r3, #1
34186a9e:	e000      	b.n	34186aa2 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34186aa0:	2300      	movs	r3, #0
}
34186aa2:	4618      	mov	r0, r3
34186aa4:	46bd      	mov	sp, r7
34186aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
34186aaa:	4770      	bx	lr
34186aac:	56028000 	.word	0x56028000

34186ab0 <LL_RCC_PLL4_GetN>:
{
34186ab0:	b480      	push	{r7}
34186ab2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
34186ab4:	4b05      	ldr	r3, [pc, #20]	@ (34186acc <LL_RCC_PLL4_GetN+0x1c>)
34186ab6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34186aba:	0a1b      	lsrs	r3, r3, #8
34186abc:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34186ac0:	4618      	mov	r0, r3
34186ac2:	46bd      	mov	sp, r7
34186ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
34186ac8:	4770      	bx	lr
34186aca:	bf00      	nop
34186acc:	56028000 	.word	0x56028000

34186ad0 <LL_RCC_PLL4_GetM>:
{
34186ad0:	b480      	push	{r7}
34186ad2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
34186ad4:	4b05      	ldr	r3, [pc, #20]	@ (34186aec <LL_RCC_PLL4_GetM+0x1c>)
34186ad6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34186ada:	0d1b      	lsrs	r3, r3, #20
34186adc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34186ae0:	4618      	mov	r0, r3
34186ae2:	46bd      	mov	sp, r7
34186ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
34186ae8:	4770      	bx	lr
34186aea:	bf00      	nop
34186aec:	56028000 	.word	0x56028000

34186af0 <LL_RCC_PLL4_GetP1>:
{
34186af0:	b480      	push	{r7}
34186af2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
34186af4:	4b05      	ldr	r3, [pc, #20]	@ (34186b0c <LL_RCC_PLL4_GetP1+0x1c>)
34186af6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34186afa:	0edb      	lsrs	r3, r3, #27
34186afc:	f003 0307 	and.w	r3, r3, #7
}
34186b00:	4618      	mov	r0, r3
34186b02:	46bd      	mov	sp, r7
34186b04:	f85d 7b04 	ldr.w	r7, [sp], #4
34186b08:	4770      	bx	lr
34186b0a:	bf00      	nop
34186b0c:	56028000 	.word	0x56028000

34186b10 <LL_RCC_PLL4_GetP2>:
{
34186b10:	b480      	push	{r7}
34186b12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
34186b14:	4b05      	ldr	r3, [pc, #20]	@ (34186b2c <LL_RCC_PLL4_GetP2+0x1c>)
34186b16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34186b1a:	0e1b      	lsrs	r3, r3, #24
34186b1c:	f003 0307 	and.w	r3, r3, #7
}
34186b20:	4618      	mov	r0, r3
34186b22:	46bd      	mov	sp, r7
34186b24:	f85d 7b04 	ldr.w	r7, [sp], #4
34186b28:	4770      	bx	lr
34186b2a:	bf00      	nop
34186b2c:	56028000 	.word	0x56028000

34186b30 <LL_RCC_PLL4P_IsEnabled>:
{
34186b30:	b480      	push	{r7}
34186b32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34186b34:	4b07      	ldr	r3, [pc, #28]	@ (34186b54 <LL_RCC_PLL4P_IsEnabled+0x24>)
34186b36:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34186b3a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34186b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34186b42:	d101      	bne.n	34186b48 <LL_RCC_PLL4P_IsEnabled+0x18>
34186b44:	2301      	movs	r3, #1
34186b46:	e000      	b.n	34186b4a <LL_RCC_PLL4P_IsEnabled+0x1a>
34186b48:	2300      	movs	r3, #0
}
34186b4a:	4618      	mov	r0, r3
34186b4c:	46bd      	mov	sp, r7
34186b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
34186b52:	4770      	bx	lr
34186b54:	56028000 	.word	0x56028000

34186b58 <LL_RCC_PLL4_GetFRACN>:
{
34186b58:	b480      	push	{r7}
34186b5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
34186b5c:	4b04      	ldr	r3, [pc, #16]	@ (34186b70 <LL_RCC_PLL4_GetFRACN+0x18>)
34186b5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34186b62:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34186b66:	4618      	mov	r0, r3
34186b68:	46bd      	mov	sp, r7
34186b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186b6e:	4770      	bx	lr
34186b70:	56028000 	.word	0x56028000

34186b74 <LL_RCC_IC3_Enable>:
{
34186b74:	b480      	push	{r7}
34186b76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34186b78:	4b04      	ldr	r3, [pc, #16]	@ (34186b8c <LL_RCC_IC3_Enable+0x18>)
34186b7a:	2204      	movs	r2, #4
34186b7c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186b80:	bf00      	nop
34186b82:	46bd      	mov	sp, r7
34186b84:	f85d 7b04 	ldr.w	r7, [sp], #4
34186b88:	4770      	bx	lr
34186b8a:	bf00      	nop
34186b8c:	56028000 	.word	0x56028000

34186b90 <LL_RCC_IC3_IsEnabled>:
{
34186b90:	b480      	push	{r7}
34186b92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34186b94:	4b07      	ldr	r3, [pc, #28]	@ (34186bb4 <LL_RCC_IC3_IsEnabled+0x24>)
34186b96:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186b9a:	f003 0304 	and.w	r3, r3, #4
34186b9e:	2b04      	cmp	r3, #4
34186ba0:	d101      	bne.n	34186ba6 <LL_RCC_IC3_IsEnabled+0x16>
34186ba2:	2301      	movs	r3, #1
34186ba4:	e000      	b.n	34186ba8 <LL_RCC_IC3_IsEnabled+0x18>
34186ba6:	2300      	movs	r3, #0
}
34186ba8:	4618      	mov	r0, r3
34186baa:	46bd      	mov	sp, r7
34186bac:	f85d 7b04 	ldr.w	r7, [sp], #4
34186bb0:	4770      	bx	lr
34186bb2:	bf00      	nop
34186bb4:	56028000 	.word	0x56028000

34186bb8 <LL_RCC_IC3_GetSource>:
{
34186bb8:	b480      	push	{r7}
34186bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34186bbc:	4b04      	ldr	r3, [pc, #16]	@ (34186bd0 <LL_RCC_IC3_GetSource+0x18>)
34186bbe:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34186bc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186bc6:	4618      	mov	r0, r3
34186bc8:	46bd      	mov	sp, r7
34186bca:	f85d 7b04 	ldr.w	r7, [sp], #4
34186bce:	4770      	bx	lr
34186bd0:	56028000 	.word	0x56028000

34186bd4 <LL_RCC_IC3_GetDivider>:
{
34186bd4:	b480      	push	{r7}
34186bd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34186bd8:	4b05      	ldr	r3, [pc, #20]	@ (34186bf0 <LL_RCC_IC3_GetDivider+0x1c>)
34186bda:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34186bde:	0c1b      	lsrs	r3, r3, #16
34186be0:	b2db      	uxtb	r3, r3
34186be2:	3301      	adds	r3, #1
}
34186be4:	4618      	mov	r0, r3
34186be6:	46bd      	mov	sp, r7
34186be8:	f85d 7b04 	ldr.w	r7, [sp], #4
34186bec:	4770      	bx	lr
34186bee:	bf00      	nop
34186bf0:	56028000 	.word	0x56028000

34186bf4 <LL_RCC_IC4_Enable>:
{
34186bf4:	b480      	push	{r7}
34186bf6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34186bf8:	4b04      	ldr	r3, [pc, #16]	@ (34186c0c <LL_RCC_IC4_Enable+0x18>)
34186bfa:	2208      	movs	r2, #8
34186bfc:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186c00:	bf00      	nop
34186c02:	46bd      	mov	sp, r7
34186c04:	f85d 7b04 	ldr.w	r7, [sp], #4
34186c08:	4770      	bx	lr
34186c0a:	bf00      	nop
34186c0c:	56028000 	.word	0x56028000

34186c10 <LL_RCC_IC4_IsEnabled>:
{
34186c10:	b480      	push	{r7}
34186c12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34186c14:	4b07      	ldr	r3, [pc, #28]	@ (34186c34 <LL_RCC_IC4_IsEnabled+0x24>)
34186c16:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186c1a:	f003 0308 	and.w	r3, r3, #8
34186c1e:	2b08      	cmp	r3, #8
34186c20:	d101      	bne.n	34186c26 <LL_RCC_IC4_IsEnabled+0x16>
34186c22:	2301      	movs	r3, #1
34186c24:	e000      	b.n	34186c28 <LL_RCC_IC4_IsEnabled+0x18>
34186c26:	2300      	movs	r3, #0
}
34186c28:	4618      	mov	r0, r3
34186c2a:	46bd      	mov	sp, r7
34186c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186c30:	4770      	bx	lr
34186c32:	bf00      	nop
34186c34:	56028000 	.word	0x56028000

34186c38 <LL_RCC_IC4_GetSource>:
{
34186c38:	b480      	push	{r7}
34186c3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34186c3c:	4b04      	ldr	r3, [pc, #16]	@ (34186c50 <LL_RCC_IC4_GetSource+0x18>)
34186c3e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34186c42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186c46:	4618      	mov	r0, r3
34186c48:	46bd      	mov	sp, r7
34186c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186c4e:	4770      	bx	lr
34186c50:	56028000 	.word	0x56028000

34186c54 <LL_RCC_IC4_GetDivider>:
{
34186c54:	b480      	push	{r7}
34186c56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34186c58:	4b05      	ldr	r3, [pc, #20]	@ (34186c70 <LL_RCC_IC4_GetDivider+0x1c>)
34186c5a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34186c5e:	0c1b      	lsrs	r3, r3, #16
34186c60:	b2db      	uxtb	r3, r3
34186c62:	3301      	adds	r3, #1
}
34186c64:	4618      	mov	r0, r3
34186c66:	46bd      	mov	sp, r7
34186c68:	f85d 7b04 	ldr.w	r7, [sp], #4
34186c6c:	4770      	bx	lr
34186c6e:	bf00      	nop
34186c70:	56028000 	.word	0x56028000

34186c74 <LL_RCC_IC5_Enable>:
{
34186c74:	b480      	push	{r7}
34186c76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34186c78:	4b04      	ldr	r3, [pc, #16]	@ (34186c8c <LL_RCC_IC5_Enable+0x18>)
34186c7a:	2210      	movs	r2, #16
34186c7c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186c80:	bf00      	nop
34186c82:	46bd      	mov	sp, r7
34186c84:	f85d 7b04 	ldr.w	r7, [sp], #4
34186c88:	4770      	bx	lr
34186c8a:	bf00      	nop
34186c8c:	56028000 	.word	0x56028000

34186c90 <LL_RCC_IC5_IsEnabled>:
{
34186c90:	b480      	push	{r7}
34186c92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34186c94:	4b07      	ldr	r3, [pc, #28]	@ (34186cb4 <LL_RCC_IC5_IsEnabled+0x24>)
34186c96:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186c9a:	f003 0310 	and.w	r3, r3, #16
34186c9e:	2b10      	cmp	r3, #16
34186ca0:	d101      	bne.n	34186ca6 <LL_RCC_IC5_IsEnabled+0x16>
34186ca2:	2301      	movs	r3, #1
34186ca4:	e000      	b.n	34186ca8 <LL_RCC_IC5_IsEnabled+0x18>
34186ca6:	2300      	movs	r3, #0
}
34186ca8:	4618      	mov	r0, r3
34186caa:	46bd      	mov	sp, r7
34186cac:	f85d 7b04 	ldr.w	r7, [sp], #4
34186cb0:	4770      	bx	lr
34186cb2:	bf00      	nop
34186cb4:	56028000 	.word	0x56028000

34186cb8 <LL_RCC_IC5_GetSource>:
{
34186cb8:	b480      	push	{r7}
34186cba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34186cbc:	4b04      	ldr	r3, [pc, #16]	@ (34186cd0 <LL_RCC_IC5_GetSource+0x18>)
34186cbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34186cc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186cc6:	4618      	mov	r0, r3
34186cc8:	46bd      	mov	sp, r7
34186cca:	f85d 7b04 	ldr.w	r7, [sp], #4
34186cce:	4770      	bx	lr
34186cd0:	56028000 	.word	0x56028000

34186cd4 <LL_RCC_IC5_GetDivider>:
{
34186cd4:	b480      	push	{r7}
34186cd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
34186cd8:	4b05      	ldr	r3, [pc, #20]	@ (34186cf0 <LL_RCC_IC5_GetDivider+0x1c>)
34186cda:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34186cde:	0c1b      	lsrs	r3, r3, #16
34186ce0:	b2db      	uxtb	r3, r3
34186ce2:	3301      	adds	r3, #1
}
34186ce4:	4618      	mov	r0, r3
34186ce6:	46bd      	mov	sp, r7
34186ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
34186cec:	4770      	bx	lr
34186cee:	bf00      	nop
34186cf0:	56028000 	.word	0x56028000

34186cf4 <LL_RCC_IC7_Enable>:
{
34186cf4:	b480      	push	{r7}
34186cf6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34186cf8:	4b04      	ldr	r3, [pc, #16]	@ (34186d0c <LL_RCC_IC7_Enable+0x18>)
34186cfa:	2240      	movs	r2, #64	@ 0x40
34186cfc:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186d00:	bf00      	nop
34186d02:	46bd      	mov	sp, r7
34186d04:	f85d 7b04 	ldr.w	r7, [sp], #4
34186d08:	4770      	bx	lr
34186d0a:	bf00      	nop
34186d0c:	56028000 	.word	0x56028000

34186d10 <LL_RCC_IC7_IsEnabled>:
{
34186d10:	b480      	push	{r7}
34186d12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
34186d14:	4b07      	ldr	r3, [pc, #28]	@ (34186d34 <LL_RCC_IC7_IsEnabled+0x24>)
34186d16:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34186d1e:	2b40      	cmp	r3, #64	@ 0x40
34186d20:	d101      	bne.n	34186d26 <LL_RCC_IC7_IsEnabled+0x16>
34186d22:	2301      	movs	r3, #1
34186d24:	e000      	b.n	34186d28 <LL_RCC_IC7_IsEnabled+0x18>
34186d26:	2300      	movs	r3, #0
}
34186d28:	4618      	mov	r0, r3
34186d2a:	46bd      	mov	sp, r7
34186d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34186d30:	4770      	bx	lr
34186d32:	bf00      	nop
34186d34:	56028000 	.word	0x56028000

34186d38 <LL_RCC_IC7_GetSource>:
{
34186d38:	b480      	push	{r7}
34186d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34186d3c:	4b04      	ldr	r3, [pc, #16]	@ (34186d50 <LL_RCC_IC7_GetSource+0x18>)
34186d3e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34186d42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186d46:	4618      	mov	r0, r3
34186d48:	46bd      	mov	sp, r7
34186d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186d4e:	4770      	bx	lr
34186d50:	56028000 	.word	0x56028000

34186d54 <LL_RCC_IC7_GetDivider>:
{
34186d54:	b480      	push	{r7}
34186d56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
34186d58:	4b05      	ldr	r3, [pc, #20]	@ (34186d70 <LL_RCC_IC7_GetDivider+0x1c>)
34186d5a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34186d5e:	0c1b      	lsrs	r3, r3, #16
34186d60:	b2db      	uxtb	r3, r3
34186d62:	3301      	adds	r3, #1
}
34186d64:	4618      	mov	r0, r3
34186d66:	46bd      	mov	sp, r7
34186d68:	f85d 7b04 	ldr.w	r7, [sp], #4
34186d6c:	4770      	bx	lr
34186d6e:	bf00      	nop
34186d70:	56028000 	.word	0x56028000

34186d74 <LL_RCC_IC8_Enable>:
{
34186d74:	b480      	push	{r7}
34186d76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34186d78:	4b04      	ldr	r3, [pc, #16]	@ (34186d8c <LL_RCC_IC8_Enable+0x18>)
34186d7a:	2280      	movs	r2, #128	@ 0x80
34186d7c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186d80:	bf00      	nop
34186d82:	46bd      	mov	sp, r7
34186d84:	f85d 7b04 	ldr.w	r7, [sp], #4
34186d88:	4770      	bx	lr
34186d8a:	bf00      	nop
34186d8c:	56028000 	.word	0x56028000

34186d90 <LL_RCC_IC8_IsEnabled>:
{
34186d90:	b480      	push	{r7}
34186d92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34186d94:	4b07      	ldr	r3, [pc, #28]	@ (34186db4 <LL_RCC_IC8_IsEnabled+0x24>)
34186d96:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34186d9e:	2b80      	cmp	r3, #128	@ 0x80
34186da0:	d101      	bne.n	34186da6 <LL_RCC_IC8_IsEnabled+0x16>
34186da2:	2301      	movs	r3, #1
34186da4:	e000      	b.n	34186da8 <LL_RCC_IC8_IsEnabled+0x18>
34186da6:	2300      	movs	r3, #0
}
34186da8:	4618      	mov	r0, r3
34186daa:	46bd      	mov	sp, r7
34186dac:	f85d 7b04 	ldr.w	r7, [sp], #4
34186db0:	4770      	bx	lr
34186db2:	bf00      	nop
34186db4:	56028000 	.word	0x56028000

34186db8 <LL_RCC_IC8_GetSource>:
{
34186db8:	b480      	push	{r7}
34186dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34186dbc:	4b04      	ldr	r3, [pc, #16]	@ (34186dd0 <LL_RCC_IC8_GetSource+0x18>)
34186dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186dc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186dc6:	4618      	mov	r0, r3
34186dc8:	46bd      	mov	sp, r7
34186dca:	f85d 7b04 	ldr.w	r7, [sp], #4
34186dce:	4770      	bx	lr
34186dd0:	56028000 	.word	0x56028000

34186dd4 <LL_RCC_IC8_GetDivider>:
{
34186dd4:	b480      	push	{r7}
34186dd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
34186dd8:	4b05      	ldr	r3, [pc, #20]	@ (34186df0 <LL_RCC_IC8_GetDivider+0x1c>)
34186dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186dde:	0c1b      	lsrs	r3, r3, #16
34186de0:	b2db      	uxtb	r3, r3
34186de2:	3301      	adds	r3, #1
}
34186de4:	4618      	mov	r0, r3
34186de6:	46bd      	mov	sp, r7
34186de8:	f85d 7b04 	ldr.w	r7, [sp], #4
34186dec:	4770      	bx	lr
34186dee:	bf00      	nop
34186df0:	56028000 	.word	0x56028000

34186df4 <LL_RCC_IC9_Enable>:
{
34186df4:	b480      	push	{r7}
34186df6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34186df8:	4b04      	ldr	r3, [pc, #16]	@ (34186e0c <LL_RCC_IC9_Enable+0x18>)
34186dfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
34186dfe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186e02:	bf00      	nop
34186e04:	46bd      	mov	sp, r7
34186e06:	f85d 7b04 	ldr.w	r7, [sp], #4
34186e0a:	4770      	bx	lr
34186e0c:	56028000 	.word	0x56028000

34186e10 <LL_RCC_IC9_IsEnabled>:
{
34186e10:	b480      	push	{r7}
34186e12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
34186e14:	4b07      	ldr	r3, [pc, #28]	@ (34186e34 <LL_RCC_IC9_IsEnabled+0x24>)
34186e16:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34186e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34186e22:	d101      	bne.n	34186e28 <LL_RCC_IC9_IsEnabled+0x18>
34186e24:	2301      	movs	r3, #1
34186e26:	e000      	b.n	34186e2a <LL_RCC_IC9_IsEnabled+0x1a>
34186e28:	2300      	movs	r3, #0
}
34186e2a:	4618      	mov	r0, r3
34186e2c:	46bd      	mov	sp, r7
34186e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34186e32:	4770      	bx	lr
34186e34:	56028000 	.word	0x56028000

34186e38 <LL_RCC_IC9_GetSource>:
{
34186e38:	b480      	push	{r7}
34186e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
34186e3c:	4b04      	ldr	r3, [pc, #16]	@ (34186e50 <LL_RCC_IC9_GetSource+0x18>)
34186e3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186e42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186e46:	4618      	mov	r0, r3
34186e48:	46bd      	mov	sp, r7
34186e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186e4e:	4770      	bx	lr
34186e50:	56028000 	.word	0x56028000

34186e54 <LL_RCC_IC9_GetDivider>:
{
34186e54:	b480      	push	{r7}
34186e56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
34186e58:	4b05      	ldr	r3, [pc, #20]	@ (34186e70 <LL_RCC_IC9_GetDivider+0x1c>)
34186e5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186e5e:	0c1b      	lsrs	r3, r3, #16
34186e60:	b2db      	uxtb	r3, r3
34186e62:	3301      	adds	r3, #1
}
34186e64:	4618      	mov	r0, r3
34186e66:	46bd      	mov	sp, r7
34186e68:	f85d 7b04 	ldr.w	r7, [sp], #4
34186e6c:	4770      	bx	lr
34186e6e:	bf00      	nop
34186e70:	56028000 	.word	0x56028000

34186e74 <LL_RCC_IC10_Enable>:
{
34186e74:	b480      	push	{r7}
34186e76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
34186e78:	4b04      	ldr	r3, [pc, #16]	@ (34186e8c <LL_RCC_IC10_Enable+0x18>)
34186e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
34186e7e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186e82:	bf00      	nop
34186e84:	46bd      	mov	sp, r7
34186e86:	f85d 7b04 	ldr.w	r7, [sp], #4
34186e8a:	4770      	bx	lr
34186e8c:	56028000 	.word	0x56028000

34186e90 <LL_RCC_IC10_IsEnabled>:
{
34186e90:	b480      	push	{r7}
34186e92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34186e94:	4b07      	ldr	r3, [pc, #28]	@ (34186eb4 <LL_RCC_IC10_IsEnabled+0x24>)
34186e96:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186e9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34186e9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34186ea2:	d101      	bne.n	34186ea8 <LL_RCC_IC10_IsEnabled+0x18>
34186ea4:	2301      	movs	r3, #1
34186ea6:	e000      	b.n	34186eaa <LL_RCC_IC10_IsEnabled+0x1a>
34186ea8:	2300      	movs	r3, #0
}
34186eaa:	4618      	mov	r0, r3
34186eac:	46bd      	mov	sp, r7
34186eae:	f85d 7b04 	ldr.w	r7, [sp], #4
34186eb2:	4770      	bx	lr
34186eb4:	56028000 	.word	0x56028000

34186eb8 <LL_RCC_IC10_GetSource>:
{
34186eb8:	b480      	push	{r7}
34186eba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34186ebc:	4b04      	ldr	r3, [pc, #16]	@ (34186ed0 <LL_RCC_IC10_GetSource+0x18>)
34186ebe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186ec2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186ec6:	4618      	mov	r0, r3
34186ec8:	46bd      	mov	sp, r7
34186eca:	f85d 7b04 	ldr.w	r7, [sp], #4
34186ece:	4770      	bx	lr
34186ed0:	56028000 	.word	0x56028000

34186ed4 <LL_RCC_IC10_GetDivider>:
{
34186ed4:	b480      	push	{r7}
34186ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34186ed8:	4b05      	ldr	r3, [pc, #20]	@ (34186ef0 <LL_RCC_IC10_GetDivider+0x1c>)
34186eda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186ede:	0c1b      	lsrs	r3, r3, #16
34186ee0:	b2db      	uxtb	r3, r3
34186ee2:	3301      	adds	r3, #1
}
34186ee4:	4618      	mov	r0, r3
34186ee6:	46bd      	mov	sp, r7
34186ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
34186eec:	4770      	bx	lr
34186eee:	bf00      	nop
34186ef0:	56028000 	.word	0x56028000

34186ef4 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
34186ef4:	b480      	push	{r7}
34186ef6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
34186ef8:	4b04      	ldr	r3, [pc, #16]	@ (34186f0c <LL_RCC_IC12_Enable+0x18>)
34186efa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34186efe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186f02:	bf00      	nop
34186f04:	46bd      	mov	sp, r7
34186f06:	f85d 7b04 	ldr.w	r7, [sp], #4
34186f0a:	4770      	bx	lr
34186f0c:	56028000 	.word	0x56028000

34186f10 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
34186f10:	b480      	push	{r7}
34186f12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
34186f14:	4b07      	ldr	r3, [pc, #28]	@ (34186f34 <LL_RCC_IC12_IsEnabled+0x24>)
34186f16:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34186f1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34186f22:	d101      	bne.n	34186f28 <LL_RCC_IC12_IsEnabled+0x18>
34186f24:	2301      	movs	r3, #1
34186f26:	e000      	b.n	34186f2a <LL_RCC_IC12_IsEnabled+0x1a>
34186f28:	2300      	movs	r3, #0
}
34186f2a:	4618      	mov	r0, r3
34186f2c:	46bd      	mov	sp, r7
34186f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34186f32:	4770      	bx	lr
34186f34:	56028000 	.word	0x56028000

34186f38 <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
34186f38:	b480      	push	{r7}
34186f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
34186f3c:	4b04      	ldr	r3, [pc, #16]	@ (34186f50 <LL_RCC_IC12_GetSource+0x18>)
34186f3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34186f42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186f46:	4618      	mov	r0, r3
34186f48:	46bd      	mov	sp, r7
34186f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34186f4e:	4770      	bx	lr
34186f50:	56028000 	.word	0x56028000

34186f54 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
34186f54:	b480      	push	{r7}
34186f56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
34186f58:	4b05      	ldr	r3, [pc, #20]	@ (34186f70 <LL_RCC_IC12_GetDivider+0x1c>)
34186f5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34186f5e:	0c1b      	lsrs	r3, r3, #16
34186f60:	b2db      	uxtb	r3, r3
34186f62:	3301      	adds	r3, #1
}
34186f64:	4618      	mov	r0, r3
34186f66:	46bd      	mov	sp, r7
34186f68:	f85d 7b04 	ldr.w	r7, [sp], #4
34186f6c:	4770      	bx	lr
34186f6e:	bf00      	nop
34186f70:	56028000 	.word	0x56028000

34186f74 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34186f74:	b480      	push	{r7}
34186f76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
34186f78:	4b04      	ldr	r3, [pc, #16]	@ (34186f8c <LL_RCC_IC13_Enable+0x18>)
34186f7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34186f7e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34186f82:	bf00      	nop
34186f84:	46bd      	mov	sp, r7
34186f86:	f85d 7b04 	ldr.w	r7, [sp], #4
34186f8a:	4770      	bx	lr
34186f8c:	56028000 	.word	0x56028000

34186f90 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
34186f90:	b480      	push	{r7}
34186f92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34186f94:	4b07      	ldr	r3, [pc, #28]	@ (34186fb4 <LL_RCC_IC13_IsEnabled+0x24>)
34186f96:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34186f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34186f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34186fa2:	d101      	bne.n	34186fa8 <LL_RCC_IC13_IsEnabled+0x18>
34186fa4:	2301      	movs	r3, #1
34186fa6:	e000      	b.n	34186faa <LL_RCC_IC13_IsEnabled+0x1a>
34186fa8:	2300      	movs	r3, #0
}
34186faa:	4618      	mov	r0, r3
34186fac:	46bd      	mov	sp, r7
34186fae:	f85d 7b04 	ldr.w	r7, [sp], #4
34186fb2:	4770      	bx	lr
34186fb4:	56028000 	.word	0x56028000

34186fb8 <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
34186fb8:	b480      	push	{r7}
34186fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34186fbc:	4b04      	ldr	r3, [pc, #16]	@ (34186fd0 <LL_RCC_IC13_GetSource+0x18>)
34186fbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34186fc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34186fc6:	4618      	mov	r0, r3
34186fc8:	46bd      	mov	sp, r7
34186fca:	f85d 7b04 	ldr.w	r7, [sp], #4
34186fce:	4770      	bx	lr
34186fd0:	56028000 	.word	0x56028000

34186fd4 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
34186fd4:	b480      	push	{r7}
34186fd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34186fd8:	4b05      	ldr	r3, [pc, #20]	@ (34186ff0 <LL_RCC_IC13_GetDivider+0x1c>)
34186fda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34186fde:	0c1b      	lsrs	r3, r3, #16
34186fe0:	b2db      	uxtb	r3, r3
34186fe2:	3301      	adds	r3, #1
}
34186fe4:	4618      	mov	r0, r3
34186fe6:	46bd      	mov	sp, r7
34186fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
34186fec:	4770      	bx	lr
34186fee:	bf00      	nop
34186ff0:	56028000 	.word	0x56028000

34186ff4 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
34186ff4:	b480      	push	{r7}
34186ff6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34186ff8:	4b04      	ldr	r3, [pc, #16]	@ (3418700c <LL_RCC_IC14_Enable+0x18>)
34186ffa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34186ffe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187002:	bf00      	nop
34187004:	46bd      	mov	sp, r7
34187006:	f85d 7b04 	ldr.w	r7, [sp], #4
3418700a:	4770      	bx	lr
3418700c:	56028000 	.word	0x56028000

34187010 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
34187010:	b480      	push	{r7}
34187012:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
34187014:	4b07      	ldr	r3, [pc, #28]	@ (34187034 <LL_RCC_IC14_IsEnabled+0x24>)
34187016:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418701a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3418701e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34187022:	d101      	bne.n	34187028 <LL_RCC_IC14_IsEnabled+0x18>
34187024:	2301      	movs	r3, #1
34187026:	e000      	b.n	3418702a <LL_RCC_IC14_IsEnabled+0x1a>
34187028:	2300      	movs	r3, #0
}
3418702a:	4618      	mov	r0, r3
3418702c:	46bd      	mov	sp, r7
3418702e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187032:	4770      	bx	lr
34187034:	56028000 	.word	0x56028000

34187038 <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
34187038:	b480      	push	{r7}
3418703a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
3418703c:	4b04      	ldr	r3, [pc, #16]	@ (34187050 <LL_RCC_IC14_GetSource+0x18>)
3418703e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187042:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187046:	4618      	mov	r0, r3
34187048:	46bd      	mov	sp, r7
3418704a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418704e:	4770      	bx	lr
34187050:	56028000 	.word	0x56028000

34187054 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
34187054:	b480      	push	{r7}
34187056:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
34187058:	4b05      	ldr	r3, [pc, #20]	@ (34187070 <LL_RCC_IC14_GetDivider+0x1c>)
3418705a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418705e:	0c1b      	lsrs	r3, r3, #16
34187060:	b2db      	uxtb	r3, r3
34187062:	3301      	adds	r3, #1
}
34187064:	4618      	mov	r0, r3
34187066:	46bd      	mov	sp, r7
34187068:	f85d 7b04 	ldr.w	r7, [sp], #4
3418706c:	4770      	bx	lr
3418706e:	bf00      	nop
34187070:	56028000 	.word	0x56028000

34187074 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34187074:	b480      	push	{r7}
34187076:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34187078:	4b04      	ldr	r3, [pc, #16]	@ (3418708c <LL_RCC_IC15_Enable+0x18>)
3418707a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3418707e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187082:	bf00      	nop
34187084:	46bd      	mov	sp, r7
34187086:	f85d 7b04 	ldr.w	r7, [sp], #4
3418708a:	4770      	bx	lr
3418708c:	56028000 	.word	0x56028000

34187090 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
34187090:	b480      	push	{r7}
34187092:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34187094:	4b07      	ldr	r3, [pc, #28]	@ (341870b4 <LL_RCC_IC15_IsEnabled+0x24>)
34187096:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418709a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3418709e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
341870a2:	d101      	bne.n	341870a8 <LL_RCC_IC15_IsEnabled+0x18>
341870a4:	2301      	movs	r3, #1
341870a6:	e000      	b.n	341870aa <LL_RCC_IC15_IsEnabled+0x1a>
341870a8:	2300      	movs	r3, #0
}
341870aa:	4618      	mov	r0, r3
341870ac:	46bd      	mov	sp, r7
341870ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341870b2:	4770      	bx	lr
341870b4:	56028000 	.word	0x56028000

341870b8 <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
341870b8:	b480      	push	{r7}
341870ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
341870bc:	4b04      	ldr	r3, [pc, #16]	@ (341870d0 <LL_RCC_IC15_GetSource+0x18>)
341870be:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341870c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341870c6:	4618      	mov	r0, r3
341870c8:	46bd      	mov	sp, r7
341870ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341870ce:	4770      	bx	lr
341870d0:	56028000 	.word	0x56028000

341870d4 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
341870d4:	b480      	push	{r7}
341870d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
341870d8:	4b05      	ldr	r3, [pc, #20]	@ (341870f0 <LL_RCC_IC15_GetDivider+0x1c>)
341870da:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341870de:	0c1b      	lsrs	r3, r3, #16
341870e0:	b2db      	uxtb	r3, r3
341870e2:	3301      	adds	r3, #1
}
341870e4:	4618      	mov	r0, r3
341870e6:	46bd      	mov	sp, r7
341870e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341870ec:	4770      	bx	lr
341870ee:	bf00      	nop
341870f0:	56028000 	.word	0x56028000

341870f4 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
341870f4:	b480      	push	{r7}
341870f6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
341870f8:	4b04      	ldr	r3, [pc, #16]	@ (3418710c <LL_RCC_IC16_Enable+0x18>)
341870fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
341870fe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187102:	bf00      	nop
34187104:	46bd      	mov	sp, r7
34187106:	f85d 7b04 	ldr.w	r7, [sp], #4
3418710a:	4770      	bx	lr
3418710c:	56028000 	.word	0x56028000

34187110 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34187110:	b480      	push	{r7}
34187112:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
34187114:	4b07      	ldr	r3, [pc, #28]	@ (34187134 <LL_RCC_IC16_IsEnabled+0x24>)
34187116:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418711a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3418711e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34187122:	d101      	bne.n	34187128 <LL_RCC_IC16_IsEnabled+0x18>
34187124:	2301      	movs	r3, #1
34187126:	e000      	b.n	3418712a <LL_RCC_IC16_IsEnabled+0x1a>
34187128:	2300      	movs	r3, #0
}
3418712a:	4618      	mov	r0, r3
3418712c:	46bd      	mov	sp, r7
3418712e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187132:	4770      	bx	lr
34187134:	56028000 	.word	0x56028000

34187138 <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
34187138:	b480      	push	{r7}
3418713a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
3418713c:	4b04      	ldr	r3, [pc, #16]	@ (34187150 <LL_RCC_IC16_GetSource+0x18>)
3418713e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34187142:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187146:	4618      	mov	r0, r3
34187148:	46bd      	mov	sp, r7
3418714a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418714e:	4770      	bx	lr
34187150:	56028000 	.word	0x56028000

34187154 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34187154:	b480      	push	{r7}
34187156:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
34187158:	4b05      	ldr	r3, [pc, #20]	@ (34187170 <LL_RCC_IC16_GetDivider+0x1c>)
3418715a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418715e:	0c1b      	lsrs	r3, r3, #16
34187160:	b2db      	uxtb	r3, r3
34187162:	3301      	adds	r3, #1
}
34187164:	4618      	mov	r0, r3
34187166:	46bd      	mov	sp, r7
34187168:	f85d 7b04 	ldr.w	r7, [sp], #4
3418716c:	4770      	bx	lr
3418716e:	bf00      	nop
34187170:	56028000 	.word	0x56028000

34187174 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34187174:	b480      	push	{r7}
34187176:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34187178:	4b04      	ldr	r3, [pc, #16]	@ (3418718c <LL_RCC_IC17_Enable+0x18>)
3418717a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3418717e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187182:	bf00      	nop
34187184:	46bd      	mov	sp, r7
34187186:	f85d 7b04 	ldr.w	r7, [sp], #4
3418718a:	4770      	bx	lr
3418718c:	56028000 	.word	0x56028000

34187190 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34187190:	b480      	push	{r7}
34187192:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34187194:	4b07      	ldr	r3, [pc, #28]	@ (341871b4 <LL_RCC_IC17_IsEnabled+0x24>)
34187196:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418719a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418719e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
341871a2:	d101      	bne.n	341871a8 <LL_RCC_IC17_IsEnabled+0x18>
341871a4:	2301      	movs	r3, #1
341871a6:	e000      	b.n	341871aa <LL_RCC_IC17_IsEnabled+0x1a>
341871a8:	2300      	movs	r3, #0
}
341871aa:	4618      	mov	r0, r3
341871ac:	46bd      	mov	sp, r7
341871ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341871b2:	4770      	bx	lr
341871b4:	56028000 	.word	0x56028000

341871b8 <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
341871b8:	b480      	push	{r7}
341871ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
341871bc:	4b04      	ldr	r3, [pc, #16]	@ (341871d0 <LL_RCC_IC17_GetSource+0x18>)
341871be:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341871c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341871c6:	4618      	mov	r0, r3
341871c8:	46bd      	mov	sp, r7
341871ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341871ce:	4770      	bx	lr
341871d0:	56028000 	.word	0x56028000

341871d4 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
341871d4:	b480      	push	{r7}
341871d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
341871d8:	4b05      	ldr	r3, [pc, #20]	@ (341871f0 <LL_RCC_IC17_GetDivider+0x1c>)
341871da:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341871de:	0c1b      	lsrs	r3, r3, #16
341871e0:	b2db      	uxtb	r3, r3
341871e2:	3301      	adds	r3, #1
}
341871e4:	4618      	mov	r0, r3
341871e6:	46bd      	mov	sp, r7
341871e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341871ec:	4770      	bx	lr
341871ee:	bf00      	nop
341871f0:	56028000 	.word	0x56028000

341871f4 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
341871f4:	b480      	push	{r7}
341871f6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
341871f8:	4b04      	ldr	r3, [pc, #16]	@ (3418720c <LL_RCC_IC18_Enable+0x18>)
341871fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
341871fe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187202:	bf00      	nop
34187204:	46bd      	mov	sp, r7
34187206:	f85d 7b04 	ldr.w	r7, [sp], #4
3418720a:	4770      	bx	lr
3418720c:	56028000 	.word	0x56028000

34187210 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34187210:	b480      	push	{r7}
34187212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34187214:	4b07      	ldr	r3, [pc, #28]	@ (34187234 <LL_RCC_IC18_IsEnabled+0x24>)
34187216:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418721a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3418721e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34187222:	d101      	bne.n	34187228 <LL_RCC_IC18_IsEnabled+0x18>
34187224:	2301      	movs	r3, #1
34187226:	e000      	b.n	3418722a <LL_RCC_IC18_IsEnabled+0x1a>
34187228:	2300      	movs	r3, #0
}
3418722a:	4618      	mov	r0, r3
3418722c:	46bd      	mov	sp, r7
3418722e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187232:	4770      	bx	lr
34187234:	56028000 	.word	0x56028000

34187238 <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
34187238:	b480      	push	{r7}
3418723a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
3418723c:	4b04      	ldr	r3, [pc, #16]	@ (34187250 <LL_RCC_IC18_GetSource+0x18>)
3418723e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34187242:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187246:	4618      	mov	r0, r3
34187248:	46bd      	mov	sp, r7
3418724a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418724e:	4770      	bx	lr
34187250:	56028000 	.word	0x56028000

34187254 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34187254:	b480      	push	{r7}
34187256:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34187258:	4b05      	ldr	r3, [pc, #20]	@ (34187270 <LL_RCC_IC18_GetDivider+0x1c>)
3418725a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418725e:	0c1b      	lsrs	r3, r3, #16
34187260:	b2db      	uxtb	r3, r3
34187262:	3301      	adds	r3, #1
}
34187264:	4618      	mov	r0, r3
34187266:	46bd      	mov	sp, r7
34187268:	f85d 7b04 	ldr.w	r7, [sp], #4
3418726c:	4770      	bx	lr
3418726e:	bf00      	nop
34187270:	56028000 	.word	0x56028000

34187274 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34187274:	b480      	push	{r7}
34187276:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34187278:	4b04      	ldr	r3, [pc, #16]	@ (3418728c <LL_RCC_IC19_Enable+0x18>)
3418727a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
3418727e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187282:	bf00      	nop
34187284:	46bd      	mov	sp, r7
34187286:	f85d 7b04 	ldr.w	r7, [sp], #4
3418728a:	4770      	bx	lr
3418728c:	56028000 	.word	0x56028000

34187290 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34187290:	b480      	push	{r7}
34187292:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34187294:	4b07      	ldr	r3, [pc, #28]	@ (341872b4 <LL_RCC_IC19_IsEnabled+0x24>)
34187296:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418729a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3418729e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341872a2:	d101      	bne.n	341872a8 <LL_RCC_IC19_IsEnabled+0x18>
341872a4:	2301      	movs	r3, #1
341872a6:	e000      	b.n	341872aa <LL_RCC_IC19_IsEnabled+0x1a>
341872a8:	2300      	movs	r3, #0
}
341872aa:	4618      	mov	r0, r3
341872ac:	46bd      	mov	sp, r7
341872ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341872b2:	4770      	bx	lr
341872b4:	56028000 	.word	0x56028000

341872b8 <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
341872b8:	b480      	push	{r7}
341872ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
341872bc:	4b04      	ldr	r3, [pc, #16]	@ (341872d0 <LL_RCC_IC19_GetSource+0x18>)
341872be:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341872c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341872c6:	4618      	mov	r0, r3
341872c8:	46bd      	mov	sp, r7
341872ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341872ce:	4770      	bx	lr
341872d0:	56028000 	.word	0x56028000

341872d4 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
341872d4:	b480      	push	{r7}
341872d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
341872d8:	4b05      	ldr	r3, [pc, #20]	@ (341872f0 <LL_RCC_IC19_GetDivider+0x1c>)
341872da:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341872de:	0c1b      	lsrs	r3, r3, #16
341872e0:	b2db      	uxtb	r3, r3
341872e2:	3301      	adds	r3, #1
}
341872e4:	4618      	mov	r0, r3
341872e6:	46bd      	mov	sp, r7
341872e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341872ec:	4770      	bx	lr
341872ee:	bf00      	nop
341872f0:	56028000 	.word	0x56028000

341872f4 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
341872f4:	b480      	push	{r7}
341872f6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
341872f8:	4b04      	ldr	r3, [pc, #16]	@ (3418730c <LL_RCC_IC20_Enable+0x18>)
341872fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
341872fe:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187302:	bf00      	nop
34187304:	46bd      	mov	sp, r7
34187306:	f85d 7b04 	ldr.w	r7, [sp], #4
3418730a:	4770      	bx	lr
3418730c:	56028000 	.word	0x56028000

34187310 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34187310:	b480      	push	{r7}
34187312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
34187314:	4b07      	ldr	r3, [pc, #28]	@ (34187334 <LL_RCC_IC20_IsEnabled+0x24>)
34187316:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418731a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3418731e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34187322:	d101      	bne.n	34187328 <LL_RCC_IC20_IsEnabled+0x18>
34187324:	2301      	movs	r3, #1
34187326:	e000      	b.n	3418732a <LL_RCC_IC20_IsEnabled+0x1a>
34187328:	2300      	movs	r3, #0
}
3418732a:	4618      	mov	r0, r3
3418732c:	46bd      	mov	sp, r7
3418732e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187332:	4770      	bx	lr
34187334:	56028000 	.word	0x56028000

34187338 <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
34187338:	b480      	push	{r7}
3418733a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
3418733c:	4b04      	ldr	r3, [pc, #16]	@ (34187350 <LL_RCC_IC20_GetSource+0x18>)
3418733e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34187342:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187346:	4618      	mov	r0, r3
34187348:	46bd      	mov	sp, r7
3418734a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418734e:	4770      	bx	lr
34187350:	56028000 	.word	0x56028000

34187354 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34187354:	b480      	push	{r7}
34187356:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
34187358:	4b05      	ldr	r3, [pc, #20]	@ (34187370 <LL_RCC_IC20_GetDivider+0x1c>)
3418735a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418735e:	0c1b      	lsrs	r3, r3, #16
34187360:	b2db      	uxtb	r3, r3
34187362:	3301      	adds	r3, #1
}
34187364:	4618      	mov	r0, r3
34187366:	46bd      	mov	sp, r7
34187368:	f85d 7b04 	ldr.w	r7, [sp], #4
3418736c:	4770      	bx	lr
3418736e:	bf00      	nop
34187370:	56028000 	.word	0x56028000

34187374 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34187374:	b480      	push	{r7}
34187376:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34187378:	4b04      	ldr	r3, [pc, #16]	@ (3418738c <LL_RCC_CLKP_Enable+0x18>)
3418737a:	2240      	movs	r2, #64	@ 0x40
3418737c:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34187380:	bf00      	nop
34187382:	46bd      	mov	sp, r7
34187384:	f85d 7b04 	ldr.w	r7, [sp], #4
34187388:	4770      	bx	lr
3418738a:	bf00      	nop
3418738c:	56028000 	.word	0x56028000

34187390 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34187390:	b480      	push	{r7}
34187392:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34187394:	4b07      	ldr	r3, [pc, #28]	@ (341873b4 <LL_RCC_CLKP_IsEnabled+0x24>)
34187396:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
3418739a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418739e:	2b40      	cmp	r3, #64	@ 0x40
341873a0:	d101      	bne.n	341873a6 <LL_RCC_CLKP_IsEnabled+0x16>
341873a2:	2301      	movs	r3, #1
341873a4:	e000      	b.n	341873a8 <LL_RCC_CLKP_IsEnabled+0x18>
341873a6:	2300      	movs	r3, #0
}
341873a8:	4618      	mov	r0, r3
341873aa:	46bd      	mov	sp, r7
341873ac:	f85d 7b04 	ldr.w	r7, [sp], #4
341873b0:	4770      	bx	lr
341873b2:	bf00      	nop
341873b4:	56028000 	.word	0x56028000

341873b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
341873b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
341873bc:	b0f2      	sub	sp, #456	@ 0x1c8
341873be:	af00      	add	r7, sp, #0
341873c0:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
341873c4:	2300      	movs	r3, #0
341873c6:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
341873ca:	2300      	movs	r3, #0
341873cc:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
341873d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873d4:	e9d3 2300 	ldrd	r2, r3, [r3]
341873d8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
341873dc:	2500      	movs	r5, #0
341873de:	ea54 0305 	orrs.w	r3, r4, r5
341873e2:	d06c      	beq.n	341874be <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
341873e4:	f7ff f91e 	bl	34186624 <LL_RCC_GetRTCClockSource>
341873e8:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
341873ec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
341873f0:	2b00      	cmp	r3, #0
341873f2:	d018      	beq.n	34187426 <HAL_RCCEx_PeriphCLKConfig+0x6e>
341873f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873f8:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
341873fc:	f403 7240 	and.w	r2, r3, #768	@ 0x300
34187400:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34187404:	4293      	cmp	r3, r2
34187406:	d00e      	beq.n	34187426 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
34187408:	4bc3      	ldr	r3, [pc, #780]	@ (34187718 <HAL_RCCEx_PeriphCLKConfig+0x360>)
3418740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418740c:	4ac2      	ldr	r2, [pc, #776]	@ (34187718 <HAL_RCCEx_PeriphCLKConfig+0x360>)
3418740e:	f043 0301 	orr.w	r3, r3, #1
34187412:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
34187414:	4bc0      	ldr	r3, [pc, #768]	@ (34187718 <HAL_RCCEx_PeriphCLKConfig+0x360>)
34187416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34187418:	f003 0301 	and.w	r3, r3, #1
3418741c:	2b00      	cmp	r3, #0
3418741e:	d102      	bne.n	34187426 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        ret = HAL_ERROR;
34187420:	2301      	movs	r3, #1
34187422:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
34187426:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
3418742a:	2b00      	cmp	r3, #0
3418742c:	d143      	bne.n	341874b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
3418742e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187432:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34187436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418743a:	d117      	bne.n	3418746c <HAL_RCCEx_PeriphCLKConfig+0xb4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
3418743c:	f7fb f962 	bl	34182704 <HAL_GetTick>
34187440:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
34187444:	e00d      	b.n	34187462 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34187446:	f7fb f95d 	bl	34182704 <HAL_GetTick>
3418744a:	4602      	mov	r2, r0
3418744c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
34187450:	1ad2      	subs	r2, r2, r3
34187452:	f241 3388 	movw	r3, #5000	@ 0x1388
34187456:	429a      	cmp	r2, r3
34187458:	d903      	bls.n	34187462 <HAL_RCCEx_PeriphCLKConfig+0xaa>
          {
            ret = HAL_TIMEOUT;
3418745a:	2303      	movs	r3, #3
3418745c:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
            break;
34187460:	e004      	b.n	3418746c <HAL_RCCEx_PeriphCLKConfig+0xb4>
        while (LL_RCC_LSE_IsReady() == 0U)
34187462:	f7fe fcf1 	bl	34185e48 <LL_RCC_LSE_IsReady>
34187466:	4603      	mov	r3, r0
34187468:	2b00      	cmp	r3, #0
3418746a:	d0ec      	beq.n	34187446 <HAL_RCCEx_PeriphCLKConfig+0x8e>
          }
        }
      }

      if (ret == HAL_OK)
3418746c:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34187470:	2b00      	cmp	r3, #0
34187472:	d11b      	bne.n	341874ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
34187474:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187478:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3418747c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34187480:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34187484:	d108      	bne.n	34187498 <HAL_RCCEx_PeriphCLKConfig+0xe0>
34187486:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418748a:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3418748e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34187492:	4618      	mov	r0, r3
34187494:	f7ff f8d4 	bl	34186640 <LL_RCC_SetRTC_HSEPrescaler>
34187498:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418749c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
341874a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
341874a4:	4618      	mov	r0, r3
341874a6:	f7ff f8a7 	bl	341865f8 <LL_RCC_SetRTCClockSource>
341874aa:	e008      	b.n	341874be <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
      else
      {
        /* set overall return value */
        status = ret;
341874ac:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
341874b0:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
341874b4:	e003      	b.n	341874be <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
341874b6:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
341874ba:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
341874be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874c2:	e9d3 2300 	ldrd	r2, r3, [r3]
341874c6:	f002 0804 	and.w	r8, r2, #4
341874ca:	f04f 0900 	mov.w	r9, #0
341874ce:	ea58 0309 	orrs.w	r3, r8, r9
341874d2:	f000 809b 	beq.w	3418760c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
341874d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874da:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341874de:	2b04      	cmp	r3, #4
341874e0:	d116      	bne.n	34187510 <HAL_RCCEx_PeriphCLKConfig+0x158>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
341874e2:	4b8e      	ldr	r3, [pc, #568]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
341874e4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341874e8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341874ec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341874f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
341874f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
341874fc:	3b01      	subs	r3, #1
341874fe:	041b      	lsls	r3, r3, #16
34187500:	4313      	orrs	r3, r2
34187502:	4a86      	ldr	r2, [pc, #536]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187504:	430b      	orrs	r3, r1
34187506:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3418750a:	f7ff fbb3 	bl	34186c74 <LL_RCC_IC5_Enable>
3418750e:	e076      	b.n	341875fe <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
34187510:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187514:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187518:	2b05      	cmp	r3, #5
3418751a:	d116      	bne.n	3418754a <HAL_RCCEx_PeriphCLKConfig+0x192>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418751c:	4b7f      	ldr	r3, [pc, #508]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418751e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34187522:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187526:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418752a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418752e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34187530:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34187536:	3b01      	subs	r3, #1
34187538:	041b      	lsls	r3, r3, #16
3418753a:	4313      	orrs	r3, r2
3418753c:	4a77      	ldr	r2, [pc, #476]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418753e:	430b      	orrs	r3, r1
34187540:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34187544:	f7ff fc96 	bl	34186e74 <LL_RCC_IC10_Enable>
34187548:	e059      	b.n	341875fe <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
3418754a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418754e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187552:	2b06      	cmp	r3, #6
34187554:	d116      	bne.n	34187584 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34187556:	4b71      	ldr	r3, [pc, #452]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187558:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418755c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187560:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187564:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187568:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418756a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418756e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34187570:	3b01      	subs	r3, #1
34187572:	041b      	lsls	r3, r3, #16
34187574:	4313      	orrs	r3, r2
34187576:	4a69      	ldr	r2, [pc, #420]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187578:	430b      	orrs	r3, r1
3418757a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418757e:	f7ff fd79 	bl	34187074 <LL_RCC_IC15_Enable>
34187582:	e03c      	b.n	341875fe <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
34187584:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187588:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418758c:	2b03      	cmp	r3, #3
3418758e:	d118      	bne.n	341875c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34187590:	4b62      	ldr	r3, [pc, #392]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187592:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34187596:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418759a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418759e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875a2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
341875a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
341875ae:	3b01      	subs	r3, #1
341875b0:	041b      	lsls	r3, r3, #16
341875b2:	4313      	orrs	r3, r2
341875b4:	4a59      	ldr	r2, [pc, #356]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
341875b6:	430b      	orrs	r3, r1
341875b8:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
341875bc:	f7ff fe5a 	bl	34187274 <LL_RCC_IC19_Enable>
341875c0:	e01d      	b.n	341875fe <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
341875c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875c6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341875ca:	2b07      	cmp	r3, #7
341875cc:	d117      	bne.n	341875fe <HAL_RCCEx_PeriphCLKConfig+0x246>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
341875ce:	4b53      	ldr	r3, [pc, #332]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
341875d0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341875d4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341875d8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341875dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875e0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
341875e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341875ec:	3b01      	subs	r3, #1
341875ee:	041b      	lsls	r3, r3, #16
341875f0:	4313      	orrs	r3, r2
341875f2:	4a4a      	ldr	r2, [pc, #296]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
341875f4:	430b      	orrs	r3, r1
341875f6:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
341875fa:	f7ff fe7b 	bl	341872f4 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
341875fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187602:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187606:	4618      	mov	r0, r3
34187608:	f7fe fcd2 	bl	34185fb0 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
3418760c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187610:	e9d3 2300 	ldrd	r2, r3, [r3]
34187614:	f04f 0a00 	mov.w	sl, #0
34187618:	f403 0b80 	and.w	fp, r3, #4194304	@ 0x400000
3418761c:	ea5a 030b 	orrs.w	r3, sl, fp
34187620:	d04b      	beq.n	341876ba <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
34187622:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187626:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3418762a:	4b3d      	ldr	r3, [pc, #244]	@ (34187720 <HAL_RCCEx_PeriphCLKConfig+0x368>)
3418762c:	429a      	cmp	r2, r3
3418762e:	d116      	bne.n	3418765e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34187630:	4b3a      	ldr	r3, [pc, #232]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187632:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187636:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418763a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418763e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187642:	699a      	ldr	r2, [r3, #24]
34187644:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187648:	69db      	ldr	r3, [r3, #28]
3418764a:	3b01      	subs	r3, #1
3418764c:	041b      	lsls	r3, r3, #16
3418764e:	4313      	orrs	r3, r2
34187650:	4a32      	ldr	r2, [pc, #200]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
34187652:	430b      	orrs	r3, r1
34187654:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34187658:	f7ff fa8c 	bl	34186b74 <LL_RCC_IC3_Enable>
3418765c:	e026      	b.n	341876ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
3418765e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187662:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34187666:	4b2f      	ldr	r3, [pc, #188]	@ (34187724 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
34187668:	429a      	cmp	r2, r3
3418766a:	d116      	bne.n	3418769a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3418766c:	4b2b      	ldr	r3, [pc, #172]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418766e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187672:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187676:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418767a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418767e:	6a1a      	ldr	r2, [r3, #32]
34187680:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187686:	3b01      	subs	r3, #1
34187688:	041b      	lsls	r3, r3, #16
3418768a:	4313      	orrs	r3, r2
3418768c:	4a23      	ldr	r2, [pc, #140]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418768e:	430b      	orrs	r3, r1
34187690:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34187694:	f7ff faae 	bl	34186bf4 <LL_RCC_IC4_Enable>
34187698:	e008      	b.n	341876ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
3418769a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418769e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
341876a2:	4b21      	ldr	r3, [pc, #132]	@ (34187728 <HAL_RCCEx_PeriphCLKConfig+0x370>)
341876a4:	429a      	cmp	r2, r3
341876a6:	d101      	bne.n	341876ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      LL_RCC_CLKP_Enable();
341876a8:	f7ff fe64 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
341876ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
341876b4:	4618      	mov	r0, r3
341876b6:	f7fe fe0b 	bl	341862d0 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
341876ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876be:	e9d3 2300 	ldrd	r2, r3, [r3]
341876c2:	2100      	movs	r1, #0
341876c4:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
341876c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
341876cc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
341876d0:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
341876d4:	4603      	mov	r3, r0
341876d6:	460a      	mov	r2, r1
341876d8:	4313      	orrs	r3, r2
341876da:	d057      	beq.n	3418778c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
341876dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876e0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
341876e4:	4b11      	ldr	r3, [pc, #68]	@ (3418772c <HAL_RCCEx_PeriphCLKConfig+0x374>)
341876e6:	429a      	cmp	r2, r3
341876e8:	d122      	bne.n	34187730 <HAL_RCCEx_PeriphCLKConfig+0x378>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
341876ea:	4b0c      	ldr	r3, [pc, #48]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
341876ec:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341876f0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341876f4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341876f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876fc:	699a      	ldr	r2, [r3, #24]
341876fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187702:	69db      	ldr	r3, [r3, #28]
34187704:	3b01      	subs	r3, #1
34187706:	041b      	lsls	r3, r3, #16
34187708:	4313      	orrs	r3, r2
3418770a:	4a04      	ldr	r2, [pc, #16]	@ (3418771c <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418770c:	430b      	orrs	r3, r1
3418770e:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34187712:	f7ff fa2f 	bl	34186b74 <LL_RCC_IC3_Enable>
34187716:	e032      	b.n	3418777e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
34187718:	56024800 	.word	0x56024800
3418771c:	56028000 	.word	0x56028000
34187720:	03020014 	.word	0x03020014
34187724:	03030014 	.word	0x03030014
34187728:	03010014 	.word	0x03010014
3418772c:	03020414 	.word	0x03020414
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
34187730:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187734:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34187738:	4bc5      	ldr	r3, [pc, #788]	@ (34187a50 <HAL_RCCEx_PeriphCLKConfig+0x698>)
3418773a:	429a      	cmp	r2, r3
3418773c:	d116      	bne.n	3418776c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3418773e:	4bc5      	ldr	r3, [pc, #788]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187740:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187744:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187748:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418774c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187750:	6a1a      	ldr	r2, [r3, #32]
34187752:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187758:	3b01      	subs	r3, #1
3418775a:	041b      	lsls	r3, r3, #16
3418775c:	4313      	orrs	r3, r2
3418775e:	4abd      	ldr	r2, [pc, #756]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187760:	430b      	orrs	r3, r1
34187762:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34187766:	f7ff fa45 	bl	34186bf4 <LL_RCC_IC4_Enable>
3418776a:	e008      	b.n	3418777e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
3418776c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187770:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34187774:	4bb8      	ldr	r3, [pc, #736]	@ (34187a58 <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
34187776:	429a      	cmp	r2, r3
34187778:	d101      	bne.n	3418777e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    {
      LL_RCC_CLKP_Enable();
3418777a:	f7ff fdfb 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
3418777e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187782:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34187786:	4618      	mov	r0, r3
34187788:	f7fe fda2 	bl	341862d0 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
3418778c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187790:	e9d3 2300 	ldrd	r2, r3, [r3]
34187794:	2100      	movs	r1, #0
34187796:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
3418779a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
3418779e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
341877a2:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
341877a6:	4603      	mov	r3, r0
341877a8:	460a      	mov	r2, r1
341877aa:	4313      	orrs	r3, r2
341877ac:	d04b      	beq.n	34187846 <HAL_RCCEx_PeriphCLKConfig+0x48e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
341877ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877b2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
341877b6:	4ba9      	ldr	r3, [pc, #676]	@ (34187a5c <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
341877b8:	429a      	cmp	r2, r3
341877ba:	d116      	bne.n	341877ea <HAL_RCCEx_PeriphCLKConfig+0x432>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
341877bc:	4ba5      	ldr	r3, [pc, #660]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341877be:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341877c2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341877c6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341877ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877ce:	699a      	ldr	r2, [r3, #24]
341877d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877d4:	69db      	ldr	r3, [r3, #28]
341877d6:	3b01      	subs	r3, #1
341877d8:	041b      	lsls	r3, r3, #16
341877da:	4313      	orrs	r3, r2
341877dc:	4a9d      	ldr	r2, [pc, #628]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341877de:	430b      	orrs	r3, r1
341877e0:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
341877e4:	f7ff f9c6 	bl	34186b74 <LL_RCC_IC3_Enable>
341877e8:	e026      	b.n	34187838 <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
341877ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877ee:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
341877f2:	4b9b      	ldr	r3, [pc, #620]	@ (34187a60 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
341877f4:	429a      	cmp	r2, r3
341877f6:	d116      	bne.n	34187826 <HAL_RCCEx_PeriphCLKConfig+0x46e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341877f8:	4b96      	ldr	r3, [pc, #600]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341877fa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341877fe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187802:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187806:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418780a:	6a1a      	ldr	r2, [r3, #32]
3418780c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187812:	3b01      	subs	r3, #1
34187814:	041b      	lsls	r3, r3, #16
34187816:	4313      	orrs	r3, r2
34187818:	4a8e      	ldr	r2, [pc, #568]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418781a:	430b      	orrs	r3, r1
3418781c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34187820:	f7ff f9e8 	bl	34186bf4 <LL_RCC_IC4_Enable>
34187824:	e008      	b.n	34187838 <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
34187826:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418782a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3418782e:	4b8d      	ldr	r3, [pc, #564]	@ (34187a64 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
34187830:	429a      	cmp	r2, r3
34187832:	d101      	bne.n	34187838 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      LL_RCC_CLKP_Enable();
34187834:	f7ff fd9e 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
34187838:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418783c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34187840:	4618      	mov	r0, r3
34187842:	f7fe fd45 	bl	341862d0 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
34187846:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418784a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418784e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
34187852:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
34187856:	2300      	movs	r3, #0
34187858:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
3418785c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
34187860:	4603      	mov	r3, r0
34187862:	460a      	mov	r2, r1
34187864:	4313      	orrs	r3, r2
34187866:	d048      	beq.n	341878fa <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
34187868:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418786c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34187870:	2b20      	cmp	r3, #32
34187872:	d116      	bne.n	341878a2 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34187874:	4b77      	ldr	r3, [pc, #476]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187876:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418787a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418787e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187882:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187886:	699a      	ldr	r2, [r3, #24]
34187888:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418788c:	69db      	ldr	r3, [r3, #28]
3418788e:	3b01      	subs	r3, #1
34187890:	041b      	lsls	r3, r3, #16
34187892:	4313      	orrs	r3, r2
34187894:	4a6f      	ldr	r2, [pc, #444]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187896:	430b      	orrs	r3, r1
34187898:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3418789c:	f7ff f96a 	bl	34186b74 <LL_RCC_IC3_Enable>
341878a0:	e024      	b.n	341878ec <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
341878a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341878aa:	2b30      	cmp	r3, #48	@ 0x30
341878ac:	d116      	bne.n	341878dc <HAL_RCCEx_PeriphCLKConfig+0x524>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341878ae:	4b69      	ldr	r3, [pc, #420]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341878b0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341878b4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341878b8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341878bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878c0:	6a1a      	ldr	r2, [r3, #32]
341878c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341878c8:	3b01      	subs	r3, #1
341878ca:	041b      	lsls	r3, r3, #16
341878cc:	4313      	orrs	r3, r2
341878ce:	4a61      	ldr	r2, [pc, #388]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341878d0:	430b      	orrs	r3, r1
341878d2:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341878d6:	f7ff f98d 	bl	34186bf4 <LL_RCC_IC4_Enable>
341878da:	e007      	b.n	341878ec <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
341878dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341878e4:	2b10      	cmp	r3, #16
341878e6:	d101      	bne.n	341878ec <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      LL_RCC_CLKP_Enable();
341878e8:	f7ff fd44 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
341878ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341878f4:	4618      	mov	r0, r3
341878f6:	f7fe fc03 	bl	34186100 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
341878fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878fe:	e9d3 2300 	ldrd	r2, r3, [r3]
34187902:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
34187906:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
3418790a:	2300      	movs	r3, #0
3418790c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
34187910:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
34187914:	4603      	mov	r3, r0
34187916:	460a      	mov	r2, r1
34187918:	4313      	orrs	r3, r2
3418791a:	d04b      	beq.n	341879b4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
3418791c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187920:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34187924:	4b50      	ldr	r3, [pc, #320]	@ (34187a68 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
34187926:	429a      	cmp	r2, r3
34187928:	d116      	bne.n	34187958 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3418792a:	4b4a      	ldr	r3, [pc, #296]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418792c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187930:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187934:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187938:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418793c:	6a1a      	ldr	r2, [r3, #32]
3418793e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187944:	3b01      	subs	r3, #1
34187946:	041b      	lsls	r3, r3, #16
34187948:	4313      	orrs	r3, r2
3418794a:	4a42      	ldr	r2, [pc, #264]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418794c:	430b      	orrs	r3, r1
3418794e:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34187952:	f7ff f94f 	bl	34186bf4 <LL_RCC_IC4_Enable>
34187956:	e026      	b.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
34187958:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418795c:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34187960:	4b42      	ldr	r3, [pc, #264]	@ (34187a6c <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
34187962:	429a      	cmp	r2, r3
34187964:	d116      	bne.n	34187994 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34187966:	4b3b      	ldr	r3, [pc, #236]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187968:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3418796c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187970:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187974:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187978:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418797a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418797e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34187980:	3b01      	subs	r3, #1
34187982:	041b      	lsls	r3, r3, #16
34187984:	4313      	orrs	r3, r2
34187986:	4a33      	ldr	r2, [pc, #204]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187988:	430b      	orrs	r3, r1
3418798a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3418798e:	f7ff f971 	bl	34186c74 <LL_RCC_IC5_Enable>
34187992:	e008      	b.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
34187994:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187998:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
3418799c:	4b34      	ldr	r3, [pc, #208]	@ (34187a70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
3418799e:	429a      	cmp	r2, r3
341879a0:	d101      	bne.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    {
      LL_RCC_CLKP_Enable();
341879a2:	f7ff fce7 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
341879a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879aa:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
341879ae:	4618      	mov	r0, r3
341879b0:	f7fe fc57 	bl	34186262 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
341879b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879b8:	e9d3 2300 	ldrd	r2, r3, [r3]
341879bc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
341879c0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
341879c4:	2300      	movs	r3, #0
341879c6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
341879ca:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
341879ce:	4603      	mov	r3, r0
341879d0:	460a      	mov	r2, r1
341879d2:	4313      	orrs	r3, r2
341879d4:	d062      	beq.n	34187a9c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
341879d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879da:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
341879de:	4b25      	ldr	r3, [pc, #148]	@ (34187a74 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
341879e0:	429a      	cmp	r2, r3
341879e2:	d116      	bne.n	34187a12 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341879e4:	4b1b      	ldr	r3, [pc, #108]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341879e6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341879ea:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341879ee:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341879f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879f6:	6a1a      	ldr	r2, [r3, #32]
341879f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341879fe:	3b01      	subs	r3, #1
34187a00:	041b      	lsls	r3, r3, #16
34187a02:	4313      	orrs	r3, r2
34187a04:	4a13      	ldr	r2, [pc, #76]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187a06:	430b      	orrs	r3, r1
34187a08:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34187a0c:	f7ff f8f2 	bl	34186bf4 <LL_RCC_IC4_Enable>
34187a10:	e03d      	b.n	34187a8e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
34187a12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a16:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34187a1a:	4b17      	ldr	r3, [pc, #92]	@ (34187a78 <HAL_RCCEx_PeriphCLKConfig+0x6c0>)
34187a1c:	429a      	cmp	r2, r3
34187a1e:	d12d      	bne.n	34187a7c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34187a20:	4b0c      	ldr	r3, [pc, #48]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187a22:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34187a26:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187a2a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187a2e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34187a34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34187a3a:	3b01      	subs	r3, #1
34187a3c:	041b      	lsls	r3, r3, #16
34187a3e:	4313      	orrs	r3, r2
34187a40:	4a04      	ldr	r2, [pc, #16]	@ (34187a54 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34187a42:	430b      	orrs	r3, r1
34187a44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34187a48:	f7ff f914 	bl	34186c74 <LL_RCC_IC5_Enable>
34187a4c:	e01f      	b.n	34187a8e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
34187a4e:	bf00      	nop
34187a50:	03030414 	.word	0x03030414
34187a54:	56028000 	.word	0x56028000
34187a58:	03010414 	.word	0x03010414
34187a5c:	03020814 	.word	0x03020814
34187a60:	03030814 	.word	0x03030814
34187a64:	03010814 	.word	0x03010814
34187a68:	0302001c 	.word	0x0302001c
34187a6c:	0303001c 	.word	0x0303001c
34187a70:	0301001c 	.word	0x0301001c
34187a74:	0302041c 	.word	0x0302041c
34187a78:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
34187a7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a80:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34187a84:	4bb3      	ldr	r3, [pc, #716]	@ (34187d54 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
34187a86:	429a      	cmp	r2, r3
34187a88:	d101      	bne.n	34187a8e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      LL_RCC_CLKP_Enable();
34187a8a:	f7ff fc73 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
34187a8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a92:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
34187a96:	4618      	mov	r0, r3
34187a98:	f7fe fbe3 	bl	34186262 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
34187a9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
34187aa4:	f002 0301 	and.w	r3, r2, #1
34187aa8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
34187aac:	2300      	movs	r3, #0
34187aae:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
34187ab2:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
34187ab6:	4603      	mov	r3, r0
34187ab8:	460a      	mov	r2, r1
34187aba:	4313      	orrs	r3, r2
34187abc:	d057      	beq.n	34187b6e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
34187abe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ac2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34187ac6:	2b20      	cmp	r3, #32
34187ac8:	d116      	bne.n	34187af8 <HAL_RCCEx_PeriphCLKConfig+0x740>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34187aca:	4ba3      	ldr	r3, [pc, #652]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187acc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187ad0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187ad4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187ad8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34187ade:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34187ae4:	3b01      	subs	r3, #1
34187ae6:	041b      	lsls	r3, r3, #16
34187ae8:	4313      	orrs	r3, r2
34187aea:	4a9b      	ldr	r2, [pc, #620]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187aec:	430b      	orrs	r3, r1
34187aee:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34187af2:	f7ff f8ff 	bl	34186cf4 <LL_RCC_IC7_Enable>
34187af6:	e024      	b.n	34187b42 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
34187af8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187afc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34187b00:	2b30      	cmp	r3, #48	@ 0x30
34187b02:	d116      	bne.n	34187b32 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34187b04:	4b94      	ldr	r3, [pc, #592]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187b0a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187b0e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187b12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34187b18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34187b1e:	3b01      	subs	r3, #1
34187b20:	041b      	lsls	r3, r3, #16
34187b22:	4313      	orrs	r3, r2
34187b24:	4a8c      	ldr	r2, [pc, #560]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187b26:	430b      	orrs	r3, r1
34187b28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34187b2c:	f7ff f922 	bl	34186d74 <LL_RCC_IC8_Enable>
34187b30:	e007      	b.n	34187b42 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
34187b32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34187b3a:	2b10      	cmp	r3, #16
34187b3c:	d101      	bne.n	34187b42 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    {
      LL_RCC_CLKP_Enable();
34187b3e:	f7ff fc19 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
34187b42:	4b85      	ldr	r3, [pc, #532]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187b44:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34187b48:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
34187b4c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
34187b50:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
34187b58:	3b01      	subs	r3, #1
34187b5a:	021a      	lsls	r2, r3, #8
34187b5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b60:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34187b64:	4313      	orrs	r3, r2
34187b66:	4a7c      	ldr	r2, [pc, #496]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187b68:	430b      	orrs	r3, r1
34187b6a:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34187b6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b72:	e9d3 2300 	ldrd	r2, r3, [r3]
34187b76:	f002 0302 	and.w	r3, r2, #2
34187b7a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
34187b7e:	2300      	movs	r3, #0
34187b80:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
34187b84:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
34187b88:	4603      	mov	r3, r0
34187b8a:	460a      	mov	r2, r1
34187b8c:	4313      	orrs	r3, r2
34187b8e:	d048      	beq.n	34187c22 <HAL_RCCEx_PeriphCLKConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
34187b90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b94:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34187b98:	2b02      	cmp	r3, #2
34187b9a:	d116      	bne.n	34187bca <HAL_RCCEx_PeriphCLKConfig+0x812>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34187b9c:	4b6e      	ldr	r3, [pc, #440]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187b9e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187ba2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187ba6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187baa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34187bb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34187bb6:	3b01      	subs	r3, #1
34187bb8:	041b      	lsls	r3, r3, #16
34187bba:	4313      	orrs	r3, r2
34187bbc:	4a66      	ldr	r2, [pc, #408]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187bbe:	430b      	orrs	r3, r1
34187bc0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34187bc4:	f7ff f896 	bl	34186cf4 <LL_RCC_IC7_Enable>
34187bc8:	e024      	b.n	34187c14 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
34187bca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34187bd2:	2b03      	cmp	r3, #3
34187bd4:	d116      	bne.n	34187c04 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34187bd6:	4b60      	ldr	r3, [pc, #384]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187bdc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187be0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187be4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187be8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34187bea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34187bf0:	3b01      	subs	r3, #1
34187bf2:	041b      	lsls	r3, r3, #16
34187bf4:	4313      	orrs	r3, r2
34187bf6:	4a58      	ldr	r2, [pc, #352]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187bf8:	430b      	orrs	r3, r1
34187bfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34187bfe:	f7ff f8b9 	bl	34186d74 <LL_RCC_IC8_Enable>
34187c02:	e007      	b.n	34187c14 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
34187c04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c08:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34187c0c:	2b01      	cmp	r3, #1
34187c0e:	d101      	bne.n	34187c14 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      LL_RCC_CLKP_Enable();
34187c10:	f7ff fbb0 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
34187c14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c18:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34187c1c:	4618      	mov	r0, r3
34187c1e:	f7fe f9b1 	bl	34185f84 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
34187c22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c26:	e9d3 2300 	ldrd	r2, r3, [r3]
34187c2a:	f002 0308 	and.w	r3, r2, #8
34187c2e:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
34187c32:	2300      	movs	r3, #0
34187c34:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
34187c38:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
34187c3c:	4603      	mov	r3, r0
34187c3e:	460a      	mov	r2, r1
34187c40:	4313      	orrs	r3, r2
34187c42:	d017      	beq.n	34187c74 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
34187c44:	4b44      	ldr	r3, [pc, #272]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187c46:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34187c4a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187c4e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187c52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c56:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
34187c5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34187c62:	3b01      	subs	r3, #1
34187c64:	041b      	lsls	r3, r3, #16
34187c66:	4313      	orrs	r3, r2
34187c68:	4a3b      	ldr	r2, [pc, #236]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187c6a:	430b      	orrs	r3, r1
34187c6c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
34187c70:	f7ff fac0 	bl	341871f4 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34187c74:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c78:	e9d3 2300 	ldrd	r2, r3, [r3]
34187c7c:	f002 0310 	and.w	r3, r2, #16
34187c80:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
34187c84:	2300      	movs	r3, #0
34187c86:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
34187c8a:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
34187c8e:	4603      	mov	r3, r0
34187c90:	460a      	mov	r2, r1
34187c92:	4313      	orrs	r3, r2
34187c94:	d02f      	beq.n	34187cf6 <HAL_RCCEx_PeriphCLKConfig+0x93e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
34187c96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c9a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34187c9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34187ca2:	d118      	bne.n	34187cd6 <HAL_RCCEx_PeriphCLKConfig+0x91e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
34187ca4:	4b2c      	ldr	r3, [pc, #176]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187ca6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34187caa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187cae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187cb2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
34187cba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34187cc2:	3b01      	subs	r3, #1
34187cc4:	041b      	lsls	r3, r3, #16
34187cc6:	4313      	orrs	r3, r2
34187cc8:	4a23      	ldr	r2, [pc, #140]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187cca:	430b      	orrs	r3, r1
34187ccc:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
34187cd0:	f7ff fa50 	bl	34187174 <LL_RCC_IC17_Enable>
34187cd4:	e008      	b.n	34187ce8 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
34187cd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cda:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34187cde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34187ce2:	d101      	bne.n	34187ce8 <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      LL_RCC_CLKP_Enable();
34187ce4:	f7ff fb46 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
34187ce8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34187cf0:	4618      	mov	r0, r3
34187cf2:	f7fe f973 	bl	34185fdc <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
34187cf6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
34187cfe:	f002 0320 	and.w	r3, r2, #32
34187d02:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
34187d06:	2300      	movs	r3, #0
34187d08:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
34187d0c:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
34187d10:	4603      	mov	r3, r0
34187d12:	460a      	mov	r2, r1
34187d14:	4313      	orrs	r3, r2
34187d16:	d031      	beq.n	34187d7c <HAL_RCCEx_PeriphCLKConfig+0x9c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
34187d18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d1c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34187d24:	d11a      	bne.n	34187d5c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
34187d26:	4b0c      	ldr	r3, [pc, #48]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187d28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34187d2c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187d30:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187d34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
34187d3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34187d40:	3b01      	subs	r3, #1
34187d42:	041b      	lsls	r3, r3, #16
34187d44:	4313      	orrs	r3, r2
34187d46:	4a04      	ldr	r2, [pc, #16]	@ (34187d58 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34187d48:	430b      	orrs	r3, r1
34187d4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
34187d4e:	f7ff f8d1 	bl	34186ef4 <LL_RCC_IC12_Enable>
34187d52:	e00c      	b.n	34187d6e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
34187d54:	0301041c 	.word	0x0301041c
34187d58:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
34187d5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d60:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187d64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34187d68:	d101      	bne.n	34187d6e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      LL_RCC_CLKP_Enable();
34187d6a:	f7ff fb03 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
34187d6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d72:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187d76:	4618      	mov	r0, r3
34187d78:	f7fe f946 	bl	34186008 <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34187d7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d80:	e9d3 2300 	ldrd	r2, r3, [r3]
34187d84:	f002 0340 	and.w	r3, r2, #64	@ 0x40
34187d88:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34187d8c:	2300      	movs	r3, #0
34187d8e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34187d92:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
34187d96:	4603      	mov	r3, r0
34187d98:	460a      	mov	r2, r1
34187d9a:	4313      	orrs	r3, r2
34187d9c:	d006      	beq.n	34187dac <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
34187d9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187da2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187da6:	4618      	mov	r0, r3
34187da8:	f7fe f944 	bl	34186034 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
34187dac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187db0:	e9d3 2300 	ldrd	r2, r3, [r3]
34187db4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
34187db8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
34187dbc:	2300      	movs	r3, #0
34187dbe:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
34187dc2:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
34187dc6:	4603      	mov	r3, r0
34187dc8:	460a      	mov	r2, r1
34187dca:	4313      	orrs	r3, r2
34187dcc:	d006      	beq.n	34187ddc <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
34187dce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187dd2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34187dd6:	4618      	mov	r0, r3
34187dd8:	f7fe f950 	bl	3418607c <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
34187ddc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187de0:	e9d3 2300 	ldrd	r2, r3, [r3]
34187de4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
34187de8:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
34187dec:	2300      	movs	r3, #0
34187dee:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
34187df2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
34187df6:	4603      	mov	r3, r0
34187df8:	460a      	mov	r2, r1
34187dfa:	4313      	orrs	r3, r2
34187dfc:	d006      	beq.n	34187e0c <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
34187dfe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34187e06:	4618      	mov	r0, r3
34187e08:	f7fe f94e 	bl	341860a8 <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
34187e0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e10:	e9d3 2300 	ldrd	r2, r3, [r3]
34187e14:	f402 7300 	and.w	r3, r2, #512	@ 0x200
34187e18:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
34187e1c:	2300      	movs	r3, #0
34187e1e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
34187e22:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
34187e26:	4603      	mov	r3, r0
34187e28:	460a      	mov	r2, r1
34187e2a:	4313      	orrs	r3, r2
34187e2c:	d038      	beq.n	34187ea0 <HAL_RCCEx_PeriphCLKConfig+0xae8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
34187e2e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187e36:	2b02      	cmp	r3, #2
34187e38:	d116      	bne.n	34187e68 <HAL_RCCEx_PeriphCLKConfig+0xab0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
34187e3a:	4bbc      	ldr	r3, [pc, #752]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187e3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34187e40:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187e44:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187e48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e4c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
34187e4e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34187e54:	3b01      	subs	r3, #1
34187e56:	041b      	lsls	r3, r3, #16
34187e58:	4313      	orrs	r3, r2
34187e5a:	4ab4      	ldr	r2, [pc, #720]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187e5c:	430b      	orrs	r3, r1
34187e5e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
34187e62:	f7ff f887 	bl	34186f74 <LL_RCC_IC13_Enable>
34187e66:	e007      	b.n	34187e78 <HAL_RCCEx_PeriphCLKConfig+0xac0>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
34187e68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e6c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187e70:	2b01      	cmp	r3, #1
34187e72:	d101      	bne.n	34187e78 <HAL_RCCEx_PeriphCLKConfig+0xac0>
    {
      LL_RCC_CLKP_Enable();
34187e74:	f7ff fa7e 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
34187e78:	4bac      	ldr	r3, [pc, #688]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187e7a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34187e7e:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
34187e82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187e8a:	3b01      	subs	r3, #1
34187e8c:	011a      	lsls	r2, r3, #4
34187e8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e92:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187e96:	4313      	orrs	r3, r2
34187e98:	4aa4      	ldr	r2, [pc, #656]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187e9a:	430b      	orrs	r3, r1
34187e9c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | \
                PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
34187ea0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
34187ea8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
34187eac:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
34187eb0:	2300      	movs	r3, #0
34187eb2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
34187eb6:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
34187eba:	4603      	mov	r3, r0
34187ebc:	460a      	mov	r2, r1
34187ebe:	4313      	orrs	r3, r2
34187ec0:	d02d      	beq.n	34187f1e <HAL_RCCEx_PeriphCLKConfig+0xb66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
34187ec2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ec6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187eca:	2b02      	cmp	r3, #2
34187ecc:	d118      	bne.n	34187f00 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34187ece:	4b97      	ldr	r3, [pc, #604]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187ed0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34187ed4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187ed8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187edc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ee0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
34187ee4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ee8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34187eec:	3b01      	subs	r3, #1
34187eee:	041b      	lsls	r3, r3, #16
34187ef0:	4313      	orrs	r3, r2
34187ef2:	4a8e      	ldr	r2, [pc, #568]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187ef4:	430b      	orrs	r3, r1
34187ef6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34187efa:	f7ff f9bb 	bl	34187274 <LL_RCC_IC19_Enable>
34187efe:	e007      	b.n	34187f10 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
34187f00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187f08:	2b01      	cmp	r3, #1
34187f0a:	d101      	bne.n	34187f10 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    {
      LL_RCC_CLKP_Enable();
34187f0c:	f7ff fa32 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
34187f10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187f18:	4618      	mov	r0, r3
34187f1a:	f7fe f8db 	bl	341860d4 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
34187f1e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f22:	e9d3 2300 	ldrd	r2, r3, [r3]
34187f26:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
34187f2a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
34187f2e:	2300      	movs	r3, #0
34187f30:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
34187f34:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
34187f38:	4603      	mov	r3, r0
34187f3a:	460a      	mov	r2, r1
34187f3c:	4313      	orrs	r3, r2
34187f3e:	d04b      	beq.n	34187fd8 <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
34187f40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f44:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34187f48:	4b79      	ldr	r3, [pc, #484]	@ (34188130 <HAL_RCCEx_PeriphCLKConfig+0xd78>)
34187f4a:	429a      	cmp	r2, r3
34187f4c:	d116      	bne.n	34187f7c <HAL_RCCEx_PeriphCLKConfig+0xbc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34187f4e:	4b77      	ldr	r3, [pc, #476]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34187f54:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187f58:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187f5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34187f62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34187f68:	3b01      	subs	r3, #1
34187f6a:	041b      	lsls	r3, r3, #16
34187f6c:	4313      	orrs	r3, r2
34187f6e:	4a6f      	ldr	r2, [pc, #444]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187f70:	430b      	orrs	r3, r1
34187f72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34187f76:	f7fe ff7d 	bl	34186e74 <LL_RCC_IC10_Enable>
34187f7a:	e026      	b.n	34187fca <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
34187f7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f80:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34187f84:	4b6b      	ldr	r3, [pc, #428]	@ (34188134 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
34187f86:	429a      	cmp	r2, r3
34187f88:	d116      	bne.n	34187fb8 <HAL_RCCEx_PeriphCLKConfig+0xc00>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34187f8a:	4b68      	ldr	r3, [pc, #416]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187f8c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34187f90:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187f94:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187f98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f9c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34187f9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fa2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34187fa4:	3b01      	subs	r3, #1
34187fa6:	041b      	lsls	r3, r3, #16
34187fa8:	4313      	orrs	r3, r2
34187faa:	4a60      	ldr	r2, [pc, #384]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34187fac:	430b      	orrs	r3, r1
34187fae:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34187fb2:	f7ff f85f 	bl	34187074 <LL_RCC_IC15_Enable>
34187fb6:	e008      	b.n	34187fca <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
34187fb8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fbc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34187fc0:	4b5d      	ldr	r3, [pc, #372]	@ (34188138 <HAL_RCCEx_PeriphCLKConfig+0xd80>)
34187fc2:	429a      	cmp	r2, r3
34187fc4:	d101      	bne.n	34187fca <HAL_RCCEx_PeriphCLKConfig+0xc12>
    {
      LL_RCC_CLKP_Enable();
34187fc6:	f7ff f9d5 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
34187fca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34187fd2:	4618      	mov	r0, r3
34187fd4:	f7fe f8aa 	bl	3418612c <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
34187fd8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
34187fe0:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
34187fe4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
34187fe8:	2300      	movs	r3, #0
34187fea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
34187fee:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
34187ff2:	4603      	mov	r3, r0
34187ff4:	460a      	mov	r2, r1
34187ff6:	4313      	orrs	r3, r2
34187ff8:	d04b      	beq.n	34188092 <HAL_RCCEx_PeriphCLKConfig+0xcda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
34187ffa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ffe:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34188002:	4b4e      	ldr	r3, [pc, #312]	@ (3418813c <HAL_RCCEx_PeriphCLKConfig+0xd84>)
34188004:	429a      	cmp	r2, r3
34188006:	d116      	bne.n	34188036 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34188008:	4b48      	ldr	r3, [pc, #288]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418800a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418800e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188012:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188016:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418801a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3418801c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34188022:	3b01      	subs	r3, #1
34188024:	041b      	lsls	r3, r3, #16
34188026:	4313      	orrs	r3, r2
34188028:	4a40      	ldr	r2, [pc, #256]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418802a:	430b      	orrs	r3, r1
3418802c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34188030:	f7fe ff20 	bl	34186e74 <LL_RCC_IC10_Enable>
34188034:	e026      	b.n	34188084 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
34188036:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418803a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3418803e:	4b40      	ldr	r3, [pc, #256]	@ (34188140 <HAL_RCCEx_PeriphCLKConfig+0xd88>)
34188040:	429a      	cmp	r2, r3
34188042:	d116      	bne.n	34188072 <HAL_RCCEx_PeriphCLKConfig+0xcba>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188044:	4b39      	ldr	r3, [pc, #228]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34188046:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418804a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418804e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188052:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188056:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188058:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418805c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418805e:	3b01      	subs	r3, #1
34188060:	041b      	lsls	r3, r3, #16
34188062:	4313      	orrs	r3, r2
34188064:	4a31      	ldr	r2, [pc, #196]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34188066:	430b      	orrs	r3, r1
34188068:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418806c:	f7ff f802 	bl	34187074 <LL_RCC_IC15_Enable>
34188070:	e008      	b.n	34188084 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
34188072:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188076:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3418807a:	4b32      	ldr	r3, [pc, #200]	@ (34188144 <HAL_RCCEx_PeriphCLKConfig+0xd8c>)
3418807c:	429a      	cmp	r2, r3
3418807e:	d101      	bne.n	34188084 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      LL_RCC_CLKP_Enable();
34188080:	f7ff f978 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
34188084:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188088:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
3418808c:	4618      	mov	r0, r3
3418808e:	f7fe f84d 	bl	3418612c <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
34188092:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188096:	e9d3 2300 	ldrd	r2, r3, [r3]
3418809a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
3418809e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
341880a2:	2300      	movs	r3, #0
341880a4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
341880a8:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
341880ac:	4603      	mov	r3, r0
341880ae:	460a      	mov	r2, r1
341880b0:	4313      	orrs	r3, r2
341880b2:	d05d      	beq.n	34188170 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
341880b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880b8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341880bc:	4b22      	ldr	r3, [pc, #136]	@ (34188148 <HAL_RCCEx_PeriphCLKConfig+0xd90>)
341880be:	429a      	cmp	r2, r3
341880c0:	d116      	bne.n	341880f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341880c2:	4b1a      	ldr	r3, [pc, #104]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341880c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341880c8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341880cc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341880d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341880d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341880dc:	3b01      	subs	r3, #1
341880de:	041b      	lsls	r3, r3, #16
341880e0:	4313      	orrs	r3, r2
341880e2:	4a12      	ldr	r2, [pc, #72]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341880e4:	430b      	orrs	r3, r1
341880e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341880ea:	f7fe fec3 	bl	34186e74 <LL_RCC_IC10_Enable>
341880ee:	e038      	b.n	34188162 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
341880f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880f4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341880f8:	4b14      	ldr	r3, [pc, #80]	@ (3418814c <HAL_RCCEx_PeriphCLKConfig+0xd94>)
341880fa:	429a      	cmp	r2, r3
341880fc:	d128      	bne.n	34188150 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341880fe:	4b0b      	ldr	r3, [pc, #44]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34188100:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188104:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188108:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418810c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188110:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188112:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188116:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34188118:	3b01      	subs	r3, #1
3418811a:	041b      	lsls	r3, r3, #16
3418811c:	4313      	orrs	r3, r2
3418811e:	4a03      	ldr	r2, [pc, #12]	@ (3418812c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34188120:	430b      	orrs	r3, r1
34188122:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34188126:	f7fe ffa5 	bl	34187074 <LL_RCC_IC15_Enable>
3418812a:	e01a      	b.n	34188162 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
3418812c:	56028000 	.word	0x56028000
34188130:	0702000c 	.word	0x0702000c
34188134:	0703000c 	.word	0x0703000c
34188138:	0701000c 	.word	0x0701000c
3418813c:	0702040c 	.word	0x0702040c
34188140:	0703040c 	.word	0x0703040c
34188144:	0701040c 	.word	0x0701040c
34188148:	0702080c 	.word	0x0702080c
3418814c:	0703080c 	.word	0x0703080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
34188150:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188154:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34188158:	4bc8      	ldr	r3, [pc, #800]	@ (3418847c <HAL_RCCEx_PeriphCLKConfig+0x10c4>)
3418815a:	429a      	cmp	r2, r3
3418815c:	d101      	bne.n	34188162 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      LL_RCC_CLKP_Enable();
3418815e:	f7ff f909 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
34188162:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188166:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3418816a:	4618      	mov	r0, r3
3418816c:	f7fd ffde 	bl	3418612c <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
34188170:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188174:	e9d3 2300 	ldrd	r2, r3, [r3]
34188178:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
3418817c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
34188180:	2300      	movs	r3, #0
34188182:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
34188186:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
3418818a:	4603      	mov	r3, r0
3418818c:	460a      	mov	r2, r1
3418818e:	4313      	orrs	r3, r2
34188190:	d04b      	beq.n	3418822a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
34188192:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188196:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3418819a:	4bb9      	ldr	r3, [pc, #740]	@ (34188480 <HAL_RCCEx_PeriphCLKConfig+0x10c8>)
3418819c:	429a      	cmp	r2, r3
3418819e:	d116      	bne.n	341881ce <HAL_RCCEx_PeriphCLKConfig+0xe16>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341881a0:	4bb8      	ldr	r3, [pc, #736]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341881a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341881a6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341881aa:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341881ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341881b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341881ba:	3b01      	subs	r3, #1
341881bc:	041b      	lsls	r3, r3, #16
341881be:	4313      	orrs	r3, r2
341881c0:	4ab0      	ldr	r2, [pc, #704]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341881c2:	430b      	orrs	r3, r1
341881c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341881c8:	f7fe fe54 	bl	34186e74 <LL_RCC_IC10_Enable>
341881cc:	e026      	b.n	3418821c <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
341881ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881d2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
341881d6:	4bac      	ldr	r3, [pc, #688]	@ (34188488 <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
341881d8:	429a      	cmp	r2, r3
341881da:	d116      	bne.n	3418820a <HAL_RCCEx_PeriphCLKConfig+0xe52>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341881dc:	4ba9      	ldr	r3, [pc, #676]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341881de:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341881e2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341881e6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341881ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881ee:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341881f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341881f6:	3b01      	subs	r3, #1
341881f8:	041b      	lsls	r3, r3, #16
341881fa:	4313      	orrs	r3, r2
341881fc:	4aa1      	ldr	r2, [pc, #644]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341881fe:	430b      	orrs	r3, r1
34188200:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34188204:	f7fe ff36 	bl	34187074 <LL_RCC_IC15_Enable>
34188208:	e008      	b.n	3418821c <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
3418820a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418820e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34188212:	4b9e      	ldr	r3, [pc, #632]	@ (3418848c <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
34188214:	429a      	cmp	r2, r3
34188216:	d101      	bne.n	3418821c <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      LL_RCC_CLKP_Enable();
34188218:	f7ff f8ac 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
3418821c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188220:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34188224:	4618      	mov	r0, r3
34188226:	f7fd ff81 	bl	3418612c <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
3418822a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418822e:	e9d3 2300 	ldrd	r2, r3, [r3]
34188232:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
34188236:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
3418823a:	2300      	movs	r3, #0
3418823c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
34188240:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
34188244:	4603      	mov	r3, r0
34188246:	460a      	mov	r2, r1
34188248:	4313      	orrs	r3, r2
3418824a:	d04b      	beq.n	341882e4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
3418824c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188250:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34188254:	4b8e      	ldr	r3, [pc, #568]	@ (34188490 <HAL_RCCEx_PeriphCLKConfig+0x10d8>)
34188256:	429a      	cmp	r2, r3
34188258:	d116      	bne.n	34188288 <HAL_RCCEx_PeriphCLKConfig+0xed0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418825a:	4b8a      	ldr	r3, [pc, #552]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418825c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34188260:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188264:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188268:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418826c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3418826e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34188274:	3b01      	subs	r3, #1
34188276:	041b      	lsls	r3, r3, #16
34188278:	4313      	orrs	r3, r2
3418827a:	4a82      	ldr	r2, [pc, #520]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418827c:	430b      	orrs	r3, r1
3418827e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34188282:	f7fe fdf7 	bl	34186e74 <LL_RCC_IC10_Enable>
34188286:	e026      	b.n	341882d6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
34188288:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418828c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34188290:	4b80      	ldr	r3, [pc, #512]	@ (34188494 <HAL_RCCEx_PeriphCLKConfig+0x10dc>)
34188292:	429a      	cmp	r2, r3
34188294:	d116      	bne.n	341882c4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188296:	4b7b      	ldr	r3, [pc, #492]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34188298:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418829c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341882a0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341882a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882a8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341882aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341882b0:	3b01      	subs	r3, #1
341882b2:	041b      	lsls	r3, r3, #16
341882b4:	4313      	orrs	r3, r2
341882b6:	4a73      	ldr	r2, [pc, #460]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341882b8:	430b      	orrs	r3, r1
341882ba:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341882be:	f7fe fed9 	bl	34187074 <LL_RCC_IC15_Enable>
341882c2:	e008      	b.n	341882d6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
341882c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882c8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
341882cc:	4b72      	ldr	r3, [pc, #456]	@ (34188498 <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
341882ce:	429a      	cmp	r2, r3
341882d0:	d101      	bne.n	341882d6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    {
      LL_RCC_CLKP_Enable();
341882d2:	f7ff f84f 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
341882d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882da:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341882de:	4618      	mov	r0, r3
341882e0:	f7fd ff2f 	bl	34186142 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
341882e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882e8:	e9d3 2300 	ldrd	r2, r3, [r3]
341882ec:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
341882f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
341882f4:	2300      	movs	r3, #0
341882f6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
341882fa:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
341882fe:	4603      	mov	r3, r0
34188300:	460a      	mov	r2, r1
34188302:	4313      	orrs	r3, r2
34188304:	d04b      	beq.n	3418839e <HAL_RCCEx_PeriphCLKConfig+0xfe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
34188306:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418830a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3418830e:	4b63      	ldr	r3, [pc, #396]	@ (3418849c <HAL_RCCEx_PeriphCLKConfig+0x10e4>)
34188310:	429a      	cmp	r2, r3
34188312:	d116      	bne.n	34188342 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34188314:	4b5b      	ldr	r3, [pc, #364]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34188316:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418831a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418831e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188322:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188326:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34188328:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418832c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418832e:	3b01      	subs	r3, #1
34188330:	041b      	lsls	r3, r3, #16
34188332:	4313      	orrs	r3, r2
34188334:	4a53      	ldr	r2, [pc, #332]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34188336:	430b      	orrs	r3, r1
34188338:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3418833c:	f7fe fd9a 	bl	34186e74 <LL_RCC_IC10_Enable>
34188340:	e026      	b.n	34188390 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
34188342:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188346:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3418834a:	4b55      	ldr	r3, [pc, #340]	@ (341884a0 <HAL_RCCEx_PeriphCLKConfig+0x10e8>)
3418834c:	429a      	cmp	r2, r3
3418834e:	d116      	bne.n	3418837e <HAL_RCCEx_PeriphCLKConfig+0xfc6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188350:	4b4c      	ldr	r3, [pc, #304]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34188352:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188356:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418835a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418835e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188362:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188364:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418836a:	3b01      	subs	r3, #1
3418836c:	041b      	lsls	r3, r3, #16
3418836e:	4313      	orrs	r3, r2
34188370:	4a44      	ldr	r2, [pc, #272]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34188372:	430b      	orrs	r3, r1
34188374:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34188378:	f7fe fe7c 	bl	34187074 <LL_RCC_IC15_Enable>
3418837c:	e008      	b.n	34188390 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
3418837e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188382:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34188386:	4b47      	ldr	r3, [pc, #284]	@ (341884a4 <HAL_RCCEx_PeriphCLKConfig+0x10ec>)
34188388:	429a      	cmp	r2, r3
3418838a:	d101      	bne.n	34188390 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    {
      LL_RCC_CLKP_Enable();
3418838c:	f7fe fff2 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
34188390:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188394:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188398:	4618      	mov	r0, r3
3418839a:	f7fd fed2 	bl	34186142 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
3418839e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883a2:	e9d3 2300 	ldrd	r2, r3, [r3]
341883a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
341883aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
341883ae:	2300      	movs	r3, #0
341883b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
341883b4:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
341883b8:	4603      	mov	r3, r0
341883ba:	460a      	mov	r2, r1
341883bc:	4313      	orrs	r3, r2
341883be:	d02d      	beq.n	3418841c <HAL_RCCEx_PeriphCLKConfig+0x1064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
341883c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883c4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
341883c8:	4b37      	ldr	r3, [pc, #220]	@ (341884a8 <HAL_RCCEx_PeriphCLKConfig+0x10f0>)
341883ca:	429a      	cmp	r2, r3
341883cc:	d116      	bne.n	341883fc <HAL_RCCEx_PeriphCLKConfig+0x1044>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341883ce:	4b2d      	ldr	r3, [pc, #180]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341883d0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341883d4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341883d8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341883dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883e0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341883e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341883e8:	3b01      	subs	r3, #1
341883ea:	041b      	lsls	r3, r3, #16
341883ec:	4313      	orrs	r3, r2
341883ee:	4a25      	ldr	r2, [pc, #148]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341883f0:	430b      	orrs	r3, r1
341883f2:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341883f6:	f7fe fe3d 	bl	34187074 <LL_RCC_IC15_Enable>
341883fa:	e008      	b.n	3418840e <HAL_RCCEx_PeriphCLKConfig+0x1056>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
341883fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188400:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34188404:	4b29      	ldr	r3, [pc, #164]	@ (341884ac <HAL_RCCEx_PeriphCLKConfig+0x10f4>)
34188406:	429a      	cmp	r2, r3
34188408:	d101      	bne.n	3418840e <HAL_RCCEx_PeriphCLKConfig+0x1056>
    {
      LL_RCC_CLKP_Enable();
3418840a:	f7fe ffb3 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
3418840e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188412:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34188416:	4618      	mov	r0, r3
34188418:	f7fd fe9e 	bl	34186158 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
3418841c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188420:	e9d3 2300 	ldrd	r2, r3, [r3]
34188424:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34188428:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
3418842c:	2300      	movs	r3, #0
3418842e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
34188432:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
34188436:	4603      	mov	r3, r0
34188438:	460a      	mov	r2, r1
3418843a:	4313      	orrs	r3, r2
3418843c:	d04a      	beq.n	341884d4 <HAL_RCCEx_PeriphCLKConfig+0x111c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
3418843e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188442:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34188446:	4b1a      	ldr	r3, [pc, #104]	@ (341884b0 <HAL_RCCEx_PeriphCLKConfig+0x10f8>)
34188448:	429a      	cmp	r2, r3
3418844a:	d133      	bne.n	341884b4 <HAL_RCCEx_PeriphCLKConfig+0x10fc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418844c:	4b0d      	ldr	r3, [pc, #52]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418844e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188452:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188456:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418845a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418845e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188460:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34188466:	3b01      	subs	r3, #1
34188468:	041b      	lsls	r3, r3, #16
3418846a:	4313      	orrs	r3, r2
3418846c:	4a05      	ldr	r2, [pc, #20]	@ (34188484 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418846e:	430b      	orrs	r3, r1
34188470:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34188474:	f7fe fdfe 	bl	34187074 <LL_RCC_IC15_Enable>
34188478:	e025      	b.n	341884c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
3418847a:	bf00      	nop
3418847c:	0701080c 	.word	0x0701080c
34188480:	07020c0c 	.word	0x07020c0c
34188484:	56028000 	.word	0x56028000
34188488:	07030c0c 	.word	0x07030c0c
3418848c:	07010c0c 	.word	0x07010c0c
34188490:	0702100c 	.word	0x0702100c
34188494:	0703100c 	.word	0x0703100c
34188498:	0701100c 	.word	0x0701100c
3418849c:	0702140c 	.word	0x0702140c
341884a0:	0703140c 	.word	0x0703140c
341884a4:	0701140c 	.word	0x0701140c
341884a8:	0702082c 	.word	0x0702082c
341884ac:	0701082c 	.word	0x0701082c
341884b0:	07020c2c 	.word	0x07020c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
341884b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341884b8:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
341884bc:	4bca      	ldr	r3, [pc, #808]	@ (341887e8 <HAL_RCCEx_PeriphCLKConfig+0x1430>)
341884be:	429a      	cmp	r2, r3
341884c0:	d101      	bne.n	341884c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      LL_RCC_CLKP_Enable();
341884c2:	f7fe ff57 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
341884c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341884ca:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341884ce:	4618      	mov	r0, r3
341884d0:	f7fd fe42 	bl	34186158 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
341884d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341884d8:	e9d3 2300 	ldrd	r2, r3, [r3]
341884dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
341884e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
341884e4:	2300      	movs	r3, #0
341884e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
341884ea:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
341884ee:	4603      	mov	r3, r0
341884f0:	460a      	mov	r2, r1
341884f2:	4313      	orrs	r3, r2
341884f4:	d02d      	beq.n	34188552 <HAL_RCCEx_PeriphCLKConfig+0x119a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
341884f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341884fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
341884fe:	4bbb      	ldr	r3, [pc, #748]	@ (341887ec <HAL_RCCEx_PeriphCLKConfig+0x1434>)
34188500:	429a      	cmp	r2, r3
34188502:	d116      	bne.n	34188532 <HAL_RCCEx_PeriphCLKConfig+0x117a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188504:	4bba      	ldr	r3, [pc, #744]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188506:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418850a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418850e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188512:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188516:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188518:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418851c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418851e:	3b01      	subs	r3, #1
34188520:	041b      	lsls	r3, r3, #16
34188522:	4313      	orrs	r3, r2
34188524:	4ab2      	ldr	r2, [pc, #712]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188526:	430b      	orrs	r3, r1
34188528:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418852c:	f7fe fda2 	bl	34187074 <LL_RCC_IC15_Enable>
34188530:	e008      	b.n	34188544 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
34188532:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188536:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418853a:	4bae      	ldr	r3, [pc, #696]	@ (341887f4 <HAL_RCCEx_PeriphCLKConfig+0x143c>)
3418853c:	429a      	cmp	r2, r3
3418853e:	d101      	bne.n	34188544 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    {
      LL_RCC_CLKP_Enable();
34188540:	f7fe ff18 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
34188544:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188548:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418854c:	4618      	mov	r0, r3
3418854e:	f7fd fe03 	bl	34186158 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
34188552:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188556:	e9d3 2300 	ldrd	r2, r3, [r3]
3418855a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
3418855e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
34188562:	2300      	movs	r3, #0
34188564:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
34188568:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
3418856c:	4603      	mov	r3, r0
3418856e:	460a      	mov	r2, r1
34188570:	4313      	orrs	r3, r2
34188572:	d02d      	beq.n	341885d0 <HAL_RCCEx_PeriphCLKConfig+0x1218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
34188574:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188578:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3418857c:	4b9e      	ldr	r3, [pc, #632]	@ (341887f8 <HAL_RCCEx_PeriphCLKConfig+0x1440>)
3418857e:	429a      	cmp	r2, r3
34188580:	d116      	bne.n	341885b0 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188582:	4b9b      	ldr	r3, [pc, #620]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188584:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188588:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418858c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188590:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188594:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188596:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418859a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418859c:	3b01      	subs	r3, #1
3418859e:	041b      	lsls	r3, r3, #16
341885a0:	4313      	orrs	r3, r2
341885a2:	4a93      	ldr	r2, [pc, #588]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341885a4:	430b      	orrs	r3, r1
341885a6:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341885aa:	f7fe fd63 	bl	34187074 <LL_RCC_IC15_Enable>
341885ae:	e008      	b.n	341885c2 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
341885b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341885b4:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
341885b8:	4b90      	ldr	r3, [pc, #576]	@ (341887fc <HAL_RCCEx_PeriphCLKConfig+0x1444>)
341885ba:	429a      	cmp	r2, r3
341885bc:	d101      	bne.n	341885c2 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    {
      LL_RCC_CLKP_Enable();
341885be:	f7fe fed9 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
341885c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341885c6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341885ca:	4618      	mov	r0, r3
341885cc:	f7fd fdc4 	bl	34186158 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
341885d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341885d4:	e9d3 2300 	ldrd	r2, r3, [r3]
341885d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
341885dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
341885e0:	2300      	movs	r3, #0
341885e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
341885e6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
341885ea:	4603      	mov	r3, r0
341885ec:	460a      	mov	r2, r1
341885ee:	4313      	orrs	r3, r2
341885f0:	d02d      	beq.n	3418864e <HAL_RCCEx_PeriphCLKConfig+0x1296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
341885f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341885f6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
341885fa:	4b81      	ldr	r3, [pc, #516]	@ (34188800 <HAL_RCCEx_PeriphCLKConfig+0x1448>)
341885fc:	429a      	cmp	r2, r3
341885fe:	d116      	bne.n	3418862e <HAL_RCCEx_PeriphCLKConfig+0x1276>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188600:	4b7b      	ldr	r3, [pc, #492]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188602:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188606:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418860a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418860e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188612:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34188614:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188618:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418861a:	3b01      	subs	r3, #1
3418861c:	041b      	lsls	r3, r3, #16
3418861e:	4313      	orrs	r3, r2
34188620:	4a73      	ldr	r2, [pc, #460]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188622:	430b      	orrs	r3, r1
34188624:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34188628:	f7fe fd24 	bl	34187074 <LL_RCC_IC15_Enable>
3418862c:	e008      	b.n	34188640 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
3418862e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188632:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34188636:	4b73      	ldr	r3, [pc, #460]	@ (34188804 <HAL_RCCEx_PeriphCLKConfig+0x144c>)
34188638:	429a      	cmp	r2, r3
3418863a:	d101      	bne.n	34188640 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    {
      LL_RCC_CLKP_Enable();
3418863c:	f7fe fe9a 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
34188640:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188644:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34188648:	4618      	mov	r0, r3
3418864a:	f7fd fd85 	bl	34186158 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
3418864e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188652:	e9d3 2300 	ldrd	r2, r3, [r3]
34188656:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
3418865a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
3418865e:	2300      	movs	r3, #0
34188660:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
34188664:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
34188668:	4603      	mov	r3, r0
3418866a:	460a      	mov	r2, r1
3418866c:	4313      	orrs	r3, r2
3418866e:	d04b      	beq.n	34188708 <HAL_RCCEx_PeriphCLKConfig+0x1350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
34188670:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188674:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34188678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418867c:	d116      	bne.n	341886ac <HAL_RCCEx_PeriphCLKConfig+0x12f4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418867e:	4b5c      	ldr	r3, [pc, #368]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34188680:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188684:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188688:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418868c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188690:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188692:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188698:	3b01      	subs	r3, #1
3418869a:	041b      	lsls	r3, r3, #16
3418869c:	4313      	orrs	r3, r2
3418869e:	4a54      	ldr	r2, [pc, #336]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341886a0:	430b      	orrs	r3, r1
341886a2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341886a6:	f7fe fba5 	bl	34186df4 <LL_RCC_IC9_Enable>
341886aa:	e026      	b.n	341886fa <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
341886ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
341886b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341886b8:	d116      	bne.n	341886e8 <HAL_RCCEx_PeriphCLKConfig+0x1330>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341886ba:	4b4d      	ldr	r3, [pc, #308]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341886bc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341886c0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341886c4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341886c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341886ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341886d4:	3b01      	subs	r3, #1
341886d6:	041b      	lsls	r3, r3, #16
341886d8:	4313      	orrs	r3, r2
341886da:	4a45      	ldr	r2, [pc, #276]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341886dc:	430b      	orrs	r3, r1
341886de:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341886e2:	f7fe fc87 	bl	34186ff4 <LL_RCC_IC14_Enable>
341886e6:	e008      	b.n	341886fa <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
341886e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
341886f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341886f4:	d101      	bne.n	341886fa <HAL_RCCEx_PeriphCLKConfig+0x1342>
    {
      LL_RCC_CLKP_Enable();
341886f6:	f7fe fe3d 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
341886fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34188702:	4618      	mov	r0, r3
34188704:	f7fd fd34 	bl	34186170 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
34188708:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418870c:	e9d3 2300 	ldrd	r2, r3, [r3]
34188710:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
34188714:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
34188718:	2300      	movs	r3, #0
3418871a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
3418871e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
34188722:	4603      	mov	r3, r0
34188724:	460a      	mov	r2, r1
34188726:	4313      	orrs	r3, r2
34188728:	d02f      	beq.n	3418878a <HAL_RCCEx_PeriphCLKConfig+0x13d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
3418872a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418872e:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34188732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34188736:	d118      	bne.n	3418876a <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
34188738:	4b2d      	ldr	r3, [pc, #180]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418873a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418873e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188742:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188746:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418874a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
3418874e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188752:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34188756:	3b01      	subs	r3, #1
34188758:	041b      	lsls	r3, r3, #16
3418875a:	4313      	orrs	r3, r2
3418875c:	4a24      	ldr	r2, [pc, #144]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418875e:	430b      	orrs	r3, r1
34188760:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
34188764:	f7fe fcc6 	bl	341870f4 <LL_RCC_IC16_Enable>
34188768:	e008      	b.n	3418877c <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
3418876a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418876e:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34188772:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34188776:	d101      	bne.n	3418877c <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    {
      LL_RCC_CLKP_Enable();
34188778:	f7fe fdfc 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
3418877c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188780:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34188784:	4618      	mov	r0, r3
34188786:	f7fd fd09 	bl	3418619c <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
3418878a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418878e:	e9d3 2300 	ldrd	r2, r3, [r3]
34188792:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
34188796:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
3418879a:	2300      	movs	r3, #0
3418879c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
341887a0:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
341887a4:	4603      	mov	r3, r0
341887a6:	460a      	mov	r2, r1
341887a8:	4313      	orrs	r3, r2
341887aa:	d05b      	beq.n	34188864 <HAL_RCCEx_PeriphCLKConfig+0x14ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
341887ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887b0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
341887b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341887b8:	d126      	bne.n	34188808 <HAL_RCCEx_PeriphCLKConfig+0x1450>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341887ba:	4b0d      	ldr	r3, [pc, #52]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341887bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341887c0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341887c4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341887c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341887ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341887d4:	3b01      	subs	r3, #1
341887d6:	041b      	lsls	r3, r3, #16
341887d8:	4313      	orrs	r3, r2
341887da:	4a05      	ldr	r2, [pc, #20]	@ (341887f0 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341887dc:	430b      	orrs	r3, r1
341887de:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341887e2:	f7fe fa87 	bl	34186cf4 <LL_RCC_IC7_Enable>
341887e6:	e036      	b.n	34188856 <HAL_RCCEx_PeriphCLKConfig+0x149e>
341887e8:	07010c2c 	.word	0x07010c2c
341887ec:	0702102c 	.word	0x0702102c
341887f0:	56028000 	.word	0x56028000
341887f4:	0701102c 	.word	0x0701102c
341887f8:	0702142c 	.word	0x0702142c
341887fc:	0701142c 	.word	0x0701142c
34188800:	0702182c 	.word	0x0702182c
34188804:	0701182c 	.word	0x0701182c
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
34188808:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418880c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34188810:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34188814:	d116      	bne.n	34188844 <HAL_RCCEx_PeriphCLKConfig+0x148c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188816:	4bb5      	ldr	r3, [pc, #724]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418881c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188820:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188824:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188828:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418882a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418882e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188830:	3b01      	subs	r3, #1
34188832:	041b      	lsls	r3, r3, #16
34188834:	4313      	orrs	r3, r2
34188836:	4aad      	ldr	r2, [pc, #692]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188838:	430b      	orrs	r3, r1
3418883a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418883e:	f7fe fa99 	bl	34186d74 <LL_RCC_IC8_Enable>
34188842:	e008      	b.n	34188856 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
34188844:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188848:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3418884c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34188850:	d101      	bne.n	34188856 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    {
      LL_RCC_CLKP_Enable();
34188852:	f7fe fd8f 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
34188856:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418885a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
3418885e:	4618      	mov	r0, r3
34188860:	f7fd fcb2 	bl	341861c8 <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34188864:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188868:	e9d3 2300 	ldrd	r2, r3, [r3]
3418886c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34188870:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
34188874:	2300      	movs	r3, #0
34188876:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
3418887a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
3418887e:	4603      	mov	r3, r0
34188880:	460a      	mov	r2, r1
34188882:	4313      	orrs	r3, r2
34188884:	d02d      	beq.n	341888e2 <HAL_RCCEx_PeriphCLKConfig+0x152a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
34188886:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418888a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
3418888e:	2b20      	cmp	r3, #32
34188890:	d118      	bne.n	341888c4 <HAL_RCCEx_PeriphCLKConfig+0x150c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34188892:	4b96      	ldr	r3, [pc, #600]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188894:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34188898:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418889c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341888a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888a4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
341888a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341888b0:	3b01      	subs	r3, #1
341888b2:	041b      	lsls	r3, r3, #16
341888b4:	4313      	orrs	r3, r2
341888b6:	4a8d      	ldr	r2, [pc, #564]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341888b8:	430b      	orrs	r3, r1
341888ba:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
341888be:	f7fe fd19 	bl	341872f4 <LL_RCC_IC20_Enable>
341888c2:	e007      	b.n	341888d4 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
341888c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888c8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
341888cc:	2b10      	cmp	r3, #16
341888ce:	d101      	bne.n	341888d4 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    {
      LL_RCC_CLKP_Enable();
341888d0:	f7fe fd50 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
341888d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888d8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
341888dc:	4618      	mov	r0, r3
341888de:	f7fd fc9f 	bl	34186220 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
341888e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888e6:	e9d3 2300 	ldrd	r2, r3, [r3]
341888ea:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
341888ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
341888f2:	2300      	movs	r3, #0
341888f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
341888f8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
341888fc:	4603      	mov	r3, r0
341888fe:	460a      	mov	r2, r1
34188900:	4313      	orrs	r3, r2
34188902:	d04b      	beq.n	3418899c <HAL_RCCEx_PeriphCLKConfig+0x15e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
34188904:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188908:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3418890c:	4b78      	ldr	r3, [pc, #480]	@ (34188af0 <HAL_RCCEx_PeriphCLKConfig+0x1738>)
3418890e:	429a      	cmp	r2, r3
34188910:	d116      	bne.n	34188940 <HAL_RCCEx_PeriphCLKConfig+0x1588>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34188912:	4b76      	ldr	r3, [pc, #472]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188914:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34188918:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418891c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188920:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188924:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34188926:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418892a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418892c:	3b01      	subs	r3, #1
3418892e:	041b      	lsls	r3, r3, #16
34188930:	4313      	orrs	r3, r2
34188932:	4a6e      	ldr	r2, [pc, #440]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188934:	430b      	orrs	r3, r1
34188936:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3418893a:	f7fe f9db 	bl	34186cf4 <LL_RCC_IC7_Enable>
3418893e:	e026      	b.n	3418898e <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
34188940:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188944:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34188948:	4b6a      	ldr	r3, [pc, #424]	@ (34188af4 <HAL_RCCEx_PeriphCLKConfig+0x173c>)
3418894a:	429a      	cmp	r2, r3
3418894c:	d116      	bne.n	3418897c <HAL_RCCEx_PeriphCLKConfig+0x15c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418894e:	4b67      	ldr	r3, [pc, #412]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188954:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188958:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418895c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188960:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188962:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188968:	3b01      	subs	r3, #1
3418896a:	041b      	lsls	r3, r3, #16
3418896c:	4313      	orrs	r3, r2
3418896e:	4a5f      	ldr	r2, [pc, #380]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188970:	430b      	orrs	r3, r1
34188972:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188976:	f7fe f9fd 	bl	34186d74 <LL_RCC_IC8_Enable>
3418897a:	e008      	b.n	3418898e <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
3418897c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188980:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34188984:	4b5c      	ldr	r3, [pc, #368]	@ (34188af8 <HAL_RCCEx_PeriphCLKConfig+0x1740>)
34188986:	429a      	cmp	r2, r3
34188988:	d101      	bne.n	3418898e <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    {
      LL_RCC_CLKP_Enable();
3418898a:	f7fe fcf3 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
3418898e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188992:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
34188996:	4618      	mov	r0, r3
34188998:	f7fd fc58 	bl	3418624c <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
3418899c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889a0:	e9d3 2300 	ldrd	r2, r3, [r3]
341889a4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
341889a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
341889ac:	2300      	movs	r3, #0
341889ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
341889b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
341889b6:	4603      	mov	r3, r0
341889b8:	460a      	mov	r2, r1
341889ba:	4313      	orrs	r3, r2
341889bc:	d04b      	beq.n	34188a56 <HAL_RCCEx_PeriphCLKConfig+0x169e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
341889be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889c2:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
341889c6:	4b4d      	ldr	r3, [pc, #308]	@ (34188afc <HAL_RCCEx_PeriphCLKConfig+0x1744>)
341889c8:	429a      	cmp	r2, r3
341889ca:	d116      	bne.n	341889fa <HAL_RCCEx_PeriphCLKConfig+0x1642>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341889cc:	4b47      	ldr	r3, [pc, #284]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341889ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341889d2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341889d6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341889da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341889e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341889e6:	3b01      	subs	r3, #1
341889e8:	041b      	lsls	r3, r3, #16
341889ea:	4313      	orrs	r3, r2
341889ec:	4a3f      	ldr	r2, [pc, #252]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341889ee:	430b      	orrs	r3, r1
341889f0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341889f4:	f7fe f97e 	bl	34186cf4 <LL_RCC_IC7_Enable>
341889f8:	e026      	b.n	34188a48 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
341889fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889fe:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34188a02:	4b3f      	ldr	r3, [pc, #252]	@ (34188b00 <HAL_RCCEx_PeriphCLKConfig+0x1748>)
34188a04:	429a      	cmp	r2, r3
34188a06:	d116      	bne.n	34188a36 <HAL_RCCEx_PeriphCLKConfig+0x167e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188a08:	4b38      	ldr	r3, [pc, #224]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188a0e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188a12:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188a16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188a1c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188a22:	3b01      	subs	r3, #1
34188a24:	041b      	lsls	r3, r3, #16
34188a26:	4313      	orrs	r3, r2
34188a28:	4a30      	ldr	r2, [pc, #192]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188a2a:	430b      	orrs	r3, r1
34188a2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188a30:	f7fe f9a0 	bl	34186d74 <LL_RCC_IC8_Enable>
34188a34:	e008      	b.n	34188a48 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
34188a36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a3a:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34188a3e:	4b31      	ldr	r3, [pc, #196]	@ (34188b04 <HAL_RCCEx_PeriphCLKConfig+0x174c>)
34188a40:	429a      	cmp	r2, r3
34188a42:	d101      	bne.n	34188a48 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    {
      LL_RCC_CLKP_Enable();
34188a44:	f7fe fc96 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
34188a48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a4c:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
34188a50:	4618      	mov	r0, r3
34188a52:	f7fd fbfb 	bl	3418624c <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
34188a56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
34188a5e:	2100      	movs	r1, #0
34188a60:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
34188a64:	f003 0301 	and.w	r3, r3, #1
34188a68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
34188a6c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
34188a70:	4603      	mov	r3, r0
34188a72:	460a      	mov	r2, r1
34188a74:	4313      	orrs	r3, r2
34188a76:	d056      	beq.n	34188b26 <HAL_RCCEx_PeriphCLKConfig+0x176e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
34188a78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a7c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34188a80:	2b02      	cmp	r3, #2
34188a82:	d116      	bne.n	34188ab2 <HAL_RCCEx_PeriphCLKConfig+0x16fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34188a84:	4b19      	ldr	r3, [pc, #100]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188a86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34188a8a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188a8e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188a92:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34188a98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34188a9e:	3b01      	subs	r3, #1
34188aa0:	041b      	lsls	r3, r3, #16
34188aa2:	4313      	orrs	r3, r2
34188aa4:	4a11      	ldr	r2, [pc, #68]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188aa6:	430b      	orrs	r3, r1
34188aa8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34188aac:	f7fe f922 	bl	34186cf4 <LL_RCC_IC7_Enable>
34188ab0:	e032      	b.n	34188b18 <HAL_RCCEx_PeriphCLKConfig+0x1760>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
34188ab2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ab6:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34188aba:	2b03      	cmp	r3, #3
34188abc:	d124      	bne.n	34188b08 <HAL_RCCEx_PeriphCLKConfig+0x1750>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188abe:	4b0b      	ldr	r3, [pc, #44]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188ac4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188ac8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188acc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ad0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188ad2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188ad8:	3b01      	subs	r3, #1
34188ada:	041b      	lsls	r3, r3, #16
34188adc:	4313      	orrs	r3, r2
34188ade:	4a03      	ldr	r2, [pc, #12]	@ (34188aec <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34188ae0:	430b      	orrs	r3, r1
34188ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188ae6:	f7fe f945 	bl	34186d74 <LL_RCC_IC8_Enable>
34188aea:	e015      	b.n	34188b18 <HAL_RCCEx_PeriphCLKConfig+0x1760>
34188aec:	56028000 	.word	0x56028000
34188af0:	07021418 	.word	0x07021418
34188af4:	07031418 	.word	0x07031418
34188af8:	07011418 	.word	0x07011418
34188afc:	07021818 	.word	0x07021818
34188b00:	07031818 	.word	0x07031818
34188b04:	07011818 	.word	0x07011818
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
34188b08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b0c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34188b10:	2b01      	cmp	r3, #1
34188b12:	d101      	bne.n	34188b18 <HAL_RCCEx_PeriphCLKConfig+0x1760>
    {
      LL_RCC_CLKP_Enable();
34188b14:	f7fe fc2e 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
34188b18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b1c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34188b20:	4618      	mov	r0, r3
34188b22:	f7fd fba9 	bl	34186278 <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
34188b26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
34188b2e:	2100      	movs	r1, #0
34188b30:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
34188b34:	f003 0302 	and.w	r3, r3, #2
34188b38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
34188b3c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
34188b40:	4603      	mov	r3, r0
34188b42:	460a      	mov	r2, r1
34188b44:	4313      	orrs	r3, r2
34188b46:	d04b      	beq.n	34188be0 <HAL_RCCEx_PeriphCLKConfig+0x1828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
34188b48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b4c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34188b50:	4bc6      	ldr	r3, [pc, #792]	@ (34188e6c <HAL_RCCEx_PeriphCLKConfig+0x1ab4>)
34188b52:	429a      	cmp	r2, r3
34188b54:	d116      	bne.n	34188b84 <HAL_RCCEx_PeriphCLKConfig+0x17cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188b56:	4bc6      	ldr	r3, [pc, #792]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188b5c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188b60:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188b64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188b6a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188b70:	3b01      	subs	r3, #1
34188b72:	041b      	lsls	r3, r3, #16
34188b74:	4313      	orrs	r3, r2
34188b76:	4abe      	ldr	r2, [pc, #760]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188b78:	430b      	orrs	r3, r1
34188b7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188b7e:	f7fe f8f9 	bl	34186d74 <LL_RCC_IC8_Enable>
34188b82:	e026      	b.n	34188bd2 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34188b84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b88:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34188b8c:	4bb9      	ldr	r3, [pc, #740]	@ (34188e74 <HAL_RCCEx_PeriphCLKConfig+0x1abc>)
34188b8e:	429a      	cmp	r2, r3
34188b90:	d116      	bne.n	34188bc0 <HAL_RCCEx_PeriphCLKConfig+0x1808>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188b92:	4bb7      	ldr	r3, [pc, #732]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188b94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188b98:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188b9c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188ba0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ba4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188ba6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188bac:	3b01      	subs	r3, #1
34188bae:	041b      	lsls	r3, r3, #16
34188bb0:	4313      	orrs	r3, r2
34188bb2:	4aaf      	ldr	r2, [pc, #700]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188bb4:	430b      	orrs	r3, r1
34188bb6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188bba:	f7fe f91b 	bl	34186df4 <LL_RCC_IC9_Enable>
34188bbe:	e008      	b.n	34188bd2 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
34188bc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188bc4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34188bc8:	4bab      	ldr	r3, [pc, #684]	@ (34188e78 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>)
34188bca:	429a      	cmp	r2, r3
34188bcc:	d101      	bne.n	34188bd2 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    {
      LL_RCC_CLKP_Enable();
34188bce:	f7fe fbd1 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
34188bd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188bd6:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
34188bda:	4618      	mov	r0, r3
34188bdc:	f7fd fb62 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
34188be0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188be4:	e9d3 2300 	ldrd	r2, r3, [r3]
34188be8:	2100      	movs	r1, #0
34188bea:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
34188bee:	f003 0304 	and.w	r3, r3, #4
34188bf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
34188bf6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
34188bfa:	4603      	mov	r3, r0
34188bfc:	460a      	mov	r2, r1
34188bfe:	4313      	orrs	r3, r2
34188c00:	d04b      	beq.n	34188c9a <HAL_RCCEx_PeriphCLKConfig+0x18e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
34188c02:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c06:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34188c0a:	4b9c      	ldr	r3, [pc, #624]	@ (34188e7c <HAL_RCCEx_PeriphCLKConfig+0x1ac4>)
34188c0c:	429a      	cmp	r2, r3
34188c0e:	d116      	bne.n	34188c3e <HAL_RCCEx_PeriphCLKConfig+0x1886>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188c10:	4b97      	ldr	r3, [pc, #604]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188c16:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188c1a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188c1e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188c24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188c2a:	3b01      	subs	r3, #1
34188c2c:	041b      	lsls	r3, r3, #16
34188c2e:	4313      	orrs	r3, r2
34188c30:	4a8f      	ldr	r2, [pc, #572]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188c32:	430b      	orrs	r3, r1
34188c34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188c38:	f7fe f89c 	bl	34186d74 <LL_RCC_IC8_Enable>
34188c3c:	e026      	b.n	34188c8c <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
34188c3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c42:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34188c46:	4b8e      	ldr	r3, [pc, #568]	@ (34188e80 <HAL_RCCEx_PeriphCLKConfig+0x1ac8>)
34188c48:	429a      	cmp	r2, r3
34188c4a:	d116      	bne.n	34188c7a <HAL_RCCEx_PeriphCLKConfig+0x18c2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188c4c:	4b88      	ldr	r3, [pc, #544]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188c4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188c52:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188c56:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188c5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188c60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188c66:	3b01      	subs	r3, #1
34188c68:	041b      	lsls	r3, r3, #16
34188c6a:	4313      	orrs	r3, r2
34188c6c:	4a80      	ldr	r2, [pc, #512]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188c6e:	430b      	orrs	r3, r1
34188c70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188c74:	f7fe f8be 	bl	34186df4 <LL_RCC_IC9_Enable>
34188c78:	e008      	b.n	34188c8c <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
34188c7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c7e:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34188c82:	4b80      	ldr	r3, [pc, #512]	@ (34188e84 <HAL_RCCEx_PeriphCLKConfig+0x1acc>)
34188c84:	429a      	cmp	r2, r3
34188c86:	d101      	bne.n	34188c8c <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    {
      LL_RCC_CLKP_Enable();
34188c88:	f7fe fb74 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
34188c8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c90:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
34188c94:	4618      	mov	r0, r3
34188c96:	f7fd fb05 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
34188c9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
34188ca2:	2100      	movs	r1, #0
34188ca4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
34188ca8:	f003 0308 	and.w	r3, r3, #8
34188cac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
34188cb0:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
34188cb4:	4603      	mov	r3, r0
34188cb6:	460a      	mov	r2, r1
34188cb8:	4313      	orrs	r3, r2
34188cba:	d04b      	beq.n	34188d54 <HAL_RCCEx_PeriphCLKConfig+0x199c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
34188cbc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188cc0:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34188cc4:	4b70      	ldr	r3, [pc, #448]	@ (34188e88 <HAL_RCCEx_PeriphCLKConfig+0x1ad0>)
34188cc6:	429a      	cmp	r2, r3
34188cc8:	d116      	bne.n	34188cf8 <HAL_RCCEx_PeriphCLKConfig+0x1940>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188cca:	4b69      	ldr	r3, [pc, #420]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188cd0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188cd4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188cd8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188cdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188cde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188ce4:	3b01      	subs	r3, #1
34188ce6:	041b      	lsls	r3, r3, #16
34188ce8:	4313      	orrs	r3, r2
34188cea:	4a61      	ldr	r2, [pc, #388]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188cec:	430b      	orrs	r3, r1
34188cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188cf2:	f7fe f83f 	bl	34186d74 <LL_RCC_IC8_Enable>
34188cf6:	e026      	b.n	34188d46 <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
34188cf8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188cfc:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34188d00:	4b62      	ldr	r3, [pc, #392]	@ (34188e8c <HAL_RCCEx_PeriphCLKConfig+0x1ad4>)
34188d02:	429a      	cmp	r2, r3
34188d04:	d116      	bne.n	34188d34 <HAL_RCCEx_PeriphCLKConfig+0x197c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188d06:	4b5a      	ldr	r3, [pc, #360]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188d08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188d0c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188d10:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188d14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188d1a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188d20:	3b01      	subs	r3, #1
34188d22:	041b      	lsls	r3, r3, #16
34188d24:	4313      	orrs	r3, r2
34188d26:	4a52      	ldr	r2, [pc, #328]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188d28:	430b      	orrs	r3, r1
34188d2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188d2e:	f7fe f861 	bl	34186df4 <LL_RCC_IC9_Enable>
34188d32:	e008      	b.n	34188d46 <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
34188d34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d38:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34188d3c:	4b54      	ldr	r3, [pc, #336]	@ (34188e90 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>)
34188d3e:	429a      	cmp	r2, r3
34188d40:	d101      	bne.n	34188d46 <HAL_RCCEx_PeriphCLKConfig+0x198e>
    {
      LL_RCC_CLKP_Enable();
34188d42:	f7fe fb17 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
34188d46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d4a:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
34188d4e:	4618      	mov	r0, r3
34188d50:	f7fd faa8 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34188d54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d58:	e9d3 2300 	ldrd	r2, r3, [r3]
34188d5c:	2100      	movs	r1, #0
34188d5e:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
34188d62:	f003 0310 	and.w	r3, r3, #16
34188d66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
34188d6a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
34188d6e:	4603      	mov	r3, r0
34188d70:	460a      	mov	r2, r1
34188d72:	4313      	orrs	r3, r2
34188d74:	d04b      	beq.n	34188e0e <HAL_RCCEx_PeriphCLKConfig+0x1a56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
34188d76:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d7a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34188d7e:	4b45      	ldr	r3, [pc, #276]	@ (34188e94 <HAL_RCCEx_PeriphCLKConfig+0x1adc>)
34188d80:	429a      	cmp	r2, r3
34188d82:	d116      	bne.n	34188db2 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188d84:	4b3a      	ldr	r3, [pc, #232]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188d86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188d8a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188d8e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188d92:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188d98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188d9e:	3b01      	subs	r3, #1
34188da0:	041b      	lsls	r3, r3, #16
34188da2:	4313      	orrs	r3, r2
34188da4:	4a32      	ldr	r2, [pc, #200]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188da6:	430b      	orrs	r3, r1
34188da8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188dac:	f7fe f822 	bl	34186df4 <LL_RCC_IC9_Enable>
34188db0:	e026      	b.n	34188e00 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
34188db2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188db6:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34188dba:	4b37      	ldr	r3, [pc, #220]	@ (34188e98 <HAL_RCCEx_PeriphCLKConfig+0x1ae0>)
34188dbc:	429a      	cmp	r2, r3
34188dbe:	d116      	bne.n	34188dee <HAL_RCCEx_PeriphCLKConfig+0x1a36>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34188dc0:	4b2b      	ldr	r3, [pc, #172]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188dc2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34188dc6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188dca:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188dce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dd2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34188dd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34188dda:	3b01      	subs	r3, #1
34188ddc:	041b      	lsls	r3, r3, #16
34188dde:	4313      	orrs	r3, r2
34188de0:	4a23      	ldr	r2, [pc, #140]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188de2:	430b      	orrs	r3, r1
34188de4:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34188de8:	f7fe f904 	bl	34186ff4 <LL_RCC_IC14_Enable>
34188dec:	e008      	b.n	34188e00 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
34188dee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188df2:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34188df6:	4b29      	ldr	r3, [pc, #164]	@ (34188e9c <HAL_RCCEx_PeriphCLKConfig+0x1ae4>)
34188df8:	429a      	cmp	r2, r3
34188dfa:	d101      	bne.n	34188e00 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    {
      LL_RCC_CLKP_Enable();
34188dfc:	f7fe faba 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
34188e00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e04:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
34188e08:	4618      	mov	r0, r3
34188e0a:	f7fd fa4b 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
34188e0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e12:	e9d3 2300 	ldrd	r2, r3, [r3]
34188e16:	2100      	movs	r1, #0
34188e18:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
34188e1c:	f003 0320 	and.w	r3, r3, #32
34188e20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
34188e24:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
34188e28:	4603      	mov	r3, r0
34188e2a:	460a      	mov	r2, r1
34188e2c:	4313      	orrs	r3, r2
34188e2e:	d067      	beq.n	34188f00 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
34188e30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e34:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
34188e38:	4b19      	ldr	r3, [pc, #100]	@ (34188ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ae8>)
34188e3a:	429a      	cmp	r2, r3
34188e3c:	d132      	bne.n	34188ea4 <HAL_RCCEx_PeriphCLKConfig+0x1aec>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188e3e:	4b0c      	ldr	r3, [pc, #48]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188e40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188e44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188e48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188e4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188e52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188e58:	3b01      	subs	r3, #1
34188e5a:	041b      	lsls	r3, r3, #16
34188e5c:	4313      	orrs	r3, r2
34188e5e:	4a04      	ldr	r2, [pc, #16]	@ (34188e70 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34188e60:	430b      	orrs	r3, r1
34188e62:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188e66:	f7fd ffc5 	bl	34186df4 <LL_RCC_IC9_Enable>
34188e6a:	e042      	b.n	34188ef2 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
34188e6c:	07020420 	.word	0x07020420
34188e70:	56028000 	.word	0x56028000
34188e74:	07030420 	.word	0x07030420
34188e78:	07010420 	.word	0x07010420
34188e7c:	07020820 	.word	0x07020820
34188e80:	07030820 	.word	0x07030820
34188e84:	07010820 	.word	0x07010820
34188e88:	07020c20 	.word	0x07020c20
34188e8c:	07030c20 	.word	0x07030c20
34188e90:	07010c20 	.word	0x07010c20
34188e94:	07021020 	.word	0x07021020
34188e98:	07031020 	.word	0x07031020
34188e9c:	07011020 	.word	0x07011020
34188ea0:	07021420 	.word	0x07021420
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
34188ea4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ea8:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
34188eac:	4bc2      	ldr	r3, [pc, #776]	@ (341891b8 <HAL_RCCEx_PeriphCLKConfig+0x1e00>)
34188eae:	429a      	cmp	r2, r3
34188eb0:	d116      	bne.n	34188ee0 <HAL_RCCEx_PeriphCLKConfig+0x1b28>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34188eb2:	4bc2      	ldr	r3, [pc, #776]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188eb4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34188eb8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188ebc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188ec0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ec4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34188ec6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34188ecc:	3b01      	subs	r3, #1
34188ece:	041b      	lsls	r3, r3, #16
34188ed0:	4313      	orrs	r3, r2
34188ed2:	4aba      	ldr	r2, [pc, #744]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188ed4:	430b      	orrs	r3, r1
34188ed6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34188eda:	f7fe f88b 	bl	34186ff4 <LL_RCC_IC14_Enable>
34188ede:	e008      	b.n	34188ef2 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
34188ee0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ee4:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
34188ee8:	4bb5      	ldr	r3, [pc, #724]	@ (341891c0 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
34188eea:	429a      	cmp	r2, r3
34188eec:	d101      	bne.n	34188ef2 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    {
      LL_RCC_CLKP_Enable();
34188eee:	f7fe fa41 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
34188ef2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ef6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34188efa:	4618      	mov	r0, r3
34188efc:	f7fd f9d2 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
34188f00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f04:	e9d3 2300 	ldrd	r2, r3, [r3]
34188f08:	2100      	movs	r1, #0
34188f0a:	67b9      	str	r1, [r7, #120]	@ 0x78
34188f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34188f10:	67fb      	str	r3, [r7, #124]	@ 0x7c
34188f12:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
34188f16:	4603      	mov	r3, r0
34188f18:	460a      	mov	r2, r1
34188f1a:	4313      	orrs	r3, r2
34188f1c:	d04b      	beq.n	34188fb6 <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
34188f1e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f22:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34188f26:	4ba7      	ldr	r3, [pc, #668]	@ (341891c4 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
34188f28:	429a      	cmp	r2, r3
34188f2a:	d116      	bne.n	34188f5a <HAL_RCCEx_PeriphCLKConfig+0x1ba2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188f2c:	4ba3      	ldr	r3, [pc, #652]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188f32:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188f36:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188f3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188f40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188f46:	3b01      	subs	r3, #1
34188f48:	041b      	lsls	r3, r3, #16
34188f4a:	4313      	orrs	r3, r2
34188f4c:	4a9b      	ldr	r2, [pc, #620]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188f4e:	430b      	orrs	r3, r1
34188f50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188f54:	f7fd ff0e 	bl	34186d74 <LL_RCC_IC8_Enable>
34188f58:	e026      	b.n	34188fa8 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
34188f5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f5e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34188f62:	4b99      	ldr	r3, [pc, #612]	@ (341891c8 <HAL_RCCEx_PeriphCLKConfig+0x1e10>)
34188f64:	429a      	cmp	r2, r3
34188f66:	d116      	bne.n	34188f96 <HAL_RCCEx_PeriphCLKConfig+0x1bde>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188f68:	4b94      	ldr	r3, [pc, #592]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188f6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188f6e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188f72:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188f76:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188f7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188f82:	3b01      	subs	r3, #1
34188f84:	041b      	lsls	r3, r3, #16
34188f86:	4313      	orrs	r3, r2
34188f88:	4a8c      	ldr	r2, [pc, #560]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188f8a:	430b      	orrs	r3, r1
34188f8c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188f90:	f7fd ff30 	bl	34186df4 <LL_RCC_IC9_Enable>
34188f94:	e008      	b.n	34188fa8 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
34188f96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f9a:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34188f9e:	4b8b      	ldr	r3, [pc, #556]	@ (341891cc <HAL_RCCEx_PeriphCLKConfig+0x1e14>)
34188fa0:	429a      	cmp	r2, r3
34188fa2:	d101      	bne.n	34188fa8 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    {
      LL_RCC_CLKP_Enable();
34188fa4:	f7fe f9e6 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
34188fa8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fac:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34188fb0:	4618      	mov	r0, r3
34188fb2:	f7fd f977 	bl	341862a4 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
34188fb6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fba:	e9d3 2300 	ldrd	r2, r3, [r3]
34188fbe:	2100      	movs	r1, #0
34188fc0:	6739      	str	r1, [r7, #112]	@ 0x70
34188fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34188fc6:	677b      	str	r3, [r7, #116]	@ 0x74
34188fc8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
34188fcc:	4603      	mov	r3, r0
34188fce:	460a      	mov	r2, r1
34188fd0:	4313      	orrs	r3, r2
34188fd2:	d04b      	beq.n	3418906c <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
34188fd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fd8:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34188fdc:	4b7c      	ldr	r3, [pc, #496]	@ (341891d0 <HAL_RCCEx_PeriphCLKConfig+0x1e18>)
34188fde:	429a      	cmp	r2, r3
34188fe0:	d116      	bne.n	34189010 <HAL_RCCEx_PeriphCLKConfig+0x1c58>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188fe2:	4b76      	ldr	r3, [pc, #472]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34188fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188fe8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188fec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188ff0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ff4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188ff6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188ffc:	3b01      	subs	r3, #1
34188ffe:	041b      	lsls	r3, r3, #16
34189000:	4313      	orrs	r3, r2
34189002:	4a6e      	ldr	r2, [pc, #440]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34189004:	430b      	orrs	r3, r1
34189006:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418900a:	f7fd fef3 	bl	34186df4 <LL_RCC_IC9_Enable>
3418900e:	e026      	b.n	3418905e <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
34189010:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189014:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34189018:	4b6e      	ldr	r3, [pc, #440]	@ (341891d4 <HAL_RCCEx_PeriphCLKConfig+0x1e1c>)
3418901a:	429a      	cmp	r2, r3
3418901c:	d116      	bne.n	3418904c <HAL_RCCEx_PeriphCLKConfig+0x1c94>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418901e:	4b67      	ldr	r3, [pc, #412]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34189020:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189024:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189028:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418902c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189030:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34189032:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189036:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34189038:	3b01      	subs	r3, #1
3418903a:	041b      	lsls	r3, r3, #16
3418903c:	4313      	orrs	r3, r2
3418903e:	4a5f      	ldr	r2, [pc, #380]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34189040:	430b      	orrs	r3, r1
34189042:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34189046:	f7fd ffd5 	bl	34186ff4 <LL_RCC_IC14_Enable>
3418904a:	e008      	b.n	3418905e <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
3418904c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189050:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34189054:	4b60      	ldr	r3, [pc, #384]	@ (341891d8 <HAL_RCCEx_PeriphCLKConfig+0x1e20>)
34189056:	429a      	cmp	r2, r3
34189058:	d101      	bne.n	3418905e <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    {
      LL_RCC_CLKP_Enable();
3418905a:	f7fe f98b 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
3418905e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189062:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34189066:	4618      	mov	r0, r3
34189068:	f7fd f927 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
3418906c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189070:	e9d3 2300 	ldrd	r2, r3, [r3]
34189074:	2100      	movs	r1, #0
34189076:	66b9      	str	r1, [r7, #104]	@ 0x68
34189078:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418907c:	66fb      	str	r3, [r7, #108]	@ 0x6c
3418907e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
34189082:	4603      	mov	r3, r0
34189084:	460a      	mov	r2, r1
34189086:	4313      	orrs	r3, r2
34189088:	d04b      	beq.n	34189122 <HAL_RCCEx_PeriphCLKConfig+0x1d6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3418908a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418908e:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34189092:	4b52      	ldr	r3, [pc, #328]	@ (341891dc <HAL_RCCEx_PeriphCLKConfig+0x1e24>)
34189094:	429a      	cmp	r2, r3
34189096:	d116      	bne.n	341890c6 <HAL_RCCEx_PeriphCLKConfig+0x1d0e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189098:	4b48      	ldr	r3, [pc, #288]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418909a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418909e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341890a2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341890a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341890ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341890b2:	3b01      	subs	r3, #1
341890b4:	041b      	lsls	r3, r3, #16
341890b6:	4313      	orrs	r3, r2
341890b8:	4a40      	ldr	r2, [pc, #256]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341890ba:	430b      	orrs	r3, r1
341890bc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341890c0:	f7fd fe98 	bl	34186df4 <LL_RCC_IC9_Enable>
341890c4:	e026      	b.n	34189114 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
341890c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890ca:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
341890ce:	4b44      	ldr	r3, [pc, #272]	@ (341891e0 <HAL_RCCEx_PeriphCLKConfig+0x1e28>)
341890d0:	429a      	cmp	r2, r3
341890d2:	d116      	bne.n	34189102 <HAL_RCCEx_PeriphCLKConfig+0x1d4a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341890d4:	4b39      	ldr	r3, [pc, #228]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341890d6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341890da:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341890de:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341890e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341890e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341890ee:	3b01      	subs	r3, #1
341890f0:	041b      	lsls	r3, r3, #16
341890f2:	4313      	orrs	r3, r2
341890f4:	4a31      	ldr	r2, [pc, #196]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341890f6:	430b      	orrs	r3, r1
341890f8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341890fc:	f7fd ff7a 	bl	34186ff4 <LL_RCC_IC14_Enable>
34189100:	e008      	b.n	34189114 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
34189102:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189106:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3418910a:	4b36      	ldr	r3, [pc, #216]	@ (341891e4 <HAL_RCCEx_PeriphCLKConfig+0x1e2c>)
3418910c:	429a      	cmp	r2, r3
3418910e:	d101      	bne.n	34189114 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    {
      LL_RCC_CLKP_Enable();
34189110:	f7fe f930 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
34189114:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189118:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3418911c:	4618      	mov	r0, r3
3418911e:	f7fd f8cc 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
34189122:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189126:	e9d3 2300 	ldrd	r2, r3, [r3]
3418912a:	2100      	movs	r1, #0
3418912c:	6639      	str	r1, [r7, #96]	@ 0x60
3418912e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34189132:	667b      	str	r3, [r7, #100]	@ 0x64
34189134:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
34189138:	4603      	mov	r3, r0
3418913a:	460a      	mov	r2, r1
3418913c:	4313      	orrs	r3, r2
3418913e:	d067      	beq.n	34189210 <HAL_RCCEx_PeriphCLKConfig+0x1e58>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
34189140:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189144:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34189148:	4b27      	ldr	r3, [pc, #156]	@ (341891e8 <HAL_RCCEx_PeriphCLKConfig+0x1e30>)
3418914a:	429a      	cmp	r2, r3
3418914c:	d116      	bne.n	3418917c <HAL_RCCEx_PeriphCLKConfig+0x1dc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418914e:	4b1b      	ldr	r3, [pc, #108]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34189150:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189154:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189158:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418915c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189160:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189162:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189168:	3b01      	subs	r3, #1
3418916a:	041b      	lsls	r3, r3, #16
3418916c:	4313      	orrs	r3, r2
3418916e:	4a13      	ldr	r2, [pc, #76]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34189170:	430b      	orrs	r3, r1
34189172:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189176:	f7fd fe3d 	bl	34186df4 <LL_RCC_IC9_Enable>
3418917a:	e042      	b.n	34189202 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
3418917c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189180:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34189184:	4b19      	ldr	r3, [pc, #100]	@ (341891ec <HAL_RCCEx_PeriphCLKConfig+0x1e34>)
34189186:	429a      	cmp	r2, r3
34189188:	d132      	bne.n	341891f0 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418918a:	4b0c      	ldr	r3, [pc, #48]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418918c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189190:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189194:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189198:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418919c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418919e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341891a4:	3b01      	subs	r3, #1
341891a6:	041b      	lsls	r3, r3, #16
341891a8:	4313      	orrs	r3, r2
341891aa:	4a04      	ldr	r2, [pc, #16]	@ (341891bc <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341891ac:	430b      	orrs	r3, r1
341891ae:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341891b2:	f7fd ff1f 	bl	34186ff4 <LL_RCC_IC14_Enable>
341891b6:	e024      	b.n	34189202 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
341891b8:	07031420 	.word	0x07031420
341891bc:	56028000 	.word	0x56028000
341891c0:	07011420 	.word	0x07011420
341891c4:	07021820 	.word	0x07021820
341891c8:	07031820 	.word	0x07031820
341891cc:	07011820 	.word	0x07011820
341891d0:	07020030 	.word	0x07020030
341891d4:	07030030 	.word	0x07030030
341891d8:	07010030 	.word	0x07010030
341891dc:	07020430 	.word	0x07020430
341891e0:	07030430 	.word	0x07030430
341891e4:	07010430 	.word	0x07010430
341891e8:	07020830 	.word	0x07020830
341891ec:	07030830 	.word	0x07030830
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
341891f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891f4:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
341891f8:	4bb3      	ldr	r3, [pc, #716]	@ (341894c8 <HAL_RCCEx_PeriphCLKConfig+0x2110>)
341891fa:	429a      	cmp	r2, r3
341891fc:	d101      	bne.n	34189202 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    {
      LL_RCC_CLKP_Enable();
341891fe:	f7fe f8b9 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
34189202:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189206:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
3418920a:	4618      	mov	r0, r3
3418920c:	f7fd f855 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
34189210:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189214:	e9d3 2300 	ldrd	r2, r3, [r3]
34189218:	2100      	movs	r1, #0
3418921a:	65b9      	str	r1, [r7, #88]	@ 0x58
3418921c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34189220:	65fb      	str	r3, [r7, #92]	@ 0x5c
34189222:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
34189226:	4603      	mov	r3, r0
34189228:	460a      	mov	r2, r1
3418922a:	4313      	orrs	r3, r2
3418922c:	d04b      	beq.n	341892c6 <HAL_RCCEx_PeriphCLKConfig+0x1f0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
3418922e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189232:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34189236:	4ba5      	ldr	r3, [pc, #660]	@ (341894cc <HAL_RCCEx_PeriphCLKConfig+0x2114>)
34189238:	429a      	cmp	r2, r3
3418923a:	d116      	bne.n	3418926a <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418923c:	4ba4      	ldr	r3, [pc, #656]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418923e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189242:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189246:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418924a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418924e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189250:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189256:	3b01      	subs	r3, #1
34189258:	041b      	lsls	r3, r3, #16
3418925a:	4313      	orrs	r3, r2
3418925c:	4a9c      	ldr	r2, [pc, #624]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418925e:	430b      	orrs	r3, r1
34189260:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189264:	f7fd fdc6 	bl	34186df4 <LL_RCC_IC9_Enable>
34189268:	e026      	b.n	341892b8 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3418926a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418926e:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34189272:	4b98      	ldr	r3, [pc, #608]	@ (341894d4 <HAL_RCCEx_PeriphCLKConfig+0x211c>)
34189274:	429a      	cmp	r2, r3
34189276:	d116      	bne.n	341892a6 <HAL_RCCEx_PeriphCLKConfig+0x1eee>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34189278:	4b95      	ldr	r3, [pc, #596]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418927a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418927e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189282:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189286:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418928a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418928c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34189292:	3b01      	subs	r3, #1
34189294:	041b      	lsls	r3, r3, #16
34189296:	4313      	orrs	r3, r2
34189298:	4a8d      	ldr	r2, [pc, #564]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418929a:	430b      	orrs	r3, r1
3418929c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341892a0:	f7fd fea8 	bl	34186ff4 <LL_RCC_IC14_Enable>
341892a4:	e008      	b.n	341892b8 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
341892a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892aa:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
341892ae:	4b8a      	ldr	r3, [pc, #552]	@ (341894d8 <HAL_RCCEx_PeriphCLKConfig+0x2120>)
341892b0:	429a      	cmp	r2, r3
341892b2:	d101      	bne.n	341892b8 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    {
      LL_RCC_CLKP_Enable();
341892b4:	f7fe f85e 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
341892b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892bc:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341892c0:	4618      	mov	r0, r3
341892c2:	f7fc fffa 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
341892c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892ca:	e9d3 2300 	ldrd	r2, r3, [r3]
341892ce:	2100      	movs	r1, #0
341892d0:	6539      	str	r1, [r7, #80]	@ 0x50
341892d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341892d6:	657b      	str	r3, [r7, #84]	@ 0x54
341892d8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
341892dc:	4603      	mov	r3, r0
341892de:	460a      	mov	r2, r1
341892e0:	4313      	orrs	r3, r2
341892e2:	d04b      	beq.n	3418937c <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
341892e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892e8:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
341892ec:	4b7b      	ldr	r3, [pc, #492]	@ (341894dc <HAL_RCCEx_PeriphCLKConfig+0x2124>)
341892ee:	429a      	cmp	r2, r3
341892f0:	d116      	bne.n	34189320 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341892f2:	4b77      	ldr	r3, [pc, #476]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341892f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341892f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341892fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189300:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189304:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189306:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418930a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418930c:	3b01      	subs	r3, #1
3418930e:	041b      	lsls	r3, r3, #16
34189310:	4313      	orrs	r3, r2
34189312:	4a6f      	ldr	r2, [pc, #444]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189314:	430b      	orrs	r3, r1
34189316:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418931a:	f7fd fd6b 	bl	34186df4 <LL_RCC_IC9_Enable>
3418931e:	e026      	b.n	3418936e <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
34189320:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189324:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34189328:	4b6d      	ldr	r3, [pc, #436]	@ (341894e0 <HAL_RCCEx_PeriphCLKConfig+0x2128>)
3418932a:	429a      	cmp	r2, r3
3418932c:	d116      	bne.n	3418935c <HAL_RCCEx_PeriphCLKConfig+0x1fa4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418932e:	4b68      	ldr	r3, [pc, #416]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189330:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189334:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189338:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418933c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189340:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34189342:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189346:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34189348:	3b01      	subs	r3, #1
3418934a:	041b      	lsls	r3, r3, #16
3418934c:	4313      	orrs	r3, r2
3418934e:	4a60      	ldr	r2, [pc, #384]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189350:	430b      	orrs	r3, r1
34189352:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34189356:	f7fd fe4d 	bl	34186ff4 <LL_RCC_IC14_Enable>
3418935a:	e008      	b.n	3418936e <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
3418935c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189360:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34189364:	4b5f      	ldr	r3, [pc, #380]	@ (341894e4 <HAL_RCCEx_PeriphCLKConfig+0x212c>)
34189366:	429a      	cmp	r2, r3
34189368:	d101      	bne.n	3418936e <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    {
      LL_RCC_CLKP_Enable();
3418936a:	f7fe f803 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
3418936e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189372:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
34189376:	4618      	mov	r0, r3
34189378:	f7fc ff9f 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
3418937c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189380:	e9d3 2300 	ldrd	r2, r3, [r3]
34189384:	2100      	movs	r1, #0
34189386:	64b9      	str	r1, [r7, #72]	@ 0x48
34189388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3418938c:	64fb      	str	r3, [r7, #76]	@ 0x4c
3418938e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
34189392:	4603      	mov	r3, r0
34189394:	460a      	mov	r2, r1
34189396:	4313      	orrs	r3, r2
34189398:	d04b      	beq.n	34189432 <HAL_RCCEx_PeriphCLKConfig+0x207a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
3418939a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418939e:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
341893a2:	4b51      	ldr	r3, [pc, #324]	@ (341894e8 <HAL_RCCEx_PeriphCLKConfig+0x2130>)
341893a4:	429a      	cmp	r2, r3
341893a6:	d116      	bne.n	341893d6 <HAL_RCCEx_PeriphCLKConfig+0x201e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341893a8:	4b49      	ldr	r3, [pc, #292]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341893aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341893ae:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341893b2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341893b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341893bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341893c2:	3b01      	subs	r3, #1
341893c4:	041b      	lsls	r3, r3, #16
341893c6:	4313      	orrs	r3, r2
341893c8:	4a41      	ldr	r2, [pc, #260]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341893ca:	430b      	orrs	r3, r1
341893cc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341893d0:	f7fd fd10 	bl	34186df4 <LL_RCC_IC9_Enable>
341893d4:	e026      	b.n	34189424 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
341893d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893da:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
341893de:	4b43      	ldr	r3, [pc, #268]	@ (341894ec <HAL_RCCEx_PeriphCLKConfig+0x2134>)
341893e0:	429a      	cmp	r2, r3
341893e2:	d116      	bne.n	34189412 <HAL_RCCEx_PeriphCLKConfig+0x205a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341893e4:	4b3a      	ldr	r3, [pc, #232]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341893e6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341893ea:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341893ee:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341893f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341893f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341893fe:	3b01      	subs	r3, #1
34189400:	041b      	lsls	r3, r3, #16
34189402:	4313      	orrs	r3, r2
34189404:	4a32      	ldr	r2, [pc, #200]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189406:	430b      	orrs	r3, r1
34189408:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418940c:	f7fd fdf2 	bl	34186ff4 <LL_RCC_IC14_Enable>
34189410:	e008      	b.n	34189424 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
34189412:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189416:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3418941a:	4b35      	ldr	r3, [pc, #212]	@ (341894f0 <HAL_RCCEx_PeriphCLKConfig+0x2138>)
3418941c:	429a      	cmp	r2, r3
3418941e:	d101      	bne.n	34189424 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    {
      LL_RCC_CLKP_Enable();
34189420:	f7fd ffa8 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
34189424:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189428:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3418942c:	4618      	mov	r0, r3
3418942e:	f7fc ff44 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
34189432:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189436:	e9d3 2300 	ldrd	r2, r3, [r3]
3418943a:	2100      	movs	r1, #0
3418943c:	6439      	str	r1, [r7, #64]	@ 0x40
3418943e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34189442:	647b      	str	r3, [r7, #68]	@ 0x44
34189444:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
34189448:	4603      	mov	r3, r0
3418944a:	460a      	mov	r2, r1
3418944c:	4313      	orrs	r3, r2
3418944e:	d065      	beq.n	3418951c <HAL_RCCEx_PeriphCLKConfig+0x2164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
34189450:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189454:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34189458:	4b26      	ldr	r3, [pc, #152]	@ (341894f4 <HAL_RCCEx_PeriphCLKConfig+0x213c>)
3418945a:	429a      	cmp	r2, r3
3418945c:	d116      	bne.n	3418948c <HAL_RCCEx_PeriphCLKConfig+0x20d4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418945e:	4b1c      	ldr	r3, [pc, #112]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189460:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189464:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189468:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418946c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189470:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189472:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189478:	3b01      	subs	r3, #1
3418947a:	041b      	lsls	r3, r3, #16
3418947c:	4313      	orrs	r3, r2
3418947e:	4a14      	ldr	r2, [pc, #80]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34189480:	430b      	orrs	r3, r1
34189482:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189486:	f7fd fcb5 	bl	34186df4 <LL_RCC_IC9_Enable>
3418948a:	e040      	b.n	3418950e <HAL_RCCEx_PeriphCLKConfig+0x2156>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
3418948c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189490:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34189494:	4b18      	ldr	r3, [pc, #96]	@ (341894f8 <HAL_RCCEx_PeriphCLKConfig+0x2140>)
34189496:	429a      	cmp	r2, r3
34189498:	d130      	bne.n	341894fc <HAL_RCCEx_PeriphCLKConfig+0x2144>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418949a:	4b0d      	ldr	r3, [pc, #52]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418949c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341894a0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341894a4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341894a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341894ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341894b4:	3b01      	subs	r3, #1
341894b6:	041b      	lsls	r3, r3, #16
341894b8:	4313      	orrs	r3, r2
341894ba:	4a05      	ldr	r2, [pc, #20]	@ (341894d0 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341894bc:	430b      	orrs	r3, r1
341894be:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341894c2:	f7fd fd97 	bl	34186ff4 <LL_RCC_IC14_Enable>
341894c6:	e022      	b.n	3418950e <HAL_RCCEx_PeriphCLKConfig+0x2156>
341894c8:	07010830 	.word	0x07010830
341894cc:	07020c30 	.word	0x07020c30
341894d0:	56028000 	.word	0x56028000
341894d4:	07030c30 	.word	0x07030c30
341894d8:	07010c30 	.word	0x07010c30
341894dc:	07021030 	.word	0x07021030
341894e0:	07031030 	.word	0x07031030
341894e4:	07011030 	.word	0x07011030
341894e8:	07021430 	.word	0x07021430
341894ec:	07031430 	.word	0x07031430
341894f0:	07011430 	.word	0x07011430
341894f4:	07021830 	.word	0x07021830
341894f8:	07031830 	.word	0x07031830
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
341894fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189500:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34189504:	4bca      	ldr	r3, [pc, #808]	@ (34189830 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34189506:	429a      	cmp	r2, r3
34189508:	d101      	bne.n	3418950e <HAL_RCCEx_PeriphCLKConfig+0x2156>
    {
      LL_RCC_CLKP_Enable();
3418950a:	f7fd ff33 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
3418950e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189512:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
34189516:	4618      	mov	r0, r3
34189518:	f7fc fecf 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
3418951c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189520:	e9d3 2300 	ldrd	r2, r3, [r3]
34189524:	2100      	movs	r1, #0
34189526:	63b9      	str	r1, [r7, #56]	@ 0x38
34189528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3418952c:	63fb      	str	r3, [r7, #60]	@ 0x3c
3418952e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
34189532:	4603      	mov	r3, r0
34189534:	460a      	mov	r2, r1
34189536:	4313      	orrs	r3, r2
34189538:	d04b      	beq.n	341895d2 <HAL_RCCEx_PeriphCLKConfig+0x221a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
3418953a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418953e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34189542:	4bbc      	ldr	r3, [pc, #752]	@ (34189834 <HAL_RCCEx_PeriphCLKConfig+0x247c>)
34189544:	429a      	cmp	r2, r3
34189546:	d116      	bne.n	34189576 <HAL_RCCEx_PeriphCLKConfig+0x21be>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189548:	4bbb      	ldr	r3, [pc, #748]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418954a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418954e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189552:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189556:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418955a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418955c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189562:	3b01      	subs	r3, #1
34189564:	041b      	lsls	r3, r3, #16
34189566:	4313      	orrs	r3, r2
34189568:	4ab3      	ldr	r2, [pc, #716]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418956a:	430b      	orrs	r3, r1
3418956c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189570:	f7fd fc40 	bl	34186df4 <LL_RCC_IC9_Enable>
34189574:	e026      	b.n	341895c4 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
34189576:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418957a:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3418957e:	4baf      	ldr	r3, [pc, #700]	@ (3418983c <HAL_RCCEx_PeriphCLKConfig+0x2484>)
34189580:	429a      	cmp	r2, r3
34189582:	d116      	bne.n	341895b2 <HAL_RCCEx_PeriphCLKConfig+0x21fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34189584:	4bac      	ldr	r3, [pc, #688]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189586:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418958a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418958e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189592:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189596:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34189598:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418959c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418959e:	3b01      	subs	r3, #1
341895a0:	041b      	lsls	r3, r3, #16
341895a2:	4313      	orrs	r3, r2
341895a4:	4aa4      	ldr	r2, [pc, #656]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
341895a6:	430b      	orrs	r3, r1
341895a8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341895ac:	f7fd fd22 	bl	34186ff4 <LL_RCC_IC14_Enable>
341895b0:	e008      	b.n	341895c4 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
341895b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895b6:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
341895ba:	4ba1      	ldr	r3, [pc, #644]	@ (34189840 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
341895bc:	429a      	cmp	r2, r3
341895be:	d101      	bne.n	341895c4 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    {
      LL_RCC_CLKP_Enable();
341895c0:	f7fd fed8 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
341895c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895c8:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
341895cc:	4618      	mov	r0, r3
341895ce:	f7fc fe74 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
341895d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895d6:	e9d3 2300 	ldrd	r2, r3, [r3]
341895da:	2100      	movs	r1, #0
341895dc:	6339      	str	r1, [r7, #48]	@ 0x30
341895de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
341895e2:	637b      	str	r3, [r7, #52]	@ 0x34
341895e4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
341895e8:	4603      	mov	r3, r0
341895ea:	460a      	mov	r2, r1
341895ec:	4313      	orrs	r3, r2
341895ee:	d04b      	beq.n	34189688 <HAL_RCCEx_PeriphCLKConfig+0x22d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
341895f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895f4:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
341895f8:	4a92      	ldr	r2, [pc, #584]	@ (34189844 <HAL_RCCEx_PeriphCLKConfig+0x248c>)
341895fa:	4293      	cmp	r3, r2
341895fc:	d116      	bne.n	3418962c <HAL_RCCEx_PeriphCLKConfig+0x2274>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341895fe:	4b8e      	ldr	r3, [pc, #568]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189600:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189604:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189608:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418960c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189610:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189612:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189618:	3b01      	subs	r3, #1
3418961a:	041b      	lsls	r3, r3, #16
3418961c:	4313      	orrs	r3, r2
3418961e:	4a86      	ldr	r2, [pc, #536]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189620:	430b      	orrs	r3, r1
34189622:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189626:	f7fd fbe5 	bl	34186df4 <LL_RCC_IC9_Enable>
3418962a:	e026      	b.n	3418967a <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
3418962c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189630:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34189634:	4a84      	ldr	r2, [pc, #528]	@ (34189848 <HAL_RCCEx_PeriphCLKConfig+0x2490>)
34189636:	4293      	cmp	r3, r2
34189638:	d116      	bne.n	34189668 <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418963a:	4b7f      	ldr	r3, [pc, #508]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418963c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189640:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189644:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189648:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418964c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418964e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189652:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34189654:	3b01      	subs	r3, #1
34189656:	041b      	lsls	r3, r3, #16
34189658:	4313      	orrs	r3, r2
3418965a:	4a77      	ldr	r2, [pc, #476]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418965c:	430b      	orrs	r3, r1
3418965e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34189662:	f7fd fcc7 	bl	34186ff4 <LL_RCC_IC14_Enable>
34189666:	e008      	b.n	3418967a <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
34189668:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418966c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34189670:	4a76      	ldr	r2, [pc, #472]	@ (3418984c <HAL_RCCEx_PeriphCLKConfig+0x2494>)
34189672:	4293      	cmp	r3, r2
34189674:	d101      	bne.n	3418967a <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    {
      LL_RCC_CLKP_Enable();
34189676:	f7fd fe7d 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
3418967a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418967e:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34189682:	4618      	mov	r0, r3
34189684:	f7fc fe19 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
34189688:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418968c:	e9d3 2300 	ldrd	r2, r3, [r3]
34189690:	2100      	movs	r1, #0
34189692:	62b9      	str	r1, [r7, #40]	@ 0x28
34189694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34189698:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418969a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
3418969e:	4603      	mov	r3, r0
341896a0:	460a      	mov	r2, r1
341896a2:	4313      	orrs	r3, r2
341896a4:	d04b      	beq.n	3418973e <HAL_RCCEx_PeriphCLKConfig+0x2386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
341896a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341896aa:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
341896ae:	4a68      	ldr	r2, [pc, #416]	@ (34189850 <HAL_RCCEx_PeriphCLKConfig+0x2498>)
341896b0:	4293      	cmp	r3, r2
341896b2:	d116      	bne.n	341896e2 <HAL_RCCEx_PeriphCLKConfig+0x232a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341896b4:	4b60      	ldr	r3, [pc, #384]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
341896b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341896ba:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
341896be:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
341896c2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341896c6:	6c91      	ldr	r1, [r2, #72]	@ 0x48
341896c8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341896cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
341896ce:	3a01      	subs	r2, #1
341896d0:	0412      	lsls	r2, r2, #16
341896d2:	430a      	orrs	r2, r1
341896d4:	4958      	ldr	r1, [pc, #352]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
341896d6:	4313      	orrs	r3, r2
341896d8:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341896dc:	f7fd fb8a 	bl	34186df4 <LL_RCC_IC9_Enable>
341896e0:	e026      	b.n	34189730 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
341896e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341896e6:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
341896ea:	4a5a      	ldr	r2, [pc, #360]	@ (34189854 <HAL_RCCEx_PeriphCLKConfig+0x249c>)
341896ec:	4293      	cmp	r3, r2
341896ee:	d116      	bne.n	3418971e <HAL_RCCEx_PeriphCLKConfig+0x2366>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341896f0:	4b51      	ldr	r3, [pc, #324]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
341896f2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341896f6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
341896fa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
341896fe:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34189702:	6f11      	ldr	r1, [r2, #112]	@ 0x70
34189704:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34189708:	6f52      	ldr	r2, [r2, #116]	@ 0x74
3418970a:	3a01      	subs	r2, #1
3418970c:	0412      	lsls	r2, r2, #16
3418970e:	430a      	orrs	r2, r1
34189710:	4949      	ldr	r1, [pc, #292]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189712:	4313      	orrs	r3, r2
34189714:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34189718:	f7fd fc6c 	bl	34186ff4 <LL_RCC_IC14_Enable>
3418971c:	e008      	b.n	34189730 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
3418971e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189722:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34189726:	4a4c      	ldr	r2, [pc, #304]	@ (34189858 <HAL_RCCEx_PeriphCLKConfig+0x24a0>)
34189728:	4293      	cmp	r3, r2
3418972a:	d101      	bne.n	34189730 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    {
      LL_RCC_CLKP_Enable();
3418972c:	f7fd fe22 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
34189730:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189734:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34189738:	4618      	mov	r0, r3
3418973a:	f7fc fdbe 	bl	341862ba <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
3418973e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189742:	e9d3 2300 	ldrd	r2, r3, [r3]
34189746:	2100      	movs	r1, #0
34189748:	6239      	str	r1, [r7, #32]
3418974a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3418974e:	627b      	str	r3, [r7, #36]	@ 0x24
34189750:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
34189754:	4603      	mov	r3, r0
34189756:	460a      	mov	r2, r1
34189758:	4313      	orrs	r3, r2
3418975a:	d03b      	beq.n	341897d4 <HAL_RCCEx_PeriphCLKConfig+0x241c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));

    if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_IC15)
3418975c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189760:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34189764:	4a3d      	ldr	r2, [pc, #244]	@ (3418985c <HAL_RCCEx_PeriphCLKConfig+0x24a4>)
34189766:	4293      	cmp	r3, r2
34189768:	d116      	bne.n	34189798 <HAL_RCCEx_PeriphCLKConfig+0x23e0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418976a:	4b33      	ldr	r3, [pc, #204]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418976c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34189770:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34189774:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34189778:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418977c:	6f91      	ldr	r1, [r2, #120]	@ 0x78
3418977e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34189782:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
34189784:	3a01      	subs	r2, #1
34189786:	0412      	lsls	r2, r2, #16
34189788:	430a      	orrs	r2, r1
3418978a:	492b      	ldr	r1, [pc, #172]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418978c:	4313      	orrs	r3, r2
3418978e:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189792:	f7fd fc6f 	bl	34187074 <LL_RCC_IC15_Enable>
34189796:	e008      	b.n	341897aa <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    }
    else if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_CLKP)
34189798:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418979c:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
341897a0:	4a2f      	ldr	r2, [pc, #188]	@ (34189860 <HAL_RCCEx_PeriphCLKConfig+0x24a8>)
341897a2:	4293      	cmp	r3, r2
341897a4:	d101      	bne.n	341897aa <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    {
      LL_RCC_CLKP_Enable();
341897a6:	f7fd fde5 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
341897aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897ae:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
341897b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
341897b6:	4618      	mov	r0, r3
341897b8:	f7fc fd1c 	bl	341861f4 <LL_RCC_SetOTGPHYClockSource>
341897bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897c0:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
341897c4:	0fdb      	lsrs	r3, r3, #31
341897c6:	2b01      	cmp	r3, #1
341897c8:	d102      	bne.n	341897d0 <HAL_RCCEx_PeriphCLKConfig+0x2418>
341897ca:	f7fc fac9 	bl	34185d60 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
341897ce:	e001      	b.n	341897d4 <HAL_RCCEx_PeriphCLKConfig+0x241c>
341897d0:	f7fc fab6 	bl	34185d40 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
341897d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897d8:	e9d3 2300 	ldrd	r2, r3, [r3]
341897dc:	2100      	movs	r1, #0
341897de:	61b9      	str	r1, [r7, #24]
341897e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
341897e4:	61fb      	str	r3, [r7, #28]
341897e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
341897ea:	4603      	mov	r3, r0
341897ec:	460a      	mov	r2, r1
341897ee:	4313      	orrs	r3, r2
341897f0:	d058      	beq.n	341898a4 <HAL_RCCEx_PeriphCLKConfig+0x24ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));

    if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_IC15)
341897f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897f6:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
341897fa:	4a1a      	ldr	r2, [pc, #104]	@ (34189864 <HAL_RCCEx_PeriphCLKConfig+0x24ac>)
341897fc:	4293      	cmp	r3, r2
341897fe:	d133      	bne.n	34189868 <HAL_RCCEx_PeriphCLKConfig+0x24b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34189800:	4b0d      	ldr	r3, [pc, #52]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189802:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34189806:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418980a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418980e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34189812:	6f91      	ldr	r1, [r2, #120]	@ 0x78
34189814:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34189818:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
3418981a:	3a01      	subs	r2, #1
3418981c:	0412      	lsls	r2, r2, #16
3418981e:	430a      	orrs	r2, r1
34189820:	4905      	ldr	r1, [pc, #20]	@ (34189838 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34189822:	4313      	orrs	r3, r2
34189824:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189828:	f7fd fc24 	bl	34187074 <LL_RCC_IC15_Enable>
3418982c:	e025      	b.n	3418987a <HAL_RCCEx_PeriphCLKConfig+0x24c2>
3418982e:	bf00      	nop
34189830:	07011830 	.word	0x07011830
34189834:	07021c30 	.word	0x07021c30
34189838:	56028000 	.word	0x56028000
3418983c:	07031c30 	.word	0x07031c30
34189840:	07011c30 	.word	0x07011c30
34189844:	07020034 	.word	0x07020034
34189848:	07030034 	.word	0x07030034
3418984c:	07010034 	.word	0x07010034
34189850:	07020434 	.word	0x07020434
34189854:	07030434 	.word	0x07030434
34189858:	07010434 	.word	0x07010434
3418985c:	03020c14 	.word	0x03020c14
34189860:	03010c14 	.word	0x03010c14
34189864:	03021414 	.word	0x03021414
    }
    else if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_CLKP)
34189868:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418986c:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34189870:	4a42      	ldr	r2, [pc, #264]	@ (3418997c <HAL_RCCEx_PeriphCLKConfig+0x25c4>)
34189872:	4293      	cmp	r3, r2
34189874:	d101      	bne.n	3418987a <HAL_RCCEx_PeriphCLKConfig+0x24c2>
    {
      LL_RCC_CLKP_Enable();
34189876:	f7fd fd7d 	bl	34187374 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
3418987a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418987e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34189882:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34189886:	4618      	mov	r0, r3
34189888:	f7fc fcb4 	bl	341861f4 <LL_RCC_SetOTGPHYClockSource>
3418988c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189890:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34189894:	0fdb      	lsrs	r3, r3, #31
34189896:	2b01      	cmp	r3, #1
34189898:	d102      	bne.n	341898a0 <HAL_RCCEx_PeriphCLKConfig+0x24e8>
3418989a:	f7fc fa61 	bl	34185d60 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418989e:	e001      	b.n	341898a4 <HAL_RCCEx_PeriphCLKConfig+0x24ec>
341898a0:	f7fc fa4e 	bl	34185d40 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
341898a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898a8:	e9d3 2300 	ldrd	r2, r3, [r3]
341898ac:	2100      	movs	r1, #0
341898ae:	6139      	str	r1, [r7, #16]
341898b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
341898b4:	617b      	str	r3, [r7, #20]
341898b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
341898ba:	4603      	mov	r3, r0
341898bc:	460a      	mov	r2, r1
341898be:	4313      	orrs	r3, r2
341898c0:	d014      	beq.n	341898ec <HAL_RCCEx_PeriphCLKConfig+0x2534>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
341898c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898c6:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
341898ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
341898ce:	4618      	mov	r0, r3
341898d0:	f7fc fc9b 	bl	3418620a <LL_RCC_SetOTGPHYCKREFClockSource>
341898d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898d8:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
341898dc:	0fdb      	lsrs	r3, r3, #31
341898de:	2b01      	cmp	r3, #1
341898e0:	d102      	bne.n	341898e8 <HAL_RCCEx_PeriphCLKConfig+0x2530>
341898e2:	f7fc fa3d 	bl	34185d60 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
341898e6:	e001      	b.n	341898ec <HAL_RCCEx_PeriphCLKConfig+0x2534>
341898e8:	f7fc fa2a 	bl	34185d40 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
341898ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898f0:	e9d3 2300 	ldrd	r2, r3, [r3]
341898f4:	2100      	movs	r1, #0
341898f6:	60b9      	str	r1, [r7, #8]
341898f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
341898fc:	60fb      	str	r3, [r7, #12]
341898fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
34189902:	4603      	mov	r3, r0
34189904:	460a      	mov	r2, r1
34189906:	4313      	orrs	r3, r2
34189908:	d014      	beq.n	34189934 <HAL_RCCEx_PeriphCLKConfig+0x257c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
3418990a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418990e:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34189912:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34189916:	4618      	mov	r0, r3
34189918:	f7fc fc77 	bl	3418620a <LL_RCC_SetOTGPHYCKREFClockSource>
3418991c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189920:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34189924:	0fdb      	lsrs	r3, r3, #31
34189926:	2b01      	cmp	r3, #1
34189928:	d102      	bne.n	34189930 <HAL_RCCEx_PeriphCLKConfig+0x2578>
3418992a:	f7fc fa19 	bl	34185d60 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418992e:	e001      	b.n	34189934 <HAL_RCCEx_PeriphCLKConfig+0x257c>
34189930:	f7fc fa06 	bl	34185d40 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
34189934:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189938:	e9d3 2300 	ldrd	r2, r3, [r3]
3418993c:	2100      	movs	r1, #0
3418993e:	6039      	str	r1, [r7, #0]
34189940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34189944:	607b      	str	r3, [r7, #4]
34189946:	e9d7 0100 	ldrd	r0, r1, [r7]
3418994a:	4603      	mov	r3, r0
3418994c:	460a      	mov	r2, r1
3418994e:	4313      	orrs	r3, r2
34189950:	d006      	beq.n	34189960 <HAL_RCCEx_PeriphCLKConfig+0x25a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
34189952:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189956:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
3418995a:	4618      	mov	r0, r3
3418995c:	f7fc fe86 	bl	3418666c <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
34189960:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
34189964:	2b00      	cmp	r3, #0
34189966:	d101      	bne.n	3418996c <HAL_RCCEx_PeriphCLKConfig+0x25b4>
  {
    return HAL_OK;
34189968:	2300      	movs	r3, #0
3418996a:	e000      	b.n	3418996e <HAL_RCCEx_PeriphCLKConfig+0x25b6>
  }
  return HAL_ERROR;
3418996c:	2301      	movs	r3, #1
}
3418996e:	4618      	mov	r0, r3
34189970:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
34189974:	46bd      	mov	sp, r7
34189976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
3418997a:	bf00      	nop
3418997c:	03011414 	.word	0x03011414

34189980 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
34189980:	b590      	push	{r4, r7, lr}
34189982:	b085      	sub	sp, #20
34189984:	af00      	add	r7, sp, #0
34189986:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
3418998a:	2100      	movs	r1, #0
3418998c:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
3418998e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189992:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
34189996:	ea50 0104 	orrs.w	r1, r0, r4
3418999a:	f000 8436 	beq.w	3418a20a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
3418999e:	e9d7 0100 	ldrd	r0, r1, [r7]
341899a2:	2801      	cmp	r0, #1
341899a4:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
341899a8:	f080 8434 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341899ac:	e9d7 0100 	ldrd	r0, r1, [r7]
341899b0:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
341899b4:	ea50 0104 	orrs.w	r1, r0, r4
341899b8:	f000 8422 	beq.w	3418a200 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
341899bc:	e9d7 0100 	ldrd	r0, r1, [r7]
341899c0:	2801      	cmp	r0, #1
341899c2:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
341899c6:	f080 8425 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341899ca:	e9d7 0100 	ldrd	r0, r1, [r7]
341899ce:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
341899d2:	ea50 0104 	orrs.w	r1, r0, r4
341899d6:	f000 840e 	beq.w	3418a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
341899da:	e9d7 0100 	ldrd	r0, r1, [r7]
341899de:	2801      	cmp	r0, #1
341899e0:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
341899e4:	f080 8416 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341899e8:	e9d7 0100 	ldrd	r0, r1, [r7]
341899ec:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
341899f0:	ea50 0104 	orrs.w	r1, r0, r4
341899f4:	f000 83fa 	beq.w	3418a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
341899f8:	e9d7 0100 	ldrd	r0, r1, [r7]
341899fc:	2801      	cmp	r0, #1
341899fe:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
34189a02:	f080 8407 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a06:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a0a:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
34189a0e:	ea50 0104 	orrs.w	r1, r0, r4
34189a12:	f000 83e6 	beq.w	3418a1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
34189a16:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a1a:	2801      	cmp	r0, #1
34189a1c:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
34189a20:	f080 83f8 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a24:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a28:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
34189a2c:	ea50 0104 	orrs.w	r1, r0, r4
34189a30:	f000 83d2 	beq.w	3418a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
34189a34:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a38:	2801      	cmp	r0, #1
34189a3a:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
34189a3e:	f080 83e9 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a42:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a46:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
34189a4a:	ea50 0104 	orrs.w	r1, r0, r4
34189a4e:	f000 83be 	beq.w	3418a1ce <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
34189a52:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a56:	2801      	cmp	r0, #1
34189a58:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
34189a5c:	f080 83da 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a60:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a64:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
34189a68:	ea50 0104 	orrs.w	r1, r0, r4
34189a6c:	f000 83aa 	beq.w	3418a1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34189a70:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a74:	2801      	cmp	r0, #1
34189a76:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
34189a7a:	f080 83cb 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a7e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a82:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
34189a86:	ea50 0104 	orrs.w	r1, r0, r4
34189a8a:	f000 8396 	beq.w	3418a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
34189a8e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189a92:	2801      	cmp	r0, #1
34189a94:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
34189a98:	f080 83bc 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189a9c:	e9d7 0100 	ldrd	r0, r1, [r7]
34189aa0:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
34189aa4:	ea50 0104 	orrs.w	r1, r0, r4
34189aa8:	f000 8382 	beq.w	3418a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
34189aac:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ab0:	2801      	cmp	r0, #1
34189ab2:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
34189ab6:	f080 83ad 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189aba:	e9d7 0100 	ldrd	r0, r1, [r7]
34189abe:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
34189ac2:	ea50 0104 	orrs.w	r1, r0, r4
34189ac6:	f000 836e 	beq.w	3418a1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
34189aca:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ace:	2801      	cmp	r0, #1
34189ad0:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
34189ad4:	f080 839e 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189adc:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
34189ae0:	ea50 0104 	orrs.w	r1, r0, r4
34189ae4:	f000 835a 	beq.w	3418a19c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
34189ae8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189aec:	2801      	cmp	r0, #1
34189aee:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
34189af2:	f080 838f 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189af6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189afa:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
34189afe:	ea50 0104 	orrs.w	r1, r0, r4
34189b02:	f000 8346 	beq.w	3418a192 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
34189b06:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b0a:	2801      	cmp	r0, #1
34189b0c:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
34189b10:	f080 8380 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189b14:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b18:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
34189b1c:	ea50 0104 	orrs.w	r1, r0, r4
34189b20:	f000 8332 	beq.w	3418a188 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
34189b24:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b28:	2801      	cmp	r0, #1
34189b2a:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
34189b2e:	f080 8371 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189b32:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b36:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
34189b3a:	ea50 0104 	orrs.w	r1, r0, r4
34189b3e:	f000 831e 	beq.w	3418a17e <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
34189b42:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b46:	2801      	cmp	r0, #1
34189b48:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
34189b4c:	f080 8362 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189b50:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b54:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
34189b58:	ea50 0104 	orrs.w	r1, r0, r4
34189b5c:	f000 830a 	beq.w	3418a174 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
34189b60:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b64:	2801      	cmp	r0, #1
34189b66:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
34189b6a:	f080 8353 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189b6e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b72:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
34189b76:	ea50 0104 	orrs.w	r1, r0, r4
34189b7a:	f000 82f6 	beq.w	3418a16a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
34189b7e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b82:	2801      	cmp	r0, #1
34189b84:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
34189b88:	f080 8344 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189b8c:	e9d7 0100 	ldrd	r0, r1, [r7]
34189b90:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
34189b94:	ea50 0104 	orrs.w	r1, r0, r4
34189b98:	f000 82e2 	beq.w	3418a160 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
34189b9c:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ba0:	2801      	cmp	r0, #1
34189ba2:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
34189ba6:	f080 8335 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189baa:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bae:	f1a1 0420 	sub.w	r4, r1, #32
34189bb2:	ea50 0104 	orrs.w	r1, r0, r4
34189bb6:	f000 82ce 	beq.w	3418a156 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
34189bba:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bbe:	2801      	cmp	r0, #1
34189bc0:	f171 0120 	sbcs.w	r1, r1, #32
34189bc4:	f080 8326 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189bc8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bcc:	f1a1 0410 	sub.w	r4, r1, #16
34189bd0:	ea50 0104 	orrs.w	r1, r0, r4
34189bd4:	f000 82ba 	beq.w	3418a14c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
34189bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bdc:	2801      	cmp	r0, #1
34189bde:	f171 0110 	sbcs.w	r1, r1, #16
34189be2:	f080 8317 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189be6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bea:	f1a1 0408 	sub.w	r4, r1, #8
34189bee:	ea50 0104 	orrs.w	r1, r0, r4
34189bf2:	f000 82a6 	beq.w	3418a142 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
34189bf6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189bfa:	2801      	cmp	r0, #1
34189bfc:	f171 0108 	sbcs.w	r1, r1, #8
34189c00:	f080 8308 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c04:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c08:	1f0c      	subs	r4, r1, #4
34189c0a:	ea50 0104 	orrs.w	r1, r0, r4
34189c0e:	f000 8293 	beq.w	3418a138 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
34189c12:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c16:	2801      	cmp	r0, #1
34189c18:	f171 0104 	sbcs.w	r1, r1, #4
34189c1c:	f080 82fa 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c20:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c24:	1e8c      	subs	r4, r1, #2
34189c26:	ea50 0104 	orrs.w	r1, r0, r4
34189c2a:	f000 8280 	beq.w	3418a12e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
34189c2e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c32:	2801      	cmp	r0, #1
34189c34:	f171 0102 	sbcs.w	r1, r1, #2
34189c38:	f080 82ec 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c3c:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c40:	1e4c      	subs	r4, r1, #1
34189c42:	ea50 0104 	orrs.w	r1, r0, r4
34189c46:	f000 826d 	beq.w	3418a124 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
34189c4a:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c4e:	2801      	cmp	r0, #1
34189c50:	f171 0101 	sbcs.w	r1, r1, #1
34189c54:	f080 82de 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c58:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c5c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
34189c60:	4321      	orrs	r1, r4
34189c62:	f000 825a 	beq.w	3418a11a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
34189c66:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c6a:	4cda      	ldr	r4, [pc, #872]	@ (34189fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
34189c6c:	42a0      	cmp	r0, r4
34189c6e:	f171 0100 	sbcs.w	r1, r1, #0
34189c72:	f080 82cf 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c76:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c7a:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
34189c7e:	4321      	orrs	r1, r4
34189c80:	f000 8246 	beq.w	3418a110 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
34189c84:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c88:	4cd3      	ldr	r4, [pc, #844]	@ (34189fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
34189c8a:	42a0      	cmp	r0, r4
34189c8c:	f171 0100 	sbcs.w	r1, r1, #0
34189c90:	f080 82c0 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189c94:	e9d7 0100 	ldrd	r0, r1, [r7]
34189c98:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
34189c9c:	4321      	orrs	r1, r4
34189c9e:	f000 8232 	beq.w	3418a106 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
34189ca2:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ca6:	4ccd      	ldr	r4, [pc, #820]	@ (34189fdc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
34189ca8:	42a0      	cmp	r0, r4
34189caa:	f171 0100 	sbcs.w	r1, r1, #0
34189cae:	f080 82b1 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189cb2:	e9d7 0100 	ldrd	r0, r1, [r7]
34189cb6:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
34189cba:	4321      	orrs	r1, r4
34189cbc:	f000 821e 	beq.w	3418a0fc <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
34189cc0:	e9d7 0100 	ldrd	r0, r1, [r7]
34189cc4:	4cc6      	ldr	r4, [pc, #792]	@ (34189fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
34189cc6:	42a0      	cmp	r0, r4
34189cc8:	f171 0100 	sbcs.w	r1, r1, #0
34189ccc:	f080 82a2 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189cd0:	e9d7 0100 	ldrd	r0, r1, [r7]
34189cd4:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
34189cd8:	4321      	orrs	r1, r4
34189cda:	f000 820b 	beq.w	3418a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
34189cde:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ce2:	4cc0      	ldr	r4, [pc, #768]	@ (34189fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
34189ce4:	42a0      	cmp	r0, r4
34189ce6:	f171 0100 	sbcs.w	r1, r1, #0
34189cea:	f080 8293 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189cee:	e9d7 0100 	ldrd	r0, r1, [r7]
34189cf2:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
34189cf6:	4321      	orrs	r1, r4
34189cf8:	f000 81f7 	beq.w	3418a0ea <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
34189cfc:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d00:	4cb9      	ldr	r4, [pc, #740]	@ (34189fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
34189d02:	42a0      	cmp	r0, r4
34189d04:	f171 0100 	sbcs.w	r1, r1, #0
34189d08:	f080 8284 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189d0c:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d10:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
34189d14:	4321      	orrs	r1, r4
34189d16:	f000 81e2 	beq.w	3418a0de <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
34189d1a:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d1e:	4cb3      	ldr	r4, [pc, #716]	@ (34189fec <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
34189d20:	42a0      	cmp	r0, r4
34189d22:	f171 0100 	sbcs.w	r1, r1, #0
34189d26:	f080 8275 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189d2a:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d2e:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
34189d32:	4321      	orrs	r1, r4
34189d34:	f000 81cd 	beq.w	3418a0d2 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
34189d38:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d3c:	4cac      	ldr	r4, [pc, #688]	@ (34189ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
34189d3e:	42a0      	cmp	r0, r4
34189d40:	f171 0100 	sbcs.w	r1, r1, #0
34189d44:	f080 8266 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189d48:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d4c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
34189d50:	4321      	orrs	r1, r4
34189d52:	f000 81b8 	beq.w	3418a0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
34189d56:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d5a:	4ca6      	ldr	r4, [pc, #664]	@ (34189ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
34189d5c:	42a0      	cmp	r0, r4
34189d5e:	f171 0100 	sbcs.w	r1, r1, #0
34189d62:	f080 8257 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189d66:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d6a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
34189d6e:	4321      	orrs	r1, r4
34189d70:	f000 81a4 	beq.w	3418a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
34189d74:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d78:	4c9f      	ldr	r4, [pc, #636]	@ (34189ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
34189d7a:	42a0      	cmp	r0, r4
34189d7c:	f171 0100 	sbcs.w	r1, r1, #0
34189d80:	f080 8248 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189d84:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d88:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
34189d8c:	4321      	orrs	r1, r4
34189d8e:	f000 8190 	beq.w	3418a0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
34189d92:	e9d7 0100 	ldrd	r0, r1, [r7]
34189d96:	4c99      	ldr	r4, [pc, #612]	@ (34189ffc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
34189d98:	42a0      	cmp	r0, r4
34189d9a:	f171 0100 	sbcs.w	r1, r1, #0
34189d9e:	f080 8239 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189da2:	e9d7 0100 	ldrd	r0, r1, [r7]
34189da6:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
34189daa:	4321      	orrs	r1, r4
34189dac:	f000 817c 	beq.w	3418a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
34189db0:	e9d7 0100 	ldrd	r0, r1, [r7]
34189db4:	4c92      	ldr	r4, [pc, #584]	@ (3418a000 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
34189db6:	42a0      	cmp	r0, r4
34189db8:	f171 0100 	sbcs.w	r1, r1, #0
34189dbc:	f080 822a 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189dc0:	e9d7 0100 	ldrd	r0, r1, [r7]
34189dc4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
34189dc8:	4321      	orrs	r1, r4
34189dca:	f000 8168 	beq.w	3418a09e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
34189dce:	e9d7 0100 	ldrd	r0, r1, [r7]
34189dd2:	4c8c      	ldr	r4, [pc, #560]	@ (3418a004 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
34189dd4:	42a0      	cmp	r0, r4
34189dd6:	f171 0100 	sbcs.w	r1, r1, #0
34189dda:	f080 821b 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189dde:	e9d7 0100 	ldrd	r0, r1, [r7]
34189de2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
34189de6:	4321      	orrs	r1, r4
34189de8:	f000 8154 	beq.w	3418a094 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
34189dec:	e9d7 0100 	ldrd	r0, r1, [r7]
34189df0:	4c85      	ldr	r4, [pc, #532]	@ (3418a008 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
34189df2:	42a0      	cmp	r0, r4
34189df4:	f171 0100 	sbcs.w	r1, r1, #0
34189df8:	f080 820c 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189dfc:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e00:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
34189e04:	4321      	orrs	r1, r4
34189e06:	f000 8140 	beq.w	3418a08a <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
34189e0a:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e0e:	4c7f      	ldr	r4, [pc, #508]	@ (3418a00c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
34189e10:	42a0      	cmp	r0, r4
34189e12:	f171 0100 	sbcs.w	r1, r1, #0
34189e16:	f080 81fd 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189e1a:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e1e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
34189e22:	4321      	orrs	r1, r4
34189e24:	f000 812c 	beq.w	3418a080 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
34189e28:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e2c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
34189e30:	f171 0100 	sbcs.w	r1, r1, #0
34189e34:	f080 81ee 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189e38:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e3c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
34189e40:	4321      	orrs	r1, r4
34189e42:	f000 8118 	beq.w	3418a076 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
34189e46:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e4a:	f248 0401 	movw	r4, #32769	@ 0x8001
34189e4e:	42a0      	cmp	r0, r4
34189e50:	f171 0100 	sbcs.w	r1, r1, #0
34189e54:	f080 81de 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189e58:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e5c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34189e60:	4321      	orrs	r1, r4
34189e62:	f000 8103 	beq.w	3418a06c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
34189e66:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e6a:	f244 0401 	movw	r4, #16385	@ 0x4001
34189e6e:	42a0      	cmp	r0, r4
34189e70:	f171 0100 	sbcs.w	r1, r1, #0
34189e74:	f080 81ce 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189e78:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e7c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34189e80:	4321      	orrs	r1, r4
34189e82:	f000 80ee 	beq.w	3418a062 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
34189e86:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e8a:	f242 0401 	movw	r4, #8193	@ 0x2001
34189e8e:	42a0      	cmp	r0, r4
34189e90:	f171 0100 	sbcs.w	r1, r1, #0
34189e94:	f080 81be 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189e98:	e9d7 0100 	ldrd	r0, r1, [r7]
34189e9c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
34189ea0:	4321      	orrs	r1, r4
34189ea2:	f000 80d9 	beq.w	3418a058 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
34189ea6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189eaa:	f241 0401 	movw	r4, #4097	@ 0x1001
34189eae:	42a0      	cmp	r0, r4
34189eb0:	f171 0100 	sbcs.w	r1, r1, #0
34189eb4:	f080 81ae 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189eb8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189ebc:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
34189ec0:	4321      	orrs	r1, r4
34189ec2:	f000 80c4 	beq.w	3418a04e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
34189ec6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189eca:	f640 0401 	movw	r4, #2049	@ 0x801
34189ece:	42a0      	cmp	r0, r4
34189ed0:	f171 0100 	sbcs.w	r1, r1, #0
34189ed4:	f080 819e 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189edc:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
34189ee0:	4321      	orrs	r1, r4
34189ee2:	f000 80af 	beq.w	3418a044 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
34189ee6:	e9d7 0100 	ldrd	r0, r1, [r7]
34189eea:	f240 4401 	movw	r4, #1025	@ 0x401
34189eee:	42a0      	cmp	r0, r4
34189ef0:	f171 0100 	sbcs.w	r1, r1, #0
34189ef4:	f080 818e 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189ef8:	e9d7 0100 	ldrd	r0, r1, [r7]
34189efc:	2821      	cmp	r0, #33	@ 0x21
34189efe:	f171 0100 	sbcs.w	r1, r1, #0
34189f02:	d255      	bcs.n	34189fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
34189f04:	e9d7 0100 	ldrd	r0, r1, [r7]
34189f08:	4301      	orrs	r1, r0
34189f0a:	f000 8183 	beq.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
34189f12:	1e42      	subs	r2, r0, #1
34189f14:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
34189f18:	2a20      	cmp	r2, #32
34189f1a:	f173 0100 	sbcs.w	r1, r3, #0
34189f1e:	f080 8179 	bcs.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189f22:	2a1f      	cmp	r2, #31
34189f24:	f200 8176 	bhi.w	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34189f28:	a101      	add	r1, pc, #4	@ (adr r1, 34189f30 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
34189f2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
34189f2e:	bf00      	nop
34189f30:	34189fbf 	.word	0x34189fbf
34189f34:	34189fc9 	.word	0x34189fc9
34189f38:	3418a215 	.word	0x3418a215
34189f3c:	3418a019 	.word	0x3418a019
34189f40:	3418a215 	.word	0x3418a215
34189f44:	3418a215 	.word	0x3418a215
34189f48:	3418a215 	.word	0x3418a215
34189f4c:	3418a011 	.word	0x3418a011
34189f50:	3418a215 	.word	0x3418a215
34189f54:	3418a215 	.word	0x3418a215
34189f58:	3418a215 	.word	0x3418a215
34189f5c:	3418a215 	.word	0x3418a215
34189f60:	3418a215 	.word	0x3418a215
34189f64:	3418a215 	.word	0x3418a215
34189f68:	3418a215 	.word	0x3418a215
34189f6c:	3418a023 	.word	0x3418a023
34189f70:	3418a215 	.word	0x3418a215
34189f74:	3418a215 	.word	0x3418a215
34189f78:	3418a215 	.word	0x3418a215
34189f7c:	3418a215 	.word	0x3418a215
34189f80:	3418a215 	.word	0x3418a215
34189f84:	3418a215 	.word	0x3418a215
34189f88:	3418a215 	.word	0x3418a215
34189f8c:	3418a215 	.word	0x3418a215
34189f90:	3418a215 	.word	0x3418a215
34189f94:	3418a215 	.word	0x3418a215
34189f98:	3418a215 	.word	0x3418a215
34189f9c:	3418a215 	.word	0x3418a215
34189fa0:	3418a215 	.word	0x3418a215
34189fa4:	3418a215 	.word	0x3418a215
34189fa8:	3418a215 	.word	0x3418a215
34189fac:	3418a02f 	.word	0x3418a02f
34189fb0:	e9d7 2300 	ldrd	r2, r3, [r7]
34189fb4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
34189fb8:	430b      	orrs	r3, r1
34189fba:	d03e      	beq.n	3418a03a <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
34189fbc:	e12a      	b.n	3418a214 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
34189fbe:	2070      	movs	r0, #112	@ 0x70
34189fc0:	f000 fb90 	bl	3418a6e4 <RCCEx_GetADCCLKFreq>
34189fc4:	60f8      	str	r0, [r7, #12]
      break;
34189fc6:	e126      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
34189fc8:	2007      	movs	r0, #7
34189fca:	f000 fc8d 	bl	3418a8e8 <RCCEx_GetADFCLKFreq>
34189fce:	60f8      	str	r0, [r7, #12]
      break;
34189fd0:	e121      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
34189fd2:	bf00      	nop
34189fd4:	80000001 	.word	0x80000001
34189fd8:	40000001 	.word	0x40000001
34189fdc:	20000001 	.word	0x20000001
34189fe0:	10000001 	.word	0x10000001
34189fe4:	08000001 	.word	0x08000001
34189fe8:	04000001 	.word	0x04000001
34189fec:	02000001 	.word	0x02000001
34189ff0:	01000001 	.word	0x01000001
34189ff4:	00800001 	.word	0x00800001
34189ff8:	00400001 	.word	0x00400001
34189ffc:	00200001 	.word	0x00200001
3418a000:	00100001 	.word	0x00100001
3418a004:	00080001 	.word	0x00080001
3418a008:	00040001 	.word	0x00040001
3418a00c:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
3418a010:	f000 ff0c 	bl	3418ae2c <RCCEx_GetCSICLKFreq>
3418a014:	60f8      	str	r0, [r7, #12]
      break;
3418a016:	e0fe      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a018:	2007      	movs	r0, #7
3418a01a:	f000 fd51 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418a01e:	60f8      	str	r0, [r7, #12]
      break;
3418a020:	e0f9      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
3418a022:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
3418a026:	f000 ff4d 	bl	3418aec4 <RCCEx_GetDCMIPPCLKFreq>
3418a02a:	60f8      	str	r0, [r7, #12]
      break;
3418a02c:	e0f3      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
3418a02e:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
3418a032:	f000 ffd1 	bl	3418afd8 <RCCEx_GetETH1CLKFreq>
3418a036:	60f8      	str	r0, [r7, #12]
      break;
3418a038:	e0ed      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
3418a03a:	2003      	movs	r0, #3
3418a03c:	f001 f84c 	bl	3418b0d8 <RCCEx_GetETH1PTPCLKFreq>
3418a040:	60f8      	str	r0, [r7, #12]
      break;
3418a042:	e0e8      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
3418a044:	2003      	movs	r0, #3
3418a046:	f001 f8cb 	bl	3418b1e0 <RCCEx_GetFDCANCLKFreq>
3418a04a:	60f8      	str	r0, [r7, #12]
      break;
3418a04c:	e0e3      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
3418a04e:	2030      	movs	r0, #48	@ 0x30
3418a050:	f001 f946 	bl	3418b2e0 <RCCEx_GetFMCCLKFreq>
3418a054:	60f8      	str	r0, [r7, #12]
      break;
3418a056:	e0de      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
3418a058:	4871      	ldr	r0, [pc, #452]	@ (3418a220 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
3418a05a:	f001 f9f9 	bl	3418b450 <RCCEx_GetI2CCLKFreq>
3418a05e:	60f8      	str	r0, [r7, #12]
      break;
3418a060:	e0d9      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
3418a062:	4870      	ldr	r0, [pc, #448]	@ (3418a224 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
3418a064:	f001 f9f4 	bl	3418b450 <RCCEx_GetI2CCLKFreq>
3418a068:	60f8      	str	r0, [r7, #12]
      break;
3418a06a:	e0d4      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
3418a06c:	486e      	ldr	r0, [pc, #440]	@ (3418a228 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
3418a06e:	f001 f9ef 	bl	3418b450 <RCCEx_GetI2CCLKFreq>
3418a072:	60f8      	str	r0, [r7, #12]
      break;
3418a074:	e0cf      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
3418a076:	486d      	ldr	r0, [pc, #436]	@ (3418a22c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
3418a078:	f001 f9ea 	bl	3418b450 <RCCEx_GetI2CCLKFreq>
3418a07c:	60f8      	str	r0, [r7, #12]
      break;
3418a07e:	e0ca      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
3418a080:	486b      	ldr	r0, [pc, #428]	@ (3418a230 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
3418a082:	f001 fb8d 	bl	3418b7a0 <RCCEx_GetI3CCLKFreq>
3418a086:	60f8      	str	r0, [r7, #12]
      break;
3418a088:	e0c5      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
3418a08a:	486a      	ldr	r0, [pc, #424]	@ (3418a234 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
3418a08c:	f001 fb88 	bl	3418b7a0 <RCCEx_GetI3CCLKFreq>
3418a090:	60f8      	str	r0, [r7, #12]
      break;
3418a092:	e0c0      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
3418a094:	4868      	ldr	r0, [pc, #416]	@ (3418a238 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
3418a096:	f001 fcb7 	bl	3418ba08 <RCCEx_GetLPTIMCLKFreq>
3418a09a:	60f8      	str	r0, [r7, #12]
      break;
3418a09c:	e0bb      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
3418a09e:	4867      	ldr	r0, [pc, #412]	@ (3418a23c <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
3418a0a0:	f001 fcb2 	bl	3418ba08 <RCCEx_GetLPTIMCLKFreq>
3418a0a4:	60f8      	str	r0, [r7, #12]
      break;
3418a0a6:	e0b6      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
3418a0a8:	4865      	ldr	r0, [pc, #404]	@ (3418a240 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
3418a0aa:	f001 fcad 	bl	3418ba08 <RCCEx_GetLPTIMCLKFreq>
3418a0ae:	60f8      	str	r0, [r7, #12]
      break;
3418a0b0:	e0b1      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
3418a0b2:	4864      	ldr	r0, [pc, #400]	@ (3418a244 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
3418a0b4:	f001 fca8 	bl	3418ba08 <RCCEx_GetLPTIMCLKFreq>
3418a0b8:	60f8      	str	r0, [r7, #12]
      break;
3418a0ba:	e0ac      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
3418a0bc:	4862      	ldr	r0, [pc, #392]	@ (3418a248 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
3418a0be:	f001 fca3 	bl	3418ba08 <RCCEx_GetLPTIMCLKFreq>
3418a0c2:	60f8      	str	r0, [r7, #12]
      break;
3418a0c4:	e0a7      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
3418a0c6:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
3418a0ca:	f001 fe47 	bl	3418bd5c <RCCEx_GetLPUARTCLKFreq>
3418a0ce:	60f8      	str	r0, [r7, #12]
      break;
3418a0d0:	e0a1      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
3418a0d2:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
3418a0d6:	f001 ff43 	bl	3418bf60 <RCCEx_GetLTDCCLKFreq>
3418a0da:	60f8      	str	r0, [r7, #12]
      break;
3418a0dc:	e09b      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
3418a0de:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
3418a0e2:	f001 ffc7 	bl	3418c074 <RCCEx_GetMDFCLKFreq>
3418a0e6:	60f8      	str	r0, [r7, #12]
      break;
3418a0e8:	e095      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
3418a0ea:	2030      	movs	r0, #48	@ 0x30
3418a0ec:	f002 f8cc 	bl	3418c288 <RCCEx_GetPSSICLKFreq>
3418a0f0:	60f8      	str	r0, [r7, #12]
      break;
3418a0f2:	e090      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
3418a0f4:	f002 f94a 	bl	3418c38c <RCCEx_GetRTCCLKFreq>
3418a0f8:	60f8      	str	r0, [r7, #12]
      break;
3418a0fa:	e08c      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
3418a0fc:	4853      	ldr	r0, [pc, #332]	@ (3418a24c <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
3418a0fe:	f002 f997 	bl	3418c430 <RCCEx_GetSAICLKFreq>
3418a102:	60f8      	str	r0, [r7, #12]
      break;
3418a104:	e087      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
3418a106:	4852      	ldr	r0, [pc, #328]	@ (3418a250 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
3418a108:	f002 f992 	bl	3418c430 <RCCEx_GetSAICLKFreq>
3418a10c:	60f8      	str	r0, [r7, #12]
      break;
3418a10e:	e082      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
3418a110:	4850      	ldr	r0, [pc, #320]	@ (3418a254 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
3418a112:	f002 faf3 	bl	3418c6fc <RCCEx_GetSDMMCCLKFreq>
3418a116:	60f8      	str	r0, [r7, #12]
      break;
3418a118:	e07d      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
3418a11a:	484f      	ldr	r0, [pc, #316]	@ (3418a258 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
3418a11c:	f002 faee 	bl	3418c6fc <RCCEx_GetSDMMCCLKFreq>
3418a120:	60f8      	str	r0, [r7, #12]
      break;
3418a122:	e078      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3418a124:	2007      	movs	r0, #7
3418a126:	f002 fbd3 	bl	3418c8d0 <RCCEx_GetSPDIFRXCLKFreq>
3418a12a:	60f8      	str	r0, [r7, #12]
      break;
3418a12c:	e073      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
3418a12e:	484b      	ldr	r0, [pc, #300]	@ (3418a25c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
3418a130:	f002 fcb2 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a134:	60f8      	str	r0, [r7, #12]
      break;
3418a136:	e06e      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
3418a138:	4849      	ldr	r0, [pc, #292]	@ (3418a260 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
3418a13a:	f002 fcad 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a13e:	60f8      	str	r0, [r7, #12]
      break;
3418a140:	e069      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
3418a142:	4848      	ldr	r0, [pc, #288]	@ (3418a264 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
3418a144:	f002 fca8 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a148:	60f8      	str	r0, [r7, #12]
      break;
3418a14a:	e064      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
3418a14c:	4846      	ldr	r0, [pc, #280]	@ (3418a268 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
3418a14e:	f002 fca3 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a152:	60f8      	str	r0, [r7, #12]
      break;
3418a154:	e05f      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
3418a156:	4845      	ldr	r0, [pc, #276]	@ (3418a26c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
3418a158:	f002 fc9e 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a15c:	60f8      	str	r0, [r7, #12]
      break;
3418a15e:	e05a      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
3418a160:	4843      	ldr	r0, [pc, #268]	@ (3418a270 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
3418a162:	f002 fc99 	bl	3418ca98 <RCCEx_GetSPICLKFreq>
3418a166:	60f8      	str	r0, [r7, #12]
      break;
3418a168:	e055      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
3418a16a:	4842      	ldr	r0, [pc, #264]	@ (3418a274 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
3418a16c:	f003 f990 	bl	3418d490 <RCCEx_GetUSARTCLKFreq>
3418a170:	60f8      	str	r0, [r7, #12]
      break;
3418a172:	e050      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
3418a174:	4840      	ldr	r0, [pc, #256]	@ (3418a278 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
3418a176:	f003 f98b 	bl	3418d490 <RCCEx_GetUSARTCLKFreq>
3418a17a:	60f8      	str	r0, [r7, #12]
      break;
3418a17c:	e04b      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
3418a17e:	483f      	ldr	r0, [pc, #252]	@ (3418a27c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
3418a180:	f003 f986 	bl	3418d490 <RCCEx_GetUSARTCLKFreq>
3418a184:	60f8      	str	r0, [r7, #12]
      break;
3418a186:	e046      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
3418a188:	483d      	ldr	r0, [pc, #244]	@ (3418a280 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
3418a18a:	f002 ff57 	bl	3418d03c <RCCEx_GetUARTCLKFreq>
3418a18e:	60f8      	str	r0, [r7, #12]
      break;
3418a190:	e041      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
3418a192:	483c      	ldr	r0, [pc, #240]	@ (3418a284 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
3418a194:	f002 ff52 	bl	3418d03c <RCCEx_GetUARTCLKFreq>
3418a198:	60f8      	str	r0, [r7, #12]
      break;
3418a19a:	e03c      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
3418a19c:	483a      	ldr	r0, [pc, #232]	@ (3418a288 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3418a19e:	f003 f977 	bl	3418d490 <RCCEx_GetUSARTCLKFreq>
3418a1a2:	60f8      	str	r0, [r7, #12]
      break;
3418a1a4:	e037      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
3418a1a6:	4839      	ldr	r0, [pc, #228]	@ (3418a28c <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
3418a1a8:	f002 ff48 	bl	3418d03c <RCCEx_GetUARTCLKFreq>
3418a1ac:	60f8      	str	r0, [r7, #12]
      break;
3418a1ae:	e032      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
3418a1b0:	4837      	ldr	r0, [pc, #220]	@ (3418a290 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
3418a1b2:	f002 ff43 	bl	3418d03c <RCCEx_GetUARTCLKFreq>
3418a1b6:	60f8      	str	r0, [r7, #12]
      break;
3418a1b8:	e02d      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
3418a1ba:	4836      	ldr	r0, [pc, #216]	@ (3418a294 <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
3418a1bc:	f002 ff3e 	bl	3418d03c <RCCEx_GetUARTCLKFreq>
3418a1c0:	60f8      	str	r0, [r7, #12]
      break;
3418a1c2:	e028      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
3418a1c4:	4834      	ldr	r0, [pc, #208]	@ (3418a298 <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
3418a1c6:	f003 f963 	bl	3418d490 <RCCEx_GetUSARTCLKFreq>
3418a1ca:	60f8      	str	r0, [r7, #12]
      break;
3418a1cc:	e023      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418a1ce:	4833      	ldr	r0, [pc, #204]	@ (3418a29c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
3418a1d0:	f003 fb88 	bl	3418d8e4 <RCCEx_GetOTGPHYCLKFreq>
3418a1d4:	60f8      	str	r0, [r7, #12]
      break;
3418a1d6:	e01e      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
3418a1d8:	4831      	ldr	r0, [pc, #196]	@ (3418a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
3418a1da:	f003 fc39 	bl	3418da50 <RCCEx_GetOTGPHYCKREFCLKFreq>
3418a1de:	60f8      	str	r0, [r7, #12]
      break;
3418a1e0:	e019      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418a1e2:	4830      	ldr	r0, [pc, #192]	@ (3418a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
3418a1e4:	f003 fb7e 	bl	3418d8e4 <RCCEx_GetOTGPHYCLKFreq>
3418a1e8:	60f8      	str	r0, [r7, #12]
      break;
3418a1ea:	e014      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
3418a1ec:	482e      	ldr	r0, [pc, #184]	@ (3418a2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
3418a1ee:	f003 fc2f 	bl	3418da50 <RCCEx_GetOTGPHYCKREFCLKFreq>
3418a1f2:	60f8      	str	r0, [r7, #12]
      break;
3418a1f4:	e00f      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
3418a1f6:	482d      	ldr	r0, [pc, #180]	@ (3418a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
3418a1f8:	f003 fc7a 	bl	3418daf0 <RCCEx_GetXSPICLKFreq>
3418a1fc:	60f8      	str	r0, [r7, #12]
      break;
3418a1fe:	e00a      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
3418a200:	482b      	ldr	r0, [pc, #172]	@ (3418a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
3418a202:	f003 fc75 	bl	3418daf0 <RCCEx_GetXSPICLKFreq>
3418a206:	60f8      	str	r0, [r7, #12]
      break;
3418a208:	e005      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
3418a20a:	482a      	ldr	r0, [pc, #168]	@ (3418a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
3418a20c:	f003 fc70 	bl	3418daf0 <RCCEx_GetXSPICLKFreq>
3418a210:	60f8      	str	r0, [r7, #12]
      break;
3418a212:	e000      	b.n	3418a216 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
3418a214:	bf00      	nop
  }

  return frequency;
3418a216:	68fb      	ldr	r3, [r7, #12]
}
3418a218:	4618      	mov	r0, r3
3418a21a:	3714      	adds	r7, #20
3418a21c:	46bd      	mov	sp, r7
3418a21e:	bd90      	pop	{r4, r7, pc}
3418a220:	0700000c 	.word	0x0700000c
3418a224:	0700040c 	.word	0x0700040c
3418a228:	0700080c 	.word	0x0700080c
3418a22c:	07000c0c 	.word	0x07000c0c
3418a230:	0700100c 	.word	0x0700100c
3418a234:	0700140c 	.word	0x0700140c
3418a238:	0700082c 	.word	0x0700082c
3418a23c:	07000c2c 	.word	0x07000c2c
3418a240:	0700102c 	.word	0x0700102c
3418a244:	0700142c 	.word	0x0700142c
3418a248:	0700182c 	.word	0x0700182c
3418a24c:	07001418 	.word	0x07001418
3418a250:	07001818 	.word	0x07001818
3418a254:	0300001c 	.word	0x0300001c
3418a258:	0300041c 	.word	0x0300041c
3418a25c:	07000420 	.word	0x07000420
3418a260:	07000820 	.word	0x07000820
3418a264:	07000c20 	.word	0x07000c20
3418a268:	07001020 	.word	0x07001020
3418a26c:	07001420 	.word	0x07001420
3418a270:	07001820 	.word	0x07001820
3418a274:	07000030 	.word	0x07000030
3418a278:	07000430 	.word	0x07000430
3418a27c:	07000830 	.word	0x07000830
3418a280:	07000c30 	.word	0x07000c30
3418a284:	07001030 	.word	0x07001030
3418a288:	07001430 	.word	0x07001430
3418a28c:	07001830 	.word	0x07001830
3418a290:	07001c30 	.word	0x07001c30
3418a294:	07000034 	.word	0x07000034
3418a298:	07000434 	.word	0x07000434
3418a29c:	03000c14 	.word	0x03000c14
3418a2a0:	01001014 	.word	0x01001014
3418a2a4:	03001414 	.word	0x03001414
3418a2a8:	01001814 	.word	0x01001814
3418a2ac:	03000014 	.word	0x03000014
3418a2b0:	03000414 	.word	0x03000414
3418a2b4:	03000814 	.word	0x03000814

3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
3418a2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
3418a2ba:	b087      	sub	sp, #28
3418a2bc:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418a2be:	2300      	movs	r3, #0
3418a2c0:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
3418a2c2:	f7fc fa05 	bl	341866d0 <LL_RCC_PLL1_IsReady>
3418a2c6:	4603      	mov	r3, r0
3418a2c8:	2b00      	cmp	r3, #0
3418a2ca:	d02a      	beq.n	3418a322 <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
3418a2cc:	f7fc fa68 	bl	341867a0 <LL_RCC_PLL1P_IsEnabled>
3418a2d0:	4603      	mov	r3, r0
3418a2d2:	2b00      	cmp	r3, #0
3418a2d4:	d031      	beq.n	3418a33a <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
3418a2d6:	f7fc f9ed 	bl	341866b4 <LL_RCC_PLL1_GetSource>
3418a2da:	4603      	mov	r3, r0
3418a2dc:	4618      	mov	r0, r3
3418a2de:	f000 f957 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a2e2:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418a2e4:	68bb      	ldr	r3, [r7, #8]
3418a2e6:	2b00      	cmp	r3, #0
3418a2e8:	d027      	beq.n	3418a33a <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
3418a2ea:	f7fc fa29 	bl	34186740 <LL_RCC_PLL1_GetM>
3418a2ee:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418a2f0:	687b      	ldr	r3, [r7, #4]
3418a2f2:	2b00      	cmp	r3, #0
3418a2f4:	d021      	beq.n	3418a33a <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
3418a2f6:	f7fc fa13 	bl	34186720 <LL_RCC_PLL1_GetN>
3418a2fa:	4605      	mov	r5, r0
3418a2fc:	f7fc fa64 	bl	341867c8 <LL_RCC_PLL1_GetFRACN>
3418a300:	4606      	mov	r6, r0
3418a302:	f7fc fa2d 	bl	34186760 <LL_RCC_PLL1_GetP1>
3418a306:	4604      	mov	r4, r0
3418a308:	f7fc fa3a 	bl	34186780 <LL_RCC_PLL1_GetP2>
3418a30c:	4603      	mov	r3, r0
3418a30e:	9301      	str	r3, [sp, #4]
3418a310:	9400      	str	r4, [sp, #0]
3418a312:	4633      	mov	r3, r6
3418a314:	462a      	mov	r2, r5
3418a316:	6879      	ldr	r1, [r7, #4]
3418a318:	68b8      	ldr	r0, [r7, #8]
3418a31a:	f000 f997 	bl	3418a64c <RCCEx_CalcPLLFreq>
3418a31e:	60f8      	str	r0, [r7, #12]
3418a320:	e00b      	b.n	3418a33a <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
3418a322:	f7fc f9e9 	bl	341866f8 <LL_RCC_PLL1_IsEnabledBypass>
3418a326:	4603      	mov	r3, r0
3418a328:	2b00      	cmp	r3, #0
3418a32a:	d006      	beq.n	3418a33a <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
3418a32c:	f7fc f9c2 	bl	341866b4 <LL_RCC_PLL1_GetSource>
3418a330:	4603      	mov	r3, r0
3418a332:	4618      	mov	r0, r3
3418a334:	f000 f92c 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a338:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418a33a:	68fb      	ldr	r3, [r7, #12]
}
3418a33c:	4618      	mov	r0, r3
3418a33e:	3714      	adds	r7, #20
3418a340:	46bd      	mov	sp, r7
3418a342:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418a344 <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
3418a344:	b5f0      	push	{r4, r5, r6, r7, lr}
3418a346:	b087      	sub	sp, #28
3418a348:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418a34a:	2300      	movs	r3, #0
3418a34c:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
3418a34e:	f7fc fa57 	bl	34186800 <LL_RCC_PLL2_IsReady>
3418a352:	4603      	mov	r3, r0
3418a354:	2b00      	cmp	r3, #0
3418a356:	d02a      	beq.n	3418a3ae <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
3418a358:	f7fc faba 	bl	341868d0 <LL_RCC_PLL2P_IsEnabled>
3418a35c:	4603      	mov	r3, r0
3418a35e:	2b00      	cmp	r3, #0
3418a360:	d031      	beq.n	3418a3c6 <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
3418a362:	f7fc fa3f 	bl	341867e4 <LL_RCC_PLL2_GetSource>
3418a366:	4603      	mov	r3, r0
3418a368:	4618      	mov	r0, r3
3418a36a:	f000 f911 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a36e:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418a370:	68bb      	ldr	r3, [r7, #8]
3418a372:	2b00      	cmp	r3, #0
3418a374:	d027      	beq.n	3418a3c6 <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
3418a376:	f7fc fa7b 	bl	34186870 <LL_RCC_PLL2_GetM>
3418a37a:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418a37c:	687b      	ldr	r3, [r7, #4]
3418a37e:	2b00      	cmp	r3, #0
3418a380:	d021      	beq.n	3418a3c6 <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
3418a382:	f7fc fa65 	bl	34186850 <LL_RCC_PLL2_GetN>
3418a386:	4605      	mov	r5, r0
3418a388:	f7fc fab6 	bl	341868f8 <LL_RCC_PLL2_GetFRACN>
3418a38c:	4606      	mov	r6, r0
3418a38e:	f7fc fa7f 	bl	34186890 <LL_RCC_PLL2_GetP1>
3418a392:	4604      	mov	r4, r0
3418a394:	f7fc fa8c 	bl	341868b0 <LL_RCC_PLL2_GetP2>
3418a398:	4603      	mov	r3, r0
3418a39a:	9301      	str	r3, [sp, #4]
3418a39c:	9400      	str	r4, [sp, #0]
3418a39e:	4633      	mov	r3, r6
3418a3a0:	462a      	mov	r2, r5
3418a3a2:	6879      	ldr	r1, [r7, #4]
3418a3a4:	68b8      	ldr	r0, [r7, #8]
3418a3a6:	f000 f951 	bl	3418a64c <RCCEx_CalcPLLFreq>
3418a3aa:	60f8      	str	r0, [r7, #12]
3418a3ac:	e00b      	b.n	3418a3c6 <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
3418a3ae:	f7fc fa3b 	bl	34186828 <LL_RCC_PLL2_IsEnabledBypass>
3418a3b2:	4603      	mov	r3, r0
3418a3b4:	2b00      	cmp	r3, #0
3418a3b6:	d006      	beq.n	3418a3c6 <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
3418a3b8:	f7fc fa14 	bl	341867e4 <LL_RCC_PLL2_GetSource>
3418a3bc:	4603      	mov	r3, r0
3418a3be:	4618      	mov	r0, r3
3418a3c0:	f000 f8e6 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a3c4:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418a3c6:	68fb      	ldr	r3, [r7, #12]
}
3418a3c8:	4618      	mov	r0, r3
3418a3ca:	3714      	adds	r7, #20
3418a3cc:	46bd      	mov	sp, r7
3418a3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
3418a3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
3418a3d2:	b087      	sub	sp, #28
3418a3d4:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418a3d6:	2300      	movs	r3, #0
3418a3d8:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
3418a3da:	f7fc faa9 	bl	34186930 <LL_RCC_PLL3_IsReady>
3418a3de:	4603      	mov	r3, r0
3418a3e0:	2b00      	cmp	r3, #0
3418a3e2:	d02a      	beq.n	3418a43a <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
3418a3e4:	f7fc fb0c 	bl	34186a00 <LL_RCC_PLL3P_IsEnabled>
3418a3e8:	4603      	mov	r3, r0
3418a3ea:	2b00      	cmp	r3, #0
3418a3ec:	d031      	beq.n	3418a452 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
3418a3ee:	f7fc fa91 	bl	34186914 <LL_RCC_PLL3_GetSource>
3418a3f2:	4603      	mov	r3, r0
3418a3f4:	4618      	mov	r0, r3
3418a3f6:	f000 f8cb 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a3fa:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418a3fc:	68bb      	ldr	r3, [r7, #8]
3418a3fe:	2b00      	cmp	r3, #0
3418a400:	d027      	beq.n	3418a452 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
3418a402:	f7fc facd 	bl	341869a0 <LL_RCC_PLL3_GetM>
3418a406:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418a408:	687b      	ldr	r3, [r7, #4]
3418a40a:	2b00      	cmp	r3, #0
3418a40c:	d021      	beq.n	3418a452 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
3418a40e:	f7fc fab7 	bl	34186980 <LL_RCC_PLL3_GetN>
3418a412:	4605      	mov	r5, r0
3418a414:	f7fc fb08 	bl	34186a28 <LL_RCC_PLL3_GetFRACN>
3418a418:	4606      	mov	r6, r0
3418a41a:	f7fc fad1 	bl	341869c0 <LL_RCC_PLL3_GetP1>
3418a41e:	4604      	mov	r4, r0
3418a420:	f7fc fade 	bl	341869e0 <LL_RCC_PLL3_GetP2>
3418a424:	4603      	mov	r3, r0
3418a426:	9301      	str	r3, [sp, #4]
3418a428:	9400      	str	r4, [sp, #0]
3418a42a:	4633      	mov	r3, r6
3418a42c:	462a      	mov	r2, r5
3418a42e:	6879      	ldr	r1, [r7, #4]
3418a430:	68b8      	ldr	r0, [r7, #8]
3418a432:	f000 f90b 	bl	3418a64c <RCCEx_CalcPLLFreq>
3418a436:	60f8      	str	r0, [r7, #12]
3418a438:	e00b      	b.n	3418a452 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
3418a43a:	f7fc fa8d 	bl	34186958 <LL_RCC_PLL3_IsEnabledBypass>
3418a43e:	4603      	mov	r3, r0
3418a440:	2b00      	cmp	r3, #0
3418a442:	d006      	beq.n	3418a452 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
3418a444:	f7fc fa66 	bl	34186914 <LL_RCC_PLL3_GetSource>
3418a448:	4603      	mov	r3, r0
3418a44a:	4618      	mov	r0, r3
3418a44c:	f000 f8a0 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a450:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418a452:	68fb      	ldr	r3, [r7, #12]
}
3418a454:	4618      	mov	r0, r3
3418a456:	3714      	adds	r7, #20
3418a458:	46bd      	mov	sp, r7
3418a45a:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418a45c <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
3418a45c:	b5f0      	push	{r4, r5, r6, r7, lr}
3418a45e:	b087      	sub	sp, #28
3418a460:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418a462:	2300      	movs	r3, #0
3418a464:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
3418a466:	f7fc fafb 	bl	34186a60 <LL_RCC_PLL4_IsReady>
3418a46a:	4603      	mov	r3, r0
3418a46c:	2b00      	cmp	r3, #0
3418a46e:	d02a      	beq.n	3418a4c6 <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
3418a470:	f7fc fb5e 	bl	34186b30 <LL_RCC_PLL4P_IsEnabled>
3418a474:	4603      	mov	r3, r0
3418a476:	2b00      	cmp	r3, #0
3418a478:	d031      	beq.n	3418a4de <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
3418a47a:	f7fc fae3 	bl	34186a44 <LL_RCC_PLL4_GetSource>
3418a47e:	4603      	mov	r3, r0
3418a480:	4618      	mov	r0, r3
3418a482:	f000 f885 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a486:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418a488:	68bb      	ldr	r3, [r7, #8]
3418a48a:	2b00      	cmp	r3, #0
3418a48c:	d027      	beq.n	3418a4de <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
3418a48e:	f7fc fb1f 	bl	34186ad0 <LL_RCC_PLL4_GetM>
3418a492:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418a494:	687b      	ldr	r3, [r7, #4]
3418a496:	2b00      	cmp	r3, #0
3418a498:	d021      	beq.n	3418a4de <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
3418a49a:	f7fc fb09 	bl	34186ab0 <LL_RCC_PLL4_GetN>
3418a49e:	4605      	mov	r5, r0
3418a4a0:	f7fc fb5a 	bl	34186b58 <LL_RCC_PLL4_GetFRACN>
3418a4a4:	4606      	mov	r6, r0
3418a4a6:	f7fc fb23 	bl	34186af0 <LL_RCC_PLL4_GetP1>
3418a4aa:	4604      	mov	r4, r0
3418a4ac:	f7fc fb30 	bl	34186b10 <LL_RCC_PLL4_GetP2>
3418a4b0:	4603      	mov	r3, r0
3418a4b2:	9301      	str	r3, [sp, #4]
3418a4b4:	9400      	str	r4, [sp, #0]
3418a4b6:	4633      	mov	r3, r6
3418a4b8:	462a      	mov	r2, r5
3418a4ba:	6879      	ldr	r1, [r7, #4]
3418a4bc:	68b8      	ldr	r0, [r7, #8]
3418a4be:	f000 f8c5 	bl	3418a64c <RCCEx_CalcPLLFreq>
3418a4c2:	60f8      	str	r0, [r7, #12]
3418a4c4:	e00b      	b.n	3418a4de <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
3418a4c6:	f7fc fadf 	bl	34186a88 <LL_RCC_PLL4_IsEnabledBypass>
3418a4ca:	4603      	mov	r3, r0
3418a4cc:	2b00      	cmp	r3, #0
3418a4ce:	d006      	beq.n	3418a4de <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
3418a4d0:	f7fc fab8 	bl	34186a44 <LL_RCC_PLL4_GetSource>
3418a4d4:	4603      	mov	r3, r0
3418a4d6:	4618      	mov	r0, r3
3418a4d8:	f000 f85a 	bl	3418a590 <RCCEx_GetPLLSourceFreq>
3418a4dc:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418a4de:	68fb      	ldr	r3, [r7, #12]
}
3418a4e0:	4618      	mov	r0, r3
3418a4e2:	3714      	adds	r7, #20
3418a4e4:	46bd      	mov	sp, r7
3418a4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418a4e8 <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
3418a4e8:	b580      	push	{r7, lr}
3418a4ea:	b082      	sub	sp, #8
3418a4ec:	af00      	add	r7, sp, #0
3418a4ee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
3418a4f0:	f7fb fcca 	bl	34185e88 <LL_RCC_GetAHBPrescaler>
3418a4f4:	4603      	mov	r3, r0
3418a4f6:	0d1b      	lsrs	r3, r3, #20
3418a4f8:	f003 0307 	and.w	r3, r3, #7
3418a4fc:	687a      	ldr	r2, [r7, #4]
3418a4fe:	fa22 f303 	lsr.w	r3, r2, r3
}
3418a502:	4618      	mov	r0, r3
3418a504:	3708      	adds	r7, #8
3418a506:	46bd      	mov	sp, r7
3418a508:	bd80      	pop	{r7, pc}

3418a50a <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
3418a50a:	b580      	push	{r7, lr}
3418a50c:	b082      	sub	sp, #8
3418a50e:	af00      	add	r7, sp, #0
3418a510:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
3418a512:	f7fb fcc7 	bl	34185ea4 <LL_RCC_GetAPB1Prescaler>
3418a516:	4603      	mov	r3, r0
3418a518:	f003 0307 	and.w	r3, r3, #7
3418a51c:	687a      	ldr	r2, [r7, #4]
3418a51e:	fa22 f303 	lsr.w	r3, r2, r3
}
3418a522:	4618      	mov	r0, r3
3418a524:	3708      	adds	r7, #8
3418a526:	46bd      	mov	sp, r7
3418a528:	bd80      	pop	{r7, pc}

3418a52a <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
3418a52a:	b580      	push	{r7, lr}
3418a52c:	b082      	sub	sp, #8
3418a52e:	af00      	add	r7, sp, #0
3418a530:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
3418a532:	f7fb fcc5 	bl	34185ec0 <LL_RCC_GetAPB2Prescaler>
3418a536:	4603      	mov	r3, r0
3418a538:	091b      	lsrs	r3, r3, #4
3418a53a:	f003 0307 	and.w	r3, r3, #7
3418a53e:	687a      	ldr	r2, [r7, #4]
3418a540:	fa22 f303 	lsr.w	r3, r2, r3
}
3418a544:	4618      	mov	r0, r3
3418a546:	3708      	adds	r7, #8
3418a548:	46bd      	mov	sp, r7
3418a54a:	bd80      	pop	{r7, pc}

3418a54c <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
3418a54c:	b580      	push	{r7, lr}
3418a54e:	b082      	sub	sp, #8
3418a550:	af00      	add	r7, sp, #0
3418a552:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
3418a554:	f7fb fcc2 	bl	34185edc <LL_RCC_GetAPB4Prescaler>
3418a558:	4603      	mov	r3, r0
3418a55a:	0b1b      	lsrs	r3, r3, #12
3418a55c:	f003 0307 	and.w	r3, r3, #7
3418a560:	687a      	ldr	r2, [r7, #4]
3418a562:	fa22 f303 	lsr.w	r3, r2, r3
}
3418a566:	4618      	mov	r0, r3
3418a568:	3708      	adds	r7, #8
3418a56a:	46bd      	mov	sp, r7
3418a56c:	bd80      	pop	{r7, pc}

3418a56e <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
3418a56e:	b580      	push	{r7, lr}
3418a570:	b082      	sub	sp, #8
3418a572:	af00      	add	r7, sp, #0
3418a574:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
3418a576:	f7fb fcbf 	bl	34185ef8 <LL_RCC_GetAPB5Prescaler>
3418a57a:	4603      	mov	r3, r0
3418a57c:	0c1b      	lsrs	r3, r3, #16
3418a57e:	f003 0307 	and.w	r3, r3, #7
3418a582:	687a      	ldr	r2, [r7, #4]
3418a584:	fa22 f303 	lsr.w	r3, r2, r3
}
3418a588:	4618      	mov	r0, r3
3418a58a:	3708      	adds	r7, #8
3418a58c:	46bd      	mov	sp, r7
3418a58e:	bd80      	pop	{r7, pc}

3418a590 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
3418a590:	b580      	push	{r7, lr}
3418a592:	b084      	sub	sp, #16
3418a594:	af00      	add	r7, sp, #0
3418a596:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
3418a598:	2300      	movs	r3, #0
3418a59a:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
3418a59c:	687b      	ldr	r3, [r7, #4]
3418a59e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a5a2:	d039      	beq.n	3418a618 <RCCEx_GetPLLSourceFreq+0x88>
3418a5a4:	687b      	ldr	r3, [r7, #4]
3418a5a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a5aa:	d838      	bhi.n	3418a61e <RCCEx_GetPLLSourceFreq+0x8e>
3418a5ac:	687b      	ldr	r3, [r7, #4]
3418a5ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a5b2:	d029      	beq.n	3418a608 <RCCEx_GetPLLSourceFreq+0x78>
3418a5b4:	687b      	ldr	r3, [r7, #4]
3418a5b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a5ba:	d830      	bhi.n	3418a61e <RCCEx_GetPLLSourceFreq+0x8e>
3418a5bc:	687b      	ldr	r3, [r7, #4]
3418a5be:	2b00      	cmp	r3, #0
3418a5c0:	d004      	beq.n	3418a5cc <RCCEx_GetPLLSourceFreq+0x3c>
3418a5c2:	687b      	ldr	r3, [r7, #4]
3418a5c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a5c8:	d00e      	beq.n	3418a5e8 <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
3418a5ca:	e028      	b.n	3418a61e <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
3418a5cc:	f7fb fbfc 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418a5d0:	4603      	mov	r3, r0
3418a5d2:	2b00      	cmp	r3, #0
3418a5d4:	d025      	beq.n	3418a622 <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a5d6:	f7fb fc09 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418a5da:	4603      	mov	r3, r0
3418a5dc:	09db      	lsrs	r3, r3, #7
3418a5de:	4a16      	ldr	r2, [pc, #88]	@ (3418a638 <RCCEx_GetPLLSourceFreq+0xa8>)
3418a5e0:	fa22 f303 	lsr.w	r3, r2, r3
3418a5e4:	60fb      	str	r3, [r7, #12]
      break;
3418a5e6:	e01c      	b.n	3418a622 <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
3418a5e8:	f7fb fc0e 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418a5ec:	4603      	mov	r3, r0
3418a5ee:	2b00      	cmp	r3, #0
3418a5f0:	d019      	beq.n	3418a626 <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
3418a5f2:	f7fb fc1b 	bl	34185e2c <LL_RCC_MSI_GetFrequency>
3418a5f6:	4603      	mov	r3, r0
3418a5f8:	2b00      	cmp	r3, #0
3418a5fa:	d102      	bne.n	3418a602 <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
3418a5fc:	4b0f      	ldr	r3, [pc, #60]	@ (3418a63c <RCCEx_GetPLLSourceFreq+0xac>)
3418a5fe:	60fb      	str	r3, [r7, #12]
      break;
3418a600:	e011      	b.n	3418a626 <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
3418a602:	4b0f      	ldr	r3, [pc, #60]	@ (3418a640 <RCCEx_GetPLLSourceFreq+0xb0>)
3418a604:	60fb      	str	r3, [r7, #12]
      break;
3418a606:	e00e      	b.n	3418a626 <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
3418a608:	f7fb fbcc 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418a60c:	4603      	mov	r3, r0
3418a60e:	2b00      	cmp	r3, #0
3418a610:	d00b      	beq.n	3418a62a <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
3418a612:	4b0c      	ldr	r3, [pc, #48]	@ (3418a644 <RCCEx_GetPLLSourceFreq+0xb4>)
3418a614:	60fb      	str	r3, [r7, #12]
      break;
3418a616:	e008      	b.n	3418a62a <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
3418a618:	4b0b      	ldr	r3, [pc, #44]	@ (3418a648 <RCCEx_GetPLLSourceFreq+0xb8>)
3418a61a:	60fb      	str	r3, [r7, #12]
      break;
3418a61c:	e006      	b.n	3418a62c <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418a61e:	bf00      	nop
3418a620:	e004      	b.n	3418a62c <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418a622:	bf00      	nop
3418a624:	e002      	b.n	3418a62c <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418a626:	bf00      	nop
3418a628:	e000      	b.n	3418a62c <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418a62a:	bf00      	nop
  }

  return pllinputfreq;
3418a62c:	68fb      	ldr	r3, [r7, #12]
}
3418a62e:	4618      	mov	r0, r3
3418a630:	3710      	adds	r7, #16
3418a632:	46bd      	mov	sp, r7
3418a634:	bd80      	pop	{r7, pc}
3418a636:	bf00      	nop
3418a638:	03d09000 	.word	0x03d09000
3418a63c:	003d0900 	.word	0x003d0900
3418a640:	00f42400 	.word	0x00f42400
3418a644:	016e3600 	.word	0x016e3600
3418a648:	00bb8000 	.word	0x00bb8000

3418a64c <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
3418a64c:	b480      	push	{r7}
3418a64e:	b087      	sub	sp, #28
3418a650:	af00      	add	r7, sp, #0
3418a652:	60f8      	str	r0, [r7, #12]
3418a654:	60b9      	str	r1, [r7, #8]
3418a656:	607a      	str	r2, [r7, #4]
3418a658:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
3418a65a:	68fb      	ldr	r3, [r7, #12]
3418a65c:	ee07 3a90 	vmov	s15, r3
3418a660:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418a664:	687b      	ldr	r3, [r7, #4]
3418a666:	ee07 3a90 	vmov	s15, r3
3418a66a:	eef8 6a67 	vcvt.f32.u32	s13, s15
3418a66e:	683b      	ldr	r3, [r7, #0]
3418a670:	ee07 3a90 	vmov	s15, r3
3418a674:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3418a678:	eddf 5a19 	vldr	s11, [pc, #100]	@ 3418a6e0 <RCCEx_CalcPLLFreq+0x94>
3418a67c:	eec6 7a25 	vdiv.f32	s15, s12, s11
3418a680:	ee76 7aa7 	vadd.f32	s15, s13, s15
3418a684:	ee67 6a27 	vmul.f32	s13, s14, s15
3418a688:	68bb      	ldr	r3, [r7, #8]
3418a68a:	ee07 3a90 	vmov	s15, r3
3418a68e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418a692:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418a696:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
3418a69a:	6a3b      	ldr	r3, [r7, #32]
3418a69c:	ee07 3a90 	vmov	s15, r3
3418a6a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418a6a4:	edd7 6a05 	vldr	s13, [r7, #20]
3418a6a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418a6ac:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
3418a6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418a6b2:	ee07 3a90 	vmov	s15, r3
3418a6b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418a6ba:	edd7 6a05 	vldr	s13, [r7, #20]
3418a6be:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418a6c2:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
3418a6c6:	edd7 7a05 	vldr	s15, [r7, #20]
3418a6ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
3418a6ce:	ee17 3a90 	vmov	r3, s15
}
3418a6d2:	4618      	mov	r0, r3
3418a6d4:	371c      	adds	r7, #28
3418a6d6:	46bd      	mov	sp, r7
3418a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
3418a6dc:	4770      	bx	lr
3418a6de:	bf00      	nop
3418a6e0:	4b800000 	.word	0x4b800000

3418a6e4 <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
3418a6e4:	b590      	push	{r4, r7, lr}
3418a6e6:	b085      	sub	sp, #20
3418a6e8:	af00      	add	r7, sp, #0
3418a6ea:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a6ec:	2300      	movs	r3, #0
3418a6ee:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
3418a6f0:	6878      	ldr	r0, [r7, #4]
3418a6f2:	f7fb fe1f 	bl	34186334 <LL_RCC_GetADCClockSource>
3418a6f6:	4603      	mov	r3, r0
3418a6f8:	2b70      	cmp	r3, #112	@ 0x70
3418a6fa:	f000 80d1 	beq.w	3418a8a0 <RCCEx_GetADCCLKFreq+0x1bc>
3418a6fe:	2b70      	cmp	r3, #112	@ 0x70
3418a700:	f200 80d8 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a704:	2b60      	cmp	r3, #96	@ 0x60
3418a706:	f000 80c8 	beq.w	3418a89a <RCCEx_GetADCCLKFreq+0x1b6>
3418a70a:	2b60      	cmp	r3, #96	@ 0x60
3418a70c:	f200 80d2 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a710:	2b50      	cmp	r3, #80	@ 0x50
3418a712:	f000 80ac 	beq.w	3418a86e <RCCEx_GetADCCLKFreq+0x18a>
3418a716:	2b50      	cmp	r3, #80	@ 0x50
3418a718:	f200 80cc 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a71c:	2b40      	cmp	r3, #64	@ 0x40
3418a71e:	f000 80b4 	beq.w	3418a88a <RCCEx_GetADCCLKFreq+0x1a6>
3418a722:	2b40      	cmp	r3, #64	@ 0x40
3418a724:	f200 80c6 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a728:	2b30      	cmp	r3, #48	@ 0x30
3418a72a:	d05d      	beq.n	3418a7e8 <RCCEx_GetADCCLKFreq+0x104>
3418a72c:	2b30      	cmp	r3, #48	@ 0x30
3418a72e:	f200 80c1 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a732:	2b20      	cmp	r3, #32
3418a734:	d014      	beq.n	3418a760 <RCCEx_GetADCCLKFreq+0x7c>
3418a736:	2b20      	cmp	r3, #32
3418a738:	f200 80bc 	bhi.w	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
3418a73c:	2b00      	cmp	r3, #0
3418a73e:	d002      	beq.n	3418a746 <RCCEx_GetADCCLKFreq+0x62>
3418a740:	2b10      	cmp	r3, #16
3418a742:	d008      	beq.n	3418a756 <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418a744:	e0b6      	b.n	3418a8b4 <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418a746:	f7fa ff2b 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418a74a:	4603      	mov	r3, r0
3418a74c:	4618      	mov	r0, r3
3418a74e:	f7ff fecb 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418a752:	60f8      	str	r0, [r7, #12]
      break;
3418a754:	e0b7      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a756:	2007      	movs	r0, #7
3418a758:	f000 f9b2 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418a75c:	60f8      	str	r0, [r7, #12]
      break;
3418a75e:	e0b2      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418a760:	f7fc fad6 	bl	34186d10 <LL_RCC_IC7_IsEnabled>
3418a764:	4603      	mov	r3, r0
3418a766:	2b00      	cmp	r3, #0
3418a768:	f000 80a6 	beq.w	3418a8b8 <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
3418a76c:	f7fc faf2 	bl	34186d54 <LL_RCC_IC7_GetDivider>
3418a770:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418a772:	f7fc fae1 	bl	34186d38 <LL_RCC_IC7_GetSource>
3418a776:	4603      	mov	r3, r0
3418a778:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a77c:	d029      	beq.n	3418a7d2 <RCCEx_GetADCCLKFreq+0xee>
3418a77e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a782:	d82f      	bhi.n	3418a7e4 <RCCEx_GetADCCLKFreq+0x100>
3418a784:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a788:	d01a      	beq.n	3418a7c0 <RCCEx_GetADCCLKFreq+0xdc>
3418a78a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a78e:	d829      	bhi.n	3418a7e4 <RCCEx_GetADCCLKFreq+0x100>
3418a790:	2b00      	cmp	r3, #0
3418a792:	d003      	beq.n	3418a79c <RCCEx_GetADCCLKFreq+0xb8>
3418a794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a798:	d009      	beq.n	3418a7ae <RCCEx_GetADCCLKFreq+0xca>
            break;
3418a79a:	e023      	b.n	3418a7e4 <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a79c:	f7ff fd8c 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418a7a0:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a7a2:	68fa      	ldr	r2, [r7, #12]
3418a7a4:	68bb      	ldr	r3, [r7, #8]
3418a7a6:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7aa:	60fb      	str	r3, [r7, #12]
            break;
3418a7ac:	e01b      	b.n	3418a7e6 <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a7ae:	f7ff fdc9 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418a7b2:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a7b4:	68fa      	ldr	r2, [r7, #12]
3418a7b6:	68bb      	ldr	r3, [r7, #8]
3418a7b8:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7bc:	60fb      	str	r3, [r7, #12]
            break;
3418a7be:	e012      	b.n	3418a7e6 <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a7c0:	f7ff fe06 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418a7c4:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a7c6:	68fa      	ldr	r2, [r7, #12]
3418a7c8:	68bb      	ldr	r3, [r7, #8]
3418a7ca:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7ce:	60fb      	str	r3, [r7, #12]
            break;
3418a7d0:	e009      	b.n	3418a7e6 <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a7d2:	f7ff fe43 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418a7d6:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a7d8:	68fa      	ldr	r2, [r7, #12]
3418a7da:	68bb      	ldr	r3, [r7, #8]
3418a7dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7e0:	60fb      	str	r3, [r7, #12]
            break;
3418a7e2:	e000      	b.n	3418a7e6 <RCCEx_GetADCCLKFreq+0x102>
            break;
3418a7e4:	bf00      	nop
      break;
3418a7e6:	e067      	b.n	3418a8b8 <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418a7e8:	f7fc fad2 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418a7ec:	4603      	mov	r3, r0
3418a7ee:	2b00      	cmp	r3, #0
3418a7f0:	d064      	beq.n	3418a8bc <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
3418a7f2:	f7fc faef 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418a7f6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418a7f8:	f7fc fade 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418a7fc:	4603      	mov	r3, r0
3418a7fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a802:	d029      	beq.n	3418a858 <RCCEx_GetADCCLKFreq+0x174>
3418a804:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a808:	d82f      	bhi.n	3418a86a <RCCEx_GetADCCLKFreq+0x186>
3418a80a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a80e:	d01a      	beq.n	3418a846 <RCCEx_GetADCCLKFreq+0x162>
3418a810:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a814:	d829      	bhi.n	3418a86a <RCCEx_GetADCCLKFreq+0x186>
3418a816:	2b00      	cmp	r3, #0
3418a818:	d003      	beq.n	3418a822 <RCCEx_GetADCCLKFreq+0x13e>
3418a81a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a81e:	d009      	beq.n	3418a834 <RCCEx_GetADCCLKFreq+0x150>
            break;
3418a820:	e023      	b.n	3418a86a <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a822:	f7ff fd49 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418a826:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a828:	68fa      	ldr	r2, [r7, #12]
3418a82a:	68bb      	ldr	r3, [r7, #8]
3418a82c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a830:	60fb      	str	r3, [r7, #12]
            break;
3418a832:	e01b      	b.n	3418a86c <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a834:	f7ff fd86 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418a838:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a83a:	68fa      	ldr	r2, [r7, #12]
3418a83c:	68bb      	ldr	r3, [r7, #8]
3418a83e:	fbb2 f3f3 	udiv	r3, r2, r3
3418a842:	60fb      	str	r3, [r7, #12]
            break;
3418a844:	e012      	b.n	3418a86c <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a846:	f7ff fdc3 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418a84a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a84c:	68fa      	ldr	r2, [r7, #12]
3418a84e:	68bb      	ldr	r3, [r7, #8]
3418a850:	fbb2 f3f3 	udiv	r3, r2, r3
3418a854:	60fb      	str	r3, [r7, #12]
            break;
3418a856:	e009      	b.n	3418a86c <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a858:	f7ff fe00 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418a85c:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418a85e:	68fa      	ldr	r2, [r7, #12]
3418a860:	68bb      	ldr	r3, [r7, #8]
3418a862:	fbb2 f3f3 	udiv	r3, r2, r3
3418a866:	60fb      	str	r3, [r7, #12]
            break;
3418a868:	e000      	b.n	3418a86c <RCCEx_GetADCCLKFreq+0x188>
            break;
3418a86a:	bf00      	nop
      break;
3418a86c:	e026      	b.n	3418a8bc <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
3418a86e:	f7fb faab 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418a872:	4603      	mov	r3, r0
3418a874:	2b00      	cmp	r3, #0
3418a876:	d023      	beq.n	3418a8c0 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a878:	f7fb fab8 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418a87c:	4603      	mov	r3, r0
3418a87e:	09db      	lsrs	r3, r3, #7
3418a880:	4a16      	ldr	r2, [pc, #88]	@ (3418a8dc <RCCEx_GetADCCLKFreq+0x1f8>)
3418a882:	fa22 f303 	lsr.w	r3, r2, r3
3418a886:	60fb      	str	r3, [r7, #12]
      break;
3418a888:	e01a      	b.n	3418a8c0 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
3418a88a:	f7fb fabd 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418a88e:	4603      	mov	r3, r0
3418a890:	2b00      	cmp	r3, #0
3418a892:	d017      	beq.n	3418a8c4 <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
3418a894:	4b12      	ldr	r3, [pc, #72]	@ (3418a8e0 <RCCEx_GetADCCLKFreq+0x1fc>)
3418a896:	60fb      	str	r3, [r7, #12]
      break;
3418a898:	e014      	b.n	3418a8c4 <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
3418a89a:	4b12      	ldr	r3, [pc, #72]	@ (3418a8e4 <RCCEx_GetADCCLKFreq+0x200>)
3418a89c:	60fb      	str	r3, [r7, #12]
      break;
3418a89e:	e012      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418a8a0:	f7fa fe7e 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418a8a4:	4604      	mov	r4, r0
3418a8a6:	f7fb fef7 	bl	34186698 <LL_RCC_GetTIMPrescaler>
3418a8aa:	4603      	mov	r3, r0
3418a8ac:	fa24 f303 	lsr.w	r3, r4, r3
3418a8b0:	60fb      	str	r3, [r7, #12]
      break;
3418a8b2:	e008      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418a8b4:	bf00      	nop
3418a8b6:	e006      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418a8b8:	bf00      	nop
3418a8ba:	e004      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418a8bc:	bf00      	nop
3418a8be:	e002      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418a8c0:	bf00      	nop
3418a8c2:	e000      	b.n	3418a8c6 <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418a8c4:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
3418a8c6:	f7fb fb4f 	bl	34185f68 <LL_RCC_GetADCPrescaler>
3418a8ca:	4603      	mov	r3, r0
3418a8cc:	3301      	adds	r3, #1
3418a8ce:	68fa      	ldr	r2, [r7, #12]
3418a8d0:	fbb2 f3f3 	udiv	r3, r2, r3
}
3418a8d4:	4618      	mov	r0, r3
3418a8d6:	3714      	adds	r7, #20
3418a8d8:	46bd      	mov	sp, r7
3418a8da:	bd90      	pop	{r4, r7, pc}
3418a8dc:	03d09000 	.word	0x03d09000
3418a8e0:	003d0900 	.word	0x003d0900
3418a8e4:	00bb8000 	.word	0x00bb8000

3418a8e8 <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
3418a8e8:	b590      	push	{r4, r7, lr}
3418a8ea:	b085      	sub	sp, #20
3418a8ec:	af00      	add	r7, sp, #0
3418a8ee:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a8f0:	2300      	movs	r3, #0
3418a8f2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
3418a8f4:	6878      	ldr	r0, [r7, #4]
3418a8f6:	f7fb fd2f 	bl	34186358 <LL_RCC_GetADFClockSource>
3418a8fa:	4603      	mov	r3, r0
3418a8fc:	2b07      	cmp	r3, #7
3418a8fe:	f200 80ca 	bhi.w	3418aa96 <RCCEx_GetADFCLKFreq+0x1ae>
3418a902:	a201      	add	r2, pc, #4	@ (adr r2, 3418a908 <RCCEx_GetADFCLKFreq+0x20>)
3418a904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418a908:	3418a929 	.word	0x3418a929
3418a90c:	3418a939 	.word	0x3418a939
3418a910:	3418a943 	.word	0x3418a943
3418a914:	3418a9cb 	.word	0x3418a9cb
3418a918:	3418aa6d 	.word	0x3418aa6d
3418a91c:	3418aa51 	.word	0x3418aa51
3418a920:	3418aa7d 	.word	0x3418aa7d
3418a924:	3418aa83 	.word	0x3418aa83
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418a928:	f7fa fe3a 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418a92c:	4603      	mov	r3, r0
3418a92e:	4618      	mov	r0, r3
3418a930:	f7ff fdda 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418a934:	60f8      	str	r0, [r7, #12]
      break;
3418a936:	e0b7      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a938:	2007      	movs	r0, #7
3418a93a:	f000 f8c1 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418a93e:	60f8      	str	r0, [r7, #12]
      break;
3418a940:	e0b2      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418a942:	f7fc f9e5 	bl	34186d10 <LL_RCC_IC7_IsEnabled>
3418a946:	4603      	mov	r3, r0
3418a948:	2b00      	cmp	r3, #0
3418a94a:	f000 80a6 	beq.w	3418aa9a <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418a94e:	f7fc fa01 	bl	34186d54 <LL_RCC_IC7_GetDivider>
3418a952:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418a954:	f7fc f9f0 	bl	34186d38 <LL_RCC_IC7_GetSource>
3418a958:	4603      	mov	r3, r0
3418a95a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a95e:	d029      	beq.n	3418a9b4 <RCCEx_GetADFCLKFreq+0xcc>
3418a960:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a964:	d82f      	bhi.n	3418a9c6 <RCCEx_GetADFCLKFreq+0xde>
3418a966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a96a:	d01a      	beq.n	3418a9a2 <RCCEx_GetADFCLKFreq+0xba>
3418a96c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a970:	d829      	bhi.n	3418a9c6 <RCCEx_GetADFCLKFreq+0xde>
3418a972:	2b00      	cmp	r3, #0
3418a974:	d003      	beq.n	3418a97e <RCCEx_GetADFCLKFreq+0x96>
3418a976:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a97a:	d009      	beq.n	3418a990 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a97c:	e023      	b.n	3418a9c6 <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a97e:	f7ff fc9b 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418a982:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418a984:	68fa      	ldr	r2, [r7, #12]
3418a986:	68bb      	ldr	r3, [r7, #8]
3418a988:	fbb2 f3f3 	udiv	r3, r2, r3
3418a98c:	60fb      	str	r3, [r7, #12]
            break;
3418a98e:	e01b      	b.n	3418a9c8 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a990:	f7ff fcd8 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418a994:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418a996:	68fa      	ldr	r2, [r7, #12]
3418a998:	68bb      	ldr	r3, [r7, #8]
3418a99a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a99e:	60fb      	str	r3, [r7, #12]
            break;
3418a9a0:	e012      	b.n	3418a9c8 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a9a2:	f7ff fd15 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418a9a6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418a9a8:	68fa      	ldr	r2, [r7, #12]
3418a9aa:	68bb      	ldr	r3, [r7, #8]
3418a9ac:	fbb2 f3f3 	udiv	r3, r2, r3
3418a9b0:	60fb      	str	r3, [r7, #12]
            break;
3418a9b2:	e009      	b.n	3418a9c8 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a9b4:	f7ff fd52 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418a9b8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418a9ba:	68fa      	ldr	r2, [r7, #12]
3418a9bc:	68bb      	ldr	r3, [r7, #8]
3418a9be:	fbb2 f3f3 	udiv	r3, r2, r3
3418a9c2:	60fb      	str	r3, [r7, #12]
            break;
3418a9c4:	e000      	b.n	3418a9c8 <RCCEx_GetADFCLKFreq+0xe0>
            break;
3418a9c6:	bf00      	nop
        }
      }
      break;
3418a9c8:	e067      	b.n	3418aa9a <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418a9ca:	f7fc f9e1 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418a9ce:	4603      	mov	r3, r0
3418a9d0:	2b00      	cmp	r3, #0
3418a9d2:	d064      	beq.n	3418aa9e <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418a9d4:	f7fc f9fe 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418a9d8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418a9da:	f7fc f9ed 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418a9de:	4603      	mov	r3, r0
3418a9e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a9e4:	d029      	beq.n	3418aa3a <RCCEx_GetADFCLKFreq+0x152>
3418a9e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a9ea:	d82f      	bhi.n	3418aa4c <RCCEx_GetADFCLKFreq+0x164>
3418a9ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a9f0:	d01a      	beq.n	3418aa28 <RCCEx_GetADFCLKFreq+0x140>
3418a9f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a9f6:	d829      	bhi.n	3418aa4c <RCCEx_GetADFCLKFreq+0x164>
3418a9f8:	2b00      	cmp	r3, #0
3418a9fa:	d003      	beq.n	3418aa04 <RCCEx_GetADFCLKFreq+0x11c>
3418a9fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418aa00:	d009      	beq.n	3418aa16 <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418aa02:	e023      	b.n	3418aa4c <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418aa04:	f7ff fc58 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418aa08:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418aa0a:	68fa      	ldr	r2, [r7, #12]
3418aa0c:	68bb      	ldr	r3, [r7, #8]
3418aa0e:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa12:	60fb      	str	r3, [r7, #12]
            break;
3418aa14:	e01b      	b.n	3418aa4e <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418aa16:	f7ff fc95 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418aa1a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418aa1c:	68fa      	ldr	r2, [r7, #12]
3418aa1e:	68bb      	ldr	r3, [r7, #8]
3418aa20:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa24:	60fb      	str	r3, [r7, #12]
            break;
3418aa26:	e012      	b.n	3418aa4e <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418aa28:	f7ff fcd2 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418aa2c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418aa2e:	68fa      	ldr	r2, [r7, #12]
3418aa30:	68bb      	ldr	r3, [r7, #8]
3418aa32:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa36:	60fb      	str	r3, [r7, #12]
            break;
3418aa38:	e009      	b.n	3418aa4e <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418aa3a:	f7ff fd0f 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418aa3e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418aa40:	68fa      	ldr	r2, [r7, #12]
3418aa42:	68bb      	ldr	r3, [r7, #8]
3418aa44:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa48:	60fb      	str	r3, [r7, #12]
            break;
3418aa4a:	e000      	b.n	3418aa4e <RCCEx_GetADFCLKFreq+0x166>
            break;
3418aa4c:	bf00      	nop
        }
      }
      break;
3418aa4e:	e026      	b.n	3418aa9e <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418aa50:	f7fb f9ba 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418aa54:	4603      	mov	r3, r0
3418aa56:	2b00      	cmp	r3, #0
3418aa58:	d023      	beq.n	3418aaa2 <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418aa5a:	f7fb f9c7 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418aa5e:	4603      	mov	r3, r0
3418aa60:	09db      	lsrs	r3, r3, #7
3418aa62:	4a14      	ldr	r2, [pc, #80]	@ (3418aab4 <RCCEx_GetADFCLKFreq+0x1cc>)
3418aa64:	fa22 f303 	lsr.w	r3, r2, r3
3418aa68:	60fb      	str	r3, [r7, #12]
      }
      break;
3418aa6a:	e01a      	b.n	3418aaa2 <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418aa6c:	f7fb f9cc 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418aa70:	4603      	mov	r3, r0
3418aa72:	2b00      	cmp	r3, #0
3418aa74:	d017      	beq.n	3418aaa6 <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3418aa76:	4b10      	ldr	r3, [pc, #64]	@ (3418aab8 <RCCEx_GetADFCLKFreq+0x1d0>)
3418aa78:	60fb      	str	r3, [r7, #12]
      }
      break;
3418aa7a:	e014      	b.n	3418aaa6 <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
3418aa7c:	4b0f      	ldr	r3, [pc, #60]	@ (3418aabc <RCCEx_GetADFCLKFreq+0x1d4>)
3418aa7e:	60fb      	str	r3, [r7, #12]
      break;
3418aa80:	e012      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418aa82:	f7fa fd8d 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418aa86:	4604      	mov	r4, r0
3418aa88:	f7fb fe06 	bl	34186698 <LL_RCC_GetTIMPrescaler>
3418aa8c:	4603      	mov	r3, r0
3418aa8e:	fa24 f303 	lsr.w	r3, r4, r3
3418aa92:	60fb      	str	r3, [r7, #12]
      break;
3418aa94:	e008      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
3418aa96:	bf00      	nop
3418aa98:	e006      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418aa9a:	bf00      	nop
3418aa9c:	e004      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418aa9e:	bf00      	nop
3418aaa0:	e002      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418aaa2:	bf00      	nop
3418aaa4:	e000      	b.n	3418aaa8 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418aaa6:	bf00      	nop
  }

  return adf_frequency;
3418aaa8:	68fb      	ldr	r3, [r7, #12]
}
3418aaaa:	4618      	mov	r0, r3
3418aaac:	3714      	adds	r7, #20
3418aaae:	46bd      	mov	sp, r7
3418aab0:	bd90      	pop	{r4, r7, pc}
3418aab2:	bf00      	nop
3418aab4:	03d09000 	.word	0x03d09000
3418aab8:	003d0900 	.word	0x003d0900
3418aabc:	00bb8000 	.word	0x00bb8000

3418aac0 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
3418aac0:	b580      	push	{r7, lr}
3418aac2:	b084      	sub	sp, #16
3418aac4:	af00      	add	r7, sp, #0
3418aac6:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aac8:	2300      	movs	r3, #0
3418aaca:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
3418aacc:	f7fc fc60 	bl	34187390 <LL_RCC_CLKP_IsEnabled>
3418aad0:	4603      	mov	r3, r0
3418aad2:	2b01      	cmp	r3, #1
3418aad4:	f040 81a5 	bne.w	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
3418aad8:	6878      	ldr	r0, [r7, #4]
3418aada:	f7fb fc4f 	bl	3418637c <LL_RCC_GetCLKPClockSource>
3418aade:	4603      	mov	r3, r0
3418aae0:	2b07      	cmp	r3, #7
3418aae2:	f200 818d 	bhi.w	3418ae00 <RCCEx_GetCLKPCLKFreq+0x340>
3418aae6:	a201      	add	r2, pc, #4	@ (adr r2, 3418aaec <RCCEx_GetCLKPCLKFreq+0x2c>)
3418aae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418aaec:	3418ab0d 	.word	0x3418ab0d
3418aaf0:	3418ab2b 	.word	0x3418ab2b
3418aaf4:	3418ab3d 	.word	0x3418ab3d
3418aaf8:	3418ace7 	.word	0x3418ace7
3418aafc:	3418ab4f 	.word	0x3418ab4f
3418ab00:	3418abd7 	.word	0x3418abd7
3418ab04:	3418ac5f 	.word	0x3418ac5f
3418ab08:	3418ad6f 	.word	0x3418ad6f
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
3418ab0c:	f7fb f95c 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418ab10:	4603      	mov	r3, r0
3418ab12:	2b00      	cmp	r3, #0
3418ab14:	f000 8176 	beq.w	3418ae04 <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ab18:	f7fb f968 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418ab1c:	4603      	mov	r3, r0
3418ab1e:	09db      	lsrs	r3, r3, #7
3418ab20:	4aa1      	ldr	r2, [pc, #644]	@ (3418ada8 <RCCEx_GetCLKPCLKFreq+0x2e8>)
3418ab22:	fa22 f303 	lsr.w	r3, r2, r3
3418ab26:	60fb      	str	r3, [r7, #12]
        }
        break;
3418ab28:	e16c      	b.n	3418ae04 <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
3418ab2a:	f7fb f96d 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418ab2e:	4603      	mov	r3, r0
3418ab30:	2b00      	cmp	r3, #0
3418ab32:	f000 8169 	beq.w	3418ae08 <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
3418ab36:	4b9d      	ldr	r3, [pc, #628]	@ (3418adac <RCCEx_GetCLKPCLKFreq+0x2ec>)
3418ab38:	60fb      	str	r3, [r7, #12]
        }
        break;
3418ab3a:	e165      	b.n	3418ae08 <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
3418ab3c:	f7fb f932 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418ab40:	4603      	mov	r3, r0
3418ab42:	2b00      	cmp	r3, #0
3418ab44:	f000 8162 	beq.w	3418ae0c <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
3418ab48:	4b99      	ldr	r3, [pc, #612]	@ (3418adb0 <RCCEx_GetCLKPCLKFreq+0x2f0>)
3418ab4a:	60fb      	str	r3, [r7, #12]
        }
        break;
3418ab4c:	e15e      	b.n	3418ae0c <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
3418ab4e:	f7fc f89f 	bl	34186c90 <LL_RCC_IC5_IsEnabled>
3418ab52:	4603      	mov	r3, r0
3418ab54:	2b00      	cmp	r3, #0
3418ab56:	f000 815b 	beq.w	3418ae10 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
3418ab5a:	f7fc f8bb 	bl	34186cd4 <LL_RCC_IC5_GetDivider>
3418ab5e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
3418ab60:	f7fc f8aa 	bl	34186cb8 <LL_RCC_IC5_GetSource>
3418ab64:	4603      	mov	r3, r0
3418ab66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ab6a:	d029      	beq.n	3418abc0 <RCCEx_GetCLKPCLKFreq+0x100>
3418ab6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ab70:	d82f      	bhi.n	3418abd2 <RCCEx_GetCLKPCLKFreq+0x112>
3418ab72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ab76:	d01a      	beq.n	3418abae <RCCEx_GetCLKPCLKFreq+0xee>
3418ab78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ab7c:	d829      	bhi.n	3418abd2 <RCCEx_GetCLKPCLKFreq+0x112>
3418ab7e:	2b00      	cmp	r3, #0
3418ab80:	d003      	beq.n	3418ab8a <RCCEx_GetCLKPCLKFreq+0xca>
3418ab82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ab86:	d009      	beq.n	3418ab9c <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418ab88:	e023      	b.n	3418abd2 <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ab8a:	f7ff fb95 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ab8e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ab90:	68fa      	ldr	r2, [r7, #12]
3418ab92:	68bb      	ldr	r3, [r7, #8]
3418ab94:	fbb2 f3f3 	udiv	r3, r2, r3
3418ab98:	60fb      	str	r3, [r7, #12]
              break;
3418ab9a:	e01b      	b.n	3418abd4 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ab9c:	f7ff fbd2 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418aba0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418aba2:	68fa      	ldr	r2, [r7, #12]
3418aba4:	68bb      	ldr	r3, [r7, #8]
3418aba6:	fbb2 f3f3 	udiv	r3, r2, r3
3418abaa:	60fb      	str	r3, [r7, #12]
              break;
3418abac:	e012      	b.n	3418abd4 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418abae:	f7ff fc0f 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418abb2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418abb4:	68fa      	ldr	r2, [r7, #12]
3418abb6:	68bb      	ldr	r3, [r7, #8]
3418abb8:	fbb2 f3f3 	udiv	r3, r2, r3
3418abbc:	60fb      	str	r3, [r7, #12]
              break;
3418abbe:	e009      	b.n	3418abd4 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418abc0:	f7ff fc4c 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418abc4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418abc6:	68fa      	ldr	r2, [r7, #12]
3418abc8:	68bb      	ldr	r3, [r7, #8]
3418abca:	fbb2 f3f3 	udiv	r3, r2, r3
3418abce:	60fb      	str	r3, [r7, #12]
              break;
3418abd0:	e000      	b.n	3418abd4 <RCCEx_GetCLKPCLKFreq+0x114>
              break;
3418abd2:	bf00      	nop
          }
        }
        break;
3418abd4:	e11c      	b.n	3418ae10 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
3418abd6:	f7fc f95b 	bl	34186e90 <LL_RCC_IC10_IsEnabled>
3418abda:	4603      	mov	r3, r0
3418abdc:	2b00      	cmp	r3, #0
3418abde:	f000 8119 	beq.w	3418ae14 <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
3418abe2:	f7fc f977 	bl	34186ed4 <LL_RCC_IC10_GetDivider>
3418abe6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
3418abe8:	f7fc f966 	bl	34186eb8 <LL_RCC_IC10_GetSource>
3418abec:	4603      	mov	r3, r0
3418abee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abf2:	d029      	beq.n	3418ac48 <RCCEx_GetCLKPCLKFreq+0x188>
3418abf4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abf8:	d82f      	bhi.n	3418ac5a <RCCEx_GetCLKPCLKFreq+0x19a>
3418abfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418abfe:	d01a      	beq.n	3418ac36 <RCCEx_GetCLKPCLKFreq+0x176>
3418ac00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ac04:	d829      	bhi.n	3418ac5a <RCCEx_GetCLKPCLKFreq+0x19a>
3418ac06:	2b00      	cmp	r3, #0
3418ac08:	d003      	beq.n	3418ac12 <RCCEx_GetCLKPCLKFreq+0x152>
3418ac0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ac0e:	d009      	beq.n	3418ac24 <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418ac10:	e023      	b.n	3418ac5a <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ac12:	f7ff fb51 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ac16:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ac18:	68fa      	ldr	r2, [r7, #12]
3418ac1a:	68bb      	ldr	r3, [r7, #8]
3418ac1c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac20:	60fb      	str	r3, [r7, #12]
              break;
3418ac22:	e01b      	b.n	3418ac5c <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ac24:	f7ff fb8e 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418ac28:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ac2a:	68fa      	ldr	r2, [r7, #12]
3418ac2c:	68bb      	ldr	r3, [r7, #8]
3418ac2e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac32:	60fb      	str	r3, [r7, #12]
              break;
3418ac34:	e012      	b.n	3418ac5c <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ac36:	f7ff fbcb 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418ac3a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ac3c:	68fa      	ldr	r2, [r7, #12]
3418ac3e:	68bb      	ldr	r3, [r7, #8]
3418ac40:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac44:	60fb      	str	r3, [r7, #12]
              break;
3418ac46:	e009      	b.n	3418ac5c <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ac48:	f7ff fc08 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418ac4c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ac4e:	68fa      	ldr	r2, [r7, #12]
3418ac50:	68bb      	ldr	r3, [r7, #8]
3418ac52:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac56:	60fb      	str	r3, [r7, #12]
              break;
3418ac58:	e000      	b.n	3418ac5c <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
3418ac5a:	bf00      	nop
          }
        }
        break;
3418ac5c:	e0da      	b.n	3418ae14 <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
3418ac5e:	f7fc fa17 	bl	34187090 <LL_RCC_IC15_IsEnabled>
3418ac62:	4603      	mov	r3, r0
3418ac64:	2b00      	cmp	r3, #0
3418ac66:	f000 80d7 	beq.w	3418ae18 <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3418ac6a:	f7fc fa33 	bl	341870d4 <LL_RCC_IC15_GetDivider>
3418ac6e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
3418ac70:	f7fc fa22 	bl	341870b8 <LL_RCC_IC15_GetSource>
3418ac74:	4603      	mov	r3, r0
3418ac76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ac7a:	d029      	beq.n	3418acd0 <RCCEx_GetCLKPCLKFreq+0x210>
3418ac7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ac80:	d82f      	bhi.n	3418ace2 <RCCEx_GetCLKPCLKFreq+0x222>
3418ac82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ac86:	d01a      	beq.n	3418acbe <RCCEx_GetCLKPCLKFreq+0x1fe>
3418ac88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ac8c:	d829      	bhi.n	3418ace2 <RCCEx_GetCLKPCLKFreq+0x222>
3418ac8e:	2b00      	cmp	r3, #0
3418ac90:	d003      	beq.n	3418ac9a <RCCEx_GetCLKPCLKFreq+0x1da>
3418ac92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ac96:	d009      	beq.n	3418acac <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418ac98:	e023      	b.n	3418ace2 <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ac9a:	f7ff fb0d 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ac9e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418aca0:	68fa      	ldr	r2, [r7, #12]
3418aca2:	68bb      	ldr	r3, [r7, #8]
3418aca4:	fbb2 f3f3 	udiv	r3, r2, r3
3418aca8:	60fb      	str	r3, [r7, #12]
              break;
3418acaa:	e01b      	b.n	3418ace4 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418acac:	f7ff fb4a 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418acb0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418acb2:	68fa      	ldr	r2, [r7, #12]
3418acb4:	68bb      	ldr	r3, [r7, #8]
3418acb6:	fbb2 f3f3 	udiv	r3, r2, r3
3418acba:	60fb      	str	r3, [r7, #12]
              break;
3418acbc:	e012      	b.n	3418ace4 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418acbe:	f7ff fb87 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418acc2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418acc4:	68fa      	ldr	r2, [r7, #12]
3418acc6:	68bb      	ldr	r3, [r7, #8]
3418acc8:	fbb2 f3f3 	udiv	r3, r2, r3
3418accc:	60fb      	str	r3, [r7, #12]
              break;
3418acce:	e009      	b.n	3418ace4 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418acd0:	f7ff fbc4 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418acd4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418acd6:	68fa      	ldr	r2, [r7, #12]
3418acd8:	68bb      	ldr	r3, [r7, #8]
3418acda:	fbb2 f3f3 	udiv	r3, r2, r3
3418acde:	60fb      	str	r3, [r7, #12]
              break;
3418ace0:	e000      	b.n	3418ace4 <RCCEx_GetCLKPCLKFreq+0x224>
              break;
3418ace2:	bf00      	nop
          }
        }
        break;
3418ace4:	e098      	b.n	3418ae18 <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
3418ace6:	f7fc fad3 	bl	34187290 <LL_RCC_IC19_IsEnabled>
3418acea:	4603      	mov	r3, r0
3418acec:	2b00      	cmp	r3, #0
3418acee:	f000 8095 	beq.w	3418ae1c <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
3418acf2:	f7fc faef 	bl	341872d4 <LL_RCC_IC19_GetDivider>
3418acf6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
3418acf8:	f7fc fade 	bl	341872b8 <LL_RCC_IC19_GetSource>
3418acfc:	4603      	mov	r3, r0
3418acfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad02:	d029      	beq.n	3418ad58 <RCCEx_GetCLKPCLKFreq+0x298>
3418ad04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad08:	d82f      	bhi.n	3418ad6a <RCCEx_GetCLKPCLKFreq+0x2aa>
3418ad0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad0e:	d01a      	beq.n	3418ad46 <RCCEx_GetCLKPCLKFreq+0x286>
3418ad10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad14:	d829      	bhi.n	3418ad6a <RCCEx_GetCLKPCLKFreq+0x2aa>
3418ad16:	2b00      	cmp	r3, #0
3418ad18:	d003      	beq.n	3418ad22 <RCCEx_GetCLKPCLKFreq+0x262>
3418ad1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ad1e:	d009      	beq.n	3418ad34 <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418ad20:	e023      	b.n	3418ad6a <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ad22:	f7ff fac9 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ad26:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ad28:	68fa      	ldr	r2, [r7, #12]
3418ad2a:	68bb      	ldr	r3, [r7, #8]
3418ad2c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad30:	60fb      	str	r3, [r7, #12]
              break;
3418ad32:	e01b      	b.n	3418ad6c <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ad34:	f7ff fb06 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418ad38:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ad3a:	68fa      	ldr	r2, [r7, #12]
3418ad3c:	68bb      	ldr	r3, [r7, #8]
3418ad3e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad42:	60fb      	str	r3, [r7, #12]
              break;
3418ad44:	e012      	b.n	3418ad6c <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ad46:	f7ff fb43 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418ad4a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ad4c:	68fa      	ldr	r2, [r7, #12]
3418ad4e:	68bb      	ldr	r3, [r7, #8]
3418ad50:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad54:	60fb      	str	r3, [r7, #12]
              break;
3418ad56:	e009      	b.n	3418ad6c <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ad58:	f7ff fb80 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418ad5c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418ad5e:	68fa      	ldr	r2, [r7, #12]
3418ad60:	68bb      	ldr	r3, [r7, #8]
3418ad62:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad66:	60fb      	str	r3, [r7, #12]
              break;
3418ad68:	e000      	b.n	3418ad6c <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3418ad6a:	bf00      	nop
          }
        }
        break;
3418ad6c:	e056      	b.n	3418ae1c <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
3418ad6e:	f7fc facf 	bl	34187310 <LL_RCC_IC20_IsEnabled>
3418ad72:	4603      	mov	r3, r0
3418ad74:	2b00      	cmp	r3, #0
3418ad76:	d053      	beq.n	3418ae20 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3418ad78:	f7fc faec 	bl	34187354 <LL_RCC_IC20_GetDivider>
3418ad7c:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
3418ad7e:	f7fc fadb 	bl	34187338 <LL_RCC_IC20_GetSource>
3418ad82:	4603      	mov	r3, r0
3418ad84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad88:	d02f      	beq.n	3418adea <RCCEx_GetCLKPCLKFreq+0x32a>
3418ad8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad8e:	d835      	bhi.n	3418adfc <RCCEx_GetCLKPCLKFreq+0x33c>
3418ad90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad94:	d020      	beq.n	3418add8 <RCCEx_GetCLKPCLKFreq+0x318>
3418ad96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad9a:	d82f      	bhi.n	3418adfc <RCCEx_GetCLKPCLKFreq+0x33c>
3418ad9c:	2b00      	cmp	r3, #0
3418ad9e:	d009      	beq.n	3418adb4 <RCCEx_GetCLKPCLKFreq+0x2f4>
3418ada0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ada4:	d00f      	beq.n	3418adc6 <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418ada6:	e029      	b.n	3418adfc <RCCEx_GetCLKPCLKFreq+0x33c>
3418ada8:	03d09000 	.word	0x03d09000
3418adac:	003d0900 	.word	0x003d0900
3418adb0:	016e3600 	.word	0x016e3600
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418adb4:	f7ff fa80 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418adb8:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418adba:	68fa      	ldr	r2, [r7, #12]
3418adbc:	68bb      	ldr	r3, [r7, #8]
3418adbe:	fbb2 f3f3 	udiv	r3, r2, r3
3418adc2:	60fb      	str	r3, [r7, #12]
              break;
3418adc4:	e01b      	b.n	3418adfe <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418adc6:	f7ff fabd 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418adca:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418adcc:	68fa      	ldr	r2, [r7, #12]
3418adce:	68bb      	ldr	r3, [r7, #8]
3418add0:	fbb2 f3f3 	udiv	r3, r2, r3
3418add4:	60fb      	str	r3, [r7, #12]
              break;
3418add6:	e012      	b.n	3418adfe <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418add8:	f7ff fafa 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418addc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418adde:	68fa      	ldr	r2, [r7, #12]
3418ade0:	68bb      	ldr	r3, [r7, #8]
3418ade2:	fbb2 f3f3 	udiv	r3, r2, r3
3418ade6:	60fb      	str	r3, [r7, #12]
              break;
3418ade8:	e009      	b.n	3418adfe <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418adea:	f7ff fb37 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418adee:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418adf0:	68fa      	ldr	r2, [r7, #12]
3418adf2:	68bb      	ldr	r3, [r7, #8]
3418adf4:	fbb2 f3f3 	udiv	r3, r2, r3
3418adf8:	60fb      	str	r3, [r7, #12]
              break;
3418adfa:	e000      	b.n	3418adfe <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
3418adfc:	bf00      	nop
          }
        }
        break;
3418adfe:	e00f      	b.n	3418ae20 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
3418ae00:	bf00      	nop
3418ae02:	e00e      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae04:	bf00      	nop
3418ae06:	e00c      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae08:	bf00      	nop
3418ae0a:	e00a      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae0c:	bf00      	nop
3418ae0e:	e008      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae10:	bf00      	nop
3418ae12:	e006      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae14:	bf00      	nop
3418ae16:	e004      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae18:	bf00      	nop
3418ae1a:	e002      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae1c:	bf00      	nop
3418ae1e:	e000      	b.n	3418ae22 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418ae20:	bf00      	nop
    }
  }

  return clkp_frequency;
3418ae22:	68fb      	ldr	r3, [r7, #12]
}
3418ae24:	4618      	mov	r0, r3
3418ae26:	3710      	adds	r7, #16
3418ae28:	46bd      	mov	sp, r7
3418ae2a:	bd80      	pop	{r7, pc}

3418ae2c <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
3418ae2c:	b580      	push	{r7, lr}
3418ae2e:	b082      	sub	sp, #8
3418ae30:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ae32:	2300      	movs	r3, #0
3418ae34:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
3418ae36:	f7fc f9eb 	bl	34187210 <LL_RCC_IC18_IsEnabled>
3418ae3a:	4603      	mov	r3, r0
3418ae3c:	2b00      	cmp	r3, #0
3418ae3e:	d03c      	beq.n	3418aeba <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
3418ae40:	f7fc fa08 	bl	34187254 <LL_RCC_IC18_GetDivider>
3418ae44:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
3418ae46:	f7fc f9f7 	bl	34187238 <LL_RCC_IC18_GetSource>
3418ae4a:	4603      	mov	r3, r0
3418ae4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ae50:	d029      	beq.n	3418aea6 <RCCEx_GetCSICLKFreq+0x7a>
3418ae52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ae56:	d82f      	bhi.n	3418aeb8 <RCCEx_GetCSICLKFreq+0x8c>
3418ae58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ae5c:	d01a      	beq.n	3418ae94 <RCCEx_GetCSICLKFreq+0x68>
3418ae5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ae62:	d829      	bhi.n	3418aeb8 <RCCEx_GetCSICLKFreq+0x8c>
3418ae64:	2b00      	cmp	r3, #0
3418ae66:	d003      	beq.n	3418ae70 <RCCEx_GetCSICLKFreq+0x44>
3418ae68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ae6c:	d009      	beq.n	3418ae82 <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
3418ae6e:	e023      	b.n	3418aeb8 <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ae70:	f7ff fa22 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ae74:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418ae76:	687a      	ldr	r2, [r7, #4]
3418ae78:	683b      	ldr	r3, [r7, #0]
3418ae7a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae7e:	607b      	str	r3, [r7, #4]
        break;
3418ae80:	e01b      	b.n	3418aeba <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ae82:	f7ff fa5f 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418ae86:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418ae88:	687a      	ldr	r2, [r7, #4]
3418ae8a:	683b      	ldr	r3, [r7, #0]
3418ae8c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae90:	607b      	str	r3, [r7, #4]
        break;
3418ae92:	e012      	b.n	3418aeba <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ae94:	f7ff fa9c 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418ae98:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418ae9a:	687a      	ldr	r2, [r7, #4]
3418ae9c:	683b      	ldr	r3, [r7, #0]
3418ae9e:	fbb2 f3f3 	udiv	r3, r2, r3
3418aea2:	607b      	str	r3, [r7, #4]
        break;
3418aea4:	e009      	b.n	3418aeba <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418aea6:	f7ff fad9 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418aeaa:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418aeac:	687a      	ldr	r2, [r7, #4]
3418aeae:	683b      	ldr	r3, [r7, #0]
3418aeb0:	fbb2 f3f3 	udiv	r3, r2, r3
3418aeb4:	607b      	str	r3, [r7, #4]
        break;
3418aeb6:	e000      	b.n	3418aeba <RCCEx_GetCSICLKFreq+0x8e>
        break;
3418aeb8:	bf00      	nop
    }
  }

  return clkp_frequency;
3418aeba:	687b      	ldr	r3, [r7, #4]
}
3418aebc:	4618      	mov	r0, r3
3418aebe:	3708      	adds	r7, #8
3418aec0:	46bd      	mov	sp, r7
3418aec2:	bd80      	pop	{r7, pc}

3418aec4 <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
3418aec4:	b580      	push	{r7, lr}
3418aec6:	b084      	sub	sp, #16
3418aec8:	af00      	add	r7, sp, #0
3418aeca:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aecc:	2300      	movs	r3, #0
3418aece:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
3418aed0:	6878      	ldr	r0, [r7, #4]
3418aed2:	f7fb fa65 	bl	341863a0 <LL_RCC_GetDCMIPPClockSource>
3418aed6:	4603      	mov	r3, r0
3418aed8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418aedc:	d062      	beq.n	3418afa4 <RCCEx_GetDCMIPPCLKFreq+0xe0>
3418aede:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418aee2:	d86d      	bhi.n	3418afc0 <RCCEx_GetDCMIPPCLKFreq+0xfc>
3418aee4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418aee8:	d019      	beq.n	3418af1e <RCCEx_GetDCMIPPCLKFreq+0x5a>
3418aeea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418aeee:	d867      	bhi.n	3418afc0 <RCCEx_GetDCMIPPCLKFreq+0xfc>
3418aef0:	2b00      	cmp	r3, #0
3418aef2:	d003      	beq.n	3418aefc <RCCEx_GetDCMIPPCLKFreq+0x38>
3418aef4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418aef8:	d00c      	beq.n	3418af14 <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418aefa:	e061      	b.n	3418afc0 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418aefc:	f7fa fb50 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418af00:	4603      	mov	r3, r0
3418af02:	4618      	mov	r0, r3
3418af04:	f7ff faf0 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418af08:	4603      	mov	r3, r0
3418af0a:	4618      	mov	r0, r3
3418af0c:	f7ff fb2f 	bl	3418a56e <RCCEx_GetPCLK5Freq>
3418af10:	60f8      	str	r0, [r7, #12]
      break;
3418af12:	e05a      	b.n	3418afca <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418af14:	2007      	movs	r0, #7
3418af16:	f7ff fdd3 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418af1a:	60f8      	str	r0, [r7, #12]
      break;
3418af1c:	e055      	b.n	3418afca <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
3418af1e:	f7fc f937 	bl	34187190 <LL_RCC_IC17_IsEnabled>
3418af22:	4603      	mov	r3, r0
3418af24:	2b00      	cmp	r3, #0
3418af26:	d04d      	beq.n	3418afc4 <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
3418af28:	f7fc f954 	bl	341871d4 <LL_RCC_IC17_GetDivider>
3418af2c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
3418af2e:	f7fc f943 	bl	341871b8 <LL_RCC_IC17_GetSource>
3418af32:	4603      	mov	r3, r0
3418af34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418af38:	d029      	beq.n	3418af8e <RCCEx_GetDCMIPPCLKFreq+0xca>
3418af3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418af3e:	d82f      	bhi.n	3418afa0 <RCCEx_GetDCMIPPCLKFreq+0xdc>
3418af40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418af44:	d01a      	beq.n	3418af7c <RCCEx_GetDCMIPPCLKFreq+0xb8>
3418af46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418af4a:	d829      	bhi.n	3418afa0 <RCCEx_GetDCMIPPCLKFreq+0xdc>
3418af4c:	2b00      	cmp	r3, #0
3418af4e:	d003      	beq.n	3418af58 <RCCEx_GetDCMIPPCLKFreq+0x94>
3418af50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418af54:	d009      	beq.n	3418af6a <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
3418af56:	e023      	b.n	3418afa0 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418af58:	f7ff f9ae 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418af5c:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418af5e:	68fa      	ldr	r2, [r7, #12]
3418af60:	68bb      	ldr	r3, [r7, #8]
3418af62:	fbb2 f3f3 	udiv	r3, r2, r3
3418af66:	60fb      	str	r3, [r7, #12]
            break;
3418af68:	e01b      	b.n	3418afa2 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418af6a:	f7ff f9eb 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418af6e:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418af70:	68fa      	ldr	r2, [r7, #12]
3418af72:	68bb      	ldr	r3, [r7, #8]
3418af74:	fbb2 f3f3 	udiv	r3, r2, r3
3418af78:	60fb      	str	r3, [r7, #12]
            break;
3418af7a:	e012      	b.n	3418afa2 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418af7c:	f7ff fa28 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418af80:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418af82:	68fa      	ldr	r2, [r7, #12]
3418af84:	68bb      	ldr	r3, [r7, #8]
3418af86:	fbb2 f3f3 	udiv	r3, r2, r3
3418af8a:	60fb      	str	r3, [r7, #12]
            break;
3418af8c:	e009      	b.n	3418afa2 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418af8e:	f7ff fa65 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418af92:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418af94:	68fa      	ldr	r2, [r7, #12]
3418af96:	68bb      	ldr	r3, [r7, #8]
3418af98:	fbb2 f3f3 	udiv	r3, r2, r3
3418af9c:	60fb      	str	r3, [r7, #12]
            break;
3418af9e:	e000      	b.n	3418afa2 <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
3418afa0:	bf00      	nop
      break;
3418afa2:	e00f      	b.n	3418afc4 <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
3418afa4:	f7fa ff10 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418afa8:	4603      	mov	r3, r0
3418afaa:	2b00      	cmp	r3, #0
3418afac:	d00c      	beq.n	3418afc8 <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418afae:	f7fa ff1d 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418afb2:	4603      	mov	r3, r0
3418afb4:	09db      	lsrs	r3, r3, #7
3418afb6:	4a07      	ldr	r2, [pc, #28]	@ (3418afd4 <RCCEx_GetDCMIPPCLKFreq+0x110>)
3418afb8:	fa22 f303 	lsr.w	r3, r2, r3
3418afbc:	60fb      	str	r3, [r7, #12]
      break;
3418afbe:	e003      	b.n	3418afc8 <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
3418afc0:	bf00      	nop
3418afc2:	e002      	b.n	3418afca <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
3418afc4:	bf00      	nop
3418afc6:	e000      	b.n	3418afca <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
3418afc8:	bf00      	nop
  }

  return dcmipp_frequency;
3418afca:	68fb      	ldr	r3, [r7, #12]
}
3418afcc:	4618      	mov	r0, r3
3418afce:	3710      	adds	r7, #16
3418afd0:	46bd      	mov	sp, r7
3418afd2:	bd80      	pop	{r7, pc}
3418afd4:	03d09000 	.word	0x03d09000

3418afd8 <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
3418afd8:	b580      	push	{r7, lr}
3418afda:	b084      	sub	sp, #16
3418afdc:	af00      	add	r7, sp, #0
3418afde:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
3418afe0:	2300      	movs	r3, #0
3418afe2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
3418afe4:	6878      	ldr	r0, [r7, #4]
3418afe6:	f7fb f9ed 	bl	341863c4 <LL_RCC_GetETHClockSource>
3418afea:	4603      	mov	r3, r0
3418afec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3418aff0:	d05e      	beq.n	3418b0b0 <RCCEx_GetETH1CLKFreq+0xd8>
3418aff2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3418aff6:	d863      	bhi.n	3418b0c0 <RCCEx_GetETH1CLKFreq+0xe8>
3418aff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418affc:	d015      	beq.n	3418b02a <RCCEx_GetETH1CLKFreq+0x52>
3418affe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418b002:	d85d      	bhi.n	3418b0c0 <RCCEx_GetETH1CLKFreq+0xe8>
3418b004:	2b00      	cmp	r3, #0
3418b006:	d003      	beq.n	3418b010 <RCCEx_GetETH1CLKFreq+0x38>
3418b008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418b00c:	d008      	beq.n	3418b020 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418b00e:	e057      	b.n	3418b0c0 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b010:	f7fa fac6 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b014:	4603      	mov	r3, r0
3418b016:	4618      	mov	r0, r3
3418b018:	f7ff fa66 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b01c:	60f8      	str	r0, [r7, #12]
      break;
3418b01e:	e054      	b.n	3418b0ca <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b020:	2007      	movs	r0, #7
3418b022:	f7ff fd4d 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b026:	60f8      	str	r0, [r7, #12]
      break;
3418b028:	e04f      	b.n	3418b0ca <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
3418b02a:	f7fb ff71 	bl	34186f10 <LL_RCC_IC12_IsEnabled>
3418b02e:	4603      	mov	r3, r0
3418b030:	2b00      	cmp	r3, #0
3418b032:	d047      	beq.n	3418b0c4 <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
3418b034:	f7fb ff8e 	bl	34186f54 <LL_RCC_IC12_GetDivider>
3418b038:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
3418b03a:	f7fb ff7d 	bl	34186f38 <LL_RCC_IC12_GetSource>
3418b03e:	4603      	mov	r3, r0
3418b040:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b044:	d029      	beq.n	3418b09a <RCCEx_GetETH1CLKFreq+0xc2>
3418b046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b04a:	d82f      	bhi.n	3418b0ac <RCCEx_GetETH1CLKFreq+0xd4>
3418b04c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b050:	d01a      	beq.n	3418b088 <RCCEx_GetETH1CLKFreq+0xb0>
3418b052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b056:	d829      	bhi.n	3418b0ac <RCCEx_GetETH1CLKFreq+0xd4>
3418b058:	2b00      	cmp	r3, #0
3418b05a:	d003      	beq.n	3418b064 <RCCEx_GetETH1CLKFreq+0x8c>
3418b05c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b060:	d009      	beq.n	3418b076 <RCCEx_GetETH1CLKFreq+0x9e>
            break;
3418b062:	e023      	b.n	3418b0ac <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b064:	f7ff f928 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b068:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418b06a:	68fa      	ldr	r2, [r7, #12]
3418b06c:	68bb      	ldr	r3, [r7, #8]
3418b06e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b072:	60fb      	str	r3, [r7, #12]
            break;
3418b074:	e01b      	b.n	3418b0ae <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b076:	f7ff f965 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b07a:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418b07c:	68fa      	ldr	r2, [r7, #12]
3418b07e:	68bb      	ldr	r3, [r7, #8]
3418b080:	fbb2 f3f3 	udiv	r3, r2, r3
3418b084:	60fb      	str	r3, [r7, #12]
            break;
3418b086:	e012      	b.n	3418b0ae <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b088:	f7ff f9a2 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b08c:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418b08e:	68fa      	ldr	r2, [r7, #12]
3418b090:	68bb      	ldr	r3, [r7, #8]
3418b092:	fbb2 f3f3 	udiv	r3, r2, r3
3418b096:	60fb      	str	r3, [r7, #12]
            break;
3418b098:	e009      	b.n	3418b0ae <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b09a:	f7ff f9df 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b09e:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418b0a0:	68fa      	ldr	r2, [r7, #12]
3418b0a2:	68bb      	ldr	r3, [r7, #8]
3418b0a4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0a8:	60fb      	str	r3, [r7, #12]
            break;
3418b0aa:	e000      	b.n	3418b0ae <RCCEx_GetETH1CLKFreq+0xd6>
            break;
3418b0ac:	bf00      	nop
      break;
3418b0ae:	e009      	b.n	3418b0c4 <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b0b0:	f7fa fe78 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418b0b4:	4603      	mov	r3, r0
3418b0b6:	2b00      	cmp	r3, #0
3418b0b8:	d006      	beq.n	3418b0c8 <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
3418b0ba:	4b06      	ldr	r3, [pc, #24]	@ (3418b0d4 <RCCEx_GetETH1CLKFreq+0xfc>)
3418b0bc:	60fb      	str	r3, [r7, #12]
      break;
3418b0be:	e003      	b.n	3418b0c8 <RCCEx_GetETH1CLKFreq+0xf0>
      break;
3418b0c0:	bf00      	nop
3418b0c2:	e002      	b.n	3418b0ca <RCCEx_GetETH1CLKFreq+0xf2>
      break;
3418b0c4:	bf00      	nop
3418b0c6:	e000      	b.n	3418b0ca <RCCEx_GetETH1CLKFreq+0xf2>
      break;
3418b0c8:	bf00      	nop
  }

  return eth1_frequency;
3418b0ca:	68fb      	ldr	r3, [r7, #12]
}
3418b0cc:	4618      	mov	r0, r3
3418b0ce:	3710      	adds	r7, #16
3418b0d0:	46bd      	mov	sp, r7
3418b0d2:	bd80      	pop	{r7, pc}
3418b0d4:	016e3600 	.word	0x016e3600

3418b0d8 <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
3418b0d8:	b580      	push	{r7, lr}
3418b0da:	b084      	sub	sp, #16
3418b0dc:	af00      	add	r7, sp, #0
3418b0de:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b0e0:	2300      	movs	r3, #0
3418b0e2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
3418b0e4:	6878      	ldr	r0, [r7, #4]
3418b0e6:	f7fb f97f 	bl	341863e8 <LL_RCC_GetETHPTPClockSource>
3418b0ea:	4603      	mov	r3, r0
3418b0ec:	2b03      	cmp	r3, #3
3418b0ee:	d863      	bhi.n	3418b1b8 <RCCEx_GetETH1PTPCLKFreq+0xe0>
3418b0f0:	a201      	add	r2, pc, #4	@ (adr r2, 3418b0f8 <RCCEx_GetETH1PTPCLKFreq+0x20>)
3418b0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418b0f6:	bf00      	nop
3418b0f8:	3418b109 	.word	0x3418b109
3418b0fc:	3418b119 	.word	0x3418b119
3418b100:	3418b123 	.word	0x3418b123
3418b104:	3418b1a9 	.word	0x3418b1a9
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b108:	f7fa fa4a 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b10c:	4603      	mov	r3, r0
3418b10e:	4618      	mov	r0, r3
3418b110:	f7ff f9ea 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b114:	60f8      	str	r0, [r7, #12]
      break;
3418b116:	e054      	b.n	3418b1c2 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b118:	2007      	movs	r0, #7
3418b11a:	f7ff fcd1 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b11e:	60f8      	str	r0, [r7, #12]
      break;
3418b120:	e04f      	b.n	3418b1c2 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
3418b122:	f7fb ff35 	bl	34186f90 <LL_RCC_IC13_IsEnabled>
3418b126:	4603      	mov	r3, r0
3418b128:	2b00      	cmp	r3, #0
3418b12a:	d047      	beq.n	3418b1bc <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
3418b12c:	f7fb ff52 	bl	34186fd4 <LL_RCC_IC13_GetDivider>
3418b130:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
3418b132:	f7fb ff41 	bl	34186fb8 <LL_RCC_IC13_GetSource>
3418b136:	4603      	mov	r3, r0
3418b138:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b13c:	d029      	beq.n	3418b192 <RCCEx_GetETH1PTPCLKFreq+0xba>
3418b13e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b142:	d82f      	bhi.n	3418b1a4 <RCCEx_GetETH1PTPCLKFreq+0xcc>
3418b144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b148:	d01a      	beq.n	3418b180 <RCCEx_GetETH1PTPCLKFreq+0xa8>
3418b14a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b14e:	d829      	bhi.n	3418b1a4 <RCCEx_GetETH1PTPCLKFreq+0xcc>
3418b150:	2b00      	cmp	r3, #0
3418b152:	d003      	beq.n	3418b15c <RCCEx_GetETH1PTPCLKFreq+0x84>
3418b154:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b158:	d009      	beq.n	3418b16e <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b15a:	e023      	b.n	3418b1a4 <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b15c:	f7ff f8ac 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b160:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418b162:	68fa      	ldr	r2, [r7, #12]
3418b164:	68bb      	ldr	r3, [r7, #8]
3418b166:	fbb2 f3f3 	udiv	r3, r2, r3
3418b16a:	60fb      	str	r3, [r7, #12]
            break;
3418b16c:	e01b      	b.n	3418b1a6 <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b16e:	f7ff f8e9 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b172:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418b174:	68fa      	ldr	r2, [r7, #12]
3418b176:	68bb      	ldr	r3, [r7, #8]
3418b178:	fbb2 f3f3 	udiv	r3, r2, r3
3418b17c:	60fb      	str	r3, [r7, #12]
            break;
3418b17e:	e012      	b.n	3418b1a6 <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b180:	f7ff f926 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b184:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418b186:	68fa      	ldr	r2, [r7, #12]
3418b188:	68bb      	ldr	r3, [r7, #8]
3418b18a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b18e:	60fb      	str	r3, [r7, #12]
            break;
3418b190:	e009      	b.n	3418b1a6 <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b192:	f7ff f963 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b196:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418b198:	68fa      	ldr	r2, [r7, #12]
3418b19a:	68bb      	ldr	r3, [r7, #8]
3418b19c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b1a0:	60fb      	str	r3, [r7, #12]
            break;
3418b1a2:	e000      	b.n	3418b1a6 <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
3418b1a4:	bf00      	nop
        }
      }
      break;
3418b1a6:	e009      	b.n	3418b1bc <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418b1a8:	f7fa fdfc 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418b1ac:	4603      	mov	r3, r0
3418b1ae:	2b00      	cmp	r3, #0
3418b1b0:	d006      	beq.n	3418b1c0 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
3418b1b2:	4b0a      	ldr	r3, [pc, #40]	@ (3418b1dc <RCCEx_GetETH1PTPCLKFreq+0x104>)
3418b1b4:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b1b6:	e003      	b.n	3418b1c0 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
3418b1b8:	bf00      	nop
3418b1ba:	e002      	b.n	3418b1c2 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
3418b1bc:	bf00      	nop
3418b1be:	e000      	b.n	3418b1c2 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
3418b1c0:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
3418b1c2:	f7fa ff4d 	bl	34186060 <LL_RCC_GetETH1PTPDivider>
3418b1c6:	4603      	mov	r3, r0
3418b1c8:	091b      	lsrs	r3, r3, #4
3418b1ca:	3301      	adds	r3, #1
3418b1cc:	68fa      	ldr	r2, [r7, #12]
3418b1ce:	fbb2 f3f3 	udiv	r3, r2, r3
}
3418b1d2:	4618      	mov	r0, r3
3418b1d4:	3710      	adds	r7, #16
3418b1d6:	46bd      	mov	sp, r7
3418b1d8:	bd80      	pop	{r7, pc}
3418b1da:	bf00      	nop
3418b1dc:	016e3600 	.word	0x016e3600

3418b1e0 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
3418b1e0:	b580      	push	{r7, lr}
3418b1e2:	b084      	sub	sp, #16
3418b1e4:	af00      	add	r7, sp, #0
3418b1e6:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b1e8:	2300      	movs	r3, #0
3418b1ea:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
3418b1ec:	6878      	ldr	r0, [r7, #4]
3418b1ee:	f7fb f90d 	bl	3418640c <LL_RCC_GetFDCANClockSource>
3418b1f2:	4603      	mov	r3, r0
3418b1f4:	2b03      	cmp	r3, #3
3418b1f6:	d867      	bhi.n	3418b2c8 <RCCEx_GetFDCANCLKFreq+0xe8>
3418b1f8:	a201      	add	r2, pc, #4	@ (adr r2, 3418b200 <RCCEx_GetFDCANCLKFreq+0x20>)
3418b1fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418b1fe:	bf00      	nop
3418b200:	3418b211 	.word	0x3418b211
3418b204:	3418b229 	.word	0x3418b229
3418b208:	3418b233 	.word	0x3418b233
3418b20c:	3418b2b9 	.word	0x3418b2b9
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b210:	f7fa f9c6 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b214:	4603      	mov	r3, r0
3418b216:	4618      	mov	r0, r3
3418b218:	f7ff f966 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b21c:	4603      	mov	r3, r0
3418b21e:	4618      	mov	r0, r3
3418b220:	f7ff f973 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418b224:	60f8      	str	r0, [r7, #12]
      break;
3418b226:	e054      	b.n	3418b2d2 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b228:	2007      	movs	r0, #7
3418b22a:	f7ff fc49 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b22e:	60f8      	str	r0, [r7, #12]
      break;
3418b230:	e04f      	b.n	3418b2d2 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
3418b232:	f7fc f82d 	bl	34187290 <LL_RCC_IC19_IsEnabled>
3418b236:	4603      	mov	r3, r0
3418b238:	2b00      	cmp	r3, #0
3418b23a:	d047      	beq.n	3418b2cc <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
3418b23c:	f7fc f84a 	bl	341872d4 <LL_RCC_IC19_GetDivider>
3418b240:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
3418b242:	f7fc f839 	bl	341872b8 <LL_RCC_IC19_GetSource>
3418b246:	4603      	mov	r3, r0
3418b248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b24c:	d029      	beq.n	3418b2a2 <RCCEx_GetFDCANCLKFreq+0xc2>
3418b24e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b252:	d82f      	bhi.n	3418b2b4 <RCCEx_GetFDCANCLKFreq+0xd4>
3418b254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b258:	d01a      	beq.n	3418b290 <RCCEx_GetFDCANCLKFreq+0xb0>
3418b25a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b25e:	d829      	bhi.n	3418b2b4 <RCCEx_GetFDCANCLKFreq+0xd4>
3418b260:	2b00      	cmp	r3, #0
3418b262:	d003      	beq.n	3418b26c <RCCEx_GetFDCANCLKFreq+0x8c>
3418b264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b268:	d009      	beq.n	3418b27e <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b26a:	e023      	b.n	3418b2b4 <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b26c:	f7ff f824 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b270:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418b272:	68fa      	ldr	r2, [r7, #12]
3418b274:	68bb      	ldr	r3, [r7, #8]
3418b276:	fbb2 f3f3 	udiv	r3, r2, r3
3418b27a:	60fb      	str	r3, [r7, #12]
            break;
3418b27c:	e01b      	b.n	3418b2b6 <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b27e:	f7ff f861 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b282:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418b284:	68fa      	ldr	r2, [r7, #12]
3418b286:	68bb      	ldr	r3, [r7, #8]
3418b288:	fbb2 f3f3 	udiv	r3, r2, r3
3418b28c:	60fb      	str	r3, [r7, #12]
            break;
3418b28e:	e012      	b.n	3418b2b6 <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b290:	f7ff f89e 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b294:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418b296:	68fa      	ldr	r2, [r7, #12]
3418b298:	68bb      	ldr	r3, [r7, #8]
3418b29a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b29e:	60fb      	str	r3, [r7, #12]
            break;
3418b2a0:	e009      	b.n	3418b2b6 <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b2a2:	f7ff f8db 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b2a6:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418b2a8:	68fa      	ldr	r2, [r7, #12]
3418b2aa:	68bb      	ldr	r3, [r7, #8]
3418b2ac:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2b0:	60fb      	str	r3, [r7, #12]
            break;
3418b2b2:	e000      	b.n	3418b2b6 <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
3418b2b4:	bf00      	nop
        }
      }
      break;
3418b2b6:	e009      	b.n	3418b2cc <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418b2b8:	f7fa fd74 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418b2bc:	4603      	mov	r3, r0
3418b2be:	2b00      	cmp	r3, #0
3418b2c0:	d006      	beq.n	3418b2d0 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
3418b2c2:	4b06      	ldr	r3, [pc, #24]	@ (3418b2dc <RCCEx_GetFDCANCLKFreq+0xfc>)
3418b2c4:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b2c6:	e003      	b.n	3418b2d0 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
3418b2c8:	bf00      	nop
3418b2ca:	e002      	b.n	3418b2d2 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
3418b2cc:	bf00      	nop
3418b2ce:	e000      	b.n	3418b2d2 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
3418b2d0:	bf00      	nop
  }

  return fdcan_frequency;
3418b2d2:	68fb      	ldr	r3, [r7, #12]
}
3418b2d4:	4618      	mov	r0, r3
3418b2d6:	3710      	adds	r7, #16
3418b2d8:	46bd      	mov	sp, r7
3418b2da:	bd80      	pop	{r7, pc}
3418b2dc:	016e3600 	.word	0x016e3600

3418b2e0 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
3418b2e0:	b580      	push	{r7, lr}
3418b2e2:	b084      	sub	sp, #16
3418b2e4:	af00      	add	r7, sp, #0
3418b2e6:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b2e8:	2300      	movs	r3, #0
3418b2ea:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
3418b2ec:	6878      	ldr	r0, [r7, #4]
3418b2ee:	f7fb f89f 	bl	34186430 <LL_RCC_GetFMCClockSource>
3418b2f2:	4603      	mov	r3, r0
3418b2f4:	2b30      	cmp	r3, #48	@ 0x30
3418b2f6:	d05d      	beq.n	3418b3b4 <RCCEx_GetFMCCLKFreq+0xd4>
3418b2f8:	2b30      	cmp	r3, #48	@ 0x30
3418b2fa:	f200 809e 	bhi.w	3418b43a <RCCEx_GetFMCCLKFreq+0x15a>
3418b2fe:	2b20      	cmp	r3, #32
3418b300:	d014      	beq.n	3418b32c <RCCEx_GetFMCCLKFreq+0x4c>
3418b302:	2b20      	cmp	r3, #32
3418b304:	f200 8099 	bhi.w	3418b43a <RCCEx_GetFMCCLKFreq+0x15a>
3418b308:	2b00      	cmp	r3, #0
3418b30a:	d002      	beq.n	3418b312 <RCCEx_GetFMCCLKFreq+0x32>
3418b30c:	2b10      	cmp	r3, #16
3418b30e:	d008      	beq.n	3418b322 <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418b310:	e093      	b.n	3418b43a <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b312:	f7fa f945 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b316:	4603      	mov	r3, r0
3418b318:	4618      	mov	r0, r3
3418b31a:	f7ff f8e5 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b31e:	60f8      	str	r0, [r7, #12]
      break;
3418b320:	e090      	b.n	3418b444 <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b322:	2007      	movs	r0, #7
3418b324:	f7ff fbcc 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b328:	60f8      	str	r0, [r7, #12]
      break;
3418b32a:	e08b      	b.n	3418b444 <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418b32c:	f7fb fc30 	bl	34186b90 <LL_RCC_IC3_IsEnabled>
3418b330:	4603      	mov	r3, r0
3418b332:	2b00      	cmp	r3, #0
3418b334:	f000 8083 	beq.w	3418b43e <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
3418b338:	f7fb fc4c 	bl	34186bd4 <LL_RCC_IC3_GetDivider>
3418b33c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418b33e:	f7fb fc3b 	bl	34186bb8 <LL_RCC_IC3_GetSource>
3418b342:	4603      	mov	r3, r0
3418b344:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b348:	d029      	beq.n	3418b39e <RCCEx_GetFMCCLKFreq+0xbe>
3418b34a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b34e:	d82f      	bhi.n	3418b3b0 <RCCEx_GetFMCCLKFreq+0xd0>
3418b350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b354:	d01a      	beq.n	3418b38c <RCCEx_GetFMCCLKFreq+0xac>
3418b356:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b35a:	d829      	bhi.n	3418b3b0 <RCCEx_GetFMCCLKFreq+0xd0>
3418b35c:	2b00      	cmp	r3, #0
3418b35e:	d003      	beq.n	3418b368 <RCCEx_GetFMCCLKFreq+0x88>
3418b360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b364:	d009      	beq.n	3418b37a <RCCEx_GetFMCCLKFreq+0x9a>
            break;
3418b366:	e023      	b.n	3418b3b0 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b368:	f7fe ffa6 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b36c:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b36e:	68fa      	ldr	r2, [r7, #12]
3418b370:	68bb      	ldr	r3, [r7, #8]
3418b372:	fbb2 f3f3 	udiv	r3, r2, r3
3418b376:	60fb      	str	r3, [r7, #12]
            break;
3418b378:	e01b      	b.n	3418b3b2 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b37a:	f7fe ffe3 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b37e:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b380:	68fa      	ldr	r2, [r7, #12]
3418b382:	68bb      	ldr	r3, [r7, #8]
3418b384:	fbb2 f3f3 	udiv	r3, r2, r3
3418b388:	60fb      	str	r3, [r7, #12]
            break;
3418b38a:	e012      	b.n	3418b3b2 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b38c:	f7ff f820 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b390:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b392:	68fa      	ldr	r2, [r7, #12]
3418b394:	68bb      	ldr	r3, [r7, #8]
3418b396:	fbb2 f3f3 	udiv	r3, r2, r3
3418b39a:	60fb      	str	r3, [r7, #12]
            break;
3418b39c:	e009      	b.n	3418b3b2 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b39e:	f7ff f85d 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b3a2:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b3a4:	68fa      	ldr	r2, [r7, #12]
3418b3a6:	68bb      	ldr	r3, [r7, #8]
3418b3a8:	fbb2 f3f3 	udiv	r3, r2, r3
3418b3ac:	60fb      	str	r3, [r7, #12]
            break;
3418b3ae:	e000      	b.n	3418b3b2 <RCCEx_GetFMCCLKFreq+0xd2>
            break;
3418b3b0:	bf00      	nop
      break;
3418b3b2:	e044      	b.n	3418b43e <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418b3b4:	f7fb fc2c 	bl	34186c10 <LL_RCC_IC4_IsEnabled>
3418b3b8:	4603      	mov	r3, r0
3418b3ba:	2b00      	cmp	r3, #0
3418b3bc:	d041      	beq.n	3418b442 <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
3418b3be:	f7fb fc49 	bl	34186c54 <LL_RCC_IC4_GetDivider>
3418b3c2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418b3c4:	f7fb fc38 	bl	34186c38 <LL_RCC_IC4_GetSource>
3418b3c8:	4603      	mov	r3, r0
3418b3ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b3ce:	d029      	beq.n	3418b424 <RCCEx_GetFMCCLKFreq+0x144>
3418b3d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b3d4:	d82f      	bhi.n	3418b436 <RCCEx_GetFMCCLKFreq+0x156>
3418b3d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b3da:	d01a      	beq.n	3418b412 <RCCEx_GetFMCCLKFreq+0x132>
3418b3dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b3e0:	d829      	bhi.n	3418b436 <RCCEx_GetFMCCLKFreq+0x156>
3418b3e2:	2b00      	cmp	r3, #0
3418b3e4:	d003      	beq.n	3418b3ee <RCCEx_GetFMCCLKFreq+0x10e>
3418b3e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b3ea:	d009      	beq.n	3418b400 <RCCEx_GetFMCCLKFreq+0x120>
            break;
3418b3ec:	e023      	b.n	3418b436 <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b3ee:	f7fe ff63 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b3f2:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b3f4:	68fa      	ldr	r2, [r7, #12]
3418b3f6:	68bb      	ldr	r3, [r7, #8]
3418b3f8:	fbb2 f3f3 	udiv	r3, r2, r3
3418b3fc:	60fb      	str	r3, [r7, #12]
            break;
3418b3fe:	e01b      	b.n	3418b438 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b400:	f7fe ffa0 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b404:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b406:	68fa      	ldr	r2, [r7, #12]
3418b408:	68bb      	ldr	r3, [r7, #8]
3418b40a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b40e:	60fb      	str	r3, [r7, #12]
            break;
3418b410:	e012      	b.n	3418b438 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b412:	f7fe ffdd 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b416:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b418:	68fa      	ldr	r2, [r7, #12]
3418b41a:	68bb      	ldr	r3, [r7, #8]
3418b41c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b420:	60fb      	str	r3, [r7, #12]
            break;
3418b422:	e009      	b.n	3418b438 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b424:	f7ff f81a 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b428:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418b42a:	68fa      	ldr	r2, [r7, #12]
3418b42c:	68bb      	ldr	r3, [r7, #8]
3418b42e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b432:	60fb      	str	r3, [r7, #12]
            break;
3418b434:	e000      	b.n	3418b438 <RCCEx_GetFMCCLKFreq+0x158>
            break;
3418b436:	bf00      	nop
      break;
3418b438:	e003      	b.n	3418b442 <RCCEx_GetFMCCLKFreq+0x162>
      break;
3418b43a:	bf00      	nop
3418b43c:	e002      	b.n	3418b444 <RCCEx_GetFMCCLKFreq+0x164>
      break;
3418b43e:	bf00      	nop
3418b440:	e000      	b.n	3418b444 <RCCEx_GetFMCCLKFreq+0x164>
      break;
3418b442:	bf00      	nop
  }

  return fmc_frequency;
3418b444:	68fb      	ldr	r3, [r7, #12]
}
3418b446:	4618      	mov	r0, r3
3418b448:	3710      	adds	r7, #16
3418b44a:	46bd      	mov	sp, r7
3418b44c:	bd80      	pop	{r7, pc}
	...

3418b450 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
3418b450:	b580      	push	{r7, lr}
3418b452:	b084      	sub	sp, #16
3418b454:	af00      	add	r7, sp, #0
3418b456:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b458:	2300      	movs	r3, #0
3418b45a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
3418b45c:	6878      	ldr	r0, [r7, #4]
3418b45e:	f7fa fff9 	bl	34186454 <LL_RCC_GetI2CClockSource>
3418b462:	4603      	mov	r3, r0
3418b464:	4aa2      	ldr	r2, [pc, #648]	@ (3418b6f0 <RCCEx_GetI2CCLKFreq+0x2a0>)
3418b466:	4293      	cmp	r3, r2
3418b468:	f000 8172 	beq.w	3418b750 <RCCEx_GetI2CCLKFreq+0x300>
3418b46c:	4aa0      	ldr	r2, [pc, #640]	@ (3418b6f0 <RCCEx_GetI2CCLKFreq+0x2a0>)
3418b46e:	4293      	cmp	r3, r2
3418b470:	f200 8184 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b474:	4a9f      	ldr	r2, [pc, #636]	@ (3418b6f4 <RCCEx_GetI2CCLKFreq+0x2a4>)
3418b476:	4293      	cmp	r3, r2
3418b478:	f000 816a 	beq.w	3418b750 <RCCEx_GetI2CCLKFreq+0x300>
3418b47c:	4a9d      	ldr	r2, [pc, #628]	@ (3418b6f4 <RCCEx_GetI2CCLKFreq+0x2a4>)
3418b47e:	4293      	cmp	r3, r2
3418b480:	f200 817c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b484:	4a9c      	ldr	r2, [pc, #624]	@ (3418b6f8 <RCCEx_GetI2CCLKFreq+0x2a8>)
3418b486:	4293      	cmp	r3, r2
3418b488:	f000 8162 	beq.w	3418b750 <RCCEx_GetI2CCLKFreq+0x300>
3418b48c:	4a9a      	ldr	r2, [pc, #616]	@ (3418b6f8 <RCCEx_GetI2CCLKFreq+0x2a8>)
3418b48e:	4293      	cmp	r3, r2
3418b490:	f200 8174 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b494:	4a99      	ldr	r2, [pc, #612]	@ (3418b6fc <RCCEx_GetI2CCLKFreq+0x2ac>)
3418b496:	4293      	cmp	r3, r2
3418b498:	f000 815a 	beq.w	3418b750 <RCCEx_GetI2CCLKFreq+0x300>
3418b49c:	4a97      	ldr	r2, [pc, #604]	@ (3418b6fc <RCCEx_GetI2CCLKFreq+0x2ac>)
3418b49e:	4293      	cmp	r3, r2
3418b4a0:	f200 816c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4a4:	4a96      	ldr	r2, [pc, #600]	@ (3418b700 <RCCEx_GetI2CCLKFreq+0x2b0>)
3418b4a6:	4293      	cmp	r3, r2
3418b4a8:	f000 8160 	beq.w	3418b76c <RCCEx_GetI2CCLKFreq+0x31c>
3418b4ac:	4a94      	ldr	r2, [pc, #592]	@ (3418b700 <RCCEx_GetI2CCLKFreq+0x2b0>)
3418b4ae:	4293      	cmp	r3, r2
3418b4b0:	f200 8164 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4b4:	4a93      	ldr	r2, [pc, #588]	@ (3418b704 <RCCEx_GetI2CCLKFreq+0x2b4>)
3418b4b6:	4293      	cmp	r3, r2
3418b4b8:	f000 8158 	beq.w	3418b76c <RCCEx_GetI2CCLKFreq+0x31c>
3418b4bc:	4a91      	ldr	r2, [pc, #580]	@ (3418b704 <RCCEx_GetI2CCLKFreq+0x2b4>)
3418b4be:	4293      	cmp	r3, r2
3418b4c0:	f200 815c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4c4:	4a90      	ldr	r2, [pc, #576]	@ (3418b708 <RCCEx_GetI2CCLKFreq+0x2b8>)
3418b4c6:	4293      	cmp	r3, r2
3418b4c8:	f000 8150 	beq.w	3418b76c <RCCEx_GetI2CCLKFreq+0x31c>
3418b4cc:	4a8e      	ldr	r2, [pc, #568]	@ (3418b708 <RCCEx_GetI2CCLKFreq+0x2b8>)
3418b4ce:	4293      	cmp	r3, r2
3418b4d0:	f200 8154 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4d4:	4a8d      	ldr	r2, [pc, #564]	@ (3418b70c <RCCEx_GetI2CCLKFreq+0x2bc>)
3418b4d6:	4293      	cmp	r3, r2
3418b4d8:	f000 8148 	beq.w	3418b76c <RCCEx_GetI2CCLKFreq+0x31c>
3418b4dc:	4a8b      	ldr	r2, [pc, #556]	@ (3418b70c <RCCEx_GetI2CCLKFreq+0x2bc>)
3418b4de:	4293      	cmp	r3, r2
3418b4e0:	f200 814c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4e4:	4a8a      	ldr	r2, [pc, #552]	@ (3418b710 <RCCEx_GetI2CCLKFreq+0x2c0>)
3418b4e6:	4293      	cmp	r3, r2
3418b4e8:	f000 80be 	beq.w	3418b668 <RCCEx_GetI2CCLKFreq+0x218>
3418b4ec:	4a88      	ldr	r2, [pc, #544]	@ (3418b710 <RCCEx_GetI2CCLKFreq+0x2c0>)
3418b4ee:	4293      	cmp	r3, r2
3418b4f0:	f200 8144 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b4f4:	4a87      	ldr	r2, [pc, #540]	@ (3418b714 <RCCEx_GetI2CCLKFreq+0x2c4>)
3418b4f6:	4293      	cmp	r3, r2
3418b4f8:	f000 80b6 	beq.w	3418b668 <RCCEx_GetI2CCLKFreq+0x218>
3418b4fc:	4a85      	ldr	r2, [pc, #532]	@ (3418b714 <RCCEx_GetI2CCLKFreq+0x2c4>)
3418b4fe:	4293      	cmp	r3, r2
3418b500:	f200 813c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b504:	4a84      	ldr	r2, [pc, #528]	@ (3418b718 <RCCEx_GetI2CCLKFreq+0x2c8>)
3418b506:	4293      	cmp	r3, r2
3418b508:	f000 80ae 	beq.w	3418b668 <RCCEx_GetI2CCLKFreq+0x218>
3418b50c:	4a82      	ldr	r2, [pc, #520]	@ (3418b718 <RCCEx_GetI2CCLKFreq+0x2c8>)
3418b50e:	4293      	cmp	r3, r2
3418b510:	f200 8134 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b514:	4a81      	ldr	r2, [pc, #516]	@ (3418b71c <RCCEx_GetI2CCLKFreq+0x2cc>)
3418b516:	4293      	cmp	r3, r2
3418b518:	f000 80a6 	beq.w	3418b668 <RCCEx_GetI2CCLKFreq+0x218>
3418b51c:	4a7f      	ldr	r2, [pc, #508]	@ (3418b71c <RCCEx_GetI2CCLKFreq+0x2cc>)
3418b51e:	4293      	cmp	r3, r2
3418b520:	f200 812c 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b524:	4a7e      	ldr	r2, [pc, #504]	@ (3418b720 <RCCEx_GetI2CCLKFreq+0x2d0>)
3418b526:	4293      	cmp	r3, r2
3418b528:	d05a      	beq.n	3418b5e0 <RCCEx_GetI2CCLKFreq+0x190>
3418b52a:	4a7d      	ldr	r2, [pc, #500]	@ (3418b720 <RCCEx_GetI2CCLKFreq+0x2d0>)
3418b52c:	4293      	cmp	r3, r2
3418b52e:	f200 8125 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b532:	4a7c      	ldr	r2, [pc, #496]	@ (3418b724 <RCCEx_GetI2CCLKFreq+0x2d4>)
3418b534:	4293      	cmp	r3, r2
3418b536:	d053      	beq.n	3418b5e0 <RCCEx_GetI2CCLKFreq+0x190>
3418b538:	4a7a      	ldr	r2, [pc, #488]	@ (3418b724 <RCCEx_GetI2CCLKFreq+0x2d4>)
3418b53a:	4293      	cmp	r3, r2
3418b53c:	f200 811e 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b540:	4a79      	ldr	r2, [pc, #484]	@ (3418b728 <RCCEx_GetI2CCLKFreq+0x2d8>)
3418b542:	4293      	cmp	r3, r2
3418b544:	d04c      	beq.n	3418b5e0 <RCCEx_GetI2CCLKFreq+0x190>
3418b546:	4a78      	ldr	r2, [pc, #480]	@ (3418b728 <RCCEx_GetI2CCLKFreq+0x2d8>)
3418b548:	4293      	cmp	r3, r2
3418b54a:	f200 8117 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b54e:	4a77      	ldr	r2, [pc, #476]	@ (3418b72c <RCCEx_GetI2CCLKFreq+0x2dc>)
3418b550:	4293      	cmp	r3, r2
3418b552:	d045      	beq.n	3418b5e0 <RCCEx_GetI2CCLKFreq+0x190>
3418b554:	4a75      	ldr	r2, [pc, #468]	@ (3418b72c <RCCEx_GetI2CCLKFreq+0x2dc>)
3418b556:	4293      	cmp	r3, r2
3418b558:	f200 8110 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b55c:	4a74      	ldr	r2, [pc, #464]	@ (3418b730 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418b55e:	4293      	cmp	r3, r2
3418b560:	d039      	beq.n	3418b5d6 <RCCEx_GetI2CCLKFreq+0x186>
3418b562:	4a73      	ldr	r2, [pc, #460]	@ (3418b730 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418b564:	4293      	cmp	r3, r2
3418b566:	f200 8109 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b56a:	4a72      	ldr	r2, [pc, #456]	@ (3418b734 <RCCEx_GetI2CCLKFreq+0x2e4>)
3418b56c:	4293      	cmp	r3, r2
3418b56e:	d032      	beq.n	3418b5d6 <RCCEx_GetI2CCLKFreq+0x186>
3418b570:	4a70      	ldr	r2, [pc, #448]	@ (3418b734 <RCCEx_GetI2CCLKFreq+0x2e4>)
3418b572:	4293      	cmp	r3, r2
3418b574:	f200 8102 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b578:	4a6f      	ldr	r2, [pc, #444]	@ (3418b738 <RCCEx_GetI2CCLKFreq+0x2e8>)
3418b57a:	4293      	cmp	r3, r2
3418b57c:	d02b      	beq.n	3418b5d6 <RCCEx_GetI2CCLKFreq+0x186>
3418b57e:	4a6e      	ldr	r2, [pc, #440]	@ (3418b738 <RCCEx_GetI2CCLKFreq+0x2e8>)
3418b580:	4293      	cmp	r3, r2
3418b582:	f200 80fb 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b586:	4a6d      	ldr	r2, [pc, #436]	@ (3418b73c <RCCEx_GetI2CCLKFreq+0x2ec>)
3418b588:	4293      	cmp	r3, r2
3418b58a:	d024      	beq.n	3418b5d6 <RCCEx_GetI2CCLKFreq+0x186>
3418b58c:	4a6b      	ldr	r2, [pc, #428]	@ (3418b73c <RCCEx_GetI2CCLKFreq+0x2ec>)
3418b58e:	4293      	cmp	r3, r2
3418b590:	f200 80f4 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b594:	4a6a      	ldr	r2, [pc, #424]	@ (3418b740 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418b596:	4293      	cmp	r3, r2
3418b598:	d011      	beq.n	3418b5be <RCCEx_GetI2CCLKFreq+0x16e>
3418b59a:	4a69      	ldr	r2, [pc, #420]	@ (3418b740 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418b59c:	4293      	cmp	r3, r2
3418b59e:	f200 80ed 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b5a2:	4a68      	ldr	r2, [pc, #416]	@ (3418b744 <RCCEx_GetI2CCLKFreq+0x2f4>)
3418b5a4:	4293      	cmp	r3, r2
3418b5a6:	d00a      	beq.n	3418b5be <RCCEx_GetI2CCLKFreq+0x16e>
3418b5a8:	4a66      	ldr	r2, [pc, #408]	@ (3418b744 <RCCEx_GetI2CCLKFreq+0x2f4>)
3418b5aa:	4293      	cmp	r3, r2
3418b5ac:	f200 80e6 	bhi.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
3418b5b0:	4a65      	ldr	r2, [pc, #404]	@ (3418b748 <RCCEx_GetI2CCLKFreq+0x2f8>)
3418b5b2:	4293      	cmp	r3, r2
3418b5b4:	d003      	beq.n	3418b5be <RCCEx_GetI2CCLKFreq+0x16e>
3418b5b6:	4a65      	ldr	r2, [pc, #404]	@ (3418b74c <RCCEx_GetI2CCLKFreq+0x2fc>)
3418b5b8:	4293      	cmp	r3, r2
3418b5ba:	f040 80df 	bne.w	3418b77c <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b5be:	f7f9 ffef 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b5c2:	4603      	mov	r3, r0
3418b5c4:	4618      	mov	r0, r3
3418b5c6:	f7fe ff8f 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b5ca:	4603      	mov	r3, r0
3418b5cc:	4618      	mov	r0, r3
3418b5ce:	f7fe ff9c 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418b5d2:	60f8      	str	r0, [r7, #12]
      break;
3418b5d4:	e0db      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b5d6:	2007      	movs	r0, #7
3418b5d8:	f7ff fa72 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b5dc:	60f8      	str	r0, [r7, #12]
      break;
3418b5de:	e0d6      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418b5e0:	f7fb fc56 	bl	34186e90 <LL_RCC_IC10_IsEnabled>
3418b5e4:	4603      	mov	r3, r0
3418b5e6:	2b00      	cmp	r3, #0
3418b5e8:	f000 80ca 	beq.w	3418b780 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418b5ec:	f7fb fc72 	bl	34186ed4 <LL_RCC_IC10_GetDivider>
3418b5f0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418b5f2:	f7fb fc61 	bl	34186eb8 <LL_RCC_IC10_GetSource>
3418b5f6:	4603      	mov	r3, r0
3418b5f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b5fc:	d029      	beq.n	3418b652 <RCCEx_GetI2CCLKFreq+0x202>
3418b5fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b602:	d82f      	bhi.n	3418b664 <RCCEx_GetI2CCLKFreq+0x214>
3418b604:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b608:	d01a      	beq.n	3418b640 <RCCEx_GetI2CCLKFreq+0x1f0>
3418b60a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b60e:	d829      	bhi.n	3418b664 <RCCEx_GetI2CCLKFreq+0x214>
3418b610:	2b00      	cmp	r3, #0
3418b612:	d003      	beq.n	3418b61c <RCCEx_GetI2CCLKFreq+0x1cc>
3418b614:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b618:	d009      	beq.n	3418b62e <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b61a:	e023      	b.n	3418b664 <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b61c:	f7fe fe4c 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b620:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b622:	68fa      	ldr	r2, [r7, #12]
3418b624:	68bb      	ldr	r3, [r7, #8]
3418b626:	fbb2 f3f3 	udiv	r3, r2, r3
3418b62a:	60fb      	str	r3, [r7, #12]
            break;
3418b62c:	e01b      	b.n	3418b666 <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b62e:	f7fe fe89 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b632:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b634:	68fa      	ldr	r2, [r7, #12]
3418b636:	68bb      	ldr	r3, [r7, #8]
3418b638:	fbb2 f3f3 	udiv	r3, r2, r3
3418b63c:	60fb      	str	r3, [r7, #12]
            break;
3418b63e:	e012      	b.n	3418b666 <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b640:	f7fe fec6 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b644:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b646:	68fa      	ldr	r2, [r7, #12]
3418b648:	68bb      	ldr	r3, [r7, #8]
3418b64a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b64e:	60fb      	str	r3, [r7, #12]
            break;
3418b650:	e009      	b.n	3418b666 <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b652:	f7fe ff03 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b656:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b658:	68fa      	ldr	r2, [r7, #12]
3418b65a:	68bb      	ldr	r3, [r7, #8]
3418b65c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b660:	60fb      	str	r3, [r7, #12]
            break;
3418b662:	e000      	b.n	3418b666 <RCCEx_GetI2CCLKFreq+0x216>
            break;
3418b664:	bf00      	nop
        }
      }
      break;
3418b666:	e08b      	b.n	3418b780 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418b668:	f7fb fd12 	bl	34187090 <LL_RCC_IC15_IsEnabled>
3418b66c:	4603      	mov	r3, r0
3418b66e:	2b00      	cmp	r3, #0
3418b670:	f000 8088 	beq.w	3418b784 <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418b674:	f7fb fd2e 	bl	341870d4 <LL_RCC_IC15_GetDivider>
3418b678:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418b67a:	f7fb fd1d 	bl	341870b8 <LL_RCC_IC15_GetSource>
3418b67e:	4603      	mov	r3, r0
3418b680:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b684:	d029      	beq.n	3418b6da <RCCEx_GetI2CCLKFreq+0x28a>
3418b686:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b68a:	d82f      	bhi.n	3418b6ec <RCCEx_GetI2CCLKFreq+0x29c>
3418b68c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b690:	d01a      	beq.n	3418b6c8 <RCCEx_GetI2CCLKFreq+0x278>
3418b692:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b696:	d829      	bhi.n	3418b6ec <RCCEx_GetI2CCLKFreq+0x29c>
3418b698:	2b00      	cmp	r3, #0
3418b69a:	d003      	beq.n	3418b6a4 <RCCEx_GetI2CCLKFreq+0x254>
3418b69c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b6a0:	d009      	beq.n	3418b6b6 <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b6a2:	e023      	b.n	3418b6ec <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b6a4:	f7fe fe08 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b6a8:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b6aa:	68fa      	ldr	r2, [r7, #12]
3418b6ac:	68bb      	ldr	r3, [r7, #8]
3418b6ae:	fbb2 f3f3 	udiv	r3, r2, r3
3418b6b2:	60fb      	str	r3, [r7, #12]
            break;
3418b6b4:	e01b      	b.n	3418b6ee <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b6b6:	f7fe fe45 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b6ba:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b6bc:	68fa      	ldr	r2, [r7, #12]
3418b6be:	68bb      	ldr	r3, [r7, #8]
3418b6c0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b6c4:	60fb      	str	r3, [r7, #12]
            break;
3418b6c6:	e012      	b.n	3418b6ee <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b6c8:	f7fe fe82 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b6cc:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b6ce:	68fa      	ldr	r2, [r7, #12]
3418b6d0:	68bb      	ldr	r3, [r7, #8]
3418b6d2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b6d6:	60fb      	str	r3, [r7, #12]
            break;
3418b6d8:	e009      	b.n	3418b6ee <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b6da:	f7fe febf 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b6de:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418b6e0:	68fa      	ldr	r2, [r7, #12]
3418b6e2:	68bb      	ldr	r3, [r7, #8]
3418b6e4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b6e8:	60fb      	str	r3, [r7, #12]
            break;
3418b6ea:	e000      	b.n	3418b6ee <RCCEx_GetI2CCLKFreq+0x29e>
            break;
3418b6ec:	bf00      	nop
        }
      }
      break;
3418b6ee:	e049      	b.n	3418b784 <RCCEx_GetI2CCLKFreq+0x334>
3418b6f0:	07050c0c 	.word	0x07050c0c
3418b6f4:	0705080c 	.word	0x0705080c
3418b6f8:	0705040c 	.word	0x0705040c
3418b6fc:	0705000c 	.word	0x0705000c
3418b700:	07040c0c 	.word	0x07040c0c
3418b704:	0704080c 	.word	0x0704080c
3418b708:	0704040c 	.word	0x0704040c
3418b70c:	0704000c 	.word	0x0704000c
3418b710:	07030c0c 	.word	0x07030c0c
3418b714:	0703080c 	.word	0x0703080c
3418b718:	0703040c 	.word	0x0703040c
3418b71c:	0703000c 	.word	0x0703000c
3418b720:	07020c0c 	.word	0x07020c0c
3418b724:	0702080c 	.word	0x0702080c
3418b728:	0702040c 	.word	0x0702040c
3418b72c:	0702000c 	.word	0x0702000c
3418b730:	07010c0c 	.word	0x07010c0c
3418b734:	0701080c 	.word	0x0701080c
3418b738:	0701040c 	.word	0x0701040c
3418b73c:	0701000c 	.word	0x0701000c
3418b740:	07000c0c 	.word	0x07000c0c
3418b744:	0700080c 	.word	0x0700080c
3418b748:	0700000c 	.word	0x0700000c
3418b74c:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418b750:	f7fa fb3a 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418b754:	4603      	mov	r3, r0
3418b756:	2b00      	cmp	r3, #0
3418b758:	d016      	beq.n	3418b788 <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b75a:	f7fa fb47 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418b75e:	4603      	mov	r3, r0
3418b760:	09db      	lsrs	r3, r3, #7
3418b762:	4a0d      	ldr	r2, [pc, #52]	@ (3418b798 <RCCEx_GetI2CCLKFreq+0x348>)
3418b764:	fa22 f303 	lsr.w	r3, r2, r3
3418b768:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b76a:	e00d      	b.n	3418b788 <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418b76c:	f7fa fb4c 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418b770:	4603      	mov	r3, r0
3418b772:	2b00      	cmp	r3, #0
3418b774:	d00a      	beq.n	3418b78c <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
3418b776:	4b09      	ldr	r3, [pc, #36]	@ (3418b79c <RCCEx_GetI2CCLKFreq+0x34c>)
3418b778:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b77a:	e007      	b.n	3418b78c <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
3418b77c:	bf00      	nop
3418b77e:	e006      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418b780:	bf00      	nop
3418b782:	e004      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418b784:	bf00      	nop
3418b786:	e002      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418b788:	bf00      	nop
3418b78a:	e000      	b.n	3418b78e <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418b78c:	bf00      	nop
  }

  return i2c_frequency;
3418b78e:	68fb      	ldr	r3, [r7, #12]
}
3418b790:	4618      	mov	r0, r3
3418b792:	3710      	adds	r7, #16
3418b794:	46bd      	mov	sp, r7
3418b796:	bd80      	pop	{r7, pc}
3418b798:	03d09000 	.word	0x03d09000
3418b79c:	003d0900 	.word	0x003d0900

3418b7a0 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
3418b7a0:	b580      	push	{r7, lr}
3418b7a2:	b084      	sub	sp, #16
3418b7a4:	af00      	add	r7, sp, #0
3418b7a6:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b7a8:	2300      	movs	r3, #0
3418b7aa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
3418b7ac:	6878      	ldr	r0, [r7, #4]
3418b7ae:	f7fa fe5d 	bl	3418646c <LL_RCC_GetI3CClockSource>
3418b7b2:	4603      	mov	r3, r0
3418b7b4:	4a86      	ldr	r2, [pc, #536]	@ (3418b9d0 <RCCEx_GetI3CCLKFreq+0x230>)
3418b7b6:	4293      	cmp	r3, r2
3418b7b8:	f000 80e6 	beq.w	3418b988 <RCCEx_GetI3CCLKFreq+0x1e8>
3418b7bc:	4a84      	ldr	r2, [pc, #528]	@ (3418b9d0 <RCCEx_GetI3CCLKFreq+0x230>)
3418b7be:	4293      	cmp	r3, r2
3418b7c0:	f200 80f8 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b7c4:	4a83      	ldr	r2, [pc, #524]	@ (3418b9d4 <RCCEx_GetI3CCLKFreq+0x234>)
3418b7c6:	4293      	cmp	r3, r2
3418b7c8:	f000 80de 	beq.w	3418b988 <RCCEx_GetI3CCLKFreq+0x1e8>
3418b7cc:	4a81      	ldr	r2, [pc, #516]	@ (3418b9d4 <RCCEx_GetI3CCLKFreq+0x234>)
3418b7ce:	4293      	cmp	r3, r2
3418b7d0:	f200 80f0 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b7d4:	4a80      	ldr	r2, [pc, #512]	@ (3418b9d8 <RCCEx_GetI3CCLKFreq+0x238>)
3418b7d6:	4293      	cmp	r3, r2
3418b7d8:	f000 80e4 	beq.w	3418b9a4 <RCCEx_GetI3CCLKFreq+0x204>
3418b7dc:	4a7e      	ldr	r2, [pc, #504]	@ (3418b9d8 <RCCEx_GetI3CCLKFreq+0x238>)
3418b7de:	4293      	cmp	r3, r2
3418b7e0:	f200 80e8 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b7e4:	4a7d      	ldr	r2, [pc, #500]	@ (3418b9dc <RCCEx_GetI3CCLKFreq+0x23c>)
3418b7e6:	4293      	cmp	r3, r2
3418b7e8:	f000 80dc 	beq.w	3418b9a4 <RCCEx_GetI3CCLKFreq+0x204>
3418b7ec:	4a7b      	ldr	r2, [pc, #492]	@ (3418b9dc <RCCEx_GetI3CCLKFreq+0x23c>)
3418b7ee:	4293      	cmp	r3, r2
3418b7f0:	f200 80e0 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b7f4:	4a7a      	ldr	r2, [pc, #488]	@ (3418b9e0 <RCCEx_GetI3CCLKFreq+0x240>)
3418b7f6:	4293      	cmp	r3, r2
3418b7f8:	f000 8083 	beq.w	3418b902 <RCCEx_GetI3CCLKFreq+0x162>
3418b7fc:	4a78      	ldr	r2, [pc, #480]	@ (3418b9e0 <RCCEx_GetI3CCLKFreq+0x240>)
3418b7fe:	4293      	cmp	r3, r2
3418b800:	f200 80d8 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b804:	4a77      	ldr	r2, [pc, #476]	@ (3418b9e4 <RCCEx_GetI3CCLKFreq+0x244>)
3418b806:	4293      	cmp	r3, r2
3418b808:	d07b      	beq.n	3418b902 <RCCEx_GetI3CCLKFreq+0x162>
3418b80a:	4a76      	ldr	r2, [pc, #472]	@ (3418b9e4 <RCCEx_GetI3CCLKFreq+0x244>)
3418b80c:	4293      	cmp	r3, r2
3418b80e:	f200 80d1 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b812:	4a75      	ldr	r2, [pc, #468]	@ (3418b9e8 <RCCEx_GetI3CCLKFreq+0x248>)
3418b814:	4293      	cmp	r3, r2
3418b816:	d030      	beq.n	3418b87a <RCCEx_GetI3CCLKFreq+0xda>
3418b818:	4a73      	ldr	r2, [pc, #460]	@ (3418b9e8 <RCCEx_GetI3CCLKFreq+0x248>)
3418b81a:	4293      	cmp	r3, r2
3418b81c:	f200 80ca 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b820:	4a72      	ldr	r2, [pc, #456]	@ (3418b9ec <RCCEx_GetI3CCLKFreq+0x24c>)
3418b822:	4293      	cmp	r3, r2
3418b824:	d029      	beq.n	3418b87a <RCCEx_GetI3CCLKFreq+0xda>
3418b826:	4a71      	ldr	r2, [pc, #452]	@ (3418b9ec <RCCEx_GetI3CCLKFreq+0x24c>)
3418b828:	4293      	cmp	r3, r2
3418b82a:	f200 80c3 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b82e:	4a70      	ldr	r2, [pc, #448]	@ (3418b9f0 <RCCEx_GetI3CCLKFreq+0x250>)
3418b830:	4293      	cmp	r3, r2
3418b832:	d01d      	beq.n	3418b870 <RCCEx_GetI3CCLKFreq+0xd0>
3418b834:	4a6e      	ldr	r2, [pc, #440]	@ (3418b9f0 <RCCEx_GetI3CCLKFreq+0x250>)
3418b836:	4293      	cmp	r3, r2
3418b838:	f200 80bc 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b83c:	4a6d      	ldr	r2, [pc, #436]	@ (3418b9f4 <RCCEx_GetI3CCLKFreq+0x254>)
3418b83e:	4293      	cmp	r3, r2
3418b840:	d016      	beq.n	3418b870 <RCCEx_GetI3CCLKFreq+0xd0>
3418b842:	4a6c      	ldr	r2, [pc, #432]	@ (3418b9f4 <RCCEx_GetI3CCLKFreq+0x254>)
3418b844:	4293      	cmp	r3, r2
3418b846:	f200 80b5 	bhi.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
3418b84a:	4a6b      	ldr	r2, [pc, #428]	@ (3418b9f8 <RCCEx_GetI3CCLKFreq+0x258>)
3418b84c:	4293      	cmp	r3, r2
3418b84e:	d003      	beq.n	3418b858 <RCCEx_GetI3CCLKFreq+0xb8>
3418b850:	4a6a      	ldr	r2, [pc, #424]	@ (3418b9fc <RCCEx_GetI3CCLKFreq+0x25c>)
3418b852:	4293      	cmp	r3, r2
3418b854:	f040 80ae 	bne.w	3418b9b4 <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b858:	f7f9 fea2 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418b85c:	4603      	mov	r3, r0
3418b85e:	4618      	mov	r0, r3
3418b860:	f7fe fe42 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418b864:	4603      	mov	r3, r0
3418b866:	4618      	mov	r0, r3
3418b868:	f7fe fe4f 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418b86c:	60f8      	str	r0, [r7, #12]
      break;
3418b86e:	e0aa      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b870:	2007      	movs	r0, #7
3418b872:	f7ff f925 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418b876:	60f8      	str	r0, [r7, #12]
      break;
3418b878:	e0a5      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418b87a:	f7fb fb09 	bl	34186e90 <LL_RCC_IC10_IsEnabled>
3418b87e:	4603      	mov	r3, r0
3418b880:	2b00      	cmp	r3, #0
3418b882:	f000 8099 	beq.w	3418b9b8 <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418b886:	f7fb fb25 	bl	34186ed4 <LL_RCC_IC10_GetDivider>
3418b88a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418b88c:	f7fb fb14 	bl	34186eb8 <LL_RCC_IC10_GetSource>
3418b890:	4603      	mov	r3, r0
3418b892:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b896:	d029      	beq.n	3418b8ec <RCCEx_GetI3CCLKFreq+0x14c>
3418b898:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b89c:	d82f      	bhi.n	3418b8fe <RCCEx_GetI3CCLKFreq+0x15e>
3418b89e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b8a2:	d01a      	beq.n	3418b8da <RCCEx_GetI3CCLKFreq+0x13a>
3418b8a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b8a8:	d829      	bhi.n	3418b8fe <RCCEx_GetI3CCLKFreq+0x15e>
3418b8aa:	2b00      	cmp	r3, #0
3418b8ac:	d003      	beq.n	3418b8b6 <RCCEx_GetI3CCLKFreq+0x116>
3418b8ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b8b2:	d009      	beq.n	3418b8c8 <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b8b4:	e023      	b.n	3418b8fe <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b8b6:	f7fe fcff 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b8ba:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b8bc:	68fa      	ldr	r2, [r7, #12]
3418b8be:	68bb      	ldr	r3, [r7, #8]
3418b8c0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b8c4:	60fb      	str	r3, [r7, #12]
            break;
3418b8c6:	e01b      	b.n	3418b900 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b8c8:	f7fe fd3c 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b8cc:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b8ce:	68fa      	ldr	r2, [r7, #12]
3418b8d0:	68bb      	ldr	r3, [r7, #8]
3418b8d2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b8d6:	60fb      	str	r3, [r7, #12]
            break;
3418b8d8:	e012      	b.n	3418b900 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b8da:	f7fe fd79 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b8de:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b8e0:	68fa      	ldr	r2, [r7, #12]
3418b8e2:	68bb      	ldr	r3, [r7, #8]
3418b8e4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b8e8:	60fb      	str	r3, [r7, #12]
            break;
3418b8ea:	e009      	b.n	3418b900 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b8ec:	f7fe fdb6 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b8f0:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b8f2:	68fa      	ldr	r2, [r7, #12]
3418b8f4:	68bb      	ldr	r3, [r7, #8]
3418b8f6:	fbb2 f3f3 	udiv	r3, r2, r3
3418b8fa:	60fb      	str	r3, [r7, #12]
            break;
3418b8fc:	e000      	b.n	3418b900 <RCCEx_GetI3CCLKFreq+0x160>
            break;
3418b8fe:	bf00      	nop
        }
      }
      break;
3418b900:	e05a      	b.n	3418b9b8 <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418b902:	f7fb fbc5 	bl	34187090 <LL_RCC_IC15_IsEnabled>
3418b906:	4603      	mov	r3, r0
3418b908:	2b00      	cmp	r3, #0
3418b90a:	d057      	beq.n	3418b9bc <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418b90c:	f7fb fbe2 	bl	341870d4 <LL_RCC_IC15_GetDivider>
3418b910:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418b912:	f7fb fbd1 	bl	341870b8 <LL_RCC_IC15_GetSource>
3418b916:	4603      	mov	r3, r0
3418b918:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b91c:	d029      	beq.n	3418b972 <RCCEx_GetI3CCLKFreq+0x1d2>
3418b91e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b922:	d82f      	bhi.n	3418b984 <RCCEx_GetI3CCLKFreq+0x1e4>
3418b924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b928:	d01a      	beq.n	3418b960 <RCCEx_GetI3CCLKFreq+0x1c0>
3418b92a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b92e:	d829      	bhi.n	3418b984 <RCCEx_GetI3CCLKFreq+0x1e4>
3418b930:	2b00      	cmp	r3, #0
3418b932:	d003      	beq.n	3418b93c <RCCEx_GetI3CCLKFreq+0x19c>
3418b934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b938:	d009      	beq.n	3418b94e <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b93a:	e023      	b.n	3418b984 <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b93c:	f7fe fcbc 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418b940:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b942:	68fa      	ldr	r2, [r7, #12]
3418b944:	68bb      	ldr	r3, [r7, #8]
3418b946:	fbb2 f3f3 	udiv	r3, r2, r3
3418b94a:	60fb      	str	r3, [r7, #12]
            break;
3418b94c:	e01b      	b.n	3418b986 <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b94e:	f7fe fcf9 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418b952:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b954:	68fa      	ldr	r2, [r7, #12]
3418b956:	68bb      	ldr	r3, [r7, #8]
3418b958:	fbb2 f3f3 	udiv	r3, r2, r3
3418b95c:	60fb      	str	r3, [r7, #12]
            break;
3418b95e:	e012      	b.n	3418b986 <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b960:	f7fe fd36 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418b964:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b966:	68fa      	ldr	r2, [r7, #12]
3418b968:	68bb      	ldr	r3, [r7, #8]
3418b96a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b96e:	60fb      	str	r3, [r7, #12]
            break;
3418b970:	e009      	b.n	3418b986 <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b972:	f7fe fd73 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418b976:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418b978:	68fa      	ldr	r2, [r7, #12]
3418b97a:	68bb      	ldr	r3, [r7, #8]
3418b97c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b980:	60fb      	str	r3, [r7, #12]
            break;
3418b982:	e000      	b.n	3418b986 <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
3418b984:	bf00      	nop
        }
      }
      break;
3418b986:	e019      	b.n	3418b9bc <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418b988:	f7fa fa1e 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418b98c:	4603      	mov	r3, r0
3418b98e:	2b00      	cmp	r3, #0
3418b990:	d016      	beq.n	3418b9c0 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b992:	f7fa fa2b 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418b996:	4603      	mov	r3, r0
3418b998:	09db      	lsrs	r3, r3, #7
3418b99a:	4a19      	ldr	r2, [pc, #100]	@ (3418ba00 <RCCEx_GetI3CCLKFreq+0x260>)
3418b99c:	fa22 f303 	lsr.w	r3, r2, r3
3418b9a0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b9a2:	e00d      	b.n	3418b9c0 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418b9a4:	f7fa fa30 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418b9a8:	4603      	mov	r3, r0
3418b9aa:	2b00      	cmp	r3, #0
3418b9ac:	d00a      	beq.n	3418b9c4 <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
3418b9ae:	4b15      	ldr	r3, [pc, #84]	@ (3418ba04 <RCCEx_GetI3CCLKFreq+0x264>)
3418b9b0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b9b2:	e007      	b.n	3418b9c4 <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
3418b9b4:	bf00      	nop
3418b9b6:	e006      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418b9b8:	bf00      	nop
3418b9ba:	e004      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418b9bc:	bf00      	nop
3418b9be:	e002      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418b9c0:	bf00      	nop
3418b9c2:	e000      	b.n	3418b9c6 <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418b9c4:	bf00      	nop
  }

  return i3c_frequency;
3418b9c6:	68fb      	ldr	r3, [r7, #12]
}
3418b9c8:	4618      	mov	r0, r3
3418b9ca:	3710      	adds	r7, #16
3418b9cc:	46bd      	mov	sp, r7
3418b9ce:	bd80      	pop	{r7, pc}
3418b9d0:	0705140c 	.word	0x0705140c
3418b9d4:	0705100c 	.word	0x0705100c
3418b9d8:	0704140c 	.word	0x0704140c
3418b9dc:	0704100c 	.word	0x0704100c
3418b9e0:	0703140c 	.word	0x0703140c
3418b9e4:	0703100c 	.word	0x0703100c
3418b9e8:	0702140c 	.word	0x0702140c
3418b9ec:	0702100c 	.word	0x0702100c
3418b9f0:	0701140c 	.word	0x0701140c
3418b9f4:	0701100c 	.word	0x0701100c
3418b9f8:	0700100c 	.word	0x0700100c
3418b9fc:	0700140c 	.word	0x0700140c
3418ba00:	03d09000 	.word	0x03d09000
3418ba04:	003d0900 	.word	0x003d0900

3418ba08 <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
3418ba08:	b590      	push	{r4, r7, lr}
3418ba0a:	b085      	sub	sp, #20
3418ba0c:	af00      	add	r7, sp, #0
3418ba0e:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ba10:	2300      	movs	r3, #0
3418ba12:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3418ba14:	6878      	ldr	r0, [r7, #4]
3418ba16:	f7fa fd35 	bl	34186484 <LL_RCC_GetLPTIMClockSource>
3418ba1a:	4603      	mov	r3, r0
3418ba1c:	4aa1      	ldr	r2, [pc, #644]	@ (3418bca4 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418ba1e:	4293      	cmp	r3, r2
3418ba20:	f000 8185 	beq.w	3418bd2e <RCCEx_GetLPTIMCLKFreq+0x326>
3418ba24:	4a9f      	ldr	r2, [pc, #636]	@ (3418bca4 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418ba26:	4293      	cmp	r3, r2
3418ba28:	f200 818b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba2c:	4a9e      	ldr	r2, [pc, #632]	@ (3418bca8 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418ba2e:	4293      	cmp	r3, r2
3418ba30:	f000 817d 	beq.w	3418bd2e <RCCEx_GetLPTIMCLKFreq+0x326>
3418ba34:	4a9c      	ldr	r2, [pc, #624]	@ (3418bca8 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418ba36:	4293      	cmp	r3, r2
3418ba38:	f200 8183 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba3c:	4a9b      	ldr	r2, [pc, #620]	@ (3418bcac <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418ba3e:	4293      	cmp	r3, r2
3418ba40:	f000 8175 	beq.w	3418bd2e <RCCEx_GetLPTIMCLKFreq+0x326>
3418ba44:	4a99      	ldr	r2, [pc, #612]	@ (3418bcac <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418ba46:	4293      	cmp	r3, r2
3418ba48:	f200 817b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba4c:	4a98      	ldr	r2, [pc, #608]	@ (3418bcb0 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418ba4e:	4293      	cmp	r3, r2
3418ba50:	f000 816d 	beq.w	3418bd2e <RCCEx_GetLPTIMCLKFreq+0x326>
3418ba54:	4a96      	ldr	r2, [pc, #600]	@ (3418bcb0 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418ba56:	4293      	cmp	r3, r2
3418ba58:	f200 8173 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba5c:	4a95      	ldr	r2, [pc, #596]	@ (3418bcb4 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418ba5e:	4293      	cmp	r3, r2
3418ba60:	f000 8165 	beq.w	3418bd2e <RCCEx_GetLPTIMCLKFreq+0x326>
3418ba64:	4a93      	ldr	r2, [pc, #588]	@ (3418bcb4 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418ba66:	4293      	cmp	r3, r2
3418ba68:	f200 816b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba6c:	4a92      	ldr	r2, [pc, #584]	@ (3418bcb8 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418ba6e:	4293      	cmp	r3, r2
3418ba70:	f000 8154 	beq.w	3418bd1c <RCCEx_GetLPTIMCLKFreq+0x314>
3418ba74:	4a90      	ldr	r2, [pc, #576]	@ (3418bcb8 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418ba76:	4293      	cmp	r3, r2
3418ba78:	f200 8163 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba7c:	4a8f      	ldr	r2, [pc, #572]	@ (3418bcbc <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418ba7e:	4293      	cmp	r3, r2
3418ba80:	f000 814c 	beq.w	3418bd1c <RCCEx_GetLPTIMCLKFreq+0x314>
3418ba84:	4a8d      	ldr	r2, [pc, #564]	@ (3418bcbc <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418ba86:	4293      	cmp	r3, r2
3418ba88:	f200 815b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba8c:	4a8c      	ldr	r2, [pc, #560]	@ (3418bcc0 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418ba8e:	4293      	cmp	r3, r2
3418ba90:	f000 8144 	beq.w	3418bd1c <RCCEx_GetLPTIMCLKFreq+0x314>
3418ba94:	4a8a      	ldr	r2, [pc, #552]	@ (3418bcc0 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418ba96:	4293      	cmp	r3, r2
3418ba98:	f200 8153 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ba9c:	4a89      	ldr	r2, [pc, #548]	@ (3418bcc4 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418ba9e:	4293      	cmp	r3, r2
3418baa0:	f000 813c 	beq.w	3418bd1c <RCCEx_GetLPTIMCLKFreq+0x314>
3418baa4:	4a87      	ldr	r2, [pc, #540]	@ (3418bcc4 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418baa6:	4293      	cmp	r3, r2
3418baa8:	f200 814b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418baac:	4a86      	ldr	r2, [pc, #536]	@ (3418bcc8 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418baae:	4293      	cmp	r3, r2
3418bab0:	f000 8134 	beq.w	3418bd1c <RCCEx_GetLPTIMCLKFreq+0x314>
3418bab4:	4a84      	ldr	r2, [pc, #528]	@ (3418bcc8 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418bab6:	4293      	cmp	r3, r2
3418bab8:	f200 8143 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418babc:	4a83      	ldr	r2, [pc, #524]	@ (3418bccc <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418babe:	4293      	cmp	r3, r2
3418bac0:	f000 80e7 	beq.w	3418bc92 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418bac4:	4a81      	ldr	r2, [pc, #516]	@ (3418bccc <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418bac6:	4293      	cmp	r3, r2
3418bac8:	f200 813b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bacc:	4a80      	ldr	r2, [pc, #512]	@ (3418bcd0 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418bace:	4293      	cmp	r3, r2
3418bad0:	f000 80df 	beq.w	3418bc92 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418bad4:	4a7e      	ldr	r2, [pc, #504]	@ (3418bcd0 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418bad6:	4293      	cmp	r3, r2
3418bad8:	f200 8133 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418badc:	4a7d      	ldr	r2, [pc, #500]	@ (3418bcd4 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418bade:	4293      	cmp	r3, r2
3418bae0:	f000 80d7 	beq.w	3418bc92 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418bae4:	4a7b      	ldr	r2, [pc, #492]	@ (3418bcd4 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418bae6:	4293      	cmp	r3, r2
3418bae8:	f200 812b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418baec:	4a7a      	ldr	r2, [pc, #488]	@ (3418bcd8 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418baee:	4293      	cmp	r3, r2
3418baf0:	f000 80cf 	beq.w	3418bc92 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418baf4:	4a78      	ldr	r2, [pc, #480]	@ (3418bcd8 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418baf6:	4293      	cmp	r3, r2
3418baf8:	f200 8123 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bafc:	4a77      	ldr	r2, [pc, #476]	@ (3418bcdc <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418bafe:	4293      	cmp	r3, r2
3418bb00:	f000 80c7 	beq.w	3418bc92 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418bb04:	4a75      	ldr	r2, [pc, #468]	@ (3418bcdc <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418bb06:	4293      	cmp	r3, r2
3418bb08:	f200 811b 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb0c:	4a74      	ldr	r2, [pc, #464]	@ (3418bce0 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418bb0e:	4293      	cmp	r3, r2
3418bb10:	d07b      	beq.n	3418bc0a <RCCEx_GetLPTIMCLKFreq+0x202>
3418bb12:	4a73      	ldr	r2, [pc, #460]	@ (3418bce0 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418bb14:	4293      	cmp	r3, r2
3418bb16:	f200 8114 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb1a:	4a72      	ldr	r2, [pc, #456]	@ (3418bce4 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418bb1c:	4293      	cmp	r3, r2
3418bb1e:	d074      	beq.n	3418bc0a <RCCEx_GetLPTIMCLKFreq+0x202>
3418bb20:	4a70      	ldr	r2, [pc, #448]	@ (3418bce4 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418bb22:	4293      	cmp	r3, r2
3418bb24:	f200 810d 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb28:	4a6f      	ldr	r2, [pc, #444]	@ (3418bce8 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418bb2a:	4293      	cmp	r3, r2
3418bb2c:	d06d      	beq.n	3418bc0a <RCCEx_GetLPTIMCLKFreq+0x202>
3418bb2e:	4a6e      	ldr	r2, [pc, #440]	@ (3418bce8 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418bb30:	4293      	cmp	r3, r2
3418bb32:	f200 8106 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb36:	4a6d      	ldr	r2, [pc, #436]	@ (3418bcec <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418bb38:	4293      	cmp	r3, r2
3418bb3a:	d066      	beq.n	3418bc0a <RCCEx_GetLPTIMCLKFreq+0x202>
3418bb3c:	4a6b      	ldr	r2, [pc, #428]	@ (3418bcec <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418bb3e:	4293      	cmp	r3, r2
3418bb40:	f200 80ff 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb44:	4a6a      	ldr	r2, [pc, #424]	@ (3418bcf0 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418bb46:	4293      	cmp	r3, r2
3418bb48:	d05f      	beq.n	3418bc0a <RCCEx_GetLPTIMCLKFreq+0x202>
3418bb4a:	4a69      	ldr	r2, [pc, #420]	@ (3418bcf0 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418bb4c:	4293      	cmp	r3, r2
3418bb4e:	f200 80f8 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb52:	4a68      	ldr	r2, [pc, #416]	@ (3418bcf4 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418bb54:	4293      	cmp	r3, r2
3418bb56:	d053      	beq.n	3418bc00 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418bb58:	4a66      	ldr	r2, [pc, #408]	@ (3418bcf4 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418bb5a:	4293      	cmp	r3, r2
3418bb5c:	f200 80f1 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb60:	4a65      	ldr	r2, [pc, #404]	@ (3418bcf8 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418bb62:	4293      	cmp	r3, r2
3418bb64:	d04c      	beq.n	3418bc00 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418bb66:	4a64      	ldr	r2, [pc, #400]	@ (3418bcf8 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418bb68:	4293      	cmp	r3, r2
3418bb6a:	f200 80ea 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb6e:	4a63      	ldr	r2, [pc, #396]	@ (3418bcfc <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418bb70:	4293      	cmp	r3, r2
3418bb72:	d045      	beq.n	3418bc00 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418bb74:	4a61      	ldr	r2, [pc, #388]	@ (3418bcfc <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418bb76:	4293      	cmp	r3, r2
3418bb78:	f200 80e3 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb7c:	4a60      	ldr	r2, [pc, #384]	@ (3418bd00 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418bb7e:	4293      	cmp	r3, r2
3418bb80:	d03e      	beq.n	3418bc00 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418bb82:	4a5f      	ldr	r2, [pc, #380]	@ (3418bd00 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418bb84:	4293      	cmp	r3, r2
3418bb86:	f200 80dc 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb8a:	4a5e      	ldr	r2, [pc, #376]	@ (3418bd04 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418bb8c:	4293      	cmp	r3, r2
3418bb8e:	d037      	beq.n	3418bc00 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418bb90:	4a5c      	ldr	r2, [pc, #368]	@ (3418bd04 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418bb92:	4293      	cmp	r3, r2
3418bb94:	f200 80d5 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bb98:	4a5b      	ldr	r2, [pc, #364]	@ (3418bd08 <RCCEx_GetLPTIMCLKFreq+0x300>)
3418bb9a:	4293      	cmp	r3, r2
3418bb9c:	d024      	beq.n	3418bbe8 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418bb9e:	4a5a      	ldr	r2, [pc, #360]	@ (3418bd08 <RCCEx_GetLPTIMCLKFreq+0x300>)
3418bba0:	4293      	cmp	r3, r2
3418bba2:	f200 80ce 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bba6:	4a59      	ldr	r2, [pc, #356]	@ (3418bd0c <RCCEx_GetLPTIMCLKFreq+0x304>)
3418bba8:	4293      	cmp	r3, r2
3418bbaa:	d01d      	beq.n	3418bbe8 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418bbac:	4a57      	ldr	r2, [pc, #348]	@ (3418bd0c <RCCEx_GetLPTIMCLKFreq+0x304>)
3418bbae:	4293      	cmp	r3, r2
3418bbb0:	f200 80c7 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bbb4:	4a56      	ldr	r2, [pc, #344]	@ (3418bd10 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418bbb6:	4293      	cmp	r3, r2
3418bbb8:	d016      	beq.n	3418bbe8 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418bbba:	4a55      	ldr	r2, [pc, #340]	@ (3418bd10 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418bbbc:	4293      	cmp	r3, r2
3418bbbe:	f200 80c0 	bhi.w	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418bbc2:	4a54      	ldr	r2, [pc, #336]	@ (3418bd14 <RCCEx_GetLPTIMCLKFreq+0x30c>)
3418bbc4:	4293      	cmp	r3, r2
3418bbc6:	d003      	beq.n	3418bbd0 <RCCEx_GetLPTIMCLKFreq+0x1c8>
3418bbc8:	4a53      	ldr	r2, [pc, #332]	@ (3418bd18 <RCCEx_GetLPTIMCLKFreq+0x310>)
3418bbca:	4293      	cmp	r3, r2
3418bbcc:	d00c      	beq.n	3418bbe8 <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418bbce:	e0b8      	b.n	3418bd42 <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bbd0:	f7f9 fce6 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418bbd4:	4603      	mov	r3, r0
3418bbd6:	4618      	mov	r0, r3
3418bbd8:	f7fe fc86 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418bbdc:	4603      	mov	r3, r0
3418bbde:	4618      	mov	r0, r3
3418bbe0:	f7fe fc93 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418bbe4:	60f8      	str	r0, [r7, #12]
      break;
3418bbe6:	e0b3      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bbe8:	f7f9 fcda 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418bbec:	4603      	mov	r3, r0
3418bbee:	4618      	mov	r0, r3
3418bbf0:	f7fe fc7a 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418bbf4:	4603      	mov	r3, r0
3418bbf6:	4618      	mov	r0, r3
3418bbf8:	f7fe fca8 	bl	3418a54c <RCCEx_GetPCLK4Freq>
3418bbfc:	60f8      	str	r0, [r7, #12]
      break;
3418bbfe:	e0a7      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418bc00:	2007      	movs	r0, #7
3418bc02:	f7fe ff5d 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418bc06:	60f8      	str	r0, [r7, #12]
      break;
3418bc08:	e0a2      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418bc0a:	f7fb fa41 	bl	34187090 <LL_RCC_IC15_IsEnabled>
3418bc0e:	4603      	mov	r3, r0
3418bc10:	2b00      	cmp	r3, #0
3418bc12:	f000 8098 	beq.w	3418bd46 <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3418bc16:	f7fb fa5d 	bl	341870d4 <LL_RCC_IC15_GetDivider>
3418bc1a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418bc1c:	f7fb fa4c 	bl	341870b8 <LL_RCC_IC15_GetSource>
3418bc20:	4603      	mov	r3, r0
3418bc22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bc26:	d029      	beq.n	3418bc7c <RCCEx_GetLPTIMCLKFreq+0x274>
3418bc28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bc2c:	d82f      	bhi.n	3418bc8e <RCCEx_GetLPTIMCLKFreq+0x286>
3418bc2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bc32:	d01a      	beq.n	3418bc6a <RCCEx_GetLPTIMCLKFreq+0x262>
3418bc34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bc38:	d829      	bhi.n	3418bc8e <RCCEx_GetLPTIMCLKFreq+0x286>
3418bc3a:	2b00      	cmp	r3, #0
3418bc3c:	d003      	beq.n	3418bc46 <RCCEx_GetLPTIMCLKFreq+0x23e>
3418bc3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bc42:	d009      	beq.n	3418bc58 <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
3418bc44:	e023      	b.n	3418bc8e <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bc46:	f7fe fb37 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418bc4a:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418bc4c:	68fa      	ldr	r2, [r7, #12]
3418bc4e:	68bb      	ldr	r3, [r7, #8]
3418bc50:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc54:	60fb      	str	r3, [r7, #12]
            break;
3418bc56:	e01b      	b.n	3418bc90 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bc58:	f7fe fb74 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418bc5c:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418bc5e:	68fa      	ldr	r2, [r7, #12]
3418bc60:	68bb      	ldr	r3, [r7, #8]
3418bc62:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc66:	60fb      	str	r3, [r7, #12]
            break;
3418bc68:	e012      	b.n	3418bc90 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bc6a:	f7fe fbb1 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418bc6e:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418bc70:	68fa      	ldr	r2, [r7, #12]
3418bc72:	68bb      	ldr	r3, [r7, #8]
3418bc74:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc78:	60fb      	str	r3, [r7, #12]
            break;
3418bc7a:	e009      	b.n	3418bc90 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bc7c:	f7fe fbee 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418bc80:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418bc82:	68fa      	ldr	r2, [r7, #12]
3418bc84:	68bb      	ldr	r3, [r7, #8]
3418bc86:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc8a:	60fb      	str	r3, [r7, #12]
            break;
3418bc8c:	e000      	b.n	3418bc90 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
3418bc8e:	bf00      	nop
      break;
3418bc90:	e059      	b.n	3418bd46 <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418bc92:	f7fa f8d9 	bl	34185e48 <LL_RCC_LSE_IsReady>
3418bc96:	4603      	mov	r3, r0
3418bc98:	2b00      	cmp	r3, #0
3418bc9a:	d056      	beq.n	3418bd4a <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
3418bc9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418bca0:	60fb      	str	r3, [r7, #12]
      break;
3418bca2:	e052      	b.n	3418bd4a <RCCEx_GetLPTIMCLKFreq+0x342>
3418bca4:	0705182c 	.word	0x0705182c
3418bca8:	0705142c 	.word	0x0705142c
3418bcac:	0705102c 	.word	0x0705102c
3418bcb0:	07050c2c 	.word	0x07050c2c
3418bcb4:	0705082c 	.word	0x0705082c
3418bcb8:	0704182c 	.word	0x0704182c
3418bcbc:	0704142c 	.word	0x0704142c
3418bcc0:	0704102c 	.word	0x0704102c
3418bcc4:	07040c2c 	.word	0x07040c2c
3418bcc8:	0704082c 	.word	0x0704082c
3418bccc:	0703182c 	.word	0x0703182c
3418bcd0:	0703142c 	.word	0x0703142c
3418bcd4:	0703102c 	.word	0x0703102c
3418bcd8:	07030c2c 	.word	0x07030c2c
3418bcdc:	0703082c 	.word	0x0703082c
3418bce0:	0702182c 	.word	0x0702182c
3418bce4:	0702142c 	.word	0x0702142c
3418bce8:	0702102c 	.word	0x0702102c
3418bcec:	07020c2c 	.word	0x07020c2c
3418bcf0:	0702082c 	.word	0x0702082c
3418bcf4:	0701182c 	.word	0x0701182c
3418bcf8:	0701142c 	.word	0x0701142c
3418bcfc:	0701102c 	.word	0x0701102c
3418bd00:	07010c2c 	.word	0x07010c2c
3418bd04:	0701082c 	.word	0x0701082c
3418bd08:	0700182c 	.word	0x0700182c
3418bd0c:	0700142c 	.word	0x0700142c
3418bd10:	0700102c 	.word	0x0700102c
3418bd14:	0700082c 	.word	0x0700082c
3418bd18:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
3418bd1c:	f7fa f8a6 	bl	34185e6c <LL_RCC_LSI_IsReady>
3418bd20:	4603      	mov	r3, r0
3418bd22:	2b00      	cmp	r3, #0
3418bd24:	d013      	beq.n	3418bd4e <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3418bd26:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418bd2a:	60fb      	str	r3, [r7, #12]
      break;
3418bd2c:	e00f      	b.n	3418bd4e <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418bd2e:	f7f9 fc37 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418bd32:	4604      	mov	r4, r0
3418bd34:	f7fa fcb0 	bl	34186698 <LL_RCC_GetTIMPrescaler>
3418bd38:	4603      	mov	r3, r0
3418bd3a:	fa24 f303 	lsr.w	r3, r4, r3
3418bd3e:	60fb      	str	r3, [r7, #12]
      break;
3418bd40:	e006      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418bd42:	bf00      	nop
3418bd44:	e004      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418bd46:	bf00      	nop
3418bd48:	e002      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418bd4a:	bf00      	nop
3418bd4c:	e000      	b.n	3418bd50 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418bd4e:	bf00      	nop
  }

  return lptim_frequency;
3418bd50:	68fb      	ldr	r3, [r7, #12]
}
3418bd52:	4618      	mov	r0, r3
3418bd54:	3714      	adds	r7, #20
3418bd56:	46bd      	mov	sp, r7
3418bd58:	bd90      	pop	{r4, r7, pc}
3418bd5a:	bf00      	nop

3418bd5c <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
3418bd5c:	b580      	push	{r7, lr}
3418bd5e:	b084      	sub	sp, #16
3418bd60:	af00      	add	r7, sp, #0
3418bd62:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418bd64:	2300      	movs	r3, #0
3418bd66:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3418bd68:	6878      	ldr	r0, [r7, #4]
3418bd6a:	f7fa fb97 	bl	3418649c <LL_RCC_GetLPUARTClockSource>
3418bd6e:	4603      	mov	r3, r0
3418bd70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418bd74:	f000 80c0 	beq.w	3418bef8 <RCCEx_GetLPUARTCLKFreq+0x19c>
3418bd78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418bd7c:	f200 80db 	bhi.w	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
3418bd80:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418bd84:	f000 80c6 	beq.w	3418bf14 <RCCEx_GetLPUARTCLKFreq+0x1b8>
3418bd88:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418bd8c:	f200 80d3 	bhi.w	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
3418bd90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418bd94:	f000 80c6 	beq.w	3418bf24 <RCCEx_GetLPUARTCLKFreq+0x1c8>
3418bd98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418bd9c:	f200 80cb 	bhi.w	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
3418bda0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418bda4:	d065      	beq.n	3418be72 <RCCEx_GetLPUARTCLKFreq+0x116>
3418bda6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418bdaa:	f200 80c4 	bhi.w	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
3418bdae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418bdb2:	d01a      	beq.n	3418bdea <RCCEx_GetLPUARTCLKFreq+0x8e>
3418bdb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418bdb8:	f200 80bd 	bhi.w	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
3418bdbc:	2b00      	cmp	r3, #0
3418bdbe:	d003      	beq.n	3418bdc8 <RCCEx_GetLPUARTCLKFreq+0x6c>
3418bdc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418bdc4:	d00c      	beq.n	3418bde0 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418bdc6:	e0b6      	b.n	3418bf36 <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bdc8:	f7f9 fbea 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418bdcc:	4603      	mov	r3, r0
3418bdce:	4618      	mov	r0, r3
3418bdd0:	f7fe fb8a 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418bdd4:	4603      	mov	r3, r0
3418bdd6:	4618      	mov	r0, r3
3418bdd8:	f7fe fbb8 	bl	3418a54c <RCCEx_GetPCLK4Freq>
3418bddc:	60f8      	str	r0, [r7, #12]
      break;
3418bdde:	e0b5      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418bde0:	2007      	movs	r0, #7
3418bde2:	f7fe fe6d 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418bde6:	60f8      	str	r0, [r7, #12]
      break;
3418bde8:	e0b0      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418bdea:	f7fb f811 	bl	34186e10 <LL_RCC_IC9_IsEnabled>
3418bdee:	4603      	mov	r3, r0
3418bdf0:	2b00      	cmp	r3, #0
3418bdf2:	f000 80a2 	beq.w	3418bf3a <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
3418bdf6:	f7fb f82d 	bl	34186e54 <LL_RCC_IC9_GetDivider>
3418bdfa:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418bdfc:	f7fb f81c 	bl	34186e38 <LL_RCC_IC9_GetSource>
3418be00:	4603      	mov	r3, r0
3418be02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be06:	d029      	beq.n	3418be5c <RCCEx_GetLPUARTCLKFreq+0x100>
3418be08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be0c:	d82f      	bhi.n	3418be6e <RCCEx_GetLPUARTCLKFreq+0x112>
3418be0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be12:	d01a      	beq.n	3418be4a <RCCEx_GetLPUARTCLKFreq+0xee>
3418be14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be18:	d829      	bhi.n	3418be6e <RCCEx_GetLPUARTCLKFreq+0x112>
3418be1a:	2b00      	cmp	r3, #0
3418be1c:	d003      	beq.n	3418be26 <RCCEx_GetLPUARTCLKFreq+0xca>
3418be1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418be22:	d009      	beq.n	3418be38 <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
3418be24:	e023      	b.n	3418be6e <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418be26:	f7fe fa47 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418be2a:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418be2c:	68fa      	ldr	r2, [r7, #12]
3418be2e:	68bb      	ldr	r3, [r7, #8]
3418be30:	fbb2 f3f3 	udiv	r3, r2, r3
3418be34:	60fb      	str	r3, [r7, #12]
            break;
3418be36:	e01b      	b.n	3418be70 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418be38:	f7fe fa84 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418be3c:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418be3e:	68fa      	ldr	r2, [r7, #12]
3418be40:	68bb      	ldr	r3, [r7, #8]
3418be42:	fbb2 f3f3 	udiv	r3, r2, r3
3418be46:	60fb      	str	r3, [r7, #12]
            break;
3418be48:	e012      	b.n	3418be70 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418be4a:	f7fe fac1 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418be4e:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418be50:	68fa      	ldr	r2, [r7, #12]
3418be52:	68bb      	ldr	r3, [r7, #8]
3418be54:	fbb2 f3f3 	udiv	r3, r2, r3
3418be58:	60fb      	str	r3, [r7, #12]
            break;
3418be5a:	e009      	b.n	3418be70 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418be5c:	f7fe fafe 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418be60:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418be62:	68fa      	ldr	r2, [r7, #12]
3418be64:	68bb      	ldr	r3, [r7, #8]
3418be66:	fbb2 f3f3 	udiv	r3, r2, r3
3418be6a:	60fb      	str	r3, [r7, #12]
            break;
3418be6c:	e000      	b.n	3418be70 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
3418be6e:	bf00      	nop
      break;
3418be70:	e063      	b.n	3418bf3a <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418be72:	f7fb f8cd 	bl	34187010 <LL_RCC_IC14_IsEnabled>
3418be76:	4603      	mov	r3, r0
3418be78:	2b00      	cmp	r3, #0
3418be7a:	d060      	beq.n	3418bf3e <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
3418be7c:	f7fb f8ea 	bl	34187054 <LL_RCC_IC14_GetDivider>
3418be80:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418be82:	f7fb f8d9 	bl	34187038 <LL_RCC_IC14_GetSource>
3418be86:	4603      	mov	r3, r0
3418be88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be8c:	d029      	beq.n	3418bee2 <RCCEx_GetLPUARTCLKFreq+0x186>
3418be8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be92:	d82f      	bhi.n	3418bef4 <RCCEx_GetLPUARTCLKFreq+0x198>
3418be94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be98:	d01a      	beq.n	3418bed0 <RCCEx_GetLPUARTCLKFreq+0x174>
3418be9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be9e:	d829      	bhi.n	3418bef4 <RCCEx_GetLPUARTCLKFreq+0x198>
3418bea0:	2b00      	cmp	r3, #0
3418bea2:	d003      	beq.n	3418beac <RCCEx_GetLPUARTCLKFreq+0x150>
3418bea4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bea8:	d009      	beq.n	3418bebe <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
3418beaa:	e023      	b.n	3418bef4 <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418beac:	f7fe fa04 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418beb0:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418beb2:	68fa      	ldr	r2, [r7, #12]
3418beb4:	68bb      	ldr	r3, [r7, #8]
3418beb6:	fbb2 f3f3 	udiv	r3, r2, r3
3418beba:	60fb      	str	r3, [r7, #12]
            break;
3418bebc:	e01b      	b.n	3418bef6 <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bebe:	f7fe fa41 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418bec2:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418bec4:	68fa      	ldr	r2, [r7, #12]
3418bec6:	68bb      	ldr	r3, [r7, #8]
3418bec8:	fbb2 f3f3 	udiv	r3, r2, r3
3418becc:	60fb      	str	r3, [r7, #12]
            break;
3418bece:	e012      	b.n	3418bef6 <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bed0:	f7fe fa7e 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418bed4:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418bed6:	68fa      	ldr	r2, [r7, #12]
3418bed8:	68bb      	ldr	r3, [r7, #8]
3418beda:	fbb2 f3f3 	udiv	r3, r2, r3
3418bede:	60fb      	str	r3, [r7, #12]
            break;
3418bee0:	e009      	b.n	3418bef6 <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bee2:	f7fe fabb 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418bee6:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418bee8:	68fa      	ldr	r2, [r7, #12]
3418beea:	68bb      	ldr	r3, [r7, #8]
3418beec:	fbb2 f3f3 	udiv	r3, r2, r3
3418bef0:	60fb      	str	r3, [r7, #12]
            break;
3418bef2:	e000      	b.n	3418bef6 <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
3418bef4:	bf00      	nop
      break;
3418bef6:	e022      	b.n	3418bf3e <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418bef8:	f7f9 ff66 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418befc:	4603      	mov	r3, r0
3418befe:	2b00      	cmp	r3, #0
3418bf00:	d01f      	beq.n	3418bf42 <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418bf02:	f7f9 ff73 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418bf06:	4603      	mov	r3, r0
3418bf08:	09db      	lsrs	r3, r3, #7
3418bf0a:	4a13      	ldr	r2, [pc, #76]	@ (3418bf58 <RCCEx_GetLPUARTCLKFreq+0x1fc>)
3418bf0c:	fa22 f303 	lsr.w	r3, r2, r3
3418bf10:	60fb      	str	r3, [r7, #12]
      break;
3418bf12:	e016      	b.n	3418bf42 <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418bf14:	f7f9 ff78 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418bf18:	4603      	mov	r3, r0
3418bf1a:	2b00      	cmp	r3, #0
3418bf1c:	d013      	beq.n	3418bf46 <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
3418bf1e:	4b0f      	ldr	r3, [pc, #60]	@ (3418bf5c <RCCEx_GetLPUARTCLKFreq+0x200>)
3418bf20:	60fb      	str	r3, [r7, #12]
      break;
3418bf22:	e010      	b.n	3418bf46 <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
3418bf24:	f7f9 ff90 	bl	34185e48 <LL_RCC_LSE_IsReady>
3418bf28:	4603      	mov	r3, r0
3418bf2a:	2b00      	cmp	r3, #0
3418bf2c:	d00d      	beq.n	3418bf4a <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
3418bf2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418bf32:	60fb      	str	r3, [r7, #12]
      break;
3418bf34:	e009      	b.n	3418bf4a <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
3418bf36:	bf00      	nop
3418bf38:	e008      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418bf3a:	bf00      	nop
3418bf3c:	e006      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418bf3e:	bf00      	nop
3418bf40:	e004      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418bf42:	bf00      	nop
3418bf44:	e002      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418bf46:	bf00      	nop
3418bf48:	e000      	b.n	3418bf4c <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418bf4a:	bf00      	nop
  }

  return lpuart_frequency;
3418bf4c:	68fb      	ldr	r3, [r7, #12]
}
3418bf4e:	4618      	mov	r0, r3
3418bf50:	3710      	adds	r7, #16
3418bf52:	46bd      	mov	sp, r7
3418bf54:	bd80      	pop	{r7, pc}
3418bf56:	bf00      	nop
3418bf58:	03d09000 	.word	0x03d09000
3418bf5c:	003d0900 	.word	0x003d0900

3418bf60 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
3418bf60:	b580      	push	{r7, lr}
3418bf62:	b084      	sub	sp, #16
3418bf64:	af00      	add	r7, sp, #0
3418bf66:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418bf68:	2300      	movs	r3, #0
3418bf6a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
3418bf6c:	6878      	ldr	r0, [r7, #4]
3418bf6e:	f7fa faa7 	bl	341864c0 <LL_RCC_GetLTDCClockSource>
3418bf72:	4603      	mov	r3, r0
3418bf74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418bf78:	d062      	beq.n	3418c040 <RCCEx_GetLTDCCLKFreq+0xe0>
3418bf7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418bf7e:	d86d      	bhi.n	3418c05c <RCCEx_GetLTDCCLKFreq+0xfc>
3418bf80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418bf84:	d019      	beq.n	3418bfba <RCCEx_GetLTDCCLKFreq+0x5a>
3418bf86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418bf8a:	d867      	bhi.n	3418c05c <RCCEx_GetLTDCCLKFreq+0xfc>
3418bf8c:	2b00      	cmp	r3, #0
3418bf8e:	d003      	beq.n	3418bf98 <RCCEx_GetLTDCCLKFreq+0x38>
3418bf90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418bf94:	d00c      	beq.n	3418bfb0 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418bf96:	e061      	b.n	3418c05c <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bf98:	f7f9 fb02 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418bf9c:	4603      	mov	r3, r0
3418bf9e:	4618      	mov	r0, r3
3418bfa0:	f7fe faa2 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418bfa4:	4603      	mov	r3, r0
3418bfa6:	4618      	mov	r0, r3
3418bfa8:	f7fe fae1 	bl	3418a56e <RCCEx_GetPCLK5Freq>
3418bfac:	60f8      	str	r0, [r7, #12]
      break;
3418bfae:	e05a      	b.n	3418c066 <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418bfb0:	2007      	movs	r0, #7
3418bfb2:	f7fe fd85 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418bfb6:	60f8      	str	r0, [r7, #12]
      break;
3418bfb8:	e055      	b.n	3418c066 <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
3418bfba:	f7fb f8a9 	bl	34187110 <LL_RCC_IC16_IsEnabled>
3418bfbe:	4603      	mov	r3, r0
3418bfc0:	2b00      	cmp	r3, #0
3418bfc2:	d04d      	beq.n	3418c060 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
3418bfc4:	f7fb f8c6 	bl	34187154 <LL_RCC_IC16_GetDivider>
3418bfc8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
3418bfca:	f7fb f8b5 	bl	34187138 <LL_RCC_IC16_GetSource>
3418bfce:	4603      	mov	r3, r0
3418bfd0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bfd4:	d029      	beq.n	3418c02a <RCCEx_GetLTDCCLKFreq+0xca>
3418bfd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bfda:	d82f      	bhi.n	3418c03c <RCCEx_GetLTDCCLKFreq+0xdc>
3418bfdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bfe0:	d01a      	beq.n	3418c018 <RCCEx_GetLTDCCLKFreq+0xb8>
3418bfe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bfe6:	d829      	bhi.n	3418c03c <RCCEx_GetLTDCCLKFreq+0xdc>
3418bfe8:	2b00      	cmp	r3, #0
3418bfea:	d003      	beq.n	3418bff4 <RCCEx_GetLTDCCLKFreq+0x94>
3418bfec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bff0:	d009      	beq.n	3418c006 <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
3418bff2:	e023      	b.n	3418c03c <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bff4:	f7fe f960 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418bff8:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418bffa:	68fa      	ldr	r2, [r7, #12]
3418bffc:	68bb      	ldr	r3, [r7, #8]
3418bffe:	fbb2 f3f3 	udiv	r3, r2, r3
3418c002:	60fb      	str	r3, [r7, #12]
            break;
3418c004:	e01b      	b.n	3418c03e <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c006:	f7fe f99d 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c00a:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418c00c:	68fa      	ldr	r2, [r7, #12]
3418c00e:	68bb      	ldr	r3, [r7, #8]
3418c010:	fbb2 f3f3 	udiv	r3, r2, r3
3418c014:	60fb      	str	r3, [r7, #12]
            break;
3418c016:	e012      	b.n	3418c03e <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c018:	f7fe f9da 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c01c:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418c01e:	68fa      	ldr	r2, [r7, #12]
3418c020:	68bb      	ldr	r3, [r7, #8]
3418c022:	fbb2 f3f3 	udiv	r3, r2, r3
3418c026:	60fb      	str	r3, [r7, #12]
            break;
3418c028:	e009      	b.n	3418c03e <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c02a:	f7fe fa17 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c02e:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418c030:	68fa      	ldr	r2, [r7, #12]
3418c032:	68bb      	ldr	r3, [r7, #8]
3418c034:	fbb2 f3f3 	udiv	r3, r2, r3
3418c038:	60fb      	str	r3, [r7, #12]
            break;
3418c03a:	e000      	b.n	3418c03e <RCCEx_GetLTDCCLKFreq+0xde>
            break;
3418c03c:	bf00      	nop
      break;
3418c03e:	e00f      	b.n	3418c060 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
3418c040:	f7f9 fec2 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418c044:	4603      	mov	r3, r0
3418c046:	2b00      	cmp	r3, #0
3418c048:	d00c      	beq.n	3418c064 <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c04a:	f7f9 fecf 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418c04e:	4603      	mov	r3, r0
3418c050:	09db      	lsrs	r3, r3, #7
3418c052:	4a07      	ldr	r2, [pc, #28]	@ (3418c070 <RCCEx_GetLTDCCLKFreq+0x110>)
3418c054:	fa22 f303 	lsr.w	r3, r2, r3
3418c058:	60fb      	str	r3, [r7, #12]
      break;
3418c05a:	e003      	b.n	3418c064 <RCCEx_GetLTDCCLKFreq+0x104>
      break;
3418c05c:	bf00      	nop
3418c05e:	e002      	b.n	3418c066 <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418c060:	bf00      	nop
3418c062:	e000      	b.n	3418c066 <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418c064:	bf00      	nop
  }

  return ltdc_frequency;
3418c066:	68fb      	ldr	r3, [r7, #12]
}
3418c068:	4618      	mov	r0, r3
3418c06a:	3710      	adds	r7, #16
3418c06c:	46bd      	mov	sp, r7
3418c06e:	bd80      	pop	{r7, pc}
3418c070:	03d09000 	.word	0x03d09000

3418c074 <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
3418c074:	b590      	push	{r4, r7, lr}
3418c076:	b085      	sub	sp, #20
3418c078:	af00      	add	r7, sp, #0
3418c07a:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c07c:	2300      	movs	r3, #0
3418c07e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
3418c080:	6878      	ldr	r0, [r7, #4]
3418c082:	f7fa fa2f 	bl	341864e4 <LL_RCC_GetMDFClockSource>
3418c086:	4603      	mov	r3, r0
3418c088:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418c08c:	f000 80dd 	beq.w	3418c24a <RCCEx_GetMDFCLKFreq+0x1d6>
3418c090:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418c094:	f200 80e3 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c098:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418c09c:	f000 80d2 	beq.w	3418c244 <RCCEx_GetMDFCLKFreq+0x1d0>
3418c0a0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418c0a4:	f200 80db 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c0a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418c0ac:	f000 80b4 	beq.w	3418c218 <RCCEx_GetMDFCLKFreq+0x1a4>
3418c0b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418c0b4:	f200 80d3 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c0b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418c0bc:	f000 80ba 	beq.w	3418c234 <RCCEx_GetMDFCLKFreq+0x1c0>
3418c0c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418c0c4:	f200 80cb 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c0c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418c0cc:	d061      	beq.n	3418c192 <RCCEx_GetMDFCLKFreq+0x11e>
3418c0ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418c0d2:	f200 80c4 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c0d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418c0da:	d016      	beq.n	3418c10a <RCCEx_GetMDFCLKFreq+0x96>
3418c0dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418c0e0:	f200 80bd 	bhi.w	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
3418c0e4:	2b00      	cmp	r3, #0
3418c0e6:	d003      	beq.n	3418c0f0 <RCCEx_GetMDFCLKFreq+0x7c>
3418c0e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418c0ec:	d008      	beq.n	3418c100 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418c0ee:	e0b6      	b.n	3418c25e <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c0f0:	f7f9 fa56 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c0f4:	4603      	mov	r3, r0
3418c0f6:	4618      	mov	r0, r3
3418c0f8:	f7fe f9f6 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418c0fc:	60f8      	str	r0, [r7, #12]
      break;
3418c0fe:	e0b7      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c100:	2007      	movs	r0, #7
3418c102:	f7fe fcdd 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418c106:	60f8      	str	r0, [r7, #12]
      break;
3418c108:	e0b2      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418c10a:	f7fa fe01 	bl	34186d10 <LL_RCC_IC7_IsEnabled>
3418c10e:	4603      	mov	r3, r0
3418c110:	2b00      	cmp	r3, #0
3418c112:	f000 80a6 	beq.w	3418c262 <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
3418c116:	f7fa fe1d 	bl	34186d54 <LL_RCC_IC7_GetDivider>
3418c11a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418c11c:	f7fa fe0c 	bl	34186d38 <LL_RCC_IC7_GetSource>
3418c120:	4603      	mov	r3, r0
3418c122:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c126:	d029      	beq.n	3418c17c <RCCEx_GetMDFCLKFreq+0x108>
3418c128:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c12c:	d82f      	bhi.n	3418c18e <RCCEx_GetMDFCLKFreq+0x11a>
3418c12e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c132:	d01a      	beq.n	3418c16a <RCCEx_GetMDFCLKFreq+0xf6>
3418c134:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c138:	d829      	bhi.n	3418c18e <RCCEx_GetMDFCLKFreq+0x11a>
3418c13a:	2b00      	cmp	r3, #0
3418c13c:	d003      	beq.n	3418c146 <RCCEx_GetMDFCLKFreq+0xd2>
3418c13e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c142:	d009      	beq.n	3418c158 <RCCEx_GetMDFCLKFreq+0xe4>
            break;
3418c144:	e023      	b.n	3418c18e <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c146:	f7fe f8b7 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c14a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c14c:	68fa      	ldr	r2, [r7, #12]
3418c14e:	68bb      	ldr	r3, [r7, #8]
3418c150:	fbb2 f3f3 	udiv	r3, r2, r3
3418c154:	60fb      	str	r3, [r7, #12]
            break;
3418c156:	e01b      	b.n	3418c190 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c158:	f7fe f8f4 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c15c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c15e:	68fa      	ldr	r2, [r7, #12]
3418c160:	68bb      	ldr	r3, [r7, #8]
3418c162:	fbb2 f3f3 	udiv	r3, r2, r3
3418c166:	60fb      	str	r3, [r7, #12]
            break;
3418c168:	e012      	b.n	3418c190 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c16a:	f7fe f931 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c16e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c170:	68fa      	ldr	r2, [r7, #12]
3418c172:	68bb      	ldr	r3, [r7, #8]
3418c174:	fbb2 f3f3 	udiv	r3, r2, r3
3418c178:	60fb      	str	r3, [r7, #12]
            break;
3418c17a:	e009      	b.n	3418c190 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c17c:	f7fe f96e 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c180:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c182:	68fa      	ldr	r2, [r7, #12]
3418c184:	68bb      	ldr	r3, [r7, #8]
3418c186:	fbb2 f3f3 	udiv	r3, r2, r3
3418c18a:	60fb      	str	r3, [r7, #12]
            break;
3418c18c:	e000      	b.n	3418c190 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
3418c18e:	bf00      	nop
      break;
3418c190:	e067      	b.n	3418c262 <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418c192:	f7fa fdfd 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418c196:	4603      	mov	r3, r0
3418c198:	2b00      	cmp	r3, #0
3418c19a:	d064      	beq.n	3418c266 <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
3418c19c:	f7fa fe1a 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418c1a0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418c1a2:	f7fa fe09 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418c1a6:	4603      	mov	r3, r0
3418c1a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1ac:	d029      	beq.n	3418c202 <RCCEx_GetMDFCLKFreq+0x18e>
3418c1ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1b2:	d82f      	bhi.n	3418c214 <RCCEx_GetMDFCLKFreq+0x1a0>
3418c1b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1b8:	d01a      	beq.n	3418c1f0 <RCCEx_GetMDFCLKFreq+0x17c>
3418c1ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1be:	d829      	bhi.n	3418c214 <RCCEx_GetMDFCLKFreq+0x1a0>
3418c1c0:	2b00      	cmp	r3, #0
3418c1c2:	d003      	beq.n	3418c1cc <RCCEx_GetMDFCLKFreq+0x158>
3418c1c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c1c8:	d009      	beq.n	3418c1de <RCCEx_GetMDFCLKFreq+0x16a>
            break;
3418c1ca:	e023      	b.n	3418c214 <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c1cc:	f7fe f874 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c1d0:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c1d2:	68fa      	ldr	r2, [r7, #12]
3418c1d4:	68bb      	ldr	r3, [r7, #8]
3418c1d6:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1da:	60fb      	str	r3, [r7, #12]
            break;
3418c1dc:	e01b      	b.n	3418c216 <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c1de:	f7fe f8b1 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c1e2:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c1e4:	68fa      	ldr	r2, [r7, #12]
3418c1e6:	68bb      	ldr	r3, [r7, #8]
3418c1e8:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1ec:	60fb      	str	r3, [r7, #12]
            break;
3418c1ee:	e012      	b.n	3418c216 <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c1f0:	f7fe f8ee 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c1f4:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c1f6:	68fa      	ldr	r2, [r7, #12]
3418c1f8:	68bb      	ldr	r3, [r7, #8]
3418c1fa:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1fe:	60fb      	str	r3, [r7, #12]
            break;
3418c200:	e009      	b.n	3418c216 <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c202:	f7fe f92b 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c206:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418c208:	68fa      	ldr	r2, [r7, #12]
3418c20a:	68bb      	ldr	r3, [r7, #8]
3418c20c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c210:	60fb      	str	r3, [r7, #12]
            break;
3418c212:	e000      	b.n	3418c216 <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
3418c214:	bf00      	nop
      break;
3418c216:	e026      	b.n	3418c266 <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418c218:	f7f9 fdd6 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418c21c:	4603      	mov	r3, r0
3418c21e:	2b00      	cmp	r3, #0
3418c220:	d023      	beq.n	3418c26a <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c222:	f7f9 fde3 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418c226:	4603      	mov	r3, r0
3418c228:	09db      	lsrs	r3, r3, #7
3418c22a:	4a14      	ldr	r2, [pc, #80]	@ (3418c27c <RCCEx_GetMDFCLKFreq+0x208>)
3418c22c:	fa22 f303 	lsr.w	r3, r2, r3
3418c230:	60fb      	str	r3, [r7, #12]
      break;
3418c232:	e01a      	b.n	3418c26a <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418c234:	f7f9 fde8 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418c238:	4603      	mov	r3, r0
3418c23a:	2b00      	cmp	r3, #0
3418c23c:	d017      	beq.n	3418c26e <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
3418c23e:	4b10      	ldr	r3, [pc, #64]	@ (3418c280 <RCCEx_GetMDFCLKFreq+0x20c>)
3418c240:	60fb      	str	r3, [r7, #12]
      break;
3418c242:	e014      	b.n	3418c26e <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
3418c244:	4b0f      	ldr	r3, [pc, #60]	@ (3418c284 <RCCEx_GetMDFCLKFreq+0x210>)
3418c246:	60fb      	str	r3, [r7, #12]
      break;
3418c248:	e012      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418c24a:	f7f9 f9a9 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c24e:	4604      	mov	r4, r0
3418c250:	f7fa fa22 	bl	34186698 <LL_RCC_GetTIMPrescaler>
3418c254:	4603      	mov	r3, r0
3418c256:	fa24 f303 	lsr.w	r3, r4, r3
3418c25a:	60fb      	str	r3, [r7, #12]
      break;
3418c25c:	e008      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418c25e:	bf00      	nop
3418c260:	e006      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418c262:	bf00      	nop
3418c264:	e004      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418c266:	bf00      	nop
3418c268:	e002      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418c26a:	bf00      	nop
3418c26c:	e000      	b.n	3418c270 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418c26e:	bf00      	nop
  }

  return adf_frequency;
3418c270:	68fb      	ldr	r3, [r7, #12]
}
3418c272:	4618      	mov	r0, r3
3418c274:	3714      	adds	r7, #20
3418c276:	46bd      	mov	sp, r7
3418c278:	bd90      	pop	{r4, r7, pc}
3418c27a:	bf00      	nop
3418c27c:	03d09000 	.word	0x03d09000
3418c280:	003d0900 	.word	0x003d0900
3418c284:	00bb8000 	.word	0x00bb8000

3418c288 <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
3418c288:	b580      	push	{r7, lr}
3418c28a:	b084      	sub	sp, #16
3418c28c:	af00      	add	r7, sp, #0
3418c28e:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c290:	2300      	movs	r3, #0
3418c292:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
3418c294:	6878      	ldr	r0, [r7, #4]
3418c296:	f7fa f937 	bl	34186508 <LL_RCC_GetPSSIClockSource>
3418c29a:	4603      	mov	r3, r0
3418c29c:	2b30      	cmp	r3, #48	@ 0x30
3418c29e:	d05a      	beq.n	3418c356 <RCCEx_GetPSSICLKFreq+0xce>
3418c2a0:	2b30      	cmp	r3, #48	@ 0x30
3418c2a2:	d866      	bhi.n	3418c372 <RCCEx_GetPSSICLKFreq+0xea>
3418c2a4:	2b20      	cmp	r3, #32
3418c2a6:	d013      	beq.n	3418c2d0 <RCCEx_GetPSSICLKFreq+0x48>
3418c2a8:	2b20      	cmp	r3, #32
3418c2aa:	d862      	bhi.n	3418c372 <RCCEx_GetPSSICLKFreq+0xea>
3418c2ac:	2b00      	cmp	r3, #0
3418c2ae:	d002      	beq.n	3418c2b6 <RCCEx_GetPSSICLKFreq+0x2e>
3418c2b0:	2b10      	cmp	r3, #16
3418c2b2:	d008      	beq.n	3418c2c6 <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c2b4:	e05d      	b.n	3418c372 <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c2b6:	f7f9 f973 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c2ba:	4603      	mov	r3, r0
3418c2bc:	4618      	mov	r0, r3
3418c2be:	f7fe f913 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418c2c2:	60f8      	str	r0, [r7, #12]
      break;
3418c2c4:	e05a      	b.n	3418c37c <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c2c6:	2007      	movs	r0, #7
3418c2c8:	f7fe fbfa 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418c2cc:	60f8      	str	r0, [r7, #12]
      break;
3418c2ce:	e055      	b.n	3418c37c <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
3418c2d0:	f7fb f81e 	bl	34187310 <LL_RCC_IC20_IsEnabled>
3418c2d4:	4603      	mov	r3, r0
3418c2d6:	2b00      	cmp	r3, #0
3418c2d8:	d04d      	beq.n	3418c376 <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
3418c2da:	f7fb f83b 	bl	34187354 <LL_RCC_IC20_GetDivider>
3418c2de:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
3418c2e0:	f7fb f82a 	bl	34187338 <LL_RCC_IC20_GetSource>
3418c2e4:	4603      	mov	r3, r0
3418c2e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2ea:	d029      	beq.n	3418c340 <RCCEx_GetPSSICLKFreq+0xb8>
3418c2ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2f0:	d82f      	bhi.n	3418c352 <RCCEx_GetPSSICLKFreq+0xca>
3418c2f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2f6:	d01a      	beq.n	3418c32e <RCCEx_GetPSSICLKFreq+0xa6>
3418c2f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2fc:	d829      	bhi.n	3418c352 <RCCEx_GetPSSICLKFreq+0xca>
3418c2fe:	2b00      	cmp	r3, #0
3418c300:	d003      	beq.n	3418c30a <RCCEx_GetPSSICLKFreq+0x82>
3418c302:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c306:	d009      	beq.n	3418c31c <RCCEx_GetPSSICLKFreq+0x94>
            break;
3418c308:	e023      	b.n	3418c352 <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c30a:	f7fd ffd5 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c30e:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418c310:	68fa      	ldr	r2, [r7, #12]
3418c312:	68bb      	ldr	r3, [r7, #8]
3418c314:	fbb2 f3f3 	udiv	r3, r2, r3
3418c318:	60fb      	str	r3, [r7, #12]
            break;
3418c31a:	e01b      	b.n	3418c354 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c31c:	f7fe f812 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c320:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418c322:	68fa      	ldr	r2, [r7, #12]
3418c324:	68bb      	ldr	r3, [r7, #8]
3418c326:	fbb2 f3f3 	udiv	r3, r2, r3
3418c32a:	60fb      	str	r3, [r7, #12]
            break;
3418c32c:	e012      	b.n	3418c354 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c32e:	f7fe f84f 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c332:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418c334:	68fa      	ldr	r2, [r7, #12]
3418c336:	68bb      	ldr	r3, [r7, #8]
3418c338:	fbb2 f3f3 	udiv	r3, r2, r3
3418c33c:	60fb      	str	r3, [r7, #12]
            break;
3418c33e:	e009      	b.n	3418c354 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c340:	f7fe f88c 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c344:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418c346:	68fa      	ldr	r2, [r7, #12]
3418c348:	68bb      	ldr	r3, [r7, #8]
3418c34a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c34e:	60fb      	str	r3, [r7, #12]
            break;
3418c350:	e000      	b.n	3418c354 <RCCEx_GetPSSICLKFreq+0xcc>
            break;
3418c352:	bf00      	nop
      break;
3418c354:	e00f      	b.n	3418c376 <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
3418c356:	f7f9 fd37 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418c35a:	4603      	mov	r3, r0
3418c35c:	2b00      	cmp	r3, #0
3418c35e:	d00c      	beq.n	3418c37a <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c360:	f7f9 fd44 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418c364:	4603      	mov	r3, r0
3418c366:	09db      	lsrs	r3, r3, #7
3418c368:	4a07      	ldr	r2, [pc, #28]	@ (3418c388 <RCCEx_GetPSSICLKFreq+0x100>)
3418c36a:	fa22 f303 	lsr.w	r3, r2, r3
3418c36e:	60fb      	str	r3, [r7, #12]
      break;
3418c370:	e003      	b.n	3418c37a <RCCEx_GetPSSICLKFreq+0xf2>
      break;
3418c372:	bf00      	nop
3418c374:	e002      	b.n	3418c37c <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418c376:	bf00      	nop
3418c378:	e000      	b.n	3418c37c <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418c37a:	bf00      	nop
  }

  return pssi_frequency;
3418c37c:	68fb      	ldr	r3, [r7, #12]
}
3418c37e:	4618      	mov	r0, r3
3418c380:	3710      	adds	r7, #16
3418c382:	46bd      	mov	sp, r7
3418c384:	bd80      	pop	{r7, pc}
3418c386:	bf00      	nop
3418c388:	03d09000 	.word	0x03d09000

3418c38c <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
3418c38c:	b580      	push	{r7, lr}
3418c38e:	b082      	sub	sp, #8
3418c390:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c392:	2300      	movs	r3, #0
3418c394:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
3418c396:	f7fa f945 	bl	34186624 <LL_RCC_GetRTCClockSource>
3418c39a:	4603      	mov	r3, r0
3418c39c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418c3a0:	d020      	beq.n	3418c3e4 <RCCEx_GetRTCCLKFreq+0x58>
3418c3a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418c3a6:	d830      	bhi.n	3418c40a <RCCEx_GetRTCCLKFreq+0x7e>
3418c3a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418c3ac:	d011      	beq.n	3418c3d2 <RCCEx_GetRTCCLKFreq+0x46>
3418c3ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418c3b2:	d82a      	bhi.n	3418c40a <RCCEx_GetRTCCLKFreq+0x7e>
3418c3b4:	2b00      	cmp	r3, #0
3418c3b6:	d02a      	beq.n	3418c40e <RCCEx_GetRTCCLKFreq+0x82>
3418c3b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418c3bc:	d000      	beq.n	3418c3c0 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c3be:	e024      	b.n	3418c40a <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418c3c0:	f7f9 fd42 	bl	34185e48 <LL_RCC_LSE_IsReady>
3418c3c4:	4603      	mov	r3, r0
3418c3c6:	2b00      	cmp	r3, #0
3418c3c8:	d023      	beq.n	3418c412 <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
3418c3ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418c3ce:	607b      	str	r3, [r7, #4]
      break;
3418c3d0:	e01f      	b.n	3418c412 <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
3418c3d2:	f7f9 fd4b 	bl	34185e6c <LL_RCC_LSI_IsReady>
3418c3d6:	4603      	mov	r3, r0
3418c3d8:	2b00      	cmp	r3, #0
3418c3da:	d01c      	beq.n	3418c416 <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
3418c3dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418c3e0:	607b      	str	r3, [r7, #4]
      break;
3418c3e2:	e018      	b.n	3418c416 <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418c3e4:	f7f9 fcde 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418c3e8:	4603      	mov	r3, r0
3418c3ea:	2b00      	cmp	r3, #0
3418c3ec:	d015      	beq.n	3418c41a <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
3418c3ee:	4b0e      	ldr	r3, [pc, #56]	@ (3418c428 <RCCEx_GetRTCCLKFreq+0x9c>)
3418c3f0:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418c3f4:	0b1b      	lsrs	r3, r3, #12
3418c3f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418c3fa:	3301      	adds	r3, #1
3418c3fc:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
3418c3fe:	4a0b      	ldr	r2, [pc, #44]	@ (3418c42c <RCCEx_GetRTCCLKFreq+0xa0>)
3418c400:	683b      	ldr	r3, [r7, #0]
3418c402:	fbb2 f3f3 	udiv	r3, r2, r3
3418c406:	607b      	str	r3, [r7, #4]
      break;
3418c408:	e007      	b.n	3418c41a <RCCEx_GetRTCCLKFreq+0x8e>
      break;
3418c40a:	bf00      	nop
3418c40c:	e006      	b.n	3418c41c <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418c40e:	bf00      	nop
3418c410:	e004      	b.n	3418c41c <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418c412:	bf00      	nop
3418c414:	e002      	b.n	3418c41c <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418c416:	bf00      	nop
3418c418:	e000      	b.n	3418c41c <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418c41a:	bf00      	nop
  }

  return rtc_frequency;
3418c41c:	687b      	ldr	r3, [r7, #4]
}
3418c41e:	4618      	mov	r0, r3
3418c420:	3708      	adds	r7, #8
3418c422:	46bd      	mov	sp, r7
3418c424:	bd80      	pop	{r7, pc}
3418c426:	bf00      	nop
3418c428:	56028000 	.word	0x56028000
3418c42c:	016e3600 	.word	0x016e3600

3418c430 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
3418c430:	b580      	push	{r7, lr}
3418c432:	b084      	sub	sp, #16
3418c434:	af00      	add	r7, sp, #0
3418c436:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c438:	2300      	movs	r3, #0
3418c43a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
3418c43c:	6878      	ldr	r0, [r7, #4]
3418c43e:	f7fa f875 	bl	3418652c <LL_RCC_GetSAIClockSource>
3418c442:	4603      	mov	r3, r0
3418c444:	4a9a      	ldr	r2, [pc, #616]	@ (3418c6b0 <RCCEx_GetSAICLKFreq+0x280>)
3418c446:	4293      	cmp	r3, r2
3418c448:	f000 811f 	beq.w	3418c68a <RCCEx_GetSAICLKFreq+0x25a>
3418c44c:	4a98      	ldr	r2, [pc, #608]	@ (3418c6b0 <RCCEx_GetSAICLKFreq+0x280>)
3418c44e:	4293      	cmp	r3, r2
3418c450:	f200 8120 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c454:	4a97      	ldr	r2, [pc, #604]	@ (3418c6b4 <RCCEx_GetSAICLKFreq+0x284>)
3418c456:	4293      	cmp	r3, r2
3418c458:	f000 8117 	beq.w	3418c68a <RCCEx_GetSAICLKFreq+0x25a>
3418c45c:	4a95      	ldr	r2, [pc, #596]	@ (3418c6b4 <RCCEx_GetSAICLKFreq+0x284>)
3418c45e:	4293      	cmp	r3, r2
3418c460:	f200 8118 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c464:	4a94      	ldr	r2, [pc, #592]	@ (3418c6b8 <RCCEx_GetSAICLKFreq+0x288>)
3418c466:	4293      	cmp	r3, r2
3418c468:	f000 810c 	beq.w	3418c684 <RCCEx_GetSAICLKFreq+0x254>
3418c46c:	4a92      	ldr	r2, [pc, #584]	@ (3418c6b8 <RCCEx_GetSAICLKFreq+0x288>)
3418c46e:	4293      	cmp	r3, r2
3418c470:	f200 8110 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c474:	4a91      	ldr	r2, [pc, #580]	@ (3418c6bc <RCCEx_GetSAICLKFreq+0x28c>)
3418c476:	4293      	cmp	r3, r2
3418c478:	f000 8104 	beq.w	3418c684 <RCCEx_GetSAICLKFreq+0x254>
3418c47c:	4a8f      	ldr	r2, [pc, #572]	@ (3418c6bc <RCCEx_GetSAICLKFreq+0x28c>)
3418c47e:	4293      	cmp	r3, r2
3418c480:	f200 8108 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c484:	4a8e      	ldr	r2, [pc, #568]	@ (3418c6c0 <RCCEx_GetSAICLKFreq+0x290>)
3418c486:	4293      	cmp	r3, r2
3418c488:	f000 80e6 	beq.w	3418c658 <RCCEx_GetSAICLKFreq+0x228>
3418c48c:	4a8c      	ldr	r2, [pc, #560]	@ (3418c6c0 <RCCEx_GetSAICLKFreq+0x290>)
3418c48e:	4293      	cmp	r3, r2
3418c490:	f200 8100 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c494:	4a8b      	ldr	r2, [pc, #556]	@ (3418c6c4 <RCCEx_GetSAICLKFreq+0x294>)
3418c496:	4293      	cmp	r3, r2
3418c498:	f000 80de 	beq.w	3418c658 <RCCEx_GetSAICLKFreq+0x228>
3418c49c:	4a89      	ldr	r2, [pc, #548]	@ (3418c6c4 <RCCEx_GetSAICLKFreq+0x294>)
3418c49e:	4293      	cmp	r3, r2
3418c4a0:	f200 80f8 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4a4:	4a88      	ldr	r2, [pc, #544]	@ (3418c6c8 <RCCEx_GetSAICLKFreq+0x298>)
3418c4a6:	4293      	cmp	r3, r2
3418c4a8:	f000 80e4 	beq.w	3418c674 <RCCEx_GetSAICLKFreq+0x244>
3418c4ac:	4a86      	ldr	r2, [pc, #536]	@ (3418c6c8 <RCCEx_GetSAICLKFreq+0x298>)
3418c4ae:	4293      	cmp	r3, r2
3418c4b0:	f200 80f0 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4b4:	4a85      	ldr	r2, [pc, #532]	@ (3418c6cc <RCCEx_GetSAICLKFreq+0x29c>)
3418c4b6:	4293      	cmp	r3, r2
3418c4b8:	f000 80dc 	beq.w	3418c674 <RCCEx_GetSAICLKFreq+0x244>
3418c4bc:	4a83      	ldr	r2, [pc, #524]	@ (3418c6cc <RCCEx_GetSAICLKFreq+0x29c>)
3418c4be:	4293      	cmp	r3, r2
3418c4c0:	f200 80e8 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4c4:	4a82      	ldr	r2, [pc, #520]	@ (3418c6d0 <RCCEx_GetSAICLKFreq+0x2a0>)
3418c4c6:	4293      	cmp	r3, r2
3418c4c8:	f000 8083 	beq.w	3418c5d2 <RCCEx_GetSAICLKFreq+0x1a2>
3418c4cc:	4a80      	ldr	r2, [pc, #512]	@ (3418c6d0 <RCCEx_GetSAICLKFreq+0x2a0>)
3418c4ce:	4293      	cmp	r3, r2
3418c4d0:	f200 80e0 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4d4:	4a7f      	ldr	r2, [pc, #508]	@ (3418c6d4 <RCCEx_GetSAICLKFreq+0x2a4>)
3418c4d6:	4293      	cmp	r3, r2
3418c4d8:	d07b      	beq.n	3418c5d2 <RCCEx_GetSAICLKFreq+0x1a2>
3418c4da:	4a7e      	ldr	r2, [pc, #504]	@ (3418c6d4 <RCCEx_GetSAICLKFreq+0x2a4>)
3418c4dc:	4293      	cmp	r3, r2
3418c4de:	f200 80d9 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4e2:	4a7d      	ldr	r2, [pc, #500]	@ (3418c6d8 <RCCEx_GetSAICLKFreq+0x2a8>)
3418c4e4:	4293      	cmp	r3, r2
3418c4e6:	d030      	beq.n	3418c54a <RCCEx_GetSAICLKFreq+0x11a>
3418c4e8:	4a7b      	ldr	r2, [pc, #492]	@ (3418c6d8 <RCCEx_GetSAICLKFreq+0x2a8>)
3418c4ea:	4293      	cmp	r3, r2
3418c4ec:	f200 80d2 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4f0:	4a7a      	ldr	r2, [pc, #488]	@ (3418c6dc <RCCEx_GetSAICLKFreq+0x2ac>)
3418c4f2:	4293      	cmp	r3, r2
3418c4f4:	d029      	beq.n	3418c54a <RCCEx_GetSAICLKFreq+0x11a>
3418c4f6:	4a79      	ldr	r2, [pc, #484]	@ (3418c6dc <RCCEx_GetSAICLKFreq+0x2ac>)
3418c4f8:	4293      	cmp	r3, r2
3418c4fa:	f200 80cb 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c4fe:	4a78      	ldr	r2, [pc, #480]	@ (3418c6e0 <RCCEx_GetSAICLKFreq+0x2b0>)
3418c500:	4293      	cmp	r3, r2
3418c502:	d01d      	beq.n	3418c540 <RCCEx_GetSAICLKFreq+0x110>
3418c504:	4a76      	ldr	r2, [pc, #472]	@ (3418c6e0 <RCCEx_GetSAICLKFreq+0x2b0>)
3418c506:	4293      	cmp	r3, r2
3418c508:	f200 80c4 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c50c:	4a75      	ldr	r2, [pc, #468]	@ (3418c6e4 <RCCEx_GetSAICLKFreq+0x2b4>)
3418c50e:	4293      	cmp	r3, r2
3418c510:	d016      	beq.n	3418c540 <RCCEx_GetSAICLKFreq+0x110>
3418c512:	4a74      	ldr	r2, [pc, #464]	@ (3418c6e4 <RCCEx_GetSAICLKFreq+0x2b4>)
3418c514:	4293      	cmp	r3, r2
3418c516:	f200 80bd 	bhi.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
3418c51a:	4a73      	ldr	r2, [pc, #460]	@ (3418c6e8 <RCCEx_GetSAICLKFreq+0x2b8>)
3418c51c:	4293      	cmp	r3, r2
3418c51e:	d003      	beq.n	3418c528 <RCCEx_GetSAICLKFreq+0xf8>
3418c520:	4a72      	ldr	r2, [pc, #456]	@ (3418c6ec <RCCEx_GetSAICLKFreq+0x2bc>)
3418c522:	4293      	cmp	r3, r2
3418c524:	f040 80b6 	bne.w	3418c694 <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c528:	f7f9 f83a 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c52c:	4603      	mov	r3, r0
3418c52e:	4618      	mov	r0, r3
3418c530:	f7fd ffda 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418c534:	4603      	mov	r3, r0
3418c536:	4618      	mov	r0, r3
3418c538:	f7fd fff7 	bl	3418a52a <RCCEx_GetPCLK2Freq>
3418c53c:	60f8      	str	r0, [r7, #12]
      break;
3418c53e:	e0b2      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c540:	2007      	movs	r0, #7
3418c542:	f7fe fabd 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418c546:	60f8      	str	r0, [r7, #12]
      break;
3418c548:	e0ad      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418c54a:	f7fa fbe1 	bl	34186d10 <LL_RCC_IC7_IsEnabled>
3418c54e:	4603      	mov	r3, r0
3418c550:	2b00      	cmp	r3, #0
3418c552:	f000 80a1 	beq.w	3418c698 <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418c556:	f7fa fbfd 	bl	34186d54 <LL_RCC_IC7_GetDivider>
3418c55a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418c55c:	f7fa fbec 	bl	34186d38 <LL_RCC_IC7_GetSource>
3418c560:	4603      	mov	r3, r0
3418c562:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c566:	d029      	beq.n	3418c5bc <RCCEx_GetSAICLKFreq+0x18c>
3418c568:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c56c:	d82f      	bhi.n	3418c5ce <RCCEx_GetSAICLKFreq+0x19e>
3418c56e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c572:	d01a      	beq.n	3418c5aa <RCCEx_GetSAICLKFreq+0x17a>
3418c574:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c578:	d829      	bhi.n	3418c5ce <RCCEx_GetSAICLKFreq+0x19e>
3418c57a:	2b00      	cmp	r3, #0
3418c57c:	d003      	beq.n	3418c586 <RCCEx_GetSAICLKFreq+0x156>
3418c57e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c582:	d009      	beq.n	3418c598 <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c584:	e023      	b.n	3418c5ce <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c586:	f7fd fe97 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c58a:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c58c:	68fa      	ldr	r2, [r7, #12]
3418c58e:	68bb      	ldr	r3, [r7, #8]
3418c590:	fbb2 f3f3 	udiv	r3, r2, r3
3418c594:	60fb      	str	r3, [r7, #12]
            break;
3418c596:	e01b      	b.n	3418c5d0 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c598:	f7fd fed4 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c59c:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c59e:	68fa      	ldr	r2, [r7, #12]
3418c5a0:	68bb      	ldr	r3, [r7, #8]
3418c5a2:	fbb2 f3f3 	udiv	r3, r2, r3
3418c5a6:	60fb      	str	r3, [r7, #12]
            break;
3418c5a8:	e012      	b.n	3418c5d0 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c5aa:	f7fd ff11 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c5ae:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c5b0:	68fa      	ldr	r2, [r7, #12]
3418c5b2:	68bb      	ldr	r3, [r7, #8]
3418c5b4:	fbb2 f3f3 	udiv	r3, r2, r3
3418c5b8:	60fb      	str	r3, [r7, #12]
            break;
3418c5ba:	e009      	b.n	3418c5d0 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c5bc:	f7fd ff4e 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c5c0:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c5c2:	68fa      	ldr	r2, [r7, #12]
3418c5c4:	68bb      	ldr	r3, [r7, #8]
3418c5c6:	fbb2 f3f3 	udiv	r3, r2, r3
3418c5ca:	60fb      	str	r3, [r7, #12]
            break;
3418c5cc:	e000      	b.n	3418c5d0 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
3418c5ce:	bf00      	nop
        }
      }
      break;
3418c5d0:	e062      	b.n	3418c698 <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418c5d2:	f7fa fbdd 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418c5d6:	4603      	mov	r3, r0
3418c5d8:	2b00      	cmp	r3, #0
3418c5da:	d05f      	beq.n	3418c69c <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418c5dc:	f7fa fbfa 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418c5e0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418c5e2:	f7fa fbe9 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418c5e6:	4603      	mov	r3, r0
3418c5e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c5ec:	d029      	beq.n	3418c642 <RCCEx_GetSAICLKFreq+0x212>
3418c5ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c5f2:	d82f      	bhi.n	3418c654 <RCCEx_GetSAICLKFreq+0x224>
3418c5f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c5f8:	d01a      	beq.n	3418c630 <RCCEx_GetSAICLKFreq+0x200>
3418c5fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c5fe:	d829      	bhi.n	3418c654 <RCCEx_GetSAICLKFreq+0x224>
3418c600:	2b00      	cmp	r3, #0
3418c602:	d003      	beq.n	3418c60c <RCCEx_GetSAICLKFreq+0x1dc>
3418c604:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c608:	d009      	beq.n	3418c61e <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c60a:	e023      	b.n	3418c654 <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c60c:	f7fd fe54 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c610:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c612:	68fa      	ldr	r2, [r7, #12]
3418c614:	68bb      	ldr	r3, [r7, #8]
3418c616:	fbb2 f3f3 	udiv	r3, r2, r3
3418c61a:	60fb      	str	r3, [r7, #12]
            break;
3418c61c:	e01b      	b.n	3418c656 <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c61e:	f7fd fe91 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c622:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c624:	68fa      	ldr	r2, [r7, #12]
3418c626:	68bb      	ldr	r3, [r7, #8]
3418c628:	fbb2 f3f3 	udiv	r3, r2, r3
3418c62c:	60fb      	str	r3, [r7, #12]
            break;
3418c62e:	e012      	b.n	3418c656 <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c630:	f7fd fece 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c634:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c636:	68fa      	ldr	r2, [r7, #12]
3418c638:	68bb      	ldr	r3, [r7, #8]
3418c63a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c63e:	60fb      	str	r3, [r7, #12]
            break;
3418c640:	e009      	b.n	3418c656 <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c642:	f7fd ff0b 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c646:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418c648:	68fa      	ldr	r2, [r7, #12]
3418c64a:	68bb      	ldr	r3, [r7, #8]
3418c64c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c650:	60fb      	str	r3, [r7, #12]
            break;
3418c652:	e000      	b.n	3418c656 <RCCEx_GetSAICLKFreq+0x226>
            break;
3418c654:	bf00      	nop
        }
      }
      break;
3418c656:	e021      	b.n	3418c69c <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418c658:	f7f9 fbb6 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418c65c:	4603      	mov	r3, r0
3418c65e:	2b00      	cmp	r3, #0
3418c660:	d01e      	beq.n	3418c6a0 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c662:	f7f9 fbc3 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418c666:	4603      	mov	r3, r0
3418c668:	09db      	lsrs	r3, r3, #7
3418c66a:	4a21      	ldr	r2, [pc, #132]	@ (3418c6f0 <RCCEx_GetSAICLKFreq+0x2c0>)
3418c66c:	fa22 f303 	lsr.w	r3, r2, r3
3418c670:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c672:	e015      	b.n	3418c6a0 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418c674:	f7f9 fbc8 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418c678:	4603      	mov	r3, r0
3418c67a:	2b00      	cmp	r3, #0
3418c67c:	d012      	beq.n	3418c6a4 <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
3418c67e:	4b1d      	ldr	r3, [pc, #116]	@ (3418c6f4 <RCCEx_GetSAICLKFreq+0x2c4>)
3418c680:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c682:	e00f      	b.n	3418c6a4 <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
3418c684:	4b1c      	ldr	r3, [pc, #112]	@ (3418c6f8 <RCCEx_GetSAICLKFreq+0x2c8>)
3418c686:	60fb      	str	r3, [r7, #12]
      break;
3418c688:	e00d      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3418c68a:	2007      	movs	r0, #7
3418c68c:	f000 f920 	bl	3418c8d0 <RCCEx_GetSPDIFRXCLKFreq>
3418c690:	60f8      	str	r0, [r7, #12]
      break;
3418c692:	e008      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
3418c694:	bf00      	nop
3418c696:	e006      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>
      break;
3418c698:	bf00      	nop
3418c69a:	e004      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>
      break;
3418c69c:	bf00      	nop
3418c69e:	e002      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>
      break;
3418c6a0:	bf00      	nop
3418c6a2:	e000      	b.n	3418c6a6 <RCCEx_GetSAICLKFreq+0x276>
      break;
3418c6a4:	bf00      	nop
  }

  return sai_frequency;
3418c6a6:	68fb      	ldr	r3, [r7, #12]
}
3418c6a8:	4618      	mov	r0, r3
3418c6aa:	3710      	adds	r7, #16
3418c6ac:	46bd      	mov	sp, r7
3418c6ae:	bd80      	pop	{r7, pc}
3418c6b0:	07071818 	.word	0x07071818
3418c6b4:	07071418 	.word	0x07071418
3418c6b8:	07061818 	.word	0x07061818
3418c6bc:	07061418 	.word	0x07061418
3418c6c0:	07051818 	.word	0x07051818
3418c6c4:	07051418 	.word	0x07051418
3418c6c8:	07041818 	.word	0x07041818
3418c6cc:	07041418 	.word	0x07041418
3418c6d0:	07031818 	.word	0x07031818
3418c6d4:	07031418 	.word	0x07031418
3418c6d8:	07021818 	.word	0x07021818
3418c6dc:	07021418 	.word	0x07021418
3418c6e0:	07011818 	.word	0x07011818
3418c6e4:	07011418 	.word	0x07011418
3418c6e8:	07001418 	.word	0x07001418
3418c6ec:	07001818 	.word	0x07001818
3418c6f0:	03d09000 	.word	0x03d09000
3418c6f4:	003d0900 	.word	0x003d0900
3418c6f8:	00bb8000 	.word	0x00bb8000

3418c6fc <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
3418c6fc:	b580      	push	{r7, lr}
3418c6fe:	b084      	sub	sp, #16
3418c700:	af00      	add	r7, sp, #0
3418c702:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c704:	2300      	movs	r3, #0
3418c706:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
3418c708:	6878      	ldr	r0, [r7, #4]
3418c70a:	f7f9 ff1b 	bl	34186544 <LL_RCC_GetSDMMCClockSource>
3418c70e:	4603      	mov	r3, r0
3418c710:	4a67      	ldr	r2, [pc, #412]	@ (3418c8b0 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418c712:	4293      	cmp	r3, r2
3418c714:	d07e      	beq.n	3418c814 <RCCEx_GetSDMMCCLKFreq+0x118>
3418c716:	4a66      	ldr	r2, [pc, #408]	@ (3418c8b0 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418c718:	4293      	cmp	r3, r2
3418c71a:	f200 80be 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c71e:	4a65      	ldr	r2, [pc, #404]	@ (3418c8b4 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418c720:	4293      	cmp	r3, r2
3418c722:	d077      	beq.n	3418c814 <RCCEx_GetSDMMCCLKFreq+0x118>
3418c724:	4a63      	ldr	r2, [pc, #396]	@ (3418c8b4 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418c726:	4293      	cmp	r3, r2
3418c728:	f200 80b7 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c72c:	4a62      	ldr	r2, [pc, #392]	@ (3418c8b8 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418c72e:	4293      	cmp	r3, r2
3418c730:	d02c      	beq.n	3418c78c <RCCEx_GetSDMMCCLKFreq+0x90>
3418c732:	4a61      	ldr	r2, [pc, #388]	@ (3418c8b8 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418c734:	4293      	cmp	r3, r2
3418c736:	f200 80b0 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c73a:	4a60      	ldr	r2, [pc, #384]	@ (3418c8bc <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418c73c:	4293      	cmp	r3, r2
3418c73e:	d025      	beq.n	3418c78c <RCCEx_GetSDMMCCLKFreq+0x90>
3418c740:	4a5e      	ldr	r2, [pc, #376]	@ (3418c8bc <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418c742:	4293      	cmp	r3, r2
3418c744:	f200 80a9 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c748:	4a5d      	ldr	r2, [pc, #372]	@ (3418c8c0 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418c74a:	4293      	cmp	r3, r2
3418c74c:	d019      	beq.n	3418c782 <RCCEx_GetSDMMCCLKFreq+0x86>
3418c74e:	4a5c      	ldr	r2, [pc, #368]	@ (3418c8c0 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418c750:	4293      	cmp	r3, r2
3418c752:	f200 80a2 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c756:	4a5b      	ldr	r2, [pc, #364]	@ (3418c8c4 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418c758:	4293      	cmp	r3, r2
3418c75a:	d012      	beq.n	3418c782 <RCCEx_GetSDMMCCLKFreq+0x86>
3418c75c:	4a59      	ldr	r2, [pc, #356]	@ (3418c8c4 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418c75e:	4293      	cmp	r3, r2
3418c760:	f200 809b 	bhi.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
3418c764:	4a58      	ldr	r2, [pc, #352]	@ (3418c8c8 <RCCEx_GetSDMMCCLKFreq+0x1cc>)
3418c766:	4293      	cmp	r3, r2
3418c768:	d003      	beq.n	3418c772 <RCCEx_GetSDMMCCLKFreq+0x76>
3418c76a:	4a58      	ldr	r2, [pc, #352]	@ (3418c8cc <RCCEx_GetSDMMCCLKFreq+0x1d0>)
3418c76c:	4293      	cmp	r3, r2
3418c76e:	f040 8094 	bne.w	3418c89a <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c772:	f7f8 ff15 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c776:	4603      	mov	r3, r0
3418c778:	4618      	mov	r0, r3
3418c77a:	f7fd feb5 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418c77e:	60f8      	str	r0, [r7, #12]
      break;
3418c780:	e090      	b.n	3418c8a4 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c782:	2007      	movs	r0, #7
3418c784:	f7fe f99c 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418c788:	60f8      	str	r0, [r7, #12]
      break;
3418c78a:	e08b      	b.n	3418c8a4 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418c78c:	f7fa fa40 	bl	34186c10 <LL_RCC_IC4_IsEnabled>
3418c790:	4603      	mov	r3, r0
3418c792:	2b00      	cmp	r3, #0
3418c794:	f000 8083 	beq.w	3418c89e <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418c798:	f7fa fa5c 	bl	34186c54 <LL_RCC_IC4_GetDivider>
3418c79c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418c79e:	f7fa fa4b 	bl	34186c38 <LL_RCC_IC4_GetSource>
3418c7a2:	4603      	mov	r3, r0
3418c7a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c7a8:	d029      	beq.n	3418c7fe <RCCEx_GetSDMMCCLKFreq+0x102>
3418c7aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c7ae:	d82f      	bhi.n	3418c810 <RCCEx_GetSDMMCCLKFreq+0x114>
3418c7b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c7b4:	d01a      	beq.n	3418c7ec <RCCEx_GetSDMMCCLKFreq+0xf0>
3418c7b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c7ba:	d829      	bhi.n	3418c810 <RCCEx_GetSDMMCCLKFreq+0x114>
3418c7bc:	2b00      	cmp	r3, #0
3418c7be:	d003      	beq.n	3418c7c8 <RCCEx_GetSDMMCCLKFreq+0xcc>
3418c7c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c7c4:	d009      	beq.n	3418c7da <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c7c6:	e023      	b.n	3418c810 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c7c8:	f7fd fd76 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c7cc:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c7ce:	68fa      	ldr	r2, [r7, #12]
3418c7d0:	68bb      	ldr	r3, [r7, #8]
3418c7d2:	fbb2 f3f3 	udiv	r3, r2, r3
3418c7d6:	60fb      	str	r3, [r7, #12]
            break;
3418c7d8:	e01b      	b.n	3418c812 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c7da:	f7fd fdb3 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c7de:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c7e0:	68fa      	ldr	r2, [r7, #12]
3418c7e2:	68bb      	ldr	r3, [r7, #8]
3418c7e4:	fbb2 f3f3 	udiv	r3, r2, r3
3418c7e8:	60fb      	str	r3, [r7, #12]
            break;
3418c7ea:	e012      	b.n	3418c812 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c7ec:	f7fd fdf0 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c7f0:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c7f2:	68fa      	ldr	r2, [r7, #12]
3418c7f4:	68bb      	ldr	r3, [r7, #8]
3418c7f6:	fbb2 f3f3 	udiv	r3, r2, r3
3418c7fa:	60fb      	str	r3, [r7, #12]
            break;
3418c7fc:	e009      	b.n	3418c812 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c7fe:	f7fd fe2d 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c802:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c804:	68fa      	ldr	r2, [r7, #12]
3418c806:	68bb      	ldr	r3, [r7, #8]
3418c808:	fbb2 f3f3 	udiv	r3, r2, r3
3418c80c:	60fb      	str	r3, [r7, #12]
            break;
3418c80e:	e000      	b.n	3418c812 <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
3418c810:	bf00      	nop
        }
      }
      break;
3418c812:	e044      	b.n	3418c89e <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
3418c814:	f7fa fa3c 	bl	34186c90 <LL_RCC_IC5_IsEnabled>
3418c818:	4603      	mov	r3, r0
3418c81a:	2b00      	cmp	r3, #0
3418c81c:	d041      	beq.n	3418c8a2 <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
3418c81e:	f7fa fa59 	bl	34186cd4 <LL_RCC_IC5_GetDivider>
3418c822:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
3418c824:	f7fa fa48 	bl	34186cb8 <LL_RCC_IC5_GetSource>
3418c828:	4603      	mov	r3, r0
3418c82a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c82e:	d029      	beq.n	3418c884 <RCCEx_GetSDMMCCLKFreq+0x188>
3418c830:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c834:	d82f      	bhi.n	3418c896 <RCCEx_GetSDMMCCLKFreq+0x19a>
3418c836:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c83a:	d01a      	beq.n	3418c872 <RCCEx_GetSDMMCCLKFreq+0x176>
3418c83c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c840:	d829      	bhi.n	3418c896 <RCCEx_GetSDMMCCLKFreq+0x19a>
3418c842:	2b00      	cmp	r3, #0
3418c844:	d003      	beq.n	3418c84e <RCCEx_GetSDMMCCLKFreq+0x152>
3418c846:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c84a:	d009      	beq.n	3418c860 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c84c:	e023      	b.n	3418c896 <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c84e:	f7fd fd33 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c852:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c854:	68fa      	ldr	r2, [r7, #12]
3418c856:	68bb      	ldr	r3, [r7, #8]
3418c858:	fbb2 f3f3 	udiv	r3, r2, r3
3418c85c:	60fb      	str	r3, [r7, #12]
            break;
3418c85e:	e01b      	b.n	3418c898 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c860:	f7fd fd70 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c864:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c866:	68fa      	ldr	r2, [r7, #12]
3418c868:	68bb      	ldr	r3, [r7, #8]
3418c86a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c86e:	60fb      	str	r3, [r7, #12]
            break;
3418c870:	e012      	b.n	3418c898 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c872:	f7fd fdad 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c876:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c878:	68fa      	ldr	r2, [r7, #12]
3418c87a:	68bb      	ldr	r3, [r7, #8]
3418c87c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c880:	60fb      	str	r3, [r7, #12]
            break;
3418c882:	e009      	b.n	3418c898 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c884:	f7fd fdea 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c888:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418c88a:	68fa      	ldr	r2, [r7, #12]
3418c88c:	68bb      	ldr	r3, [r7, #8]
3418c88e:	fbb2 f3f3 	udiv	r3, r2, r3
3418c892:	60fb      	str	r3, [r7, #12]
            break;
3418c894:	e000      	b.n	3418c898 <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
3418c896:	bf00      	nop
        }
      }
      break;
3418c898:	e003      	b.n	3418c8a2 <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
3418c89a:	bf00      	nop
3418c89c:	e002      	b.n	3418c8a4 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418c89e:	bf00      	nop
3418c8a0:	e000      	b.n	3418c8a4 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418c8a2:	bf00      	nop
  }

  return sdmmc_frequency;
3418c8a4:	68fb      	ldr	r3, [r7, #12]
}
3418c8a6:	4618      	mov	r0, r3
3418c8a8:	3710      	adds	r7, #16
3418c8aa:	46bd      	mov	sp, r7
3418c8ac:	bd80      	pop	{r7, pc}
3418c8ae:	bf00      	nop
3418c8b0:	0303041c 	.word	0x0303041c
3418c8b4:	0303001c 	.word	0x0303001c
3418c8b8:	0302041c 	.word	0x0302041c
3418c8bc:	0302001c 	.word	0x0302001c
3418c8c0:	0301041c 	.word	0x0301041c
3418c8c4:	0301001c 	.word	0x0301001c
3418c8c8:	0300001c 	.word	0x0300001c
3418c8cc:	0300041c 	.word	0x0300041c

3418c8d0 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
3418c8d0:	b580      	push	{r7, lr}
3418c8d2:	b084      	sub	sp, #16
3418c8d4:	af00      	add	r7, sp, #0
3418c8d6:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c8d8:	2300      	movs	r3, #0
3418c8da:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
3418c8dc:	6878      	ldr	r0, [r7, #4]
3418c8de:	f7f9 fe3d 	bl	3418655c <LL_RCC_GetSPDIFRXClockSource>
3418c8e2:	4603      	mov	r3, r0
3418c8e4:	2b06      	cmp	r3, #6
3418c8e6:	f200 80c2 	bhi.w	3418ca6e <RCCEx_GetSPDIFRXCLKFreq+0x19e>
3418c8ea:	a201      	add	r2, pc, #4	@ (adr r2, 3418c8f0 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
3418c8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c8f0:	3418c90d 	.word	0x3418c90d
3418c8f4:	3418c925 	.word	0x3418c925
3418c8f8:	3418c92f 	.word	0x3418c92f
3418c8fc:	3418c9b7 	.word	0x3418c9b7
3418c900:	3418ca59 	.word	0x3418ca59
3418c904:	3418ca3d 	.word	0x3418ca3d
3418c908:	3418ca69 	.word	0x3418ca69
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c90c:	f7f8 fe48 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418c910:	4603      	mov	r3, r0
3418c912:	4618      	mov	r0, r3
3418c914:	f7fd fde8 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418c918:	4603      	mov	r3, r0
3418c91a:	4618      	mov	r0, r3
3418c91c:	f7fd fdf5 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418c920:	60f8      	str	r0, [r7, #12]
      break;
3418c922:	e0ad      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c924:	2007      	movs	r0, #7
3418c926:	f7fe f8cb 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418c92a:	60f8      	str	r0, [r7, #12]
      break;
3418c92c:	e0a8      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418c92e:	f7fa f9ef 	bl	34186d10 <LL_RCC_IC7_IsEnabled>
3418c932:	4603      	mov	r3, r0
3418c934:	2b00      	cmp	r3, #0
3418c936:	f000 809c 	beq.w	3418ca72 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418c93a:	f7fa fa0b 	bl	34186d54 <LL_RCC_IC7_GetDivider>
3418c93e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418c940:	f7fa f9fa 	bl	34186d38 <LL_RCC_IC7_GetSource>
3418c944:	4603      	mov	r3, r0
3418c946:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c94a:	d029      	beq.n	3418c9a0 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
3418c94c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c950:	d82f      	bhi.n	3418c9b2 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418c952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c956:	d01a      	beq.n	3418c98e <RCCEx_GetSPDIFRXCLKFreq+0xbe>
3418c958:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c95c:	d829      	bhi.n	3418c9b2 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418c95e:	2b00      	cmp	r3, #0
3418c960:	d003      	beq.n	3418c96a <RCCEx_GetSPDIFRXCLKFreq+0x9a>
3418c962:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c966:	d009      	beq.n	3418c97c <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c968:	e023      	b.n	3418c9b2 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c96a:	f7fd fca5 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c96e:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418c970:	68fa      	ldr	r2, [r7, #12]
3418c972:	68bb      	ldr	r3, [r7, #8]
3418c974:	fbb2 f3f3 	udiv	r3, r2, r3
3418c978:	60fb      	str	r3, [r7, #12]
            break;
3418c97a:	e01b      	b.n	3418c9b4 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c97c:	f7fd fce2 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418c980:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418c982:	68fa      	ldr	r2, [r7, #12]
3418c984:	68bb      	ldr	r3, [r7, #8]
3418c986:	fbb2 f3f3 	udiv	r3, r2, r3
3418c98a:	60fb      	str	r3, [r7, #12]
            break;
3418c98c:	e012      	b.n	3418c9b4 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c98e:	f7fd fd1f 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418c992:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418c994:	68fa      	ldr	r2, [r7, #12]
3418c996:	68bb      	ldr	r3, [r7, #8]
3418c998:	fbb2 f3f3 	udiv	r3, r2, r3
3418c99c:	60fb      	str	r3, [r7, #12]
            break;
3418c99e:	e009      	b.n	3418c9b4 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c9a0:	f7fd fd5c 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418c9a4:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418c9a6:	68fa      	ldr	r2, [r7, #12]
3418c9a8:	68bb      	ldr	r3, [r7, #8]
3418c9aa:	fbb2 f3f3 	udiv	r3, r2, r3
3418c9ae:	60fb      	str	r3, [r7, #12]
            break;
3418c9b0:	e000      	b.n	3418c9b4 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
3418c9b2:	bf00      	nop
        }
      }
      break;
3418c9b4:	e05d      	b.n	3418ca72 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418c9b6:	f7fa f9eb 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418c9ba:	4603      	mov	r3, r0
3418c9bc:	2b00      	cmp	r3, #0
3418c9be:	d05a      	beq.n	3418ca76 <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418c9c0:	f7fa fa08 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418c9c4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418c9c6:	f7fa f9f7 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418c9ca:	4603      	mov	r3, r0
3418c9cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c9d0:	d029      	beq.n	3418ca26 <RCCEx_GetSPDIFRXCLKFreq+0x156>
3418c9d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c9d6:	d82f      	bhi.n	3418ca38 <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418c9d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c9dc:	d01a      	beq.n	3418ca14 <RCCEx_GetSPDIFRXCLKFreq+0x144>
3418c9de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c9e2:	d829      	bhi.n	3418ca38 <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418c9e4:	2b00      	cmp	r3, #0
3418c9e6:	d003      	beq.n	3418c9f0 <RCCEx_GetSPDIFRXCLKFreq+0x120>
3418c9e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c9ec:	d009      	beq.n	3418ca02 <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c9ee:	e023      	b.n	3418ca38 <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c9f0:	f7fd fc62 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418c9f4:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418c9f6:	68fa      	ldr	r2, [r7, #12]
3418c9f8:	68bb      	ldr	r3, [r7, #8]
3418c9fa:	fbb2 f3f3 	udiv	r3, r2, r3
3418c9fe:	60fb      	str	r3, [r7, #12]
            break;
3418ca00:	e01b      	b.n	3418ca3a <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ca02:	f7fd fc9f 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418ca06:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418ca08:	68fa      	ldr	r2, [r7, #12]
3418ca0a:	68bb      	ldr	r3, [r7, #8]
3418ca0c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ca10:	60fb      	str	r3, [r7, #12]
            break;
3418ca12:	e012      	b.n	3418ca3a <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ca14:	f7fd fcdc 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418ca18:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418ca1a:	68fa      	ldr	r2, [r7, #12]
3418ca1c:	68bb      	ldr	r3, [r7, #8]
3418ca1e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ca22:	60fb      	str	r3, [r7, #12]
            break;
3418ca24:	e009      	b.n	3418ca3a <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ca26:	f7fd fd19 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418ca2a:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418ca2c:	68fa      	ldr	r2, [r7, #12]
3418ca2e:	68bb      	ldr	r3, [r7, #8]
3418ca30:	fbb2 f3f3 	udiv	r3, r2, r3
3418ca34:	60fb      	str	r3, [r7, #12]
            break;
3418ca36:	e000      	b.n	3418ca3a <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
3418ca38:	bf00      	nop
        }
      }
      break;
3418ca3a:	e01c      	b.n	3418ca76 <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418ca3c:	f7f9 f9c4 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418ca40:	4603      	mov	r3, r0
3418ca42:	2b00      	cmp	r3, #0
3418ca44:	d019      	beq.n	3418ca7a <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ca46:	f7f9 f9d1 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418ca4a:	4603      	mov	r3, r0
3418ca4c:	09db      	lsrs	r3, r3, #7
3418ca4e:	4a0f      	ldr	r2, [pc, #60]	@ (3418ca8c <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
3418ca50:	fa22 f303 	lsr.w	r3, r2, r3
3418ca54:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ca56:	e010      	b.n	3418ca7a <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418ca58:	f7f9 f9d6 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418ca5c:	4603      	mov	r3, r0
3418ca5e:	2b00      	cmp	r3, #0
3418ca60:	d00d      	beq.n	3418ca7e <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
3418ca62:	4b0b      	ldr	r3, [pc, #44]	@ (3418ca90 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
3418ca64:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ca66:	e00a      	b.n	3418ca7e <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3418ca68:	4b0a      	ldr	r3, [pc, #40]	@ (3418ca94 <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3418ca6a:	60fb      	str	r3, [r7, #12]
      break;
3418ca6c:	e008      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
3418ca6e:	bf00      	nop
3418ca70:	e006      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418ca72:	bf00      	nop
3418ca74:	e004      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418ca76:	bf00      	nop
3418ca78:	e002      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418ca7a:	bf00      	nop
3418ca7c:	e000      	b.n	3418ca80 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418ca7e:	bf00      	nop
  }

  return spdifrx_frequency;
3418ca80:	68fb      	ldr	r3, [r7, #12]
}
3418ca82:	4618      	mov	r0, r3
3418ca84:	3710      	adds	r7, #16
3418ca86:	46bd      	mov	sp, r7
3418ca88:	bd80      	pop	{r7, pc}
3418ca8a:	bf00      	nop
3418ca8c:	03d09000 	.word	0x03d09000
3418ca90:	003d0900 	.word	0x003d0900
3418ca94:	00bb8000 	.word	0x00bb8000

3418ca98 <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3418ca98:	b580      	push	{r7, lr}
3418ca9a:	b084      	sub	sp, #16
3418ca9c:	af00      	add	r7, sp, #0
3418ca9e:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418caa0:	2300      	movs	r3, #0
3418caa2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3418caa4:	6878      	ldr	r0, [r7, #4]
3418caa6:	f7f9 fd6b 	bl	34186580 <LL_RCC_GetSPIClockSource>
3418caaa:	4603      	mov	r3, r0
3418caac:	4aa7      	ldr	r2, [pc, #668]	@ (3418cd4c <RCCEx_GetSPICLKFreq+0x2b4>)
3418caae:	4293      	cmp	r3, r2
3418cab0:	f000 829e 	beq.w	3418cff0 <RCCEx_GetSPICLKFreq+0x558>
3418cab4:	4aa5      	ldr	r2, [pc, #660]	@ (3418cd4c <RCCEx_GetSPICLKFreq+0x2b4>)
3418cab6:	4293      	cmp	r3, r2
3418cab8:	f200 82a5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cabc:	4aa4      	ldr	r2, [pc, #656]	@ (3418cd50 <RCCEx_GetSPICLKFreq+0x2b8>)
3418cabe:	4293      	cmp	r3, r2
3418cac0:	f000 8299 	beq.w	3418cff6 <RCCEx_GetSPICLKFreq+0x55e>
3418cac4:	4aa2      	ldr	r2, [pc, #648]	@ (3418cd50 <RCCEx_GetSPICLKFreq+0x2b8>)
3418cac6:	4293      	cmp	r3, r2
3418cac8:	f200 829d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cacc:	4aa1      	ldr	r2, [pc, #644]	@ (3418cd54 <RCCEx_GetSPICLKFreq+0x2bc>)
3418cace:	4293      	cmp	r3, r2
3418cad0:	f000 8291 	beq.w	3418cff6 <RCCEx_GetSPICLKFreq+0x55e>
3418cad4:	4a9f      	ldr	r2, [pc, #636]	@ (3418cd54 <RCCEx_GetSPICLKFreq+0x2bc>)
3418cad6:	4293      	cmp	r3, r2
3418cad8:	f200 8295 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cadc:	4a9e      	ldr	r2, [pc, #632]	@ (3418cd58 <RCCEx_GetSPICLKFreq+0x2c0>)
3418cade:	4293      	cmp	r3, r2
3418cae0:	f000 8286 	beq.w	3418cff0 <RCCEx_GetSPICLKFreq+0x558>
3418cae4:	4a9c      	ldr	r2, [pc, #624]	@ (3418cd58 <RCCEx_GetSPICLKFreq+0x2c0>)
3418cae6:	4293      	cmp	r3, r2
3418cae8:	f200 828d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418caec:	4a9b      	ldr	r2, [pc, #620]	@ (3418cd5c <RCCEx_GetSPICLKFreq+0x2c4>)
3418caee:	4293      	cmp	r3, r2
3418caf0:	f000 827e 	beq.w	3418cff0 <RCCEx_GetSPICLKFreq+0x558>
3418caf4:	4a99      	ldr	r2, [pc, #612]	@ (3418cd5c <RCCEx_GetSPICLKFreq+0x2c4>)
3418caf6:	4293      	cmp	r3, r2
3418caf8:	f200 8285 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cafc:	4a98      	ldr	r2, [pc, #608]	@ (3418cd60 <RCCEx_GetSPICLKFreq+0x2c8>)
3418cafe:	4293      	cmp	r3, r2
3418cb00:	f000 8276 	beq.w	3418cff0 <RCCEx_GetSPICLKFreq+0x558>
3418cb04:	4a96      	ldr	r2, [pc, #600]	@ (3418cd60 <RCCEx_GetSPICLKFreq+0x2c8>)
3418cb06:	4293      	cmp	r3, r2
3418cb08:	f200 827d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb0c:	4a95      	ldr	r2, [pc, #596]	@ (3418cd64 <RCCEx_GetSPICLKFreq+0x2cc>)
3418cb0e:	4293      	cmp	r3, r2
3418cb10:	f000 8258 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb14:	4a93      	ldr	r2, [pc, #588]	@ (3418cd64 <RCCEx_GetSPICLKFreq+0x2cc>)
3418cb16:	4293      	cmp	r3, r2
3418cb18:	f200 8275 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb1c:	4a92      	ldr	r2, [pc, #584]	@ (3418cd68 <RCCEx_GetSPICLKFreq+0x2d0>)
3418cb1e:	4293      	cmp	r3, r2
3418cb20:	f000 8250 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb24:	4a90      	ldr	r2, [pc, #576]	@ (3418cd68 <RCCEx_GetSPICLKFreq+0x2d0>)
3418cb26:	4293      	cmp	r3, r2
3418cb28:	f200 826d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb2c:	4a8f      	ldr	r2, [pc, #572]	@ (3418cd6c <RCCEx_GetSPICLKFreq+0x2d4>)
3418cb2e:	4293      	cmp	r3, r2
3418cb30:	f000 8248 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb34:	4a8d      	ldr	r2, [pc, #564]	@ (3418cd6c <RCCEx_GetSPICLKFreq+0x2d4>)
3418cb36:	4293      	cmp	r3, r2
3418cb38:	f200 8265 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb3c:	4a8c      	ldr	r2, [pc, #560]	@ (3418cd70 <RCCEx_GetSPICLKFreq+0x2d8>)
3418cb3e:	4293      	cmp	r3, r2
3418cb40:	f000 8240 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb44:	4a8a      	ldr	r2, [pc, #552]	@ (3418cd70 <RCCEx_GetSPICLKFreq+0x2d8>)
3418cb46:	4293      	cmp	r3, r2
3418cb48:	f200 825d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb4c:	4a89      	ldr	r2, [pc, #548]	@ (3418cd74 <RCCEx_GetSPICLKFreq+0x2dc>)
3418cb4e:	4293      	cmp	r3, r2
3418cb50:	f000 8238 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb54:	4a87      	ldr	r2, [pc, #540]	@ (3418cd74 <RCCEx_GetSPICLKFreq+0x2dc>)
3418cb56:	4293      	cmp	r3, r2
3418cb58:	f200 8255 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb5c:	4a86      	ldr	r2, [pc, #536]	@ (3418cd78 <RCCEx_GetSPICLKFreq+0x2e0>)
3418cb5e:	4293      	cmp	r3, r2
3418cb60:	f000 8230 	beq.w	3418cfc4 <RCCEx_GetSPICLKFreq+0x52c>
3418cb64:	4a84      	ldr	r2, [pc, #528]	@ (3418cd78 <RCCEx_GetSPICLKFreq+0x2e0>)
3418cb66:	4293      	cmp	r3, r2
3418cb68:	f200 824d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb6c:	4a83      	ldr	r2, [pc, #524]	@ (3418cd7c <RCCEx_GetSPICLKFreq+0x2e4>)
3418cb6e:	4293      	cmp	r3, r2
3418cb70:	f000 8236 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cb74:	4a81      	ldr	r2, [pc, #516]	@ (3418cd7c <RCCEx_GetSPICLKFreq+0x2e4>)
3418cb76:	4293      	cmp	r3, r2
3418cb78:	f200 8245 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb7c:	4a80      	ldr	r2, [pc, #512]	@ (3418cd80 <RCCEx_GetSPICLKFreq+0x2e8>)
3418cb7e:	4293      	cmp	r3, r2
3418cb80:	f000 822e 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cb84:	4a7e      	ldr	r2, [pc, #504]	@ (3418cd80 <RCCEx_GetSPICLKFreq+0x2e8>)
3418cb86:	4293      	cmp	r3, r2
3418cb88:	f200 823d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb8c:	4a7d      	ldr	r2, [pc, #500]	@ (3418cd84 <RCCEx_GetSPICLKFreq+0x2ec>)
3418cb8e:	4293      	cmp	r3, r2
3418cb90:	f000 8226 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cb94:	4a7b      	ldr	r2, [pc, #492]	@ (3418cd84 <RCCEx_GetSPICLKFreq+0x2ec>)
3418cb96:	4293      	cmp	r3, r2
3418cb98:	f200 8235 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cb9c:	4a7a      	ldr	r2, [pc, #488]	@ (3418cd88 <RCCEx_GetSPICLKFreq+0x2f0>)
3418cb9e:	4293      	cmp	r3, r2
3418cba0:	f000 821e 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cba4:	4a78      	ldr	r2, [pc, #480]	@ (3418cd88 <RCCEx_GetSPICLKFreq+0x2f0>)
3418cba6:	4293      	cmp	r3, r2
3418cba8:	f200 822d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbac:	4a77      	ldr	r2, [pc, #476]	@ (3418cd8c <RCCEx_GetSPICLKFreq+0x2f4>)
3418cbae:	4293      	cmp	r3, r2
3418cbb0:	f000 8216 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cbb4:	4a75      	ldr	r2, [pc, #468]	@ (3418cd8c <RCCEx_GetSPICLKFreq+0x2f4>)
3418cbb6:	4293      	cmp	r3, r2
3418cbb8:	f200 8225 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbbc:	4a74      	ldr	r2, [pc, #464]	@ (3418cd90 <RCCEx_GetSPICLKFreq+0x2f8>)
3418cbbe:	4293      	cmp	r3, r2
3418cbc0:	f000 820e 	beq.w	3418cfe0 <RCCEx_GetSPICLKFreq+0x548>
3418cbc4:	4a72      	ldr	r2, [pc, #456]	@ (3418cd90 <RCCEx_GetSPICLKFreq+0x2f8>)
3418cbc6:	4293      	cmp	r3, r2
3418cbc8:	f200 821d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbcc:	4a71      	ldr	r2, [pc, #452]	@ (3418cd94 <RCCEx_GetSPICLKFreq+0x2fc>)
3418cbce:	4293      	cmp	r3, r2
3418cbd0:	f000 8171 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cbd4:	4a6f      	ldr	r2, [pc, #444]	@ (3418cd94 <RCCEx_GetSPICLKFreq+0x2fc>)
3418cbd6:	4293      	cmp	r3, r2
3418cbd8:	f200 8215 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbdc:	4a6e      	ldr	r2, [pc, #440]	@ (3418cd98 <RCCEx_GetSPICLKFreq+0x300>)
3418cbde:	4293      	cmp	r3, r2
3418cbe0:	f000 81ad 	beq.w	3418cf3e <RCCEx_GetSPICLKFreq+0x4a6>
3418cbe4:	4a6c      	ldr	r2, [pc, #432]	@ (3418cd98 <RCCEx_GetSPICLKFreq+0x300>)
3418cbe6:	4293      	cmp	r3, r2
3418cbe8:	f200 820d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbec:	4a6b      	ldr	r2, [pc, #428]	@ (3418cd9c <RCCEx_GetSPICLKFreq+0x304>)
3418cbee:	4293      	cmp	r3, r2
3418cbf0:	f000 81a5 	beq.w	3418cf3e <RCCEx_GetSPICLKFreq+0x4a6>
3418cbf4:	4a69      	ldr	r2, [pc, #420]	@ (3418cd9c <RCCEx_GetSPICLKFreq+0x304>)
3418cbf6:	4293      	cmp	r3, r2
3418cbf8:	f200 8205 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cbfc:	4a68      	ldr	r2, [pc, #416]	@ (3418cda0 <RCCEx_GetSPICLKFreq+0x308>)
3418cbfe:	4293      	cmp	r3, r2
3418cc00:	f000 8159 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cc04:	4a66      	ldr	r2, [pc, #408]	@ (3418cda0 <RCCEx_GetSPICLKFreq+0x308>)
3418cc06:	4293      	cmp	r3, r2
3418cc08:	f200 81fd 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc0c:	4a65      	ldr	r2, [pc, #404]	@ (3418cda4 <RCCEx_GetSPICLKFreq+0x30c>)
3418cc0e:	4293      	cmp	r3, r2
3418cc10:	f000 8151 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cc14:	4a63      	ldr	r2, [pc, #396]	@ (3418cda4 <RCCEx_GetSPICLKFreq+0x30c>)
3418cc16:	4293      	cmp	r3, r2
3418cc18:	f200 81f5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc1c:	4a62      	ldr	r2, [pc, #392]	@ (3418cda8 <RCCEx_GetSPICLKFreq+0x310>)
3418cc1e:	4293      	cmp	r3, r2
3418cc20:	f000 8149 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cc24:	4a60      	ldr	r2, [pc, #384]	@ (3418cda8 <RCCEx_GetSPICLKFreq+0x310>)
3418cc26:	4293      	cmp	r3, r2
3418cc28:	f200 81ed 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc2c:	4a5f      	ldr	r2, [pc, #380]	@ (3418cdac <RCCEx_GetSPICLKFreq+0x314>)
3418cc2e:	4293      	cmp	r3, r2
3418cc30:	f000 80fd 	beq.w	3418ce2e <RCCEx_GetSPICLKFreq+0x396>
3418cc34:	4a5d      	ldr	r2, [pc, #372]	@ (3418cdac <RCCEx_GetSPICLKFreq+0x314>)
3418cc36:	4293      	cmp	r3, r2
3418cc38:	f200 81e5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc3c:	4a5c      	ldr	r2, [pc, #368]	@ (3418cdb0 <RCCEx_GetSPICLKFreq+0x318>)
3418cc3e:	4293      	cmp	r3, r2
3418cc40:	f000 8139 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cc44:	4a5a      	ldr	r2, [pc, #360]	@ (3418cdb0 <RCCEx_GetSPICLKFreq+0x318>)
3418cc46:	4293      	cmp	r3, r2
3418cc48:	f200 81dd 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc4c:	4a59      	ldr	r2, [pc, #356]	@ (3418cdb4 <RCCEx_GetSPICLKFreq+0x31c>)
3418cc4e:	4293      	cmp	r3, r2
3418cc50:	f000 8131 	beq.w	3418ceb6 <RCCEx_GetSPICLKFreq+0x41e>
3418cc54:	4a57      	ldr	r2, [pc, #348]	@ (3418cdb4 <RCCEx_GetSPICLKFreq+0x31c>)
3418cc56:	4293      	cmp	r3, r2
3418cc58:	f200 81d5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc5c:	4a56      	ldr	r2, [pc, #344]	@ (3418cdb8 <RCCEx_GetSPICLKFreq+0x320>)
3418cc5e:	4293      	cmp	r3, r2
3418cc60:	f000 80e5 	beq.w	3418ce2e <RCCEx_GetSPICLKFreq+0x396>
3418cc64:	4a54      	ldr	r2, [pc, #336]	@ (3418cdb8 <RCCEx_GetSPICLKFreq+0x320>)
3418cc66:	4293      	cmp	r3, r2
3418cc68:	f200 81cd 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc6c:	4a53      	ldr	r2, [pc, #332]	@ (3418cdbc <RCCEx_GetSPICLKFreq+0x324>)
3418cc6e:	4293      	cmp	r3, r2
3418cc70:	f000 80dd 	beq.w	3418ce2e <RCCEx_GetSPICLKFreq+0x396>
3418cc74:	4a51      	ldr	r2, [pc, #324]	@ (3418cdbc <RCCEx_GetSPICLKFreq+0x324>)
3418cc76:	4293      	cmp	r3, r2
3418cc78:	f200 81c5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc7c:	4a50      	ldr	r2, [pc, #320]	@ (3418cdc0 <RCCEx_GetSPICLKFreq+0x328>)
3418cc7e:	4293      	cmp	r3, r2
3418cc80:	f000 80d5 	beq.w	3418ce2e <RCCEx_GetSPICLKFreq+0x396>
3418cc84:	4a4e      	ldr	r2, [pc, #312]	@ (3418cdc0 <RCCEx_GetSPICLKFreq+0x328>)
3418cc86:	4293      	cmp	r3, r2
3418cc88:	f200 81bd 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc8c:	4a4d      	ldr	r2, [pc, #308]	@ (3418cdc4 <RCCEx_GetSPICLKFreq+0x32c>)
3418cc8e:	4293      	cmp	r3, r2
3418cc90:	f000 80c8 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418cc94:	4a4b      	ldr	r2, [pc, #300]	@ (3418cdc4 <RCCEx_GetSPICLKFreq+0x32c>)
3418cc96:	4293      	cmp	r3, r2
3418cc98:	f200 81b5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cc9c:	4a4a      	ldr	r2, [pc, #296]	@ (3418cdc8 <RCCEx_GetSPICLKFreq+0x330>)
3418cc9e:	4293      	cmp	r3, r2
3418cca0:	f000 80c0 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418cca4:	4a48      	ldr	r2, [pc, #288]	@ (3418cdc8 <RCCEx_GetSPICLKFreq+0x330>)
3418cca6:	4293      	cmp	r3, r2
3418cca8:	f200 81ad 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418ccac:	4a47      	ldr	r2, [pc, #284]	@ (3418cdcc <RCCEx_GetSPICLKFreq+0x334>)
3418ccae:	4293      	cmp	r3, r2
3418ccb0:	f000 80b8 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418ccb4:	4a45      	ldr	r2, [pc, #276]	@ (3418cdcc <RCCEx_GetSPICLKFreq+0x334>)
3418ccb6:	4293      	cmp	r3, r2
3418ccb8:	f200 81a5 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418ccbc:	4a44      	ldr	r2, [pc, #272]	@ (3418cdd0 <RCCEx_GetSPICLKFreq+0x338>)
3418ccbe:	4293      	cmp	r3, r2
3418ccc0:	f000 80b0 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418ccc4:	4a42      	ldr	r2, [pc, #264]	@ (3418cdd0 <RCCEx_GetSPICLKFreq+0x338>)
3418ccc6:	4293      	cmp	r3, r2
3418ccc8:	f200 819d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cccc:	4a41      	ldr	r2, [pc, #260]	@ (3418cdd4 <RCCEx_GetSPICLKFreq+0x33c>)
3418ccce:	4293      	cmp	r3, r2
3418ccd0:	f000 80a8 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418ccd4:	4a3f      	ldr	r2, [pc, #252]	@ (3418cdd4 <RCCEx_GetSPICLKFreq+0x33c>)
3418ccd6:	4293      	cmp	r3, r2
3418ccd8:	f200 8195 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418ccdc:	4a3e      	ldr	r2, [pc, #248]	@ (3418cdd8 <RCCEx_GetSPICLKFreq+0x340>)
3418ccde:	4293      	cmp	r3, r2
3418cce0:	f000 80a0 	beq.w	3418ce24 <RCCEx_GetSPICLKFreq+0x38c>
3418cce4:	4a3c      	ldr	r2, [pc, #240]	@ (3418cdd8 <RCCEx_GetSPICLKFreq+0x340>)
3418cce6:	4293      	cmp	r3, r2
3418cce8:	f200 818d 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418ccec:	4a3b      	ldr	r2, [pc, #236]	@ (3418cddc <RCCEx_GetSPICLKFreq+0x344>)
3418ccee:	4293      	cmp	r3, r2
3418ccf0:	f000 808c 	beq.w	3418ce0c <RCCEx_GetSPICLKFreq+0x374>
3418ccf4:	4a39      	ldr	r2, [pc, #228]	@ (3418cddc <RCCEx_GetSPICLKFreq+0x344>)
3418ccf6:	4293      	cmp	r3, r2
3418ccf8:	f200 8185 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418ccfc:	4a38      	ldr	r2, [pc, #224]	@ (3418cde0 <RCCEx_GetSPICLKFreq+0x348>)
3418ccfe:	4293      	cmp	r3, r2
3418cd00:	d078      	beq.n	3418cdf4 <RCCEx_GetSPICLKFreq+0x35c>
3418cd02:	4a37      	ldr	r2, [pc, #220]	@ (3418cde0 <RCCEx_GetSPICLKFreq+0x348>)
3418cd04:	4293      	cmp	r3, r2
3418cd06:	f200 817e 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cd0a:	4a36      	ldr	r2, [pc, #216]	@ (3418cde4 <RCCEx_GetSPICLKFreq+0x34c>)
3418cd0c:	4293      	cmp	r3, r2
3418cd0e:	d071      	beq.n	3418cdf4 <RCCEx_GetSPICLKFreq+0x35c>
3418cd10:	4a34      	ldr	r2, [pc, #208]	@ (3418cde4 <RCCEx_GetSPICLKFreq+0x34c>)
3418cd12:	4293      	cmp	r3, r2
3418cd14:	f200 8177 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cd18:	4a33      	ldr	r2, [pc, #204]	@ (3418cde8 <RCCEx_GetSPICLKFreq+0x350>)
3418cd1a:	4293      	cmp	r3, r2
3418cd1c:	d00a      	beq.n	3418cd34 <RCCEx_GetSPICLKFreq+0x29c>
3418cd1e:	4a32      	ldr	r2, [pc, #200]	@ (3418cde8 <RCCEx_GetSPICLKFreq+0x350>)
3418cd20:	4293      	cmp	r3, r2
3418cd22:	f200 8170 	bhi.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
3418cd26:	4a31      	ldr	r2, [pc, #196]	@ (3418cdec <RCCEx_GetSPICLKFreq+0x354>)
3418cd28:	4293      	cmp	r3, r2
3418cd2a:	d063      	beq.n	3418cdf4 <RCCEx_GetSPICLKFreq+0x35c>
3418cd2c:	4a30      	ldr	r2, [pc, #192]	@ (3418cdf0 <RCCEx_GetSPICLKFreq+0x358>)
3418cd2e:	4293      	cmp	r3, r2
3418cd30:	f040 8169 	bne.w	3418d006 <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418cd34:	f7f8 fc34 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418cd38:	4603      	mov	r3, r0
3418cd3a:	4618      	mov	r0, r3
3418cd3c:	f7fd fbd4 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418cd40:	4603      	mov	r3, r0
3418cd42:	4618      	mov	r0, r3
3418cd44:	f7fd fbe1 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418cd48:	60f8      	str	r0, [r7, #12]
      break;
3418cd4a:	e169      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
3418cd4c:	07061820 	.word	0x07061820
3418cd50:	07061420 	.word	0x07061420
3418cd54:	07061020 	.word	0x07061020
3418cd58:	07060c20 	.word	0x07060c20
3418cd5c:	07060820 	.word	0x07060820
3418cd60:	07060420 	.word	0x07060420
3418cd64:	07051820 	.word	0x07051820
3418cd68:	07051420 	.word	0x07051420
3418cd6c:	07051020 	.word	0x07051020
3418cd70:	07050c20 	.word	0x07050c20
3418cd74:	07050820 	.word	0x07050820
3418cd78:	07050420 	.word	0x07050420
3418cd7c:	07041820 	.word	0x07041820
3418cd80:	07041420 	.word	0x07041420
3418cd84:	07041020 	.word	0x07041020
3418cd88:	07040c20 	.word	0x07040c20
3418cd8c:	07040820 	.word	0x07040820
3418cd90:	07040420 	.word	0x07040420
3418cd94:	07031820 	.word	0x07031820
3418cd98:	07031420 	.word	0x07031420
3418cd9c:	07031020 	.word	0x07031020
3418cda0:	07030c20 	.word	0x07030c20
3418cda4:	07030820 	.word	0x07030820
3418cda8:	07030420 	.word	0x07030420
3418cdac:	07021820 	.word	0x07021820
3418cdb0:	07021420 	.word	0x07021420
3418cdb4:	07021020 	.word	0x07021020
3418cdb8:	07020c20 	.word	0x07020c20
3418cdbc:	07020820 	.word	0x07020820
3418cdc0:	07020420 	.word	0x07020420
3418cdc4:	07011820 	.word	0x07011820
3418cdc8:	07011420 	.word	0x07011420
3418cdcc:	07011020 	.word	0x07011020
3418cdd0:	07010c20 	.word	0x07010c20
3418cdd4:	07010820 	.word	0x07010820
3418cdd8:	07010420 	.word	0x07010420
3418cddc:	07001820 	.word	0x07001820
3418cde0:	07001420 	.word	0x07001420
3418cde4:	07001020 	.word	0x07001020
3418cde8:	07000c20 	.word	0x07000c20
3418cdec:	07000420 	.word	0x07000420
3418cdf0:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418cdf4:	f7f8 fbd4 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418cdf8:	4603      	mov	r3, r0
3418cdfa:	4618      	mov	r0, r3
3418cdfc:	f7fd fb74 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418ce00:	4603      	mov	r3, r0
3418ce02:	4618      	mov	r0, r3
3418ce04:	f7fd fb91 	bl	3418a52a <RCCEx_GetPCLK2Freq>
3418ce08:	60f8      	str	r0, [r7, #12]
      break;
3418ce0a:	e109      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418ce0c:	f7f8 fbc8 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418ce10:	4603      	mov	r3, r0
3418ce12:	4618      	mov	r0, r3
3418ce14:	f7fd fb68 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418ce18:	4603      	mov	r3, r0
3418ce1a:	4618      	mov	r0, r3
3418ce1c:	f7fd fb96 	bl	3418a54c <RCCEx_GetPCLK4Freq>
3418ce20:	60f8      	str	r0, [r7, #12]
      break;
3418ce22:	e0fd      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ce24:	2007      	movs	r0, #7
3418ce26:	f7fd fe4b 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418ce2a:	60f8      	str	r0, [r7, #12]
      break;
3418ce2c:	e0f8      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418ce2e:	f7f9 ffaf 	bl	34186d90 <LL_RCC_IC8_IsEnabled>
3418ce32:	4603      	mov	r3, r0
3418ce34:	2b00      	cmp	r3, #0
3418ce36:	f000 80e8 	beq.w	3418d00a <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418ce3a:	f7f9 ffcb 	bl	34186dd4 <LL_RCC_IC8_GetDivider>
3418ce3e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418ce40:	f7f9 ffba 	bl	34186db8 <LL_RCC_IC8_GetSource>
3418ce44:	4603      	mov	r3, r0
3418ce46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ce4a:	d029      	beq.n	3418cea0 <RCCEx_GetSPICLKFreq+0x408>
3418ce4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ce50:	d82f      	bhi.n	3418ceb2 <RCCEx_GetSPICLKFreq+0x41a>
3418ce52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ce56:	d01a      	beq.n	3418ce8e <RCCEx_GetSPICLKFreq+0x3f6>
3418ce58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ce5c:	d829      	bhi.n	3418ceb2 <RCCEx_GetSPICLKFreq+0x41a>
3418ce5e:	2b00      	cmp	r3, #0
3418ce60:	d003      	beq.n	3418ce6a <RCCEx_GetSPICLKFreq+0x3d2>
3418ce62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ce66:	d009      	beq.n	3418ce7c <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418ce68:	e023      	b.n	3418ceb2 <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ce6a:	f7fd fa25 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418ce6e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ce70:	68fa      	ldr	r2, [r7, #12]
3418ce72:	68bb      	ldr	r3, [r7, #8]
3418ce74:	fbb2 f3f3 	udiv	r3, r2, r3
3418ce78:	60fb      	str	r3, [r7, #12]
            break;
3418ce7a:	e01b      	b.n	3418ceb4 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ce7c:	f7fd fa62 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418ce80:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ce82:	68fa      	ldr	r2, [r7, #12]
3418ce84:	68bb      	ldr	r3, [r7, #8]
3418ce86:	fbb2 f3f3 	udiv	r3, r2, r3
3418ce8a:	60fb      	str	r3, [r7, #12]
            break;
3418ce8c:	e012      	b.n	3418ceb4 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ce8e:	f7fd fa9f 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418ce92:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ce94:	68fa      	ldr	r2, [r7, #12]
3418ce96:	68bb      	ldr	r3, [r7, #8]
3418ce98:	fbb2 f3f3 	udiv	r3, r2, r3
3418ce9c:	60fb      	str	r3, [r7, #12]
            break;
3418ce9e:	e009      	b.n	3418ceb4 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cea0:	f7fd fadc 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418cea4:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cea6:	68fa      	ldr	r2, [r7, #12]
3418cea8:	68bb      	ldr	r3, [r7, #8]
3418ceaa:	fbb2 f3f3 	udiv	r3, r2, r3
3418ceae:	60fb      	str	r3, [r7, #12]
            break;
3418ceb0:	e000      	b.n	3418ceb4 <RCCEx_GetSPICLKFreq+0x41c>
            break;
3418ceb2:	bf00      	nop
        }
      }
      break;
3418ceb4:	e0a9      	b.n	3418d00a <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418ceb6:	f7f9 ffab 	bl	34186e10 <LL_RCC_IC9_IsEnabled>
3418ceba:	4603      	mov	r3, r0
3418cebc:	2b00      	cmp	r3, #0
3418cebe:	f000 80a6 	beq.w	3418d00e <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418cec2:	f7f9 ffc7 	bl	34186e54 <LL_RCC_IC9_GetDivider>
3418cec6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418cec8:	f7f9 ffb6 	bl	34186e38 <LL_RCC_IC9_GetSource>
3418cecc:	4603      	mov	r3, r0
3418cece:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ced2:	d029      	beq.n	3418cf28 <RCCEx_GetSPICLKFreq+0x490>
3418ced4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ced8:	d82f      	bhi.n	3418cf3a <RCCEx_GetSPICLKFreq+0x4a2>
3418ceda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cede:	d01a      	beq.n	3418cf16 <RCCEx_GetSPICLKFreq+0x47e>
3418cee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cee4:	d829      	bhi.n	3418cf3a <RCCEx_GetSPICLKFreq+0x4a2>
3418cee6:	2b00      	cmp	r3, #0
3418cee8:	d003      	beq.n	3418cef2 <RCCEx_GetSPICLKFreq+0x45a>
3418ceea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ceee:	d009      	beq.n	3418cf04 <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418cef0:	e023      	b.n	3418cf3a <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418cef2:	f7fd f9e1 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418cef6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cef8:	68fa      	ldr	r2, [r7, #12]
3418cefa:	68bb      	ldr	r3, [r7, #8]
3418cefc:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf00:	60fb      	str	r3, [r7, #12]
            break;
3418cf02:	e01b      	b.n	3418cf3c <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418cf04:	f7fd fa1e 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418cf08:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cf0a:	68fa      	ldr	r2, [r7, #12]
3418cf0c:	68bb      	ldr	r3, [r7, #8]
3418cf0e:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf12:	60fb      	str	r3, [r7, #12]
            break;
3418cf14:	e012      	b.n	3418cf3c <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418cf16:	f7fd fa5b 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418cf1a:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cf1c:	68fa      	ldr	r2, [r7, #12]
3418cf1e:	68bb      	ldr	r3, [r7, #8]
3418cf20:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf24:	60fb      	str	r3, [r7, #12]
            break;
3418cf26:	e009      	b.n	3418cf3c <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cf28:	f7fd fa98 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418cf2c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cf2e:	68fa      	ldr	r2, [r7, #12]
3418cf30:	68bb      	ldr	r3, [r7, #8]
3418cf32:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf36:	60fb      	str	r3, [r7, #12]
            break;
3418cf38:	e000      	b.n	3418cf3c <RCCEx_GetSPICLKFreq+0x4a4>
            break;
3418cf3a:	bf00      	nop
        }
      }
      break;
3418cf3c:	e067      	b.n	3418d00e <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418cf3e:	f7fa f867 	bl	34187010 <LL_RCC_IC14_IsEnabled>
3418cf42:	4603      	mov	r3, r0
3418cf44:	2b00      	cmp	r3, #0
3418cf46:	d064      	beq.n	3418d012 <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418cf48:	f7fa f884 	bl	34187054 <LL_RCC_IC14_GetDivider>
3418cf4c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418cf4e:	f7fa f873 	bl	34187038 <LL_RCC_IC14_GetSource>
3418cf52:	4603      	mov	r3, r0
3418cf54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cf58:	d029      	beq.n	3418cfae <RCCEx_GetSPICLKFreq+0x516>
3418cf5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cf5e:	d82f      	bhi.n	3418cfc0 <RCCEx_GetSPICLKFreq+0x528>
3418cf60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cf64:	d01a      	beq.n	3418cf9c <RCCEx_GetSPICLKFreq+0x504>
3418cf66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cf6a:	d829      	bhi.n	3418cfc0 <RCCEx_GetSPICLKFreq+0x528>
3418cf6c:	2b00      	cmp	r3, #0
3418cf6e:	d003      	beq.n	3418cf78 <RCCEx_GetSPICLKFreq+0x4e0>
3418cf70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418cf74:	d009      	beq.n	3418cf8a <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418cf76:	e023      	b.n	3418cfc0 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418cf78:	f7fd f99e 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418cf7c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cf7e:	68fa      	ldr	r2, [r7, #12]
3418cf80:	68bb      	ldr	r3, [r7, #8]
3418cf82:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf86:	60fb      	str	r3, [r7, #12]
            break;
3418cf88:	e01b      	b.n	3418cfc2 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418cf8a:	f7fd f9db 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418cf8e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cf90:	68fa      	ldr	r2, [r7, #12]
3418cf92:	68bb      	ldr	r3, [r7, #8]
3418cf94:	fbb2 f3f3 	udiv	r3, r2, r3
3418cf98:	60fb      	str	r3, [r7, #12]
            break;
3418cf9a:	e012      	b.n	3418cfc2 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418cf9c:	f7fd fa18 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418cfa0:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cfa2:	68fa      	ldr	r2, [r7, #12]
3418cfa4:	68bb      	ldr	r3, [r7, #8]
3418cfa6:	fbb2 f3f3 	udiv	r3, r2, r3
3418cfaa:	60fb      	str	r3, [r7, #12]
            break;
3418cfac:	e009      	b.n	3418cfc2 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cfae:	f7fd fa55 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418cfb2:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418cfb4:	68fa      	ldr	r2, [r7, #12]
3418cfb6:	68bb      	ldr	r3, [r7, #8]
3418cfb8:	fbb2 f3f3 	udiv	r3, r2, r3
3418cfbc:	60fb      	str	r3, [r7, #12]
            break;
3418cfbe:	e000      	b.n	3418cfc2 <RCCEx_GetSPICLKFreq+0x52a>
            break;
3418cfc0:	bf00      	nop
        }
      }
      break;
3418cfc2:	e026      	b.n	3418d012 <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418cfc4:	f7f8 ff00 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418cfc8:	4603      	mov	r3, r0
3418cfca:	2b00      	cmp	r3, #0
3418cfcc:	d023      	beq.n	3418d016 <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418cfce:	f7f8 ff0d 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418cfd2:	4603      	mov	r3, r0
3418cfd4:	09db      	lsrs	r3, r3, #7
3418cfd6:	4a15      	ldr	r2, [pc, #84]	@ (3418d02c <RCCEx_GetSPICLKFreq+0x594>)
3418cfd8:	fa22 f303 	lsr.w	r3, r2, r3
3418cfdc:	60fb      	str	r3, [r7, #12]
      }
      break;
3418cfde:	e01a      	b.n	3418d016 <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418cfe0:	f7f8 ff12 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418cfe4:	4603      	mov	r3, r0
3418cfe6:	2b00      	cmp	r3, #0
3418cfe8:	d017      	beq.n	3418d01a <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3418cfea:	4b11      	ldr	r3, [pc, #68]	@ (3418d030 <RCCEx_GetSPICLKFreq+0x598>)
3418cfec:	60fb      	str	r3, [r7, #12]
      }
      break;
3418cfee:	e014      	b.n	3418d01a <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
3418cff0:	4b10      	ldr	r3, [pc, #64]	@ (3418d034 <RCCEx_GetSPICLKFreq+0x59c>)
3418cff2:	60fb      	str	r3, [r7, #12]
      break;
3418cff4:	e014      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418cff6:	f7f8 fed5 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418cffa:	4603      	mov	r3, r0
3418cffc:	2b00      	cmp	r3, #0
3418cffe:	d00e      	beq.n	3418d01e <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
3418d000:	4b0d      	ldr	r3, [pc, #52]	@ (3418d038 <RCCEx_GetSPICLKFreq+0x5a0>)
3418d002:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d004:	e00b      	b.n	3418d01e <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
3418d006:	bf00      	nop
3418d008:	e00a      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d00a:	bf00      	nop
3418d00c:	e008      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d00e:	bf00      	nop
3418d010:	e006      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d012:	bf00      	nop
3418d014:	e004      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d016:	bf00      	nop
3418d018:	e002      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d01a:	bf00      	nop
3418d01c:	e000      	b.n	3418d020 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418d01e:	bf00      	nop
  }

  return spi_frequency;
3418d020:	68fb      	ldr	r3, [r7, #12]
}
3418d022:	4618      	mov	r0, r3
3418d024:	3710      	adds	r7, #16
3418d026:	46bd      	mov	sp, r7
3418d028:	bd80      	pop	{r7, pc}
3418d02a:	bf00      	nop
3418d02c:	03d09000 	.word	0x03d09000
3418d030:	003d0900 	.word	0x003d0900
3418d034:	00bb8000 	.word	0x00bb8000
3418d038:	016e3600 	.word	0x016e3600

3418d03c <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
3418d03c:	b580      	push	{r7, lr}
3418d03e:	b084      	sub	sp, #16
3418d040:	af00      	add	r7, sp, #0
3418d042:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d044:	2300      	movs	r3, #0
3418d046:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
3418d048:	6878      	ldr	r0, [r7, #4]
3418d04a:	f7f9 fab1 	bl	341865b0 <LL_RCC_GetUARTClockSource>
3418d04e:	4603      	mov	r3, r0
3418d050:	4aa2      	ldr	r2, [pc, #648]	@ (3418d2dc <RCCEx_GetUARTCLKFreq+0x2a0>)
3418d052:	4293      	cmp	r3, r2
3418d054:	f000 81e8 	beq.w	3418d428 <RCCEx_GetUARTCLKFreq+0x3ec>
3418d058:	4aa0      	ldr	r2, [pc, #640]	@ (3418d2dc <RCCEx_GetUARTCLKFreq+0x2a0>)
3418d05a:	4293      	cmp	r3, r2
3418d05c:	f200 8203 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d060:	4a9f      	ldr	r2, [pc, #636]	@ (3418d2e0 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418d062:	4293      	cmp	r3, r2
3418d064:	f000 81e0 	beq.w	3418d428 <RCCEx_GetUARTCLKFreq+0x3ec>
3418d068:	4a9d      	ldr	r2, [pc, #628]	@ (3418d2e0 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418d06a:	4293      	cmp	r3, r2
3418d06c:	f200 81fb 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d070:	4a9c      	ldr	r2, [pc, #624]	@ (3418d2e4 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418d072:	4293      	cmp	r3, r2
3418d074:	f000 81d8 	beq.w	3418d428 <RCCEx_GetUARTCLKFreq+0x3ec>
3418d078:	4a9a      	ldr	r2, [pc, #616]	@ (3418d2e4 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418d07a:	4293      	cmp	r3, r2
3418d07c:	f200 81f3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d080:	4a99      	ldr	r2, [pc, #612]	@ (3418d2e8 <RCCEx_GetUARTCLKFreq+0x2ac>)
3418d082:	4293      	cmp	r3, r2
3418d084:	f000 81d0 	beq.w	3418d428 <RCCEx_GetUARTCLKFreq+0x3ec>
3418d088:	4a97      	ldr	r2, [pc, #604]	@ (3418d2e8 <RCCEx_GetUARTCLKFreq+0x2ac>)
3418d08a:	4293      	cmp	r3, r2
3418d08c:	f200 81eb 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d090:	4a96      	ldr	r2, [pc, #600]	@ (3418d2ec <RCCEx_GetUARTCLKFreq+0x2b0>)
3418d092:	4293      	cmp	r3, r2
3418d094:	f000 81c8 	beq.w	3418d428 <RCCEx_GetUARTCLKFreq+0x3ec>
3418d098:	4a94      	ldr	r2, [pc, #592]	@ (3418d2ec <RCCEx_GetUARTCLKFreq+0x2b0>)
3418d09a:	4293      	cmp	r3, r2
3418d09c:	f200 81e3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0a0:	4a93      	ldr	r2, [pc, #588]	@ (3418d2f0 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418d0a2:	4293      	cmp	r3, r2
3418d0a4:	f000 81ce 	beq.w	3418d444 <RCCEx_GetUARTCLKFreq+0x408>
3418d0a8:	4a91      	ldr	r2, [pc, #580]	@ (3418d2f0 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418d0aa:	4293      	cmp	r3, r2
3418d0ac:	f200 81db 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0b0:	4a90      	ldr	r2, [pc, #576]	@ (3418d2f4 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418d0b2:	4293      	cmp	r3, r2
3418d0b4:	f000 81c6 	beq.w	3418d444 <RCCEx_GetUARTCLKFreq+0x408>
3418d0b8:	4a8e      	ldr	r2, [pc, #568]	@ (3418d2f4 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418d0ba:	4293      	cmp	r3, r2
3418d0bc:	f200 81d3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0c0:	4a8d      	ldr	r2, [pc, #564]	@ (3418d2f8 <RCCEx_GetUARTCLKFreq+0x2bc>)
3418d0c2:	4293      	cmp	r3, r2
3418d0c4:	f000 81be 	beq.w	3418d444 <RCCEx_GetUARTCLKFreq+0x408>
3418d0c8:	4a8b      	ldr	r2, [pc, #556]	@ (3418d2f8 <RCCEx_GetUARTCLKFreq+0x2bc>)
3418d0ca:	4293      	cmp	r3, r2
3418d0cc:	f200 81cb 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0d0:	4a8a      	ldr	r2, [pc, #552]	@ (3418d2fc <RCCEx_GetUARTCLKFreq+0x2c0>)
3418d0d2:	4293      	cmp	r3, r2
3418d0d4:	f000 81b6 	beq.w	3418d444 <RCCEx_GetUARTCLKFreq+0x408>
3418d0d8:	4a88      	ldr	r2, [pc, #544]	@ (3418d2fc <RCCEx_GetUARTCLKFreq+0x2c0>)
3418d0da:	4293      	cmp	r3, r2
3418d0dc:	f200 81c3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0e0:	4a87      	ldr	r2, [pc, #540]	@ (3418d300 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418d0e2:	4293      	cmp	r3, r2
3418d0e4:	f000 81ae 	beq.w	3418d444 <RCCEx_GetUARTCLKFreq+0x408>
3418d0e8:	4a85      	ldr	r2, [pc, #532]	@ (3418d300 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418d0ea:	4293      	cmp	r3, r2
3418d0ec:	f200 81bb 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d0f0:	4a84      	ldr	r2, [pc, #528]	@ (3418d304 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418d0f2:	4293      	cmp	r3, r2
3418d0f4:	f000 81ae 	beq.w	3418d454 <RCCEx_GetUARTCLKFreq+0x418>
3418d0f8:	4a82      	ldr	r2, [pc, #520]	@ (3418d304 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418d0fa:	4293      	cmp	r3, r2
3418d0fc:	f200 81b3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d100:	4a81      	ldr	r2, [pc, #516]	@ (3418d308 <RCCEx_GetUARTCLKFreq+0x2cc>)
3418d102:	4293      	cmp	r3, r2
3418d104:	f000 81a6 	beq.w	3418d454 <RCCEx_GetUARTCLKFreq+0x418>
3418d108:	4a7f      	ldr	r2, [pc, #508]	@ (3418d308 <RCCEx_GetUARTCLKFreq+0x2cc>)
3418d10a:	4293      	cmp	r3, r2
3418d10c:	f200 81ab 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d110:	4a7e      	ldr	r2, [pc, #504]	@ (3418d30c <RCCEx_GetUARTCLKFreq+0x2d0>)
3418d112:	4293      	cmp	r3, r2
3418d114:	f000 819e 	beq.w	3418d454 <RCCEx_GetUARTCLKFreq+0x418>
3418d118:	4a7c      	ldr	r2, [pc, #496]	@ (3418d30c <RCCEx_GetUARTCLKFreq+0x2d0>)
3418d11a:	4293      	cmp	r3, r2
3418d11c:	f200 81a3 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d120:	4a7b      	ldr	r2, [pc, #492]	@ (3418d310 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418d122:	4293      	cmp	r3, r2
3418d124:	f000 8196 	beq.w	3418d454 <RCCEx_GetUARTCLKFreq+0x418>
3418d128:	4a79      	ldr	r2, [pc, #484]	@ (3418d310 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418d12a:	4293      	cmp	r3, r2
3418d12c:	f200 819b 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d130:	4a78      	ldr	r2, [pc, #480]	@ (3418d314 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418d132:	4293      	cmp	r3, r2
3418d134:	f000 818e 	beq.w	3418d454 <RCCEx_GetUARTCLKFreq+0x418>
3418d138:	4a76      	ldr	r2, [pc, #472]	@ (3418d314 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418d13a:	4293      	cmp	r3, r2
3418d13c:	f200 8193 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d140:	4a75      	ldr	r2, [pc, #468]	@ (3418d318 <RCCEx_GetUARTCLKFreq+0x2dc>)
3418d142:	4293      	cmp	r3, r2
3418d144:	f000 812d 	beq.w	3418d3a2 <RCCEx_GetUARTCLKFreq+0x366>
3418d148:	4a73      	ldr	r2, [pc, #460]	@ (3418d318 <RCCEx_GetUARTCLKFreq+0x2dc>)
3418d14a:	4293      	cmp	r3, r2
3418d14c:	f200 818b 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d150:	4a72      	ldr	r2, [pc, #456]	@ (3418d31c <RCCEx_GetUARTCLKFreq+0x2e0>)
3418d152:	4293      	cmp	r3, r2
3418d154:	f000 8125 	beq.w	3418d3a2 <RCCEx_GetUARTCLKFreq+0x366>
3418d158:	4a70      	ldr	r2, [pc, #448]	@ (3418d31c <RCCEx_GetUARTCLKFreq+0x2e0>)
3418d15a:	4293      	cmp	r3, r2
3418d15c:	f200 8183 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d160:	4a6f      	ldr	r2, [pc, #444]	@ (3418d320 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418d162:	4293      	cmp	r3, r2
3418d164:	f000 811d 	beq.w	3418d3a2 <RCCEx_GetUARTCLKFreq+0x366>
3418d168:	4a6d      	ldr	r2, [pc, #436]	@ (3418d320 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418d16a:	4293      	cmp	r3, r2
3418d16c:	f200 817b 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d170:	4a6c      	ldr	r2, [pc, #432]	@ (3418d324 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418d172:	4293      	cmp	r3, r2
3418d174:	f000 8115 	beq.w	3418d3a2 <RCCEx_GetUARTCLKFreq+0x366>
3418d178:	4a6a      	ldr	r2, [pc, #424]	@ (3418d324 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418d17a:	4293      	cmp	r3, r2
3418d17c:	f200 8173 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d180:	4a69      	ldr	r2, [pc, #420]	@ (3418d328 <RCCEx_GetUARTCLKFreq+0x2ec>)
3418d182:	4293      	cmp	r3, r2
3418d184:	f000 810d 	beq.w	3418d3a2 <RCCEx_GetUARTCLKFreq+0x366>
3418d188:	4a67      	ldr	r2, [pc, #412]	@ (3418d328 <RCCEx_GetUARTCLKFreq+0x2ec>)
3418d18a:	4293      	cmp	r3, r2
3418d18c:	f200 816b 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d190:	4a66      	ldr	r2, [pc, #408]	@ (3418d32c <RCCEx_GetUARTCLKFreq+0x2f0>)
3418d192:	4293      	cmp	r3, r2
3418d194:	d07b      	beq.n	3418d28e <RCCEx_GetUARTCLKFreq+0x252>
3418d196:	4a65      	ldr	r2, [pc, #404]	@ (3418d32c <RCCEx_GetUARTCLKFreq+0x2f0>)
3418d198:	4293      	cmp	r3, r2
3418d19a:	f200 8164 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d19e:	4a64      	ldr	r2, [pc, #400]	@ (3418d330 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418d1a0:	4293      	cmp	r3, r2
3418d1a2:	d074      	beq.n	3418d28e <RCCEx_GetUARTCLKFreq+0x252>
3418d1a4:	4a62      	ldr	r2, [pc, #392]	@ (3418d330 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418d1a6:	4293      	cmp	r3, r2
3418d1a8:	f200 815d 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1ac:	4a61      	ldr	r2, [pc, #388]	@ (3418d334 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418d1ae:	4293      	cmp	r3, r2
3418d1b0:	d06d      	beq.n	3418d28e <RCCEx_GetUARTCLKFreq+0x252>
3418d1b2:	4a60      	ldr	r2, [pc, #384]	@ (3418d334 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418d1b4:	4293      	cmp	r3, r2
3418d1b6:	f200 8156 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1ba:	4a5f      	ldr	r2, [pc, #380]	@ (3418d338 <RCCEx_GetUARTCLKFreq+0x2fc>)
3418d1bc:	4293      	cmp	r3, r2
3418d1be:	d066      	beq.n	3418d28e <RCCEx_GetUARTCLKFreq+0x252>
3418d1c0:	4a5d      	ldr	r2, [pc, #372]	@ (3418d338 <RCCEx_GetUARTCLKFreq+0x2fc>)
3418d1c2:	4293      	cmp	r3, r2
3418d1c4:	f200 814f 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1c8:	4a5c      	ldr	r2, [pc, #368]	@ (3418d33c <RCCEx_GetUARTCLKFreq+0x300>)
3418d1ca:	4293      	cmp	r3, r2
3418d1cc:	d05f      	beq.n	3418d28e <RCCEx_GetUARTCLKFreq+0x252>
3418d1ce:	4a5b      	ldr	r2, [pc, #364]	@ (3418d33c <RCCEx_GetUARTCLKFreq+0x300>)
3418d1d0:	4293      	cmp	r3, r2
3418d1d2:	f200 8148 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1d6:	4a5a      	ldr	r2, [pc, #360]	@ (3418d340 <RCCEx_GetUARTCLKFreq+0x304>)
3418d1d8:	4293      	cmp	r3, r2
3418d1da:	d053      	beq.n	3418d284 <RCCEx_GetUARTCLKFreq+0x248>
3418d1dc:	4a58      	ldr	r2, [pc, #352]	@ (3418d340 <RCCEx_GetUARTCLKFreq+0x304>)
3418d1de:	4293      	cmp	r3, r2
3418d1e0:	f200 8141 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1e4:	4a57      	ldr	r2, [pc, #348]	@ (3418d344 <RCCEx_GetUARTCLKFreq+0x308>)
3418d1e6:	4293      	cmp	r3, r2
3418d1e8:	d04c      	beq.n	3418d284 <RCCEx_GetUARTCLKFreq+0x248>
3418d1ea:	4a56      	ldr	r2, [pc, #344]	@ (3418d344 <RCCEx_GetUARTCLKFreq+0x308>)
3418d1ec:	4293      	cmp	r3, r2
3418d1ee:	f200 813a 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d1f2:	4a55      	ldr	r2, [pc, #340]	@ (3418d348 <RCCEx_GetUARTCLKFreq+0x30c>)
3418d1f4:	4293      	cmp	r3, r2
3418d1f6:	d045      	beq.n	3418d284 <RCCEx_GetUARTCLKFreq+0x248>
3418d1f8:	4a53      	ldr	r2, [pc, #332]	@ (3418d348 <RCCEx_GetUARTCLKFreq+0x30c>)
3418d1fa:	4293      	cmp	r3, r2
3418d1fc:	f200 8133 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d200:	4a52      	ldr	r2, [pc, #328]	@ (3418d34c <RCCEx_GetUARTCLKFreq+0x310>)
3418d202:	4293      	cmp	r3, r2
3418d204:	d03e      	beq.n	3418d284 <RCCEx_GetUARTCLKFreq+0x248>
3418d206:	4a51      	ldr	r2, [pc, #324]	@ (3418d34c <RCCEx_GetUARTCLKFreq+0x310>)
3418d208:	4293      	cmp	r3, r2
3418d20a:	f200 812c 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d20e:	4a50      	ldr	r2, [pc, #320]	@ (3418d350 <RCCEx_GetUARTCLKFreq+0x314>)
3418d210:	4293      	cmp	r3, r2
3418d212:	d037      	beq.n	3418d284 <RCCEx_GetUARTCLKFreq+0x248>
3418d214:	4a4e      	ldr	r2, [pc, #312]	@ (3418d350 <RCCEx_GetUARTCLKFreq+0x314>)
3418d216:	4293      	cmp	r3, r2
3418d218:	f200 8125 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d21c:	4a4d      	ldr	r2, [pc, #308]	@ (3418d354 <RCCEx_GetUARTCLKFreq+0x318>)
3418d21e:	4293      	cmp	r3, r2
3418d220:	d018      	beq.n	3418d254 <RCCEx_GetUARTCLKFreq+0x218>
3418d222:	4a4c      	ldr	r2, [pc, #304]	@ (3418d354 <RCCEx_GetUARTCLKFreq+0x318>)
3418d224:	4293      	cmp	r3, r2
3418d226:	f200 811e 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d22a:	4a4b      	ldr	r2, [pc, #300]	@ (3418d358 <RCCEx_GetUARTCLKFreq+0x31c>)
3418d22c:	4293      	cmp	r3, r2
3418d22e:	d011      	beq.n	3418d254 <RCCEx_GetUARTCLKFreq+0x218>
3418d230:	4a49      	ldr	r2, [pc, #292]	@ (3418d358 <RCCEx_GetUARTCLKFreq+0x31c>)
3418d232:	4293      	cmp	r3, r2
3418d234:	f200 8117 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d238:	4a48      	ldr	r2, [pc, #288]	@ (3418d35c <RCCEx_GetUARTCLKFreq+0x320>)
3418d23a:	4293      	cmp	r3, r2
3418d23c:	d00a      	beq.n	3418d254 <RCCEx_GetUARTCLKFreq+0x218>
3418d23e:	4a47      	ldr	r2, [pc, #284]	@ (3418d35c <RCCEx_GetUARTCLKFreq+0x320>)
3418d240:	4293      	cmp	r3, r2
3418d242:	f200 8110 	bhi.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
3418d246:	4a46      	ldr	r2, [pc, #280]	@ (3418d360 <RCCEx_GetUARTCLKFreq+0x324>)
3418d248:	4293      	cmp	r3, r2
3418d24a:	d00f      	beq.n	3418d26c <RCCEx_GetUARTCLKFreq+0x230>
3418d24c:	4a45      	ldr	r2, [pc, #276]	@ (3418d364 <RCCEx_GetUARTCLKFreq+0x328>)
3418d24e:	4293      	cmp	r3, r2
3418d250:	f040 8109 	bne.w	3418d466 <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d254:	f7f8 f9a4 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418d258:	4603      	mov	r3, r0
3418d25a:	4618      	mov	r0, r3
3418d25c:	f7fd f944 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418d260:	4603      	mov	r3, r0
3418d262:	4618      	mov	r0, r3
3418d264:	f7fd f951 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418d268:	60f8      	str	r0, [r7, #12]
      break;
3418d26a:	e107      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d26c:	f7f8 f998 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418d270:	4603      	mov	r3, r0
3418d272:	4618      	mov	r0, r3
3418d274:	f7fd f938 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418d278:	4603      	mov	r3, r0
3418d27a:	4618      	mov	r0, r3
3418d27c:	f7fd f955 	bl	3418a52a <RCCEx_GetPCLK2Freq>
3418d280:	60f8      	str	r0, [r7, #12]
      break;
3418d282:	e0fb      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d284:	2007      	movs	r0, #7
3418d286:	f7fd fc1b 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418d28a:	60f8      	str	r0, [r7, #12]
      break;
3418d28c:	e0f6      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418d28e:	f7f9 fdbf 	bl	34186e10 <LL_RCC_IC9_IsEnabled>
3418d292:	4603      	mov	r3, r0
3418d294:	2b00      	cmp	r3, #0
3418d296:	f000 80e8 	beq.w	3418d46a <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418d29a:	f7f9 fddb 	bl	34186e54 <LL_RCC_IC9_GetDivider>
3418d29e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418d2a0:	f7f9 fdca 	bl	34186e38 <LL_RCC_IC9_GetSource>
3418d2a4:	4603      	mov	r3, r0
3418d2a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d2aa:	d06f      	beq.n	3418d38c <RCCEx_GetUARTCLKFreq+0x350>
3418d2ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d2b0:	d875      	bhi.n	3418d39e <RCCEx_GetUARTCLKFreq+0x362>
3418d2b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d2b6:	d060      	beq.n	3418d37a <RCCEx_GetUARTCLKFreq+0x33e>
3418d2b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d2bc:	d86f      	bhi.n	3418d39e <RCCEx_GetUARTCLKFreq+0x362>
3418d2be:	2b00      	cmp	r3, #0
3418d2c0:	d003      	beq.n	3418d2ca <RCCEx_GetUARTCLKFreq+0x28e>
3418d2c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d2c6:	d04f      	beq.n	3418d368 <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418d2c8:	e069      	b.n	3418d39e <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d2ca:	f7fc fff5 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418d2ce:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d2d0:	68fa      	ldr	r2, [r7, #12]
3418d2d2:	68bb      	ldr	r3, [r7, #8]
3418d2d4:	fbb2 f3f3 	udiv	r3, r2, r3
3418d2d8:	60fb      	str	r3, [r7, #12]
            break;
3418d2da:	e061      	b.n	3418d3a0 <RCCEx_GetUARTCLKFreq+0x364>
3418d2dc:	07061c30 	.word	0x07061c30
3418d2e0:	07061830 	.word	0x07061830
3418d2e4:	07061030 	.word	0x07061030
3418d2e8:	07060c30 	.word	0x07060c30
3418d2ec:	07060034 	.word	0x07060034
3418d2f0:	07051c30 	.word	0x07051c30
3418d2f4:	07051830 	.word	0x07051830
3418d2f8:	07051030 	.word	0x07051030
3418d2fc:	07050c30 	.word	0x07050c30
3418d300:	07050034 	.word	0x07050034
3418d304:	07041c30 	.word	0x07041c30
3418d308:	07041830 	.word	0x07041830
3418d30c:	07041030 	.word	0x07041030
3418d310:	07040c30 	.word	0x07040c30
3418d314:	07040034 	.word	0x07040034
3418d318:	07031c30 	.word	0x07031c30
3418d31c:	07031830 	.word	0x07031830
3418d320:	07031030 	.word	0x07031030
3418d324:	07030c30 	.word	0x07030c30
3418d328:	07030034 	.word	0x07030034
3418d32c:	07021c30 	.word	0x07021c30
3418d330:	07021830 	.word	0x07021830
3418d334:	07021030 	.word	0x07021030
3418d338:	07020c30 	.word	0x07020c30
3418d33c:	07020034 	.word	0x07020034
3418d340:	07011c30 	.word	0x07011c30
3418d344:	07011830 	.word	0x07011830
3418d348:	07011030 	.word	0x07011030
3418d34c:	07010c30 	.word	0x07010c30
3418d350:	07010034 	.word	0x07010034
3418d354:	07001c30 	.word	0x07001c30
3418d358:	07001830 	.word	0x07001830
3418d35c:	07001030 	.word	0x07001030
3418d360:	07000034 	.word	0x07000034
3418d364:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d368:	f7fc ffec 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418d36c:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d36e:	68fa      	ldr	r2, [r7, #12]
3418d370:	68bb      	ldr	r3, [r7, #8]
3418d372:	fbb2 f3f3 	udiv	r3, r2, r3
3418d376:	60fb      	str	r3, [r7, #12]
            break;
3418d378:	e012      	b.n	3418d3a0 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d37a:	f7fd f829 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418d37e:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d380:	68fa      	ldr	r2, [r7, #12]
3418d382:	68bb      	ldr	r3, [r7, #8]
3418d384:	fbb2 f3f3 	udiv	r3, r2, r3
3418d388:	60fb      	str	r3, [r7, #12]
            break;
3418d38a:	e009      	b.n	3418d3a0 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d38c:	f7fd f866 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418d390:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d392:	68fa      	ldr	r2, [r7, #12]
3418d394:	68bb      	ldr	r3, [r7, #8]
3418d396:	fbb2 f3f3 	udiv	r3, r2, r3
3418d39a:	60fb      	str	r3, [r7, #12]
            break;
3418d39c:	e000      	b.n	3418d3a0 <RCCEx_GetUARTCLKFreq+0x364>
            break;
3418d39e:	bf00      	nop
        }
      }
      break;
3418d3a0:	e063      	b.n	3418d46a <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418d3a2:	f7f9 fe35 	bl	34187010 <LL_RCC_IC14_IsEnabled>
3418d3a6:	4603      	mov	r3, r0
3418d3a8:	2b00      	cmp	r3, #0
3418d3aa:	d060      	beq.n	3418d46e <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418d3ac:	f7f9 fe52 	bl	34187054 <LL_RCC_IC14_GetDivider>
3418d3b0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418d3b2:	f7f9 fe41 	bl	34187038 <LL_RCC_IC14_GetSource>
3418d3b6:	4603      	mov	r3, r0
3418d3b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d3bc:	d029      	beq.n	3418d412 <RCCEx_GetUARTCLKFreq+0x3d6>
3418d3be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d3c2:	d82f      	bhi.n	3418d424 <RCCEx_GetUARTCLKFreq+0x3e8>
3418d3c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d3c8:	d01a      	beq.n	3418d400 <RCCEx_GetUARTCLKFreq+0x3c4>
3418d3ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d3ce:	d829      	bhi.n	3418d424 <RCCEx_GetUARTCLKFreq+0x3e8>
3418d3d0:	2b00      	cmp	r3, #0
3418d3d2:	d003      	beq.n	3418d3dc <RCCEx_GetUARTCLKFreq+0x3a0>
3418d3d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d3d8:	d009      	beq.n	3418d3ee <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418d3da:	e023      	b.n	3418d424 <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d3dc:	f7fc ff6c 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418d3e0:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d3e2:	68fa      	ldr	r2, [r7, #12]
3418d3e4:	68bb      	ldr	r3, [r7, #8]
3418d3e6:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3ea:	60fb      	str	r3, [r7, #12]
            break;
3418d3ec:	e01b      	b.n	3418d426 <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d3ee:	f7fc ffa9 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418d3f2:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d3f4:	68fa      	ldr	r2, [r7, #12]
3418d3f6:	68bb      	ldr	r3, [r7, #8]
3418d3f8:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3fc:	60fb      	str	r3, [r7, #12]
            break;
3418d3fe:	e012      	b.n	3418d426 <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d400:	f7fc ffe6 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418d404:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d406:	68fa      	ldr	r2, [r7, #12]
3418d408:	68bb      	ldr	r3, [r7, #8]
3418d40a:	fbb2 f3f3 	udiv	r3, r2, r3
3418d40e:	60fb      	str	r3, [r7, #12]
            break;
3418d410:	e009      	b.n	3418d426 <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d412:	f7fd f823 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418d416:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418d418:	68fa      	ldr	r2, [r7, #12]
3418d41a:	68bb      	ldr	r3, [r7, #8]
3418d41c:	fbb2 f3f3 	udiv	r3, r2, r3
3418d420:	60fb      	str	r3, [r7, #12]
            break;
3418d422:	e000      	b.n	3418d426 <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3418d424:	bf00      	nop
        }
      }
      break;
3418d426:	e022      	b.n	3418d46e <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418d428:	f7f8 fcce 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418d42c:	4603      	mov	r3, r0
3418d42e:	2b00      	cmp	r3, #0
3418d430:	d01f      	beq.n	3418d472 <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d432:	f7f8 fcdb 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418d436:	4603      	mov	r3, r0
3418d438:	09db      	lsrs	r3, r3, #7
3418d43a:	4a13      	ldr	r2, [pc, #76]	@ (3418d488 <RCCEx_GetUARTCLKFreq+0x44c>)
3418d43c:	fa22 f303 	lsr.w	r3, r2, r3
3418d440:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d442:	e016      	b.n	3418d472 <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418d444:	f7f8 fce0 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418d448:	4603      	mov	r3, r0
3418d44a:	2b00      	cmp	r3, #0
3418d44c:	d013      	beq.n	3418d476 <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
3418d44e:	4b0f      	ldr	r3, [pc, #60]	@ (3418d48c <RCCEx_GetUARTCLKFreq+0x450>)
3418d450:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d452:	e010      	b.n	3418d476 <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
3418d454:	f7f8 fcf8 	bl	34185e48 <LL_RCC_LSE_IsReady>
3418d458:	4603      	mov	r3, r0
3418d45a:	2b00      	cmp	r3, #0
3418d45c:	d00d      	beq.n	3418d47a <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
3418d45e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418d462:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d464:	e009      	b.n	3418d47a <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
3418d466:	bf00      	nop
3418d468:	e008      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418d46a:	bf00      	nop
3418d46c:	e006      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418d46e:	bf00      	nop
3418d470:	e004      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418d472:	bf00      	nop
3418d474:	e002      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418d476:	bf00      	nop
3418d478:	e000      	b.n	3418d47c <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418d47a:	bf00      	nop
  }

  return uart_frequency;
3418d47c:	68fb      	ldr	r3, [r7, #12]
}
3418d47e:	4618      	mov	r0, r3
3418d480:	3710      	adds	r7, #16
3418d482:	46bd      	mov	sp, r7
3418d484:	bd80      	pop	{r7, pc}
3418d486:	bf00      	nop
3418d488:	03d09000 	.word	0x03d09000
3418d48c:	003d0900 	.word	0x003d0900

3418d490 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
3418d490:	b580      	push	{r7, lr}
3418d492:	b084      	sub	sp, #16
3418d494:	af00      	add	r7, sp, #0
3418d496:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d498:	2300      	movs	r3, #0
3418d49a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
3418d49c:	6878      	ldr	r0, [r7, #4]
3418d49e:	f7f9 f87b 	bl	34186598 <LL_RCC_GetUSARTClockSource>
3418d4a2:	4603      	mov	r3, r0
3418d4a4:	4aa2      	ldr	r2, [pc, #648]	@ (3418d730 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418d4a6:	4293      	cmp	r3, r2
3418d4a8:	f000 81e8 	beq.w	3418d87c <RCCEx_GetUSARTCLKFreq+0x3ec>
3418d4ac:	4aa0      	ldr	r2, [pc, #640]	@ (3418d730 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418d4ae:	4293      	cmp	r3, r2
3418d4b0:	f200 8203 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d4b4:	4a9f      	ldr	r2, [pc, #636]	@ (3418d734 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418d4b6:	4293      	cmp	r3, r2
3418d4b8:	f000 81e0 	beq.w	3418d87c <RCCEx_GetUSARTCLKFreq+0x3ec>
3418d4bc:	4a9d      	ldr	r2, [pc, #628]	@ (3418d734 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418d4be:	4293      	cmp	r3, r2
3418d4c0:	f200 81fb 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d4c4:	4a9c      	ldr	r2, [pc, #624]	@ (3418d738 <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418d4c6:	4293      	cmp	r3, r2
3418d4c8:	f000 81d8 	beq.w	3418d87c <RCCEx_GetUSARTCLKFreq+0x3ec>
3418d4cc:	4a9a      	ldr	r2, [pc, #616]	@ (3418d738 <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418d4ce:	4293      	cmp	r3, r2
3418d4d0:	f200 81f3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d4d4:	4a99      	ldr	r2, [pc, #612]	@ (3418d73c <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418d4d6:	4293      	cmp	r3, r2
3418d4d8:	f000 81d0 	beq.w	3418d87c <RCCEx_GetUSARTCLKFreq+0x3ec>
3418d4dc:	4a97      	ldr	r2, [pc, #604]	@ (3418d73c <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418d4de:	4293      	cmp	r3, r2
3418d4e0:	f200 81eb 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d4e4:	4a96      	ldr	r2, [pc, #600]	@ (3418d740 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418d4e6:	4293      	cmp	r3, r2
3418d4e8:	f000 81c8 	beq.w	3418d87c <RCCEx_GetUSARTCLKFreq+0x3ec>
3418d4ec:	4a94      	ldr	r2, [pc, #592]	@ (3418d740 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418d4ee:	4293      	cmp	r3, r2
3418d4f0:	f200 81e3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d4f4:	4a93      	ldr	r2, [pc, #588]	@ (3418d744 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418d4f6:	4293      	cmp	r3, r2
3418d4f8:	f000 81ce 	beq.w	3418d898 <RCCEx_GetUSARTCLKFreq+0x408>
3418d4fc:	4a91      	ldr	r2, [pc, #580]	@ (3418d744 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418d4fe:	4293      	cmp	r3, r2
3418d500:	f200 81db 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d504:	4a90      	ldr	r2, [pc, #576]	@ (3418d748 <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418d506:	4293      	cmp	r3, r2
3418d508:	f000 81c6 	beq.w	3418d898 <RCCEx_GetUSARTCLKFreq+0x408>
3418d50c:	4a8e      	ldr	r2, [pc, #568]	@ (3418d748 <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418d50e:	4293      	cmp	r3, r2
3418d510:	f200 81d3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d514:	4a8d      	ldr	r2, [pc, #564]	@ (3418d74c <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418d516:	4293      	cmp	r3, r2
3418d518:	f000 81be 	beq.w	3418d898 <RCCEx_GetUSARTCLKFreq+0x408>
3418d51c:	4a8b      	ldr	r2, [pc, #556]	@ (3418d74c <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418d51e:	4293      	cmp	r3, r2
3418d520:	f200 81cb 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d524:	4a8a      	ldr	r2, [pc, #552]	@ (3418d750 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418d526:	4293      	cmp	r3, r2
3418d528:	f000 81b6 	beq.w	3418d898 <RCCEx_GetUSARTCLKFreq+0x408>
3418d52c:	4a88      	ldr	r2, [pc, #544]	@ (3418d750 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418d52e:	4293      	cmp	r3, r2
3418d530:	f200 81c3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d534:	4a87      	ldr	r2, [pc, #540]	@ (3418d754 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418d536:	4293      	cmp	r3, r2
3418d538:	f000 81ae 	beq.w	3418d898 <RCCEx_GetUSARTCLKFreq+0x408>
3418d53c:	4a85      	ldr	r2, [pc, #532]	@ (3418d754 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418d53e:	4293      	cmp	r3, r2
3418d540:	f200 81bb 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d544:	4a84      	ldr	r2, [pc, #528]	@ (3418d758 <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418d546:	4293      	cmp	r3, r2
3418d548:	f000 81ae 	beq.w	3418d8a8 <RCCEx_GetUSARTCLKFreq+0x418>
3418d54c:	4a82      	ldr	r2, [pc, #520]	@ (3418d758 <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418d54e:	4293      	cmp	r3, r2
3418d550:	f200 81b3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d554:	4a81      	ldr	r2, [pc, #516]	@ (3418d75c <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418d556:	4293      	cmp	r3, r2
3418d558:	f000 81a6 	beq.w	3418d8a8 <RCCEx_GetUSARTCLKFreq+0x418>
3418d55c:	4a7f      	ldr	r2, [pc, #508]	@ (3418d75c <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418d55e:	4293      	cmp	r3, r2
3418d560:	f200 81ab 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d564:	4a7e      	ldr	r2, [pc, #504]	@ (3418d760 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418d566:	4293      	cmp	r3, r2
3418d568:	f000 819e 	beq.w	3418d8a8 <RCCEx_GetUSARTCLKFreq+0x418>
3418d56c:	4a7c      	ldr	r2, [pc, #496]	@ (3418d760 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418d56e:	4293      	cmp	r3, r2
3418d570:	f200 81a3 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d574:	4a7b      	ldr	r2, [pc, #492]	@ (3418d764 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418d576:	4293      	cmp	r3, r2
3418d578:	f000 8196 	beq.w	3418d8a8 <RCCEx_GetUSARTCLKFreq+0x418>
3418d57c:	4a79      	ldr	r2, [pc, #484]	@ (3418d764 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418d57e:	4293      	cmp	r3, r2
3418d580:	f200 819b 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d584:	4a78      	ldr	r2, [pc, #480]	@ (3418d768 <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418d586:	4293      	cmp	r3, r2
3418d588:	f000 818e 	beq.w	3418d8a8 <RCCEx_GetUSARTCLKFreq+0x418>
3418d58c:	4a76      	ldr	r2, [pc, #472]	@ (3418d768 <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418d58e:	4293      	cmp	r3, r2
3418d590:	f200 8193 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d594:	4a75      	ldr	r2, [pc, #468]	@ (3418d76c <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418d596:	4293      	cmp	r3, r2
3418d598:	f000 812d 	beq.w	3418d7f6 <RCCEx_GetUSARTCLKFreq+0x366>
3418d59c:	4a73      	ldr	r2, [pc, #460]	@ (3418d76c <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418d59e:	4293      	cmp	r3, r2
3418d5a0:	f200 818b 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5a4:	4a72      	ldr	r2, [pc, #456]	@ (3418d770 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418d5a6:	4293      	cmp	r3, r2
3418d5a8:	f000 8125 	beq.w	3418d7f6 <RCCEx_GetUSARTCLKFreq+0x366>
3418d5ac:	4a70      	ldr	r2, [pc, #448]	@ (3418d770 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418d5ae:	4293      	cmp	r3, r2
3418d5b0:	f200 8183 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5b4:	4a6f      	ldr	r2, [pc, #444]	@ (3418d774 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418d5b6:	4293      	cmp	r3, r2
3418d5b8:	f000 811d 	beq.w	3418d7f6 <RCCEx_GetUSARTCLKFreq+0x366>
3418d5bc:	4a6d      	ldr	r2, [pc, #436]	@ (3418d774 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418d5be:	4293      	cmp	r3, r2
3418d5c0:	f200 817b 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5c4:	4a6c      	ldr	r2, [pc, #432]	@ (3418d778 <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418d5c6:	4293      	cmp	r3, r2
3418d5c8:	f000 8115 	beq.w	3418d7f6 <RCCEx_GetUSARTCLKFreq+0x366>
3418d5cc:	4a6a      	ldr	r2, [pc, #424]	@ (3418d778 <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418d5ce:	4293      	cmp	r3, r2
3418d5d0:	f200 8173 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5d4:	4a69      	ldr	r2, [pc, #420]	@ (3418d77c <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418d5d6:	4293      	cmp	r3, r2
3418d5d8:	f000 810d 	beq.w	3418d7f6 <RCCEx_GetUSARTCLKFreq+0x366>
3418d5dc:	4a67      	ldr	r2, [pc, #412]	@ (3418d77c <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418d5de:	4293      	cmp	r3, r2
3418d5e0:	f200 816b 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5e4:	4a66      	ldr	r2, [pc, #408]	@ (3418d780 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418d5e6:	4293      	cmp	r3, r2
3418d5e8:	d07b      	beq.n	3418d6e2 <RCCEx_GetUSARTCLKFreq+0x252>
3418d5ea:	4a65      	ldr	r2, [pc, #404]	@ (3418d780 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418d5ec:	4293      	cmp	r3, r2
3418d5ee:	f200 8164 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d5f2:	4a64      	ldr	r2, [pc, #400]	@ (3418d784 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418d5f4:	4293      	cmp	r3, r2
3418d5f6:	d074      	beq.n	3418d6e2 <RCCEx_GetUSARTCLKFreq+0x252>
3418d5f8:	4a62      	ldr	r2, [pc, #392]	@ (3418d784 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418d5fa:	4293      	cmp	r3, r2
3418d5fc:	f200 815d 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d600:	4a61      	ldr	r2, [pc, #388]	@ (3418d788 <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418d602:	4293      	cmp	r3, r2
3418d604:	d06d      	beq.n	3418d6e2 <RCCEx_GetUSARTCLKFreq+0x252>
3418d606:	4a60      	ldr	r2, [pc, #384]	@ (3418d788 <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418d608:	4293      	cmp	r3, r2
3418d60a:	f200 8156 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d60e:	4a5f      	ldr	r2, [pc, #380]	@ (3418d78c <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418d610:	4293      	cmp	r3, r2
3418d612:	d066      	beq.n	3418d6e2 <RCCEx_GetUSARTCLKFreq+0x252>
3418d614:	4a5d      	ldr	r2, [pc, #372]	@ (3418d78c <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418d616:	4293      	cmp	r3, r2
3418d618:	f200 814f 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d61c:	4a5c      	ldr	r2, [pc, #368]	@ (3418d790 <RCCEx_GetUSARTCLKFreq+0x300>)
3418d61e:	4293      	cmp	r3, r2
3418d620:	d05f      	beq.n	3418d6e2 <RCCEx_GetUSARTCLKFreq+0x252>
3418d622:	4a5b      	ldr	r2, [pc, #364]	@ (3418d790 <RCCEx_GetUSARTCLKFreq+0x300>)
3418d624:	4293      	cmp	r3, r2
3418d626:	f200 8148 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d62a:	4a5a      	ldr	r2, [pc, #360]	@ (3418d794 <RCCEx_GetUSARTCLKFreq+0x304>)
3418d62c:	4293      	cmp	r3, r2
3418d62e:	d053      	beq.n	3418d6d8 <RCCEx_GetUSARTCLKFreq+0x248>
3418d630:	4a58      	ldr	r2, [pc, #352]	@ (3418d794 <RCCEx_GetUSARTCLKFreq+0x304>)
3418d632:	4293      	cmp	r3, r2
3418d634:	f200 8141 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d638:	4a57      	ldr	r2, [pc, #348]	@ (3418d798 <RCCEx_GetUSARTCLKFreq+0x308>)
3418d63a:	4293      	cmp	r3, r2
3418d63c:	d04c      	beq.n	3418d6d8 <RCCEx_GetUSARTCLKFreq+0x248>
3418d63e:	4a56      	ldr	r2, [pc, #344]	@ (3418d798 <RCCEx_GetUSARTCLKFreq+0x308>)
3418d640:	4293      	cmp	r3, r2
3418d642:	f200 813a 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d646:	4a55      	ldr	r2, [pc, #340]	@ (3418d79c <RCCEx_GetUSARTCLKFreq+0x30c>)
3418d648:	4293      	cmp	r3, r2
3418d64a:	d045      	beq.n	3418d6d8 <RCCEx_GetUSARTCLKFreq+0x248>
3418d64c:	4a53      	ldr	r2, [pc, #332]	@ (3418d79c <RCCEx_GetUSARTCLKFreq+0x30c>)
3418d64e:	4293      	cmp	r3, r2
3418d650:	f200 8133 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d654:	4a52      	ldr	r2, [pc, #328]	@ (3418d7a0 <RCCEx_GetUSARTCLKFreq+0x310>)
3418d656:	4293      	cmp	r3, r2
3418d658:	d03e      	beq.n	3418d6d8 <RCCEx_GetUSARTCLKFreq+0x248>
3418d65a:	4a51      	ldr	r2, [pc, #324]	@ (3418d7a0 <RCCEx_GetUSARTCLKFreq+0x310>)
3418d65c:	4293      	cmp	r3, r2
3418d65e:	f200 812c 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d662:	4a50      	ldr	r2, [pc, #320]	@ (3418d7a4 <RCCEx_GetUSARTCLKFreq+0x314>)
3418d664:	4293      	cmp	r3, r2
3418d666:	d037      	beq.n	3418d6d8 <RCCEx_GetUSARTCLKFreq+0x248>
3418d668:	4a4e      	ldr	r2, [pc, #312]	@ (3418d7a4 <RCCEx_GetUSARTCLKFreq+0x314>)
3418d66a:	4293      	cmp	r3, r2
3418d66c:	f200 8125 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d670:	4a4d      	ldr	r2, [pc, #308]	@ (3418d7a8 <RCCEx_GetUSARTCLKFreq+0x318>)
3418d672:	4293      	cmp	r3, r2
3418d674:	d018      	beq.n	3418d6a8 <RCCEx_GetUSARTCLKFreq+0x218>
3418d676:	4a4c      	ldr	r2, [pc, #304]	@ (3418d7a8 <RCCEx_GetUSARTCLKFreq+0x318>)
3418d678:	4293      	cmp	r3, r2
3418d67a:	f200 811e 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d67e:	4a4b      	ldr	r2, [pc, #300]	@ (3418d7ac <RCCEx_GetUSARTCLKFreq+0x31c>)
3418d680:	4293      	cmp	r3, r2
3418d682:	d01d      	beq.n	3418d6c0 <RCCEx_GetUSARTCLKFreq+0x230>
3418d684:	4a49      	ldr	r2, [pc, #292]	@ (3418d7ac <RCCEx_GetUSARTCLKFreq+0x31c>)
3418d686:	4293      	cmp	r3, r2
3418d688:	f200 8117 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d68c:	4a48      	ldr	r2, [pc, #288]	@ (3418d7b0 <RCCEx_GetUSARTCLKFreq+0x320>)
3418d68e:	4293      	cmp	r3, r2
3418d690:	d00a      	beq.n	3418d6a8 <RCCEx_GetUSARTCLKFreq+0x218>
3418d692:	4a47      	ldr	r2, [pc, #284]	@ (3418d7b0 <RCCEx_GetUSARTCLKFreq+0x320>)
3418d694:	4293      	cmp	r3, r2
3418d696:	f200 8110 	bhi.w	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
3418d69a:	4a46      	ldr	r2, [pc, #280]	@ (3418d7b4 <RCCEx_GetUSARTCLKFreq+0x324>)
3418d69c:	4293      	cmp	r3, r2
3418d69e:	d003      	beq.n	3418d6a8 <RCCEx_GetUSARTCLKFreq+0x218>
3418d6a0:	4a45      	ldr	r2, [pc, #276]	@ (3418d7b8 <RCCEx_GetUSARTCLKFreq+0x328>)
3418d6a2:	4293      	cmp	r3, r2
3418d6a4:	d00c      	beq.n	3418d6c0 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d6a6:	e108      	b.n	3418d8ba <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d6a8:	f7f7 ff7a 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418d6ac:	4603      	mov	r3, r0
3418d6ae:	4618      	mov	r0, r3
3418d6b0:	f7fc ff1a 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418d6b4:	4603      	mov	r3, r0
3418d6b6:	4618      	mov	r0, r3
3418d6b8:	f7fc ff37 	bl	3418a52a <RCCEx_GetPCLK2Freq>
3418d6bc:	60f8      	str	r0, [r7, #12]
      break;
3418d6be:	e107      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d6c0:	f7f7 ff6e 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418d6c4:	4603      	mov	r3, r0
3418d6c6:	4618      	mov	r0, r3
3418d6c8:	f7fc ff0e 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418d6cc:	4603      	mov	r3, r0
3418d6ce:	4618      	mov	r0, r3
3418d6d0:	f7fc ff1b 	bl	3418a50a <RCCEx_GetPCLK1Freq>
3418d6d4:	60f8      	str	r0, [r7, #12]
      break;
3418d6d6:	e0fb      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d6d8:	2007      	movs	r0, #7
3418d6da:	f7fd f9f1 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418d6de:	60f8      	str	r0, [r7, #12]
      break;
3418d6e0:	e0f6      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418d6e2:	f7f9 fb95 	bl	34186e10 <LL_RCC_IC9_IsEnabled>
3418d6e6:	4603      	mov	r3, r0
3418d6e8:	2b00      	cmp	r3, #0
3418d6ea:	f000 80e8 	beq.w	3418d8be <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
3418d6ee:	f7f9 fbb1 	bl	34186e54 <LL_RCC_IC9_GetDivider>
3418d6f2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418d6f4:	f7f9 fba0 	bl	34186e38 <LL_RCC_IC9_GetSource>
3418d6f8:	4603      	mov	r3, r0
3418d6fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d6fe:	d06f      	beq.n	3418d7e0 <RCCEx_GetUSARTCLKFreq+0x350>
3418d700:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d704:	d875      	bhi.n	3418d7f2 <RCCEx_GetUSARTCLKFreq+0x362>
3418d706:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d70a:	d060      	beq.n	3418d7ce <RCCEx_GetUSARTCLKFreq+0x33e>
3418d70c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d710:	d86f      	bhi.n	3418d7f2 <RCCEx_GetUSARTCLKFreq+0x362>
3418d712:	2b00      	cmp	r3, #0
3418d714:	d003      	beq.n	3418d71e <RCCEx_GetUSARTCLKFreq+0x28e>
3418d716:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d71a:	d04f      	beq.n	3418d7bc <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
3418d71c:	e069      	b.n	3418d7f2 <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d71e:	f7fc fdcb 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418d722:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d724:	68fa      	ldr	r2, [r7, #12]
3418d726:	68bb      	ldr	r3, [r7, #8]
3418d728:	fbb2 f3f3 	udiv	r3, r2, r3
3418d72c:	60fb      	str	r3, [r7, #12]
            break;
3418d72e:	e061      	b.n	3418d7f4 <RCCEx_GetUSARTCLKFreq+0x364>
3418d730:	07061430 	.word	0x07061430
3418d734:	07060830 	.word	0x07060830
3418d738:	07060434 	.word	0x07060434
3418d73c:	07060430 	.word	0x07060430
3418d740:	07060030 	.word	0x07060030
3418d744:	07051430 	.word	0x07051430
3418d748:	07050830 	.word	0x07050830
3418d74c:	07050434 	.word	0x07050434
3418d750:	07050430 	.word	0x07050430
3418d754:	07050030 	.word	0x07050030
3418d758:	07041430 	.word	0x07041430
3418d75c:	07040830 	.word	0x07040830
3418d760:	07040434 	.word	0x07040434
3418d764:	07040430 	.word	0x07040430
3418d768:	07040030 	.word	0x07040030
3418d76c:	07031430 	.word	0x07031430
3418d770:	07030830 	.word	0x07030830
3418d774:	07030434 	.word	0x07030434
3418d778:	07030430 	.word	0x07030430
3418d77c:	07030030 	.word	0x07030030
3418d780:	07021430 	.word	0x07021430
3418d784:	07020830 	.word	0x07020830
3418d788:	07020434 	.word	0x07020434
3418d78c:	07020430 	.word	0x07020430
3418d790:	07020030 	.word	0x07020030
3418d794:	07011430 	.word	0x07011430
3418d798:	07010830 	.word	0x07010830
3418d79c:	07010434 	.word	0x07010434
3418d7a0:	07010430 	.word	0x07010430
3418d7a4:	07010030 	.word	0x07010030
3418d7a8:	07001430 	.word	0x07001430
3418d7ac:	07000830 	.word	0x07000830
3418d7b0:	07000434 	.word	0x07000434
3418d7b4:	07000030 	.word	0x07000030
3418d7b8:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d7bc:	f7fc fdc2 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418d7c0:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d7c2:	68fa      	ldr	r2, [r7, #12]
3418d7c4:	68bb      	ldr	r3, [r7, #8]
3418d7c6:	fbb2 f3f3 	udiv	r3, r2, r3
3418d7ca:	60fb      	str	r3, [r7, #12]
            break;
3418d7cc:	e012      	b.n	3418d7f4 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d7ce:	f7fc fdff 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418d7d2:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d7d4:	68fa      	ldr	r2, [r7, #12]
3418d7d6:	68bb      	ldr	r3, [r7, #8]
3418d7d8:	fbb2 f3f3 	udiv	r3, r2, r3
3418d7dc:	60fb      	str	r3, [r7, #12]
            break;
3418d7de:	e009      	b.n	3418d7f4 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d7e0:	f7fc fe3c 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418d7e4:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d7e6:	68fa      	ldr	r2, [r7, #12]
3418d7e8:	68bb      	ldr	r3, [r7, #8]
3418d7ea:	fbb2 f3f3 	udiv	r3, r2, r3
3418d7ee:	60fb      	str	r3, [r7, #12]
            break;
3418d7f0:	e000      	b.n	3418d7f4 <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3418d7f2:	bf00      	nop
      break;
3418d7f4:	e063      	b.n	3418d8be <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418d7f6:	f7f9 fc0b 	bl	34187010 <LL_RCC_IC14_IsEnabled>
3418d7fa:	4603      	mov	r3, r0
3418d7fc:	2b00      	cmp	r3, #0
3418d7fe:	d060      	beq.n	3418d8c2 <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
3418d800:	f7f9 fc28 	bl	34187054 <LL_RCC_IC14_GetDivider>
3418d804:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418d806:	f7f9 fc17 	bl	34187038 <LL_RCC_IC14_GetSource>
3418d80a:	4603      	mov	r3, r0
3418d80c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d810:	d029      	beq.n	3418d866 <RCCEx_GetUSARTCLKFreq+0x3d6>
3418d812:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d816:	d82f      	bhi.n	3418d878 <RCCEx_GetUSARTCLKFreq+0x3e8>
3418d818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d81c:	d01a      	beq.n	3418d854 <RCCEx_GetUSARTCLKFreq+0x3c4>
3418d81e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d822:	d829      	bhi.n	3418d878 <RCCEx_GetUSARTCLKFreq+0x3e8>
3418d824:	2b00      	cmp	r3, #0
3418d826:	d003      	beq.n	3418d830 <RCCEx_GetUSARTCLKFreq+0x3a0>
3418d828:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d82c:	d009      	beq.n	3418d842 <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
3418d82e:	e023      	b.n	3418d878 <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d830:	f7fc fd42 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418d834:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d836:	68fa      	ldr	r2, [r7, #12]
3418d838:	68bb      	ldr	r3, [r7, #8]
3418d83a:	fbb2 f3f3 	udiv	r3, r2, r3
3418d83e:	60fb      	str	r3, [r7, #12]
            break;
3418d840:	e01b      	b.n	3418d87a <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d842:	f7fc fd7f 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418d846:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d848:	68fa      	ldr	r2, [r7, #12]
3418d84a:	68bb      	ldr	r3, [r7, #8]
3418d84c:	fbb2 f3f3 	udiv	r3, r2, r3
3418d850:	60fb      	str	r3, [r7, #12]
            break;
3418d852:	e012      	b.n	3418d87a <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d854:	f7fc fdbc 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418d858:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d85a:	68fa      	ldr	r2, [r7, #12]
3418d85c:	68bb      	ldr	r3, [r7, #8]
3418d85e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d862:	60fb      	str	r3, [r7, #12]
            break;
3418d864:	e009      	b.n	3418d87a <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d866:	f7fc fdf9 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418d86a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418d86c:	68fa      	ldr	r2, [r7, #12]
3418d86e:	68bb      	ldr	r3, [r7, #8]
3418d870:	fbb2 f3f3 	udiv	r3, r2, r3
3418d874:	60fb      	str	r3, [r7, #12]
            break;
3418d876:	e000      	b.n	3418d87a <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3418d878:	bf00      	nop
      break;
3418d87a:	e022      	b.n	3418d8c2 <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
3418d87c:	f7f8 faa4 	bl	34185dc8 <LL_RCC_HSI_IsReady>
3418d880:	4603      	mov	r3, r0
3418d882:	2b00      	cmp	r3, #0
3418d884:	d01f      	beq.n	3418d8c6 <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d886:	f7f8 fab1 	bl	34185dec <LL_RCC_HSI_GetDivider>
3418d88a:	4603      	mov	r3, r0
3418d88c:	09db      	lsrs	r3, r3, #7
3418d88e:	4a13      	ldr	r2, [pc, #76]	@ (3418d8dc <RCCEx_GetUSARTCLKFreq+0x44c>)
3418d890:	fa22 f303 	lsr.w	r3, r2, r3
3418d894:	60fb      	str	r3, [r7, #12]
      break;
3418d896:	e016      	b.n	3418d8c6 <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3418d898:	f7f8 fab6 	bl	34185e08 <LL_RCC_MSI_IsReady>
3418d89c:	4603      	mov	r3, r0
3418d89e:	2b00      	cmp	r3, #0
3418d8a0:	d013      	beq.n	3418d8ca <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3418d8a2:	4b0f      	ldr	r3, [pc, #60]	@ (3418d8e0 <RCCEx_GetUSARTCLKFreq+0x450>)
3418d8a4:	60fb      	str	r3, [r7, #12]
      break;
3418d8a6:	e010      	b.n	3418d8ca <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3418d8a8:	f7f8 face 	bl	34185e48 <LL_RCC_LSE_IsReady>
3418d8ac:	4603      	mov	r3, r0
3418d8ae:	2b00      	cmp	r3, #0
3418d8b0:	d00d      	beq.n	3418d8ce <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3418d8b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418d8b6:	60fb      	str	r3, [r7, #12]
      break;
3418d8b8:	e009      	b.n	3418d8ce <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3418d8ba:	bf00      	nop
3418d8bc:	e008      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418d8be:	bf00      	nop
3418d8c0:	e006      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418d8c2:	bf00      	nop
3418d8c4:	e004      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418d8c6:	bf00      	nop
3418d8c8:	e002      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418d8ca:	bf00      	nop
3418d8cc:	e000      	b.n	3418d8d0 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418d8ce:	bf00      	nop
  }

  return usart_frequency;
3418d8d0:	68fb      	ldr	r3, [r7, #12]
}
3418d8d2:	4618      	mov	r0, r3
3418d8d4:	3710      	adds	r7, #16
3418d8d6:	46bd      	mov	sp, r7
3418d8d8:	bd80      	pop	{r7, pc}
3418d8da:	bf00      	nop
3418d8dc:	03d09000 	.word	0x03d09000
3418d8e0:	003d0900 	.word	0x003d0900

3418d8e4 <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3418d8e4:	b580      	push	{r7, lr}
3418d8e6:	b084      	sub	sp, #16
3418d8e8:	af00      	add	r7, sp, #0
3418d8ea:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d8ec:	2300      	movs	r3, #0
3418d8ee:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
3418d8f0:	6878      	ldr	r0, [r7, #4]
3418d8f2:	f7f8 fe69 	bl	341865c8 <LL_RCC_GetUSBClockSource>
3418d8f6:	4603      	mov	r3, r0
3418d8f8:	4a4b      	ldr	r2, [pc, #300]	@ (3418da28 <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418d8fa:	4293      	cmp	r3, r2
3418d8fc:	d035      	beq.n	3418d96a <RCCEx_GetOTGPHYCLKFreq+0x86>
3418d8fe:	4a4a      	ldr	r2, [pc, #296]	@ (3418da28 <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418d900:	4293      	cmp	r3, r2
3418d902:	f200 8085 	bhi.w	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d906:	4a49      	ldr	r2, [pc, #292]	@ (3418da2c <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418d908:	4293      	cmp	r3, r2
3418d90a:	d02e      	beq.n	3418d96a <RCCEx_GetOTGPHYCLKFreq+0x86>
3418d90c:	4a47      	ldr	r2, [pc, #284]	@ (3418da2c <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418d90e:	4293      	cmp	r3, r2
3418d910:	d87e      	bhi.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d912:	4a47      	ldr	r2, [pc, #284]	@ (3418da30 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418d914:	4293      	cmp	r3, r2
3418d916:	d038      	beq.n	3418d98a <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418d918:	4a45      	ldr	r2, [pc, #276]	@ (3418da30 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418d91a:	4293      	cmp	r3, r2
3418d91c:	d878      	bhi.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d91e:	4a45      	ldr	r2, [pc, #276]	@ (3418da34 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418d920:	4293      	cmp	r3, r2
3418d922:	d032      	beq.n	3418d98a <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418d924:	4a43      	ldr	r2, [pc, #268]	@ (3418da34 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418d926:	4293      	cmp	r3, r2
3418d928:	d872      	bhi.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d92a:	4a43      	ldr	r2, [pc, #268]	@ (3418da38 <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418d92c:	4293      	cmp	r3, r2
3418d92e:	d00f      	beq.n	3418d950 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418d930:	4a41      	ldr	r2, [pc, #260]	@ (3418da38 <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418d932:	4293      	cmp	r3, r2
3418d934:	d86c      	bhi.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d936:	4a41      	ldr	r2, [pc, #260]	@ (3418da3c <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418d938:	4293      	cmp	r3, r2
3418d93a:	d009      	beq.n	3418d950 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418d93c:	4a3f      	ldr	r2, [pc, #252]	@ (3418da3c <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418d93e:	4293      	cmp	r3, r2
3418d940:	d866      	bhi.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418d942:	4a3f      	ldr	r2, [pc, #252]	@ (3418da40 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
3418d944:	4293      	cmp	r3, r2
3418d946:	d008      	beq.n	3418d95a <RCCEx_GetOTGPHYCLKFreq+0x76>
3418d948:	4a3e      	ldr	r2, [pc, #248]	@ (3418da44 <RCCEx_GetOTGPHYCLKFreq+0x160>)
3418d94a:	4293      	cmp	r3, r2
3418d94c:	d005      	beq.n	3418d95a <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d94e:	e05f      	b.n	3418da10 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d950:	2007      	movs	r0, #7
3418d952:	f7fd f8b5 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418d956:	60f8      	str	r0, [r7, #12]
      break;
3418d958:	e061      	b.n	3418da1e <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418d95a:	f7f8 fa23 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418d95e:	4603      	mov	r3, r0
3418d960:	2b00      	cmp	r3, #0
3418d962:	d057      	beq.n	3418da14 <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
3418d964:	4b38      	ldr	r3, [pc, #224]	@ (3418da48 <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418d966:	60fb      	str	r3, [r7, #12]
      break;
3418d968:	e054      	b.n	3418da14 <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3418d96a:	f7f8 fa1b 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418d96e:	4603      	mov	r3, r0
3418d970:	2b00      	cmp	r3, #0
3418d972:	d051      	beq.n	3418da18 <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418d974:	f7f8 fa04 	bl	34185d80 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418d978:	4603      	mov	r3, r0
3418d97a:	2b00      	cmp	r3, #0
3418d97c:	d102      	bne.n	3418d984 <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
3418d97e:	4b33      	ldr	r3, [pc, #204]	@ (3418da4c <RCCEx_GetOTGPHYCLKFreq+0x168>)
3418d980:	60fb      	str	r3, [r7, #12]
      break;
3418d982:	e049      	b.n	3418da18 <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
3418d984:	4b30      	ldr	r3, [pc, #192]	@ (3418da48 <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418d986:	60fb      	str	r3, [r7, #12]
      break;
3418d988:	e046      	b.n	3418da18 <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418d98a:	f7f9 fb81 	bl	34187090 <LL_RCC_IC15_IsEnabled>
3418d98e:	4603      	mov	r3, r0
3418d990:	2b00      	cmp	r3, #0
3418d992:	d043      	beq.n	3418da1c <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
3418d994:	f7f9 fb9e 	bl	341870d4 <LL_RCC_IC15_GetDivider>
3418d998:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418d99a:	f7f9 fb8d 	bl	341870b8 <LL_RCC_IC15_GetSource>
3418d99e:	4603      	mov	r3, r0
3418d9a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d9a4:	d029      	beq.n	3418d9fa <RCCEx_GetOTGPHYCLKFreq+0x116>
3418d9a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d9aa:	d82f      	bhi.n	3418da0c <RCCEx_GetOTGPHYCLKFreq+0x128>
3418d9ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d9b0:	d01a      	beq.n	3418d9e8 <RCCEx_GetOTGPHYCLKFreq+0x104>
3418d9b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d9b6:	d829      	bhi.n	3418da0c <RCCEx_GetOTGPHYCLKFreq+0x128>
3418d9b8:	2b00      	cmp	r3, #0
3418d9ba:	d003      	beq.n	3418d9c4 <RCCEx_GetOTGPHYCLKFreq+0xe0>
3418d9bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d9c0:	d009      	beq.n	3418d9d6 <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3418d9c2:	e023      	b.n	3418da0c <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d9c4:	f7fc fc78 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418d9c8:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418d9ca:	68fa      	ldr	r2, [r7, #12]
3418d9cc:	68bb      	ldr	r3, [r7, #8]
3418d9ce:	fbb2 f3f3 	udiv	r3, r2, r3
3418d9d2:	60fb      	str	r3, [r7, #12]
            break;
3418d9d4:	e01b      	b.n	3418da0e <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d9d6:	f7fc fcb5 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418d9da:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418d9dc:	68fa      	ldr	r2, [r7, #12]
3418d9de:	68bb      	ldr	r3, [r7, #8]
3418d9e0:	fbb2 f3f3 	udiv	r3, r2, r3
3418d9e4:	60fb      	str	r3, [r7, #12]
            break;
3418d9e6:	e012      	b.n	3418da0e <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d9e8:	f7fc fcf2 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418d9ec:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418d9ee:	68fa      	ldr	r2, [r7, #12]
3418d9f0:	68bb      	ldr	r3, [r7, #8]
3418d9f2:	fbb2 f3f3 	udiv	r3, r2, r3
3418d9f6:	60fb      	str	r3, [r7, #12]
            break;
3418d9f8:	e009      	b.n	3418da0e <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d9fa:	f7fc fd2f 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418d9fe:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418da00:	68fa      	ldr	r2, [r7, #12]
3418da02:	68bb      	ldr	r3, [r7, #8]
3418da04:	fbb2 f3f3 	udiv	r3, r2, r3
3418da08:	60fb      	str	r3, [r7, #12]
            break;
3418da0a:	e000      	b.n	3418da0e <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
3418da0c:	bf00      	nop
      break;
3418da0e:	e005      	b.n	3418da1c <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
3418da10:	bf00      	nop
3418da12:	e004      	b.n	3418da1e <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418da14:	bf00      	nop
3418da16:	e002      	b.n	3418da1e <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418da18:	bf00      	nop
3418da1a:	e000      	b.n	3418da1e <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418da1c:	bf00      	nop
  }

  return usb_frequency;
3418da1e:	68fb      	ldr	r3, [r7, #12]
}
3418da20:	4618      	mov	r0, r3
3418da22:	3710      	adds	r7, #16
3418da24:	46bd      	mov	sp, r7
3418da26:	bd80      	pop	{r7, pc}
3418da28:	03031414 	.word	0x03031414
3418da2c:	03030c14 	.word	0x03030c14
3418da30:	03021414 	.word	0x03021414
3418da34:	03020c14 	.word	0x03020c14
3418da38:	03011414 	.word	0x03011414
3418da3c:	03010c14 	.word	0x03010c14
3418da40:	03000c14 	.word	0x03000c14
3418da44:	03001414 	.word	0x03001414
3418da48:	00b71b00 	.word	0x00b71b00
3418da4c:	016e3600 	.word	0x016e3600

3418da50 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
3418da50:	b580      	push	{r7, lr}
3418da52:	b084      	sub	sp, #16
3418da54:	af00      	add	r7, sp, #0
3418da56:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418da58:	2300      	movs	r3, #0
3418da5a:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
3418da5c:	6878      	ldr	r0, [r7, #4]
3418da5e:	f7f8 fdb3 	bl	341865c8 <LL_RCC_GetUSBClockSource>
3418da62:	4603      	mov	r3, r0
3418da64:	4a1a      	ldr	r2, [pc, #104]	@ (3418dad0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418da66:	4293      	cmp	r3, r2
3418da68:	d00f      	beq.n	3418da8a <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418da6a:	4a19      	ldr	r2, [pc, #100]	@ (3418dad0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418da6c:	4293      	cmp	r3, r2
3418da6e:	d826      	bhi.n	3418dabe <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418da70:	4a18      	ldr	r2, [pc, #96]	@ (3418dad4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418da72:	4293      	cmp	r3, r2
3418da74:	d009      	beq.n	3418da8a <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418da76:	4a17      	ldr	r2, [pc, #92]	@ (3418dad4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418da78:	4293      	cmp	r3, r2
3418da7a:	d820      	bhi.n	3418dabe <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418da7c:	4a16      	ldr	r2, [pc, #88]	@ (3418dad8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
3418da7e:	4293      	cmp	r3, r2
3418da80:	d013      	beq.n	3418daaa <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
3418da82:	4a16      	ldr	r2, [pc, #88]	@ (3418dadc <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
3418da84:	4293      	cmp	r3, r2
3418da86:	d015      	beq.n	3418dab4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3418da88:	e019      	b.n	3418dabe <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3418da8a:	f7f8 f98b 	bl	34185da4 <LL_RCC_HSE_IsReady>
3418da8e:	4603      	mov	r3, r0
3418da90:	2b00      	cmp	r3, #0
3418da92:	d016      	beq.n	3418dac2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418da94:	f7f8 f974 	bl	34185d80 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418da98:	4603      	mov	r3, r0
3418da9a:	2b00      	cmp	r3, #0
3418da9c:	d102      	bne.n	3418daa4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
3418da9e:	4b10      	ldr	r3, [pc, #64]	@ (3418dae0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
3418daa0:	60fb      	str	r3, [r7, #12]
      break;
3418daa2:	e00e      	b.n	3418dac2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3418daa4:	4b0f      	ldr	r3, [pc, #60]	@ (3418dae4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3418daa6:	60fb      	str	r3, [r7, #12]
      break;
3418daa8:	e00b      	b.n	3418dac2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418daaa:	480f      	ldr	r0, [pc, #60]	@ (3418dae8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
3418daac:	f7ff ff1a 	bl	3418d8e4 <RCCEx_GetOTGPHYCLKFreq>
3418dab0:	60f8      	str	r0, [r7, #12]
      break;
3418dab2:	e007      	b.n	3418dac4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418dab4:	480d      	ldr	r0, [pc, #52]	@ (3418daec <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3418dab6:	f7ff ff15 	bl	3418d8e4 <RCCEx_GetOTGPHYCLKFreq>
3418daba:	60f8      	str	r0, [r7, #12]
      break;
3418dabc:	e002      	b.n	3418dac4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418dabe:	bf00      	nop
3418dac0:	e000      	b.n	3418dac4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418dac2:	bf00      	nop
  }

  return usb_frequency;
3418dac4:	68fb      	ldr	r3, [r7, #12]
}
3418dac6:	4618      	mov	r0, r3
3418dac8:	3710      	adds	r7, #16
3418daca:	46bd      	mov	sp, r7
3418dacc:	bd80      	pop	{r7, pc}
3418dace:	bf00      	nop
3418dad0:	01011814 	.word	0x01011814
3418dad4:	01011014 	.word	0x01011014
3418dad8:	01001014 	.word	0x01001014
3418dadc:	01001814 	.word	0x01001814
3418dae0:	016e3600 	.word	0x016e3600
3418dae4:	00b71b00 	.word	0x00b71b00
3418dae8:	03000c14 	.word	0x03000c14
3418daec:	03001414 	.word	0x03001414

3418daf0 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
3418daf0:	b580      	push	{r7, lr}
3418daf2:	b084      	sub	sp, #16
3418daf4:	af00      	add	r7, sp, #0
3418daf6:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418daf8:	2300      	movs	r3, #0
3418dafa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
3418dafc:	6878      	ldr	r0, [r7, #4]
3418dafe:	f7f8 fd6f 	bl	341865e0 <LL_RCC_GetXSPIClockSource>
3418db02:	4603      	mov	r3, r0
3418db04:	4a76      	ldr	r2, [pc, #472]	@ (3418dce0 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418db06:	4293      	cmp	r3, r2
3418db08:	f000 809d 	beq.w	3418dc46 <RCCEx_GetXSPICLKFreq+0x156>
3418db0c:	4a74      	ldr	r2, [pc, #464]	@ (3418dce0 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418db0e:	4293      	cmp	r3, r2
3418db10:	f200 80dc 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db14:	4a73      	ldr	r2, [pc, #460]	@ (3418dce4 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418db16:	4293      	cmp	r3, r2
3418db18:	f000 8095 	beq.w	3418dc46 <RCCEx_GetXSPICLKFreq+0x156>
3418db1c:	4a71      	ldr	r2, [pc, #452]	@ (3418dce4 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418db1e:	4293      	cmp	r3, r2
3418db20:	f200 80d4 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db24:	4a70      	ldr	r2, [pc, #448]	@ (3418dce8 <RCCEx_GetXSPICLKFreq+0x1f8>)
3418db26:	4293      	cmp	r3, r2
3418db28:	f000 808d 	beq.w	3418dc46 <RCCEx_GetXSPICLKFreq+0x156>
3418db2c:	4a6e      	ldr	r2, [pc, #440]	@ (3418dce8 <RCCEx_GetXSPICLKFreq+0x1f8>)
3418db2e:	4293      	cmp	r3, r2
3418db30:	f200 80cc 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db34:	4a6d      	ldr	r2, [pc, #436]	@ (3418dcec <RCCEx_GetXSPICLKFreq+0x1fc>)
3418db36:	4293      	cmp	r3, r2
3418db38:	d041      	beq.n	3418dbbe <RCCEx_GetXSPICLKFreq+0xce>
3418db3a:	4a6c      	ldr	r2, [pc, #432]	@ (3418dcec <RCCEx_GetXSPICLKFreq+0x1fc>)
3418db3c:	4293      	cmp	r3, r2
3418db3e:	f200 80c5 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db42:	4a6b      	ldr	r2, [pc, #428]	@ (3418dcf0 <RCCEx_GetXSPICLKFreq+0x200>)
3418db44:	4293      	cmp	r3, r2
3418db46:	d03a      	beq.n	3418dbbe <RCCEx_GetXSPICLKFreq+0xce>
3418db48:	4a69      	ldr	r2, [pc, #420]	@ (3418dcf0 <RCCEx_GetXSPICLKFreq+0x200>)
3418db4a:	4293      	cmp	r3, r2
3418db4c:	f200 80be 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db50:	4a68      	ldr	r2, [pc, #416]	@ (3418dcf4 <RCCEx_GetXSPICLKFreq+0x204>)
3418db52:	4293      	cmp	r3, r2
3418db54:	d033      	beq.n	3418dbbe <RCCEx_GetXSPICLKFreq+0xce>
3418db56:	4a67      	ldr	r2, [pc, #412]	@ (3418dcf4 <RCCEx_GetXSPICLKFreq+0x204>)
3418db58:	4293      	cmp	r3, r2
3418db5a:	f200 80b7 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db5e:	4a66      	ldr	r2, [pc, #408]	@ (3418dcf8 <RCCEx_GetXSPICLKFreq+0x208>)
3418db60:	4293      	cmp	r3, r2
3418db62:	d027      	beq.n	3418dbb4 <RCCEx_GetXSPICLKFreq+0xc4>
3418db64:	4a64      	ldr	r2, [pc, #400]	@ (3418dcf8 <RCCEx_GetXSPICLKFreq+0x208>)
3418db66:	4293      	cmp	r3, r2
3418db68:	f200 80b0 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db6c:	4a63      	ldr	r2, [pc, #396]	@ (3418dcfc <RCCEx_GetXSPICLKFreq+0x20c>)
3418db6e:	4293      	cmp	r3, r2
3418db70:	d020      	beq.n	3418dbb4 <RCCEx_GetXSPICLKFreq+0xc4>
3418db72:	4a62      	ldr	r2, [pc, #392]	@ (3418dcfc <RCCEx_GetXSPICLKFreq+0x20c>)
3418db74:	4293      	cmp	r3, r2
3418db76:	f200 80a9 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db7a:	4a61      	ldr	r2, [pc, #388]	@ (3418dd00 <RCCEx_GetXSPICLKFreq+0x210>)
3418db7c:	4293      	cmp	r3, r2
3418db7e:	d019      	beq.n	3418dbb4 <RCCEx_GetXSPICLKFreq+0xc4>
3418db80:	4a5f      	ldr	r2, [pc, #380]	@ (3418dd00 <RCCEx_GetXSPICLKFreq+0x210>)
3418db82:	4293      	cmp	r3, r2
3418db84:	f200 80a2 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db88:	4a5e      	ldr	r2, [pc, #376]	@ (3418dd04 <RCCEx_GetXSPICLKFreq+0x214>)
3418db8a:	4293      	cmp	r3, r2
3418db8c:	d00a      	beq.n	3418dba4 <RCCEx_GetXSPICLKFreq+0xb4>
3418db8e:	4a5d      	ldr	r2, [pc, #372]	@ (3418dd04 <RCCEx_GetXSPICLKFreq+0x214>)
3418db90:	4293      	cmp	r3, r2
3418db92:	f200 809b 	bhi.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
3418db96:	4a5c      	ldr	r2, [pc, #368]	@ (3418dd08 <RCCEx_GetXSPICLKFreq+0x218>)
3418db98:	4293      	cmp	r3, r2
3418db9a:	d003      	beq.n	3418dba4 <RCCEx_GetXSPICLKFreq+0xb4>
3418db9c:	4a5b      	ldr	r2, [pc, #364]	@ (3418dd0c <RCCEx_GetXSPICLKFreq+0x21c>)
3418db9e:	4293      	cmp	r3, r2
3418dba0:	f040 8094 	bne.w	3418dccc <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418dba4:	f7f7 fcfc 	bl	341855a0 <HAL_RCC_GetSysClockFreq>
3418dba8:	4603      	mov	r3, r0
3418dbaa:	4618      	mov	r0, r3
3418dbac:	f7fc fc9c 	bl	3418a4e8 <RCCEx_GetHCLKFreq>
3418dbb0:	60f8      	str	r0, [r7, #12]
      break;
3418dbb2:	e090      	b.n	3418dcd6 <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418dbb4:	2007      	movs	r0, #7
3418dbb6:	f7fc ff83 	bl	3418aac0 <RCCEx_GetCLKPCLKFreq>
3418dbba:	60f8      	str	r0, [r7, #12]
      break;
3418dbbc:	e08b      	b.n	3418dcd6 <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418dbbe:	f7f8 ffe7 	bl	34186b90 <LL_RCC_IC3_IsEnabled>
3418dbc2:	4603      	mov	r3, r0
3418dbc4:	2b00      	cmp	r3, #0
3418dbc6:	f000 8083 	beq.w	3418dcd0 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3418dbca:	f7f9 f803 	bl	34186bd4 <LL_RCC_IC3_GetDivider>
3418dbce:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418dbd0:	f7f8 fff2 	bl	34186bb8 <LL_RCC_IC3_GetSource>
3418dbd4:	4603      	mov	r3, r0
3418dbd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dbda:	d029      	beq.n	3418dc30 <RCCEx_GetXSPICLKFreq+0x140>
3418dbdc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dbe0:	d82f      	bhi.n	3418dc42 <RCCEx_GetXSPICLKFreq+0x152>
3418dbe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dbe6:	d01a      	beq.n	3418dc1e <RCCEx_GetXSPICLKFreq+0x12e>
3418dbe8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dbec:	d829      	bhi.n	3418dc42 <RCCEx_GetXSPICLKFreq+0x152>
3418dbee:	2b00      	cmp	r3, #0
3418dbf0:	d003      	beq.n	3418dbfa <RCCEx_GetXSPICLKFreq+0x10a>
3418dbf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418dbf6:	d009      	beq.n	3418dc0c <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418dbf8:	e023      	b.n	3418dc42 <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418dbfa:	f7fc fb5d 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418dbfe:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc00:	68fa      	ldr	r2, [r7, #12]
3418dc02:	68bb      	ldr	r3, [r7, #8]
3418dc04:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc08:	60fb      	str	r3, [r7, #12]
            break;
3418dc0a:	e01b      	b.n	3418dc44 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418dc0c:	f7fc fb9a 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418dc10:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc12:	68fa      	ldr	r2, [r7, #12]
3418dc14:	68bb      	ldr	r3, [r7, #8]
3418dc16:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc1a:	60fb      	str	r3, [r7, #12]
            break;
3418dc1c:	e012      	b.n	3418dc44 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418dc1e:	f7fc fbd7 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418dc22:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc24:	68fa      	ldr	r2, [r7, #12]
3418dc26:	68bb      	ldr	r3, [r7, #8]
3418dc28:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc2c:	60fb      	str	r3, [r7, #12]
            break;
3418dc2e:	e009      	b.n	3418dc44 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418dc30:	f7fc fc14 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418dc34:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc36:	68fa      	ldr	r2, [r7, #12]
3418dc38:	68bb      	ldr	r3, [r7, #8]
3418dc3a:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc3e:	60fb      	str	r3, [r7, #12]
            break;
3418dc40:	e000      	b.n	3418dc44 <RCCEx_GetXSPICLKFreq+0x154>
            break;
3418dc42:	bf00      	nop
        }
      }
      break;
3418dc44:	e044      	b.n	3418dcd0 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418dc46:	f7f8 ffe3 	bl	34186c10 <LL_RCC_IC4_IsEnabled>
3418dc4a:	4603      	mov	r3, r0
3418dc4c:	2b00      	cmp	r3, #0
3418dc4e:	d041      	beq.n	3418dcd4 <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418dc50:	f7f9 f800 	bl	34186c54 <LL_RCC_IC4_GetDivider>
3418dc54:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418dc56:	f7f8 ffef 	bl	34186c38 <LL_RCC_IC4_GetSource>
3418dc5a:	4603      	mov	r3, r0
3418dc5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dc60:	d029      	beq.n	3418dcb6 <RCCEx_GetXSPICLKFreq+0x1c6>
3418dc62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dc66:	d82f      	bhi.n	3418dcc8 <RCCEx_GetXSPICLKFreq+0x1d8>
3418dc68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dc6c:	d01a      	beq.n	3418dca4 <RCCEx_GetXSPICLKFreq+0x1b4>
3418dc6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dc72:	d829      	bhi.n	3418dcc8 <RCCEx_GetXSPICLKFreq+0x1d8>
3418dc74:	2b00      	cmp	r3, #0
3418dc76:	d003      	beq.n	3418dc80 <RCCEx_GetXSPICLKFreq+0x190>
3418dc78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418dc7c:	d009      	beq.n	3418dc92 <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418dc7e:	e023      	b.n	3418dcc8 <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418dc80:	f7fc fb1a 	bl	3418a2b8 <HAL_RCCEx_GetPLL1CLKFreq>
3418dc84:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc86:	68fa      	ldr	r2, [r7, #12]
3418dc88:	68bb      	ldr	r3, [r7, #8]
3418dc8a:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc8e:	60fb      	str	r3, [r7, #12]
            break;
3418dc90:	e01b      	b.n	3418dcca <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418dc92:	f7fc fb57 	bl	3418a344 <HAL_RCCEx_GetPLL2CLKFreq>
3418dc96:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dc98:	68fa      	ldr	r2, [r7, #12]
3418dc9a:	68bb      	ldr	r3, [r7, #8]
3418dc9c:	fbb2 f3f3 	udiv	r3, r2, r3
3418dca0:	60fb      	str	r3, [r7, #12]
            break;
3418dca2:	e012      	b.n	3418dcca <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418dca4:	f7fc fb94 	bl	3418a3d0 <HAL_RCCEx_GetPLL3CLKFreq>
3418dca8:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dcaa:	68fa      	ldr	r2, [r7, #12]
3418dcac:	68bb      	ldr	r3, [r7, #8]
3418dcae:	fbb2 f3f3 	udiv	r3, r2, r3
3418dcb2:	60fb      	str	r3, [r7, #12]
            break;
3418dcb4:	e009      	b.n	3418dcca <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418dcb6:	f7fc fbd1 	bl	3418a45c <HAL_RCCEx_GetPLL4CLKFreq>
3418dcba:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418dcbc:	68fa      	ldr	r2, [r7, #12]
3418dcbe:	68bb      	ldr	r3, [r7, #8]
3418dcc0:	fbb2 f3f3 	udiv	r3, r2, r3
3418dcc4:	60fb      	str	r3, [r7, #12]
            break;
3418dcc6:	e000      	b.n	3418dcca <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3418dcc8:	bf00      	nop
        }
      }
      break;
3418dcca:	e003      	b.n	3418dcd4 <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
3418dccc:	bf00      	nop
3418dcce:	e002      	b.n	3418dcd6 <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418dcd0:	bf00      	nop
3418dcd2:	e000      	b.n	3418dcd6 <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418dcd4:	bf00      	nop
  }

  return xspi_frequency;
3418dcd6:	68fb      	ldr	r3, [r7, #12]
}
3418dcd8:	4618      	mov	r0, r3
3418dcda:	3710      	adds	r7, #16
3418dcdc:	46bd      	mov	sp, r7
3418dcde:	bd80      	pop	{r7, pc}
3418dce0:	03030814 	.word	0x03030814
3418dce4:	03030414 	.word	0x03030414
3418dce8:	03030014 	.word	0x03030014
3418dcec:	03020814 	.word	0x03020814
3418dcf0:	03020414 	.word	0x03020414
3418dcf4:	03020014 	.word	0x03020014
3418dcf8:	03010814 	.word	0x03010814
3418dcfc:	03010414 	.word	0x03010414
3418dd00:	03010014 	.word	0x03010014
3418dd04:	03000814 	.word	0x03000814
3418dd08:	03000014 	.word	0x03000014
3418dd0c:	03000414 	.word	0x03000414

3418dd10 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
3418dd10:	b580      	push	{r7, lr}
3418dd12:	b08a      	sub	sp, #40	@ 0x28
3418dd14:	af00      	add	r7, sp, #0
3418dd16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
3418dd18:	687b      	ldr	r3, [r7, #4]
3418dd1a:	2b00      	cmp	r3, #0
3418dd1c:	d101      	bne.n	3418dd22 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
3418dd1e:	2301      	movs	r3, #1
3418dd20:	e1de      	b.n	3418e0e0 <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
3418dd22:	687b      	ldr	r3, [r7, #4]
3418dd24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418dd28:	2b01      	cmp	r3, #1
3418dd2a:	d10e      	bne.n	3418dd4a <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
3418dd2c:	687b      	ldr	r3, [r7, #4]
3418dd2e:	681b      	ldr	r3, [r3, #0]
3418dd30:	4a89      	ldr	r2, [pc, #548]	@ (3418df58 <HAL_SAI_Init+0x248>)
3418dd32:	4293      	cmp	r3, r2
3418dd34:	d107      	bne.n	3418dd46 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
3418dd36:	687b      	ldr	r3, [r7, #4]
3418dd38:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
3418dd3a:	2b01      	cmp	r3, #1
3418dd3c:	d103      	bne.n	3418dd46 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
3418dd3e:	687b      	ldr	r3, [r7, #4]
3418dd40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
3418dd42:	2b00      	cmp	r3, #0
3418dd44:	d001      	beq.n	3418dd4a <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
3418dd46:	2301      	movs	r3, #1
3418dd48:	e1ca      	b.n	3418e0e0 <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
3418dd4a:	687b      	ldr	r3, [r7, #4]
3418dd4c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
3418dd50:	b2db      	uxtb	r3, r3
3418dd52:	2b00      	cmp	r3, #0
3418dd54:	d106      	bne.n	3418dd64 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
3418dd56:	687b      	ldr	r3, [r7, #4]
3418dd58:	2200      	movs	r2, #0
3418dd5a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
3418dd5e:	6878      	ldr	r0, [r7, #4]
3418dd60:	f7f4 f872 	bl	34181e48 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
3418dd64:	6878      	ldr	r0, [r7, #4]
3418dd66:	f000 f9c7 	bl	3418e0f8 <SAI_Disable>
3418dd6a:	4603      	mov	r3, r0
3418dd6c:	2b00      	cmp	r3, #0
3418dd6e:	d001      	beq.n	3418dd74 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
3418dd70:	2301      	movs	r3, #1
3418dd72:	e1b5      	b.n	3418e0e0 <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
3418dd74:	687b      	ldr	r3, [r7, #4]
3418dd76:	2202      	movs	r2, #2
3418dd78:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
3418dd7c:	687b      	ldr	r3, [r7, #4]
3418dd7e:	68db      	ldr	r3, [r3, #12]
3418dd80:	2b02      	cmp	r3, #2
3418dd82:	d00c      	beq.n	3418dd9e <HAL_SAI_Init+0x8e>
3418dd84:	2b02      	cmp	r3, #2
3418dd86:	d80d      	bhi.n	3418dda4 <HAL_SAI_Init+0x94>
3418dd88:	2b00      	cmp	r3, #0
3418dd8a:	d002      	beq.n	3418dd92 <HAL_SAI_Init+0x82>
3418dd8c:	2b01      	cmp	r3, #1
3418dd8e:	d003      	beq.n	3418dd98 <HAL_SAI_Init+0x88>
3418dd90:	e008      	b.n	3418dda4 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
3418dd92:	2300      	movs	r3, #0
3418dd94:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418dd96:	e008      	b.n	3418ddaa <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
3418dd98:	2310      	movs	r3, #16
3418dd9a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418dd9c:	e005      	b.n	3418ddaa <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
3418dd9e:	2320      	movs	r3, #32
3418dda0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418dda2:	e002      	b.n	3418ddaa <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
3418dda4:	2300      	movs	r3, #0
3418dda6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418dda8:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
3418ddaa:	687b      	ldr	r3, [r7, #4]
3418ddac:	689b      	ldr	r3, [r3, #8]
3418ddae:	2b03      	cmp	r3, #3
3418ddb0:	d81d      	bhi.n	3418ddee <HAL_SAI_Init+0xde>
3418ddb2:	a201      	add	r2, pc, #4	@ (adr r2, 3418ddb8 <HAL_SAI_Init+0xa8>)
3418ddb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418ddb8:	3418ddc9 	.word	0x3418ddc9
3418ddbc:	3418ddcf 	.word	0x3418ddcf
3418ddc0:	3418ddd7 	.word	0x3418ddd7
3418ddc4:	3418dddf 	.word	0x3418dddf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
3418ddc8:	2300      	movs	r3, #0
3418ddca:	61fb      	str	r3, [r7, #28]
      break;
3418ddcc:	e012      	b.n	3418ddf4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
3418ddce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418ddd2:	61fb      	str	r3, [r7, #28]
      break;
3418ddd4:	e00e      	b.n	3418ddf4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
3418ddd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418ddda:	61fb      	str	r3, [r7, #28]
      break;
3418dddc:	e00a      	b.n	3418ddf4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
3418ddde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418dde2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
3418dde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418dde6:	f043 0301 	orr.w	r3, r3, #1
3418ddea:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418ddec:	e002      	b.n	3418ddf4 <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
3418ddee:	2300      	movs	r3, #0
3418ddf0:	61fb      	str	r3, [r7, #28]
      break;
3418ddf2:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
3418ddf4:	687b      	ldr	r3, [r7, #4]
3418ddf6:	681b      	ldr	r3, [r3, #0]
3418ddf8:	4a57      	ldr	r2, [pc, #348]	@ (3418df58 <HAL_SAI_Init+0x248>)
3418ddfa:	4293      	cmp	r3, r2
3418ddfc:	d004      	beq.n	3418de08 <HAL_SAI_Init+0xf8>
3418ddfe:	687b      	ldr	r3, [r7, #4]
3418de00:	681b      	ldr	r3, [r3, #0]
3418de02:	4a56      	ldr	r2, [pc, #344]	@ (3418df5c <HAL_SAI_Init+0x24c>)
3418de04:	4293      	cmp	r3, r2
3418de06:	d103      	bne.n	3418de10 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
3418de08:	4a55      	ldr	r2, [pc, #340]	@ (3418df60 <HAL_SAI_Init+0x250>)
3418de0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418de0c:	6013      	str	r3, [r2, #0]
3418de0e:	e002      	b.n	3418de16 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
3418de10:	4a54      	ldr	r2, [pc, #336]	@ (3418df64 <HAL_SAI_Init+0x254>)
3418de12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418de14:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
3418de16:	687b      	ldr	r3, [r7, #4]
3418de18:	6a1b      	ldr	r3, [r3, #32]
3418de1a:	2b00      	cmp	r3, #0
3418de1c:	f000 8083 	beq.w	3418df26 <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
3418de20:	2300      	movs	r3, #0
3418de22:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
3418de24:	687b      	ldr	r3, [r7, #4]
3418de26:	681b      	ldr	r3, [r3, #0]
3418de28:	4a4b      	ldr	r2, [pc, #300]	@ (3418df58 <HAL_SAI_Init+0x248>)
3418de2a:	4293      	cmp	r3, r2
3418de2c:	d004      	beq.n	3418de38 <HAL_SAI_Init+0x128>
3418de2e:	687b      	ldr	r3, [r7, #4]
3418de30:	681b      	ldr	r3, [r3, #0]
3418de32:	4a4a      	ldr	r2, [pc, #296]	@ (3418df5c <HAL_SAI_Init+0x24c>)
3418de34:	4293      	cmp	r3, r2
3418de36:	d106      	bne.n	3418de46 <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
3418de38:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
3418de3c:	f04f 0100 	mov.w	r1, #0
3418de40:	f7fb fd9e 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418de44:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
3418de46:	687b      	ldr	r3, [r7, #4]
3418de48:	681b      	ldr	r3, [r3, #0]
3418de4a:	4a47      	ldr	r2, [pc, #284]	@ (3418df68 <HAL_SAI_Init+0x258>)
3418de4c:	4293      	cmp	r3, r2
3418de4e:	d004      	beq.n	3418de5a <HAL_SAI_Init+0x14a>
3418de50:	687b      	ldr	r3, [r7, #4]
3418de52:	681b      	ldr	r3, [r3, #0]
3418de54:	4a45      	ldr	r2, [pc, #276]	@ (3418df6c <HAL_SAI_Init+0x25c>)
3418de56:	4293      	cmp	r3, r2
3418de58:	d106      	bne.n	3418de68 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
3418de5a:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
3418de5e:	f04f 0100 	mov.w	r1, #0
3418de62:	f7fb fd8d 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418de66:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
3418de68:	687b      	ldr	r3, [r7, #4]
3418de6a:	699b      	ldr	r3, [r3, #24]
3418de6c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
3418de70:	d120      	bne.n	3418deb4 <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
3418de72:	687b      	ldr	r3, [r7, #4]
3418de74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418de76:	2b04      	cmp	r3, #4
3418de78:	d102      	bne.n	3418de80 <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
3418de7a:	2340      	movs	r3, #64	@ 0x40
3418de7c:	613b      	str	r3, [r7, #16]
3418de7e:	e00a      	b.n	3418de96 <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
3418de80:	687b      	ldr	r3, [r7, #4]
3418de82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418de84:	2b08      	cmp	r3, #8
3418de86:	d103      	bne.n	3418de90 <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
3418de88:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418de8c:	613b      	str	r3, [r7, #16]
3418de8e:	e002      	b.n	3418de96 <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
3418de90:	687b      	ldr	r3, [r7, #4]
3418de92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418de94:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
3418de96:	69ba      	ldr	r2, [r7, #24]
3418de98:	4613      	mov	r3, r2
3418de9a:	009b      	lsls	r3, r3, #2
3418de9c:	4413      	add	r3, r2
3418de9e:	005b      	lsls	r3, r3, #1
3418dea0:	4619      	mov	r1, r3
3418dea2:	687b      	ldr	r3, [r7, #4]
3418dea4:	6a1b      	ldr	r3, [r3, #32]
3418dea6:	693a      	ldr	r2, [r7, #16]
3418dea8:	fb02 f303 	mul.w	r3, r2, r3
3418deac:	fbb1 f3f3 	udiv	r3, r1, r3
3418deb0:	617b      	str	r3, [r7, #20]
3418deb2:	e017      	b.n	3418dee4 <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
3418deb4:	687b      	ldr	r3, [r7, #4]
3418deb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418deb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418debc:	d101      	bne.n	3418dec2 <HAL_SAI_Init+0x1b2>
3418debe:	2302      	movs	r3, #2
3418dec0:	e000      	b.n	3418dec4 <HAL_SAI_Init+0x1b4>
3418dec2:	2301      	movs	r3, #1
3418dec4:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
3418dec6:	69ba      	ldr	r2, [r7, #24]
3418dec8:	4613      	mov	r3, r2
3418deca:	009b      	lsls	r3, r3, #2
3418decc:	4413      	add	r3, r2
3418dece:	005b      	lsls	r3, r3, #1
3418ded0:	4619      	mov	r1, r3
3418ded2:	687b      	ldr	r3, [r7, #4]
3418ded4:	6a1b      	ldr	r3, [r3, #32]
3418ded6:	68fa      	ldr	r2, [r7, #12]
3418ded8:	fb02 f303 	mul.w	r3, r2, r3
3418dedc:	021b      	lsls	r3, r3, #8
3418dede:	fbb1 f3f3 	udiv	r3, r1, r3
3418dee2:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
3418dee4:	697b      	ldr	r3, [r7, #20]
3418dee6:	4a22      	ldr	r2, [pc, #136]	@ (3418df70 <HAL_SAI_Init+0x260>)
3418dee8:	fba2 2303 	umull	r2, r3, r2, r3
3418deec:	08da      	lsrs	r2, r3, #3
3418deee:	687b      	ldr	r3, [r7, #4]
3418def0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
3418def2:	6979      	ldr	r1, [r7, #20]
3418def4:	4b1e      	ldr	r3, [pc, #120]	@ (3418df70 <HAL_SAI_Init+0x260>)
3418def6:	fba3 2301 	umull	r2, r3, r3, r1
3418defa:	08da      	lsrs	r2, r3, #3
3418defc:	4613      	mov	r3, r2
3418defe:	009b      	lsls	r3, r3, #2
3418df00:	4413      	add	r3, r2
3418df02:	005b      	lsls	r3, r3, #1
3418df04:	1aca      	subs	r2, r1, r3
3418df06:	2a08      	cmp	r2, #8
3418df08:	d904      	bls.n	3418df14 <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
3418df0a:	687b      	ldr	r3, [r7, #4]
3418df0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418df0e:	1c5a      	adds	r2, r3, #1
3418df10:	687b      	ldr	r3, [r7, #4]
3418df12:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
3418df14:	687b      	ldr	r3, [r7, #4]
3418df16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418df18:	2b04      	cmp	r3, #4
3418df1a:	d104      	bne.n	3418df26 <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
3418df1c:	687b      	ldr	r3, [r7, #4]
3418df1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418df20:	085a      	lsrs	r2, r3, #1
3418df22:	687b      	ldr	r3, [r7, #4]
3418df24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
3418df26:	687b      	ldr	r3, [r7, #4]
3418df28:	685b      	ldr	r3, [r3, #4]
3418df2a:	2b00      	cmp	r3, #0
3418df2c:	d003      	beq.n	3418df36 <HAL_SAI_Init+0x226>
3418df2e:	687b      	ldr	r3, [r7, #4]
3418df30:	685b      	ldr	r3, [r3, #4]
3418df32:	2b02      	cmp	r3, #2
3418df34:	d109      	bne.n	3418df4a <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
3418df36:	687b      	ldr	r3, [r7, #4]
3418df38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418df3a:	2b01      	cmp	r3, #1
3418df3c:	d101      	bne.n	3418df42 <HAL_SAI_Init+0x232>
3418df3e:	2300      	movs	r3, #0
3418df40:	e001      	b.n	3418df46 <HAL_SAI_Init+0x236>
3418df42:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418df46:	623b      	str	r3, [r7, #32]
3418df48:	e016      	b.n	3418df78 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
3418df4a:	687b      	ldr	r3, [r7, #4]
3418df4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418df4e:	2b01      	cmp	r3, #1
3418df50:	d110      	bne.n	3418df74 <HAL_SAI_Init+0x264>
3418df52:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418df56:	e00e      	b.n	3418df76 <HAL_SAI_Init+0x266>
3418df58:	52005804 	.word	0x52005804
3418df5c:	52005824 	.word	0x52005824
3418df60:	52005800 	.word	0x52005800
3418df64:	52005c00 	.word	0x52005c00
3418df68:	52005c04 	.word	0x52005c04
3418df6c:	52005c24 	.word	0x52005c24
3418df70:	cccccccd 	.word	0xcccccccd
3418df74:	2300      	movs	r3, #0
3418df76:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
3418df78:	687b      	ldr	r3, [r7, #4]
3418df7a:	681b      	ldr	r3, [r3, #0]
3418df7c:	6819      	ldr	r1, [r3, #0]
3418df7e:	687b      	ldr	r3, [r7, #4]
3418df80:	681a      	ldr	r2, [r3, #0]
3418df82:	4b59      	ldr	r3, [pc, #356]	@ (3418e0e8 <HAL_SAI_Init+0x3d8>)
3418df84:	400b      	ands	r3, r1
3418df86:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418df88:	687b      	ldr	r3, [r7, #4]
3418df8a:	681b      	ldr	r3, [r3, #0]
3418df8c:	6819      	ldr	r1, [r3, #0]
3418df8e:	687b      	ldr	r3, [r7, #4]
3418df90:	685a      	ldr	r2, [r3, #4]
3418df92:	687b      	ldr	r3, [r7, #4]
3418df94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418df96:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
3418df98:	687b      	ldr	r3, [r7, #4]
3418df9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418df9c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
3418df9e:	687b      	ldr	r3, [r7, #4]
3418dfa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418dfa2:	431a      	orrs	r2, r3
3418dfa4:	6a3b      	ldr	r3, [r7, #32]
3418dfa6:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
3418dfa8:	69fb      	ldr	r3, [r7, #28]
3418dfaa:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418dfac:	687b      	ldr	r3, [r7, #4]
3418dfae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
3418dfb0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418dfb2:	687b      	ldr	r3, [r7, #4]
3418dfb4:	695b      	ldr	r3, [r3, #20]
3418dfb6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418dfb8:	687b      	ldr	r3, [r7, #4]
3418dfba:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418dfbc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418dfbe:	687b      	ldr	r3, [r7, #4]
3418dfc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418dfc2:	051b      	lsls	r3, r3, #20
3418dfc4:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
3418dfc6:	687b      	ldr	r3, [r7, #4]
3418dfc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418dfca:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
3418dfcc:	687b      	ldr	r3, [r7, #4]
3418dfce:	691b      	ldr	r3, [r3, #16]
3418dfd0:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418dfd2:	687b      	ldr	r3, [r7, #4]
3418dfd4:	681b      	ldr	r3, [r3, #0]
3418dfd6:	430a      	orrs	r2, r1
3418dfd8:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
3418dfda:	687b      	ldr	r3, [r7, #4]
3418dfdc:	681b      	ldr	r3, [r3, #0]
3418dfde:	685b      	ldr	r3, [r3, #4]
3418dfe0:	687a      	ldr	r2, [r7, #4]
3418dfe2:	6812      	ldr	r2, [r2, #0]
3418dfe4:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
3418dfe8:	f023 030f 	bic.w	r3, r3, #15
3418dfec:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
3418dfee:	687b      	ldr	r3, [r7, #4]
3418dff0:	681b      	ldr	r3, [r3, #0]
3418dff2:	6859      	ldr	r1, [r3, #4]
3418dff4:	687b      	ldr	r3, [r7, #4]
3418dff6:	69da      	ldr	r2, [r3, #28]
3418dff8:	687b      	ldr	r3, [r7, #4]
3418dffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418dffc:	431a      	orrs	r2, r3
3418dffe:	687b      	ldr	r3, [r7, #4]
3418e000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e002:	431a      	orrs	r2, r3
3418e004:	687b      	ldr	r3, [r7, #4]
3418e006:	681b      	ldr	r3, [r3, #0]
3418e008:	430a      	orrs	r2, r1
3418e00a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
3418e00c:	687b      	ldr	r3, [r7, #4]
3418e00e:	681b      	ldr	r3, [r3, #0]
3418e010:	6899      	ldr	r1, [r3, #8]
3418e012:	687b      	ldr	r3, [r7, #4]
3418e014:	681a      	ldr	r2, [r3, #0]
3418e016:	4b35      	ldr	r3, [pc, #212]	@ (3418e0ec <HAL_SAI_Init+0x3dc>)
3418e018:	400b      	ands	r3, r1
3418e01a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418e01c:	687b      	ldr	r3, [r7, #4]
3418e01e:	681b      	ldr	r3, [r3, #0]
3418e020:	6899      	ldr	r1, [r3, #8]
3418e022:	687b      	ldr	r3, [r7, #4]
3418e024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418e026:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
3418e028:	687b      	ldr	r3, [r7, #4]
3418e02a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418e02c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
3418e02e:	687b      	ldr	r3, [r7, #4]
3418e030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
3418e032:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
3418e034:	687b      	ldr	r3, [r7, #4]
3418e036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
3418e038:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
3418e03a:	687b      	ldr	r3, [r7, #4]
3418e03c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418e03e:	3b01      	subs	r3, #1
3418e040:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
3418e042:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418e044:	687b      	ldr	r3, [r7, #4]
3418e046:	681b      	ldr	r3, [r3, #0]
3418e048:	430a      	orrs	r2, r1
3418e04a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
3418e04c:	687b      	ldr	r3, [r7, #4]
3418e04e:	681b      	ldr	r3, [r3, #0]
3418e050:	68d9      	ldr	r1, [r3, #12]
3418e052:	687b      	ldr	r3, [r7, #4]
3418e054:	681a      	ldr	r2, [r3, #0]
3418e056:	f24f 0320 	movw	r3, #61472	@ 0xf020
3418e05a:	400b      	ands	r3, r1
3418e05c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418e05e:	687b      	ldr	r3, [r7, #4]
3418e060:	681b      	ldr	r3, [r3, #0]
3418e062:	68d9      	ldr	r1, [r3, #12]
3418e064:	687b      	ldr	r3, [r7, #4]
3418e066:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
3418e068:	687b      	ldr	r3, [r7, #4]
3418e06a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3418e06c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
3418e06e:	687b      	ldr	r3, [r7, #4]
3418e070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418e072:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418e074:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
3418e076:	687b      	ldr	r3, [r7, #4]
3418e078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3418e07a:	3b01      	subs	r3, #1
3418e07c:	021b      	lsls	r3, r3, #8
3418e07e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418e080:	687b      	ldr	r3, [r7, #4]
3418e082:	681b      	ldr	r3, [r3, #0]
3418e084:	430a      	orrs	r2, r1
3418e086:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
3418e088:	687b      	ldr	r3, [r7, #4]
3418e08a:	681b      	ldr	r3, [r3, #0]
3418e08c:	4a18      	ldr	r2, [pc, #96]	@ (3418e0f0 <HAL_SAI_Init+0x3e0>)
3418e08e:	4293      	cmp	r3, r2
3418e090:	d119      	bne.n	3418e0c6 <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
3418e092:	4b18      	ldr	r3, [pc, #96]	@ (3418e0f4 <HAL_SAI_Init+0x3e4>)
3418e094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418e096:	4a17      	ldr	r2, [pc, #92]	@ (3418e0f4 <HAL_SAI_Init+0x3e4>)
3418e098:	f023 0301 	bic.w	r3, r3, #1
3418e09c:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
3418e09e:	687b      	ldr	r3, [r7, #4]
3418e0a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418e0a4:	2b01      	cmp	r3, #1
3418e0a6:	d10e      	bne.n	3418e0c6 <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
3418e0a8:	687b      	ldr	r3, [r7, #4]
3418e0aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
3418e0ac:	687b      	ldr	r3, [r7, #4]
3418e0ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418e0b0:	3b01      	subs	r3, #1
3418e0b2:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
3418e0b4:	490f      	ldr	r1, [pc, #60]	@ (3418e0f4 <HAL_SAI_Init+0x3e4>)
3418e0b6:	4313      	orrs	r3, r2
3418e0b8:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
3418e0ba:	4b0e      	ldr	r3, [pc, #56]	@ (3418e0f4 <HAL_SAI_Init+0x3e4>)
3418e0bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418e0be:	4a0d      	ldr	r2, [pc, #52]	@ (3418e0f4 <HAL_SAI_Init+0x3e4>)
3418e0c0:	f043 0301 	orr.w	r3, r3, #1
3418e0c4:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
3418e0c6:	687b      	ldr	r3, [r7, #4]
3418e0c8:	2200      	movs	r2, #0
3418e0ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
3418e0ce:	687b      	ldr	r3, [r7, #4]
3418e0d0:	2201      	movs	r2, #1
3418e0d2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
3418e0d6:	687b      	ldr	r3, [r7, #4]
3418e0d8:	2200      	movs	r2, #0
3418e0da:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
3418e0de:	2300      	movs	r3, #0
}
3418e0e0:	4618      	mov	r0, r3
3418e0e2:	3728      	adds	r7, #40	@ 0x28
3418e0e4:	46bd      	mov	sp, r7
3418e0e6:	bd80      	pop	{r7, pc}
3418e0e8:	f005c010 	.word	0xf005c010
3418e0ec:	fff88000 	.word	0xfff88000
3418e0f0:	52005804 	.word	0x52005804
3418e0f4:	52005800 	.word	0x52005800

3418e0f8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
3418e0f8:	b480      	push	{r7}
3418e0fa:	b085      	sub	sp, #20
3418e0fc:	af00      	add	r7, sp, #0
3418e0fe:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
3418e100:	4b18      	ldr	r3, [pc, #96]	@ (3418e164 <SAI_Disable+0x6c>)
3418e102:	681b      	ldr	r3, [r3, #0]
3418e104:	4a18      	ldr	r2, [pc, #96]	@ (3418e168 <SAI_Disable+0x70>)
3418e106:	fba2 2303 	umull	r2, r3, r2, r3
3418e10a:	0b1b      	lsrs	r3, r3, #12
3418e10c:	009b      	lsls	r3, r3, #2
3418e10e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
3418e110:	2300      	movs	r3, #0
3418e112:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
3418e114:	687b      	ldr	r3, [r7, #4]
3418e116:	681b      	ldr	r3, [r3, #0]
3418e118:	681a      	ldr	r2, [r3, #0]
3418e11a:	687b      	ldr	r3, [r7, #4]
3418e11c:	681b      	ldr	r3, [r3, #0]
3418e11e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
3418e122:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
3418e124:	68fb      	ldr	r3, [r7, #12]
3418e126:	2b00      	cmp	r3, #0
3418e128:	d10a      	bne.n	3418e140 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
3418e12a:	687b      	ldr	r3, [r7, #4]
3418e12c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e130:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
3418e134:	687b      	ldr	r3, [r7, #4]
3418e136:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
3418e13a:	2303      	movs	r3, #3
3418e13c:	72fb      	strb	r3, [r7, #11]
      break;
3418e13e:	e009      	b.n	3418e154 <SAI_Disable+0x5c>
    }
    count--;
3418e140:	68fb      	ldr	r3, [r7, #12]
3418e142:	3b01      	subs	r3, #1
3418e144:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
3418e146:	687b      	ldr	r3, [r7, #4]
3418e148:	681b      	ldr	r3, [r3, #0]
3418e14a:	681b      	ldr	r3, [r3, #0]
3418e14c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418e150:	2b00      	cmp	r3, #0
3418e152:	d1e7      	bne.n	3418e124 <SAI_Disable+0x2c>

  return status;
3418e154:	7afb      	ldrb	r3, [r7, #11]
}
3418e156:	4618      	mov	r0, r3
3418e158:	3714      	adds	r7, #20
3418e15a:	46bd      	mov	sp, r7
3418e15c:	f85d 7b04 	ldr.w	r7, [sp], #4
3418e160:	4770      	bx	lr
3418e162:	bf00      	nop
3418e164:	341c0000 	.word	0x341c0000
3418e168:	95cbec1b 	.word	0x95cbec1b

3418e16c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
3418e16c:	b580      	push	{r7, lr}
3418e16e:	b08a      	sub	sp, #40	@ 0x28
3418e170:	af00      	add	r7, sp, #0
3418e172:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
3418e174:	687b      	ldr	r3, [r7, #4]
3418e176:	2b00      	cmp	r3, #0
3418e178:	d101      	bne.n	3418e17e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
3418e17a:	2301      	movs	r3, #1
3418e17c:	e075      	b.n	3418e26a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
3418e17e:	687b      	ldr	r3, [r7, #4]
3418e180:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
3418e184:	b2db      	uxtb	r3, r3
3418e186:	2b00      	cmp	r3, #0
3418e188:	d105      	bne.n	3418e196 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
3418e18a:	687b      	ldr	r3, [r7, #4]
3418e18c:	2200      	movs	r2, #0
3418e18e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
3418e190:	6878      	ldr	r0, [r7, #4]
3418e192:	f7f3 fc1b 	bl	341819cc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
3418e196:	687b      	ldr	r3, [r7, #4]
3418e198:	2204      	movs	r2, #4
3418e19a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
3418e19e:	6878      	ldr	r0, [r7, #4]
3418e1a0:	f000 f868 	bl	3418e274 <HAL_SD_InitCard>
3418e1a4:	4603      	mov	r3, r0
3418e1a6:	2b00      	cmp	r3, #0
3418e1a8:	d001      	beq.n	3418e1ae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
3418e1aa:	2301      	movs	r3, #1
3418e1ac:	e05d      	b.n	3418e26a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
3418e1ae:	f107 0308 	add.w	r3, r7, #8
3418e1b2:	4619      	mov	r1, r3
3418e1b4:	6878      	ldr	r0, [r7, #4]
3418e1b6:	f000 fab5 	bl	3418e724 <HAL_SD_GetCardStatus>
3418e1ba:	4603      	mov	r3, r0
3418e1bc:	2b00      	cmp	r3, #0
3418e1be:	d001      	beq.n	3418e1c4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
3418e1c0:	2301      	movs	r3, #1
3418e1c2:	e052      	b.n	3418e26a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
3418e1c4:	7e3b      	ldrb	r3, [r7, #24]
3418e1c6:	b2db      	uxtb	r3, r3
3418e1c8:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
3418e1ca:	7e7b      	ldrb	r3, [r7, #25]
3418e1cc:	b2db      	uxtb	r3, r3
3418e1ce:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
3418e1d0:	687b      	ldr	r3, [r7, #4]
3418e1d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418e1d4:	2b01      	cmp	r3, #1
3418e1d6:	d10a      	bne.n	3418e1ee <HAL_SD_Init+0x82>
3418e1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e1da:	2b00      	cmp	r3, #0
3418e1dc:	d102      	bne.n	3418e1e4 <HAL_SD_Init+0x78>
3418e1de:	6a3b      	ldr	r3, [r7, #32]
3418e1e0:	2b00      	cmp	r3, #0
3418e1e2:	d004      	beq.n	3418e1ee <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
3418e1e4:	687b      	ldr	r3, [r7, #4]
3418e1e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
3418e1ea:	659a      	str	r2, [r3, #88]	@ 0x58
3418e1ec:	e00b      	b.n	3418e206 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
3418e1ee:	687b      	ldr	r3, [r7, #4]
3418e1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418e1f2:	2b01      	cmp	r3, #1
3418e1f4:	d104      	bne.n	3418e200 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
3418e1f6:	687b      	ldr	r3, [r7, #4]
3418e1f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418e1fc:	659a      	str	r2, [r3, #88]	@ 0x58
3418e1fe:	e002      	b.n	3418e206 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
3418e200:	687b      	ldr	r3, [r7, #4]
3418e202:	2200      	movs	r2, #0
3418e204:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
3418e206:	687b      	ldr	r3, [r7, #4]
3418e208:	68db      	ldr	r3, [r3, #12]
3418e20a:	4619      	mov	r1, r3
3418e20c:	6878      	ldr	r0, [r7, #4]
3418e20e:	f000 fb47 	bl	3418e8a0 <HAL_SD_ConfigWideBusOperation>
3418e212:	4603      	mov	r3, r0
3418e214:	2b00      	cmp	r3, #0
3418e216:	d001      	beq.n	3418e21c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
3418e218:	2301      	movs	r3, #1
3418e21a:	e026      	b.n	3418e26a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
3418e21c:	f7f4 fa72 	bl	34182704 <HAL_GetTick>
3418e220:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
3418e222:	e011      	b.n	3418e248 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
3418e224:	f7f4 fa6e 	bl	34182704 <HAL_GetTick>
3418e228:	4602      	mov	r2, r0
3418e22a:	69fb      	ldr	r3, [r7, #28]
3418e22c:	1ad3      	subs	r3, r2, r3
3418e22e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
3418e232:	d109      	bne.n	3418e248 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
3418e234:	687b      	ldr	r3, [r7, #4]
3418e236:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
3418e23a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
3418e23c:	687b      	ldr	r3, [r7, #4]
3418e23e:	2201      	movs	r2, #1
3418e240:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
3418e244:	2303      	movs	r3, #3
3418e246:	e010      	b.n	3418e26a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
3418e248:	6878      	ldr	r0, [r7, #4]
3418e24a:	f000 fc4b 	bl	3418eae4 <HAL_SD_GetCardState>
3418e24e:	4603      	mov	r3, r0
3418e250:	2b04      	cmp	r3, #4
3418e252:	d1e7      	bne.n	3418e224 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
3418e254:	687b      	ldr	r3, [r7, #4]
3418e256:	2200      	movs	r2, #0
3418e258:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
3418e25a:	687b      	ldr	r3, [r7, #4]
3418e25c:	2200      	movs	r2, #0
3418e25e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
3418e260:	687b      	ldr	r3, [r7, #4]
3418e262:	2201      	movs	r2, #1
3418e264:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
3418e268:	2300      	movs	r3, #0
}
3418e26a:	4618      	mov	r0, r3
3418e26c:	3728      	adds	r7, #40	@ 0x28
3418e26e:	46bd      	mov	sp, r7
3418e270:	bd80      	pop	{r7, pc}
	...

3418e274 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
3418e274:	b590      	push	{r4, r7, lr}
3418e276:	b08d      	sub	sp, #52	@ 0x34
3418e278:	af02      	add	r7, sp, #8
3418e27a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
3418e27c:	2300      	movs	r3, #0
3418e27e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
3418e280:	2300      	movs	r3, #0
3418e282:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
3418e284:	2300      	movs	r3, #0
3418e286:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
3418e288:	2300      	movs	r3, #0
3418e28a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  if (hsd->Instance == SDMMC1)
3418e28c:	687b      	ldr	r3, [r7, #4]
3418e28e:	681b      	ldr	r3, [r3, #0]
3418e290:	4a4d      	ldr	r2, [pc, #308]	@ (3418e3c8 <HAL_SD_InitCard+0x154>)
3418e292:	4293      	cmp	r3, r2
3418e294:	d107      	bne.n	3418e2a6 <HAL_SD_InitCard+0x32>
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
3418e296:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
3418e29a:	f04f 0100 	mov.w	r1, #0
3418e29e:	f7fb fb6f 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418e2a2:	6278      	str	r0, [r7, #36]	@ 0x24
3418e2a4:	e00e      	b.n	3418e2c4 <HAL_SD_InitCard+0x50>
  }
  else if (hsd->Instance == SDMMC2)
3418e2a6:	687b      	ldr	r3, [r7, #4]
3418e2a8:	681b      	ldr	r3, [r3, #0]
3418e2aa:	4a48      	ldr	r2, [pc, #288]	@ (3418e3cc <HAL_SD_InitCard+0x158>)
3418e2ac:	4293      	cmp	r3, r2
3418e2ae:	d107      	bne.n	3418e2c0 <HAL_SD_InitCard+0x4c>
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC2);
3418e2b0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
3418e2b4:	f04f 0100 	mov.w	r1, #0
3418e2b8:	f7fb fb62 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418e2bc:	6278      	str	r0, [r7, #36]	@ 0x24
3418e2be:	e001      	b.n	3418e2c4 <HAL_SD_InitCard+0x50>
  }
  else
  {
    sdmmc_clk = 0;
3418e2c0:	2300      	movs	r3, #0
3418e2c2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  if (sdmmc_clk == 0U)
3418e2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e2c6:	2b00      	cmp	r3, #0
3418e2c8:	d109      	bne.n	3418e2de <HAL_SD_InitCard+0x6a>
  {
    hsd->State = HAL_SD_STATE_READY;
3418e2ca:	687b      	ldr	r3, [r7, #4]
3418e2cc:	2201      	movs	r2, #1
3418e2ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
3418e2d2:	687b      	ldr	r3, [r7, #4]
3418e2d4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
3418e2d8:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
3418e2da:	2301      	movs	r3, #1
3418e2dc:	e070      	b.n	3418e3c0 <HAL_SD_InitCard+0x14c>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
3418e2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e2e0:	0a1b      	lsrs	r3, r3, #8
3418e2e2:	4a3b      	ldr	r2, [pc, #236]	@ (3418e3d0 <HAL_SD_InitCard+0x15c>)
3418e2e4:	fba2 2303 	umull	r2, r3, r2, r3
3418e2e8:	091b      	lsrs	r3, r3, #4
3418e2ea:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
3418e2ec:	687b      	ldr	r3, [r7, #4]
3418e2ee:	681c      	ldr	r4, [r3, #0]
3418e2f0:	466a      	mov	r2, sp
3418e2f2:	f107 0318 	add.w	r3, r7, #24
3418e2f6:	e893 0003 	ldmia.w	r3, {r0, r1}
3418e2fa:	e882 0003 	stmia.w	r2, {r0, r1}
3418e2fe:	f107 030c 	add.w	r3, r7, #12
3418e302:	cb0e      	ldmia	r3, {r1, r2, r3}
3418e304:	4620      	mov	r0, r4
3418e306:	f002 fa03 	bl	34190710 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
3418e30a:	687b      	ldr	r3, [r7, #4]
3418e30c:	681b      	ldr	r3, [r3, #0]
3418e30e:	4618      	mov	r0, r3
3418e310:	f002 fa35 	bl	3419077e <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
3418e314:	69fb      	ldr	r3, [r7, #28]
3418e316:	2b00      	cmp	r3, #0
3418e318:	d005      	beq.n	3418e326 <HAL_SD_InitCard+0xb2>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
3418e31a:	69fb      	ldr	r3, [r7, #28]
3418e31c:	005b      	lsls	r3, r3, #1
3418e31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
3418e320:	fbb2 f3f3 	udiv	r3, r2, r3
3418e324:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
3418e326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e328:	2b00      	cmp	r3, #0
3418e32a:	d007      	beq.n	3418e33c <HAL_SD_InitCard+0xc8>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
3418e32c:	4a29      	ldr	r2, [pc, #164]	@ (3418e3d4 <HAL_SD_InitCard+0x160>)
3418e32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e330:	fbb2 f3f3 	udiv	r3, r2, r3
3418e334:	3301      	adds	r3, #1
3418e336:	4618      	mov	r0, r3
3418e338:	f7f4 f9f0 	bl	3418271c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
3418e33c:	6878      	ldr	r0, [r7, #4]
3418e33e:	f000 fcbf 	bl	3418ecc0 <SD_PowerON>
3418e342:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418e344:	6a3b      	ldr	r3, [r7, #32]
3418e346:	2b00      	cmp	r3, #0
3418e348:	d00b      	beq.n	3418e362 <HAL_SD_InitCard+0xee>
  {
    hsd->State = HAL_SD_STATE_READY;
3418e34a:	687b      	ldr	r3, [r7, #4]
3418e34c:	2201      	movs	r2, #1
3418e34e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
3418e352:	687b      	ldr	r3, [r7, #4]
3418e354:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e356:	6a3b      	ldr	r3, [r7, #32]
3418e358:	431a      	orrs	r2, r3
3418e35a:	687b      	ldr	r3, [r7, #4]
3418e35c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
3418e35e:	2301      	movs	r3, #1
3418e360:	e02e      	b.n	3418e3c0 <HAL_SD_InitCard+0x14c>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
3418e362:	6878      	ldr	r0, [r7, #4]
3418e364:	f000 fbde 	bl	3418eb24 <SD_InitCard>
3418e368:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418e36a:	6a3b      	ldr	r3, [r7, #32]
3418e36c:	2b00      	cmp	r3, #0
3418e36e:	d00b      	beq.n	3418e388 <HAL_SD_InitCard+0x114>
  {
    hsd->State = HAL_SD_STATE_READY;
3418e370:	687b      	ldr	r3, [r7, #4]
3418e372:	2201      	movs	r2, #1
3418e374:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
3418e378:	687b      	ldr	r3, [r7, #4]
3418e37a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e37c:	6a3b      	ldr	r3, [r7, #32]
3418e37e:	431a      	orrs	r2, r3
3418e380:	687b      	ldr	r3, [r7, #4]
3418e382:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
3418e384:	2301      	movs	r3, #1
3418e386:	e01b      	b.n	3418e3c0 <HAL_SD_InitCard+0x14c>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
3418e388:	687b      	ldr	r3, [r7, #4]
3418e38a:	681b      	ldr	r3, [r3, #0]
3418e38c:	f44f 7100 	mov.w	r1, #512	@ 0x200
3418e390:	4618      	mov	r0, r3
3418e392:	f002 fa89 	bl	341908a8 <SDMMC_CmdBlockLength>
3418e396:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418e398:	6a3b      	ldr	r3, [r7, #32]
3418e39a:	2b00      	cmp	r3, #0
3418e39c:	d00f      	beq.n	3418e3be <HAL_SD_InitCard+0x14a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418e39e:	687b      	ldr	r3, [r7, #4]
3418e3a0:	681b      	ldr	r3, [r3, #0]
3418e3a2:	4a0d      	ldr	r2, [pc, #52]	@ (3418e3d8 <HAL_SD_InitCard+0x164>)
3418e3a4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
3418e3a6:	687b      	ldr	r3, [r7, #4]
3418e3a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e3aa:	6a3b      	ldr	r3, [r7, #32]
3418e3ac:	431a      	orrs	r2, r3
3418e3ae:	687b      	ldr	r3, [r7, #4]
3418e3b0:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
3418e3b2:	687b      	ldr	r3, [r7, #4]
3418e3b4:	2201      	movs	r2, #1
3418e3b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
3418e3ba:	2301      	movs	r3, #1
3418e3bc:	e000      	b.n	3418e3c0 <HAL_SD_InitCard+0x14c>
  }

  return HAL_OK;
3418e3be:	2300      	movs	r3, #0
}
3418e3c0:	4618      	mov	r0, r3
3418e3c2:	372c      	adds	r7, #44	@ 0x2c
3418e3c4:	46bd      	mov	sp, r7
3418e3c6:	bd90      	pop	{r4, r7, pc}
3418e3c8:	58027000 	.word	0x58027000
3418e3cc:	58026800 	.word	0x58026800
3418e3d0:	014f8b59 	.word	0x014f8b59
3418e3d4:	00012110 	.word	0x00012110
3418e3d8:	1fe00fff 	.word	0x1fe00fff

3418e3dc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
3418e3dc:	b480      	push	{r7}
3418e3de:	b083      	sub	sp, #12
3418e3e0:	af00      	add	r7, sp, #0
3418e3e2:	6078      	str	r0, [r7, #4]
3418e3e4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
3418e3e6:	687b      	ldr	r3, [r7, #4]
3418e3e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e3ea:	0f9b      	lsrs	r3, r3, #30
3418e3ec:	b2da      	uxtb	r2, r3
3418e3ee:	683b      	ldr	r3, [r7, #0]
3418e3f0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
3418e3f2:	687b      	ldr	r3, [r7, #4]
3418e3f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e3f6:	0e9b      	lsrs	r3, r3, #26
3418e3f8:	b2db      	uxtb	r3, r3
3418e3fa:	f003 030f 	and.w	r3, r3, #15
3418e3fe:	b2da      	uxtb	r2, r3
3418e400:	683b      	ldr	r3, [r7, #0]
3418e402:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
3418e404:	687b      	ldr	r3, [r7, #4]
3418e406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e408:	0e1b      	lsrs	r3, r3, #24
3418e40a:	b2db      	uxtb	r3, r3
3418e40c:	f003 0303 	and.w	r3, r3, #3
3418e410:	b2da      	uxtb	r2, r3
3418e412:	683b      	ldr	r3, [r7, #0]
3418e414:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
3418e416:	687b      	ldr	r3, [r7, #4]
3418e418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e41a:	0c1b      	lsrs	r3, r3, #16
3418e41c:	b2da      	uxtb	r2, r3
3418e41e:	683b      	ldr	r3, [r7, #0]
3418e420:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
3418e422:	687b      	ldr	r3, [r7, #4]
3418e424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e426:	0a1b      	lsrs	r3, r3, #8
3418e428:	b2da      	uxtb	r2, r3
3418e42a:	683b      	ldr	r3, [r7, #0]
3418e42c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
3418e42e:	687b      	ldr	r3, [r7, #4]
3418e430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418e432:	b2da      	uxtb	r2, r3
3418e434:	683b      	ldr	r3, [r7, #0]
3418e436:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
3418e438:	687b      	ldr	r3, [r7, #4]
3418e43a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e43c:	0d1b      	lsrs	r3, r3, #20
3418e43e:	b29a      	uxth	r2, r3
3418e440:	683b      	ldr	r3, [r7, #0]
3418e442:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
3418e444:	687b      	ldr	r3, [r7, #4]
3418e446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e448:	0c1b      	lsrs	r3, r3, #16
3418e44a:	b2db      	uxtb	r3, r3
3418e44c:	f003 030f 	and.w	r3, r3, #15
3418e450:	b2da      	uxtb	r2, r3
3418e452:	683b      	ldr	r3, [r7, #0]
3418e454:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
3418e456:	687b      	ldr	r3, [r7, #4]
3418e458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e45a:	0bdb      	lsrs	r3, r3, #15
3418e45c:	b2db      	uxtb	r3, r3
3418e45e:	f003 0301 	and.w	r3, r3, #1
3418e462:	b2da      	uxtb	r2, r3
3418e464:	683b      	ldr	r3, [r7, #0]
3418e466:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
3418e468:	687b      	ldr	r3, [r7, #4]
3418e46a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e46c:	0b9b      	lsrs	r3, r3, #14
3418e46e:	b2db      	uxtb	r3, r3
3418e470:	f003 0301 	and.w	r3, r3, #1
3418e474:	b2da      	uxtb	r2, r3
3418e476:	683b      	ldr	r3, [r7, #0]
3418e478:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
3418e47a:	687b      	ldr	r3, [r7, #4]
3418e47c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e47e:	0b5b      	lsrs	r3, r3, #13
3418e480:	b2db      	uxtb	r3, r3
3418e482:	f003 0301 	and.w	r3, r3, #1
3418e486:	b2da      	uxtb	r2, r3
3418e488:	683b      	ldr	r3, [r7, #0]
3418e48a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
3418e48c:	687b      	ldr	r3, [r7, #4]
3418e48e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e490:	0b1b      	lsrs	r3, r3, #12
3418e492:	b2db      	uxtb	r3, r3
3418e494:	f003 0301 	and.w	r3, r3, #1
3418e498:	b2da      	uxtb	r2, r3
3418e49a:	683b      	ldr	r3, [r7, #0]
3418e49c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
3418e49e:	683b      	ldr	r3, [r7, #0]
3418e4a0:	2200      	movs	r2, #0
3418e4a2:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
3418e4a4:	687b      	ldr	r3, [r7, #4]
3418e4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418e4a8:	2b00      	cmp	r3, #0
3418e4aa:	d163      	bne.n	3418e574 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
3418e4ac:	687b      	ldr	r3, [r7, #4]
3418e4ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e4b0:	009a      	lsls	r2, r3, #2
3418e4b2:	f640 73fc 	movw	r3, #4092	@ 0xffc
3418e4b6:	4013      	ands	r3, r2
3418e4b8:	687a      	ldr	r2, [r7, #4]
3418e4ba:	6e52      	ldr	r2, [r2, #100]	@ 0x64
3418e4bc:	0f92      	lsrs	r2, r2, #30
3418e4be:	431a      	orrs	r2, r3
3418e4c0:	683b      	ldr	r3, [r7, #0]
3418e4c2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
3418e4c4:	687b      	ldr	r3, [r7, #4]
3418e4c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e4c8:	0edb      	lsrs	r3, r3, #27
3418e4ca:	b2db      	uxtb	r3, r3
3418e4cc:	f003 0307 	and.w	r3, r3, #7
3418e4d0:	b2da      	uxtb	r2, r3
3418e4d2:	683b      	ldr	r3, [r7, #0]
3418e4d4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
3418e4d6:	687b      	ldr	r3, [r7, #4]
3418e4d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e4da:	0e1b      	lsrs	r3, r3, #24
3418e4dc:	b2db      	uxtb	r3, r3
3418e4de:	f003 0307 	and.w	r3, r3, #7
3418e4e2:	b2da      	uxtb	r2, r3
3418e4e4:	683b      	ldr	r3, [r7, #0]
3418e4e6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
3418e4e8:	687b      	ldr	r3, [r7, #4]
3418e4ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e4ec:	0d5b      	lsrs	r3, r3, #21
3418e4ee:	b2db      	uxtb	r3, r3
3418e4f0:	f003 0307 	and.w	r3, r3, #7
3418e4f4:	b2da      	uxtb	r2, r3
3418e4f6:	683b      	ldr	r3, [r7, #0]
3418e4f8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
3418e4fa:	687b      	ldr	r3, [r7, #4]
3418e4fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e4fe:	0c9b      	lsrs	r3, r3, #18
3418e500:	b2db      	uxtb	r3, r3
3418e502:	f003 0307 	and.w	r3, r3, #7
3418e506:	b2da      	uxtb	r2, r3
3418e508:	683b      	ldr	r3, [r7, #0]
3418e50a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
3418e50c:	687b      	ldr	r3, [r7, #4]
3418e50e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e510:	0bdb      	lsrs	r3, r3, #15
3418e512:	b2db      	uxtb	r3, r3
3418e514:	f003 0307 	and.w	r3, r3, #7
3418e518:	b2da      	uxtb	r2, r3
3418e51a:	683b      	ldr	r3, [r7, #0]
3418e51c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
3418e51e:	683b      	ldr	r3, [r7, #0]
3418e520:	691b      	ldr	r3, [r3, #16]
3418e522:	1c5a      	adds	r2, r3, #1
3418e524:	687b      	ldr	r3, [r7, #4]
3418e526:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
3418e528:	683b      	ldr	r3, [r7, #0]
3418e52a:	7e1b      	ldrb	r3, [r3, #24]
3418e52c:	b2db      	uxtb	r3, r3
3418e52e:	f003 0307 	and.w	r3, r3, #7
3418e532:	3302      	adds	r3, #2
3418e534:	2201      	movs	r2, #1
3418e536:	fa02 f303 	lsl.w	r3, r2, r3
3418e53a:	687a      	ldr	r2, [r7, #4]
3418e53c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
3418e53e:	fb03 f202 	mul.w	r2, r3, r2
3418e542:	687b      	ldr	r3, [r7, #4]
3418e544:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
3418e546:	683b      	ldr	r3, [r7, #0]
3418e548:	7a1b      	ldrb	r3, [r3, #8]
3418e54a:	b2db      	uxtb	r3, r3
3418e54c:	f003 030f 	and.w	r3, r3, #15
3418e550:	2201      	movs	r2, #1
3418e552:	409a      	lsls	r2, r3
3418e554:	687b      	ldr	r3, [r7, #4]
3418e556:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
3418e558:	687b      	ldr	r3, [r7, #4]
3418e55a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418e55c:	687a      	ldr	r2, [r7, #4]
3418e55e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
3418e560:	0a52      	lsrs	r2, r2, #9
3418e562:	fb03 f202 	mul.w	r2, r3, r2
3418e566:	687b      	ldr	r3, [r7, #4]
3418e568:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
3418e56a:	687b      	ldr	r3, [r7, #4]
3418e56c:	f44f 7200 	mov.w	r2, #512	@ 0x200
3418e570:	655a      	str	r2, [r3, #84]	@ 0x54
3418e572:	e031      	b.n	3418e5d8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
3418e574:	687b      	ldr	r3, [r7, #4]
3418e576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418e578:	2b01      	cmp	r3, #1
3418e57a:	d11d      	bne.n	3418e5b8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
3418e57c:	687b      	ldr	r3, [r7, #4]
3418e57e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418e580:	041b      	lsls	r3, r3, #16
3418e582:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
3418e586:	687b      	ldr	r3, [r7, #4]
3418e588:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e58a:	0c1b      	lsrs	r3, r3, #16
3418e58c:	431a      	orrs	r2, r3
3418e58e:	683b      	ldr	r3, [r7, #0]
3418e590:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
3418e592:	683b      	ldr	r3, [r7, #0]
3418e594:	691b      	ldr	r3, [r3, #16]
3418e596:	3301      	adds	r3, #1
3418e598:	029a      	lsls	r2, r3, #10
3418e59a:	687b      	ldr	r3, [r7, #4]
3418e59c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
3418e59e:	687b      	ldr	r3, [r7, #4]
3418e5a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418e5a2:	687b      	ldr	r3, [r7, #4]
3418e5a4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
3418e5a6:	687b      	ldr	r3, [r7, #4]
3418e5a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
3418e5ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
3418e5ae:	687b      	ldr	r3, [r7, #4]
3418e5b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418e5b2:	687b      	ldr	r3, [r7, #4]
3418e5b4:	655a      	str	r2, [r3, #84]	@ 0x54
3418e5b6:	e00f      	b.n	3418e5d8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418e5b8:	687b      	ldr	r3, [r7, #4]
3418e5ba:	681b      	ldr	r3, [r3, #0]
3418e5bc:	4a58      	ldr	r2, [pc, #352]	@ (3418e720 <HAL_SD_GetCardCSD+0x344>)
3418e5be:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418e5c0:	687b      	ldr	r3, [r7, #4]
3418e5c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e5c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
3418e5c8:	687b      	ldr	r3, [r7, #4]
3418e5ca:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
3418e5cc:	687b      	ldr	r3, [r7, #4]
3418e5ce:	2201      	movs	r2, #1
3418e5d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
3418e5d4:	2301      	movs	r3, #1
3418e5d6:	e09d      	b.n	3418e714 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
3418e5d8:	687b      	ldr	r3, [r7, #4]
3418e5da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e5dc:	0b9b      	lsrs	r3, r3, #14
3418e5de:	b2db      	uxtb	r3, r3
3418e5e0:	f003 0301 	and.w	r3, r3, #1
3418e5e4:	b2da      	uxtb	r2, r3
3418e5e6:	683b      	ldr	r3, [r7, #0]
3418e5e8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
3418e5ea:	687b      	ldr	r3, [r7, #4]
3418e5ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e5ee:	09db      	lsrs	r3, r3, #7
3418e5f0:	b2db      	uxtb	r3, r3
3418e5f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
3418e5f6:	b2da      	uxtb	r2, r3
3418e5f8:	683b      	ldr	r3, [r7, #0]
3418e5fa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
3418e5fc:	687b      	ldr	r3, [r7, #4]
3418e5fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418e600:	b2db      	uxtb	r3, r3
3418e602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
3418e606:	b2da      	uxtb	r2, r3
3418e608:	683b      	ldr	r3, [r7, #0]
3418e60a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
3418e60c:	687b      	ldr	r3, [r7, #4]
3418e60e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e610:	0fdb      	lsrs	r3, r3, #31
3418e612:	b2da      	uxtb	r2, r3
3418e614:	683b      	ldr	r3, [r7, #0]
3418e616:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
3418e618:	687b      	ldr	r3, [r7, #4]
3418e61a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e61c:	0f5b      	lsrs	r3, r3, #29
3418e61e:	b2db      	uxtb	r3, r3
3418e620:	f003 0303 	and.w	r3, r3, #3
3418e624:	b2da      	uxtb	r2, r3
3418e626:	683b      	ldr	r3, [r7, #0]
3418e628:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
3418e62a:	687b      	ldr	r3, [r7, #4]
3418e62c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e62e:	0e9b      	lsrs	r3, r3, #26
3418e630:	b2db      	uxtb	r3, r3
3418e632:	f003 0307 	and.w	r3, r3, #7
3418e636:	b2da      	uxtb	r2, r3
3418e638:	683b      	ldr	r3, [r7, #0]
3418e63a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
3418e63c:	687b      	ldr	r3, [r7, #4]
3418e63e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e640:	0d9b      	lsrs	r3, r3, #22
3418e642:	b2db      	uxtb	r3, r3
3418e644:	f003 030f 	and.w	r3, r3, #15
3418e648:	b2da      	uxtb	r2, r3
3418e64a:	683b      	ldr	r3, [r7, #0]
3418e64c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
3418e64e:	687b      	ldr	r3, [r7, #4]
3418e650:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e652:	0d5b      	lsrs	r3, r3, #21
3418e654:	b2db      	uxtb	r3, r3
3418e656:	f003 0301 	and.w	r3, r3, #1
3418e65a:	b2da      	uxtb	r2, r3
3418e65c:	683b      	ldr	r3, [r7, #0]
3418e65e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
3418e662:	683b      	ldr	r3, [r7, #0]
3418e664:	2200      	movs	r2, #0
3418e666:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
3418e66a:	687b      	ldr	r3, [r7, #4]
3418e66c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e66e:	0c1b      	lsrs	r3, r3, #16
3418e670:	b2db      	uxtb	r3, r3
3418e672:	f003 0301 	and.w	r3, r3, #1
3418e676:	b2da      	uxtb	r2, r3
3418e678:	683b      	ldr	r3, [r7, #0]
3418e67a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
3418e67e:	687b      	ldr	r3, [r7, #4]
3418e680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e682:	0bdb      	lsrs	r3, r3, #15
3418e684:	b2db      	uxtb	r3, r3
3418e686:	f003 0301 	and.w	r3, r3, #1
3418e68a:	b2da      	uxtb	r2, r3
3418e68c:	683b      	ldr	r3, [r7, #0]
3418e68e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
3418e692:	687b      	ldr	r3, [r7, #4]
3418e694:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e696:	0b9b      	lsrs	r3, r3, #14
3418e698:	b2db      	uxtb	r3, r3
3418e69a:	f003 0301 	and.w	r3, r3, #1
3418e69e:	b2da      	uxtb	r2, r3
3418e6a0:	683b      	ldr	r3, [r7, #0]
3418e6a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
3418e6a6:	687b      	ldr	r3, [r7, #4]
3418e6a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e6aa:	0b5b      	lsrs	r3, r3, #13
3418e6ac:	b2db      	uxtb	r3, r3
3418e6ae:	f003 0301 	and.w	r3, r3, #1
3418e6b2:	b2da      	uxtb	r2, r3
3418e6b4:	683b      	ldr	r3, [r7, #0]
3418e6b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
3418e6ba:	687b      	ldr	r3, [r7, #4]
3418e6bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e6be:	0b1b      	lsrs	r3, r3, #12
3418e6c0:	b2db      	uxtb	r3, r3
3418e6c2:	f003 0301 	and.w	r3, r3, #1
3418e6c6:	b2da      	uxtb	r2, r3
3418e6c8:	683b      	ldr	r3, [r7, #0]
3418e6ca:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
3418e6ce:	687b      	ldr	r3, [r7, #4]
3418e6d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e6d2:	0a9b      	lsrs	r3, r3, #10
3418e6d4:	b2db      	uxtb	r3, r3
3418e6d6:	f003 0303 	and.w	r3, r3, #3
3418e6da:	b2da      	uxtb	r2, r3
3418e6dc:	683b      	ldr	r3, [r7, #0]
3418e6de:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
3418e6e2:	687b      	ldr	r3, [r7, #4]
3418e6e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e6e6:	0a1b      	lsrs	r3, r3, #8
3418e6e8:	b2db      	uxtb	r3, r3
3418e6ea:	f003 0303 	and.w	r3, r3, #3
3418e6ee:	b2da      	uxtb	r2, r3
3418e6f0:	683b      	ldr	r3, [r7, #0]
3418e6f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
3418e6f6:	687b      	ldr	r3, [r7, #4]
3418e6f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e6fa:	085b      	lsrs	r3, r3, #1
3418e6fc:	b2db      	uxtb	r3, r3
3418e6fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
3418e702:	b2da      	uxtb	r2, r3
3418e704:	683b      	ldr	r3, [r7, #0]
3418e706:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
3418e70a:	683b      	ldr	r3, [r7, #0]
3418e70c:	2201      	movs	r2, #1
3418e70e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
3418e712:	2300      	movs	r3, #0
}
3418e714:	4618      	mov	r0, r3
3418e716:	370c      	adds	r7, #12
3418e718:	46bd      	mov	sp, r7
3418e71a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418e71e:	4770      	bx	lr
3418e720:	1fe00fff 	.word	0x1fe00fff

3418e724 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
3418e724:	b580      	push	{r7, lr}
3418e726:	b094      	sub	sp, #80	@ 0x50
3418e728:	af00      	add	r7, sp, #0
3418e72a:	6078      	str	r0, [r7, #4]
3418e72c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
3418e72e:	2300      	movs	r3, #0
3418e730:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
3418e734:	687b      	ldr	r3, [r7, #4]
3418e736:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
3418e73a:	b2db      	uxtb	r3, r3
3418e73c:	2b03      	cmp	r3, #3
3418e73e:	d101      	bne.n	3418e744 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
3418e740:	2301      	movs	r3, #1
3418e742:	e0a7      	b.n	3418e894 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
3418e744:	f107 0308 	add.w	r3, r7, #8
3418e748:	4619      	mov	r1, r3
3418e74a:	6878      	ldr	r0, [r7, #4]
3418e74c:	f000 fb46 	bl	3418eddc <SD_SendSDStatus>
3418e750:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
3418e752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
3418e754:	2b00      	cmp	r3, #0
3418e756:	d011      	beq.n	3418e77c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418e758:	687b      	ldr	r3, [r7, #4]
3418e75a:	681b      	ldr	r3, [r3, #0]
3418e75c:	4a4f      	ldr	r2, [pc, #316]	@ (3418e89c <HAL_SD_GetCardStatus+0x178>)
3418e75e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
3418e760:	687b      	ldr	r3, [r7, #4]
3418e762:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
3418e766:	431a      	orrs	r2, r3
3418e768:	687b      	ldr	r3, [r7, #4]
3418e76a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
3418e76c:	687b      	ldr	r3, [r7, #4]
3418e76e:	2201      	movs	r2, #1
3418e770:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
3418e774:	2301      	movs	r3, #1
3418e776:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
3418e77a:	e070      	b.n	3418e85e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
3418e77c:	68bb      	ldr	r3, [r7, #8]
3418e77e:	099b      	lsrs	r3, r3, #6
3418e780:	b2db      	uxtb	r3, r3
3418e782:	f003 0303 	and.w	r3, r3, #3
3418e786:	b2da      	uxtb	r2, r3
3418e788:	683b      	ldr	r3, [r7, #0]
3418e78a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
3418e78c:	68bb      	ldr	r3, [r7, #8]
3418e78e:	095b      	lsrs	r3, r3, #5
3418e790:	b2db      	uxtb	r3, r3
3418e792:	f003 0301 	and.w	r3, r3, #1
3418e796:	b2da      	uxtb	r2, r3
3418e798:	683b      	ldr	r3, [r7, #0]
3418e79a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
3418e79c:	68bb      	ldr	r3, [r7, #8]
3418e79e:	0a1b      	lsrs	r3, r3, #8
3418e7a0:	b29b      	uxth	r3, r3
3418e7a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
3418e7a6:	b29a      	uxth	r2, r3
3418e7a8:	68bb      	ldr	r3, [r7, #8]
3418e7aa:	0e1b      	lsrs	r3, r3, #24
3418e7ac:	b29b      	uxth	r3, r3
3418e7ae:	4313      	orrs	r3, r2
3418e7b0:	b29a      	uxth	r2, r3
3418e7b2:	683b      	ldr	r3, [r7, #0]
3418e7b4:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
3418e7b6:	68fb      	ldr	r3, [r7, #12]
3418e7b8:	061a      	lsls	r2, r3, #24
3418e7ba:	68fb      	ldr	r3, [r7, #12]
3418e7bc:	021b      	lsls	r3, r3, #8
3418e7be:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
3418e7c2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
3418e7c4:	68fb      	ldr	r3, [r7, #12]
3418e7c6:	0a1b      	lsrs	r3, r3, #8
3418e7c8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
3418e7cc:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
3418e7ce:	68fb      	ldr	r3, [r7, #12]
3418e7d0:	0e1b      	lsrs	r3, r3, #24
3418e7d2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
3418e7d4:	683b      	ldr	r3, [r7, #0]
3418e7d6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
3418e7d8:	693b      	ldr	r3, [r7, #16]
3418e7da:	b2da      	uxtb	r2, r3
3418e7dc:	683b      	ldr	r3, [r7, #0]
3418e7de:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
3418e7e0:	693b      	ldr	r3, [r7, #16]
3418e7e2:	0a1b      	lsrs	r3, r3, #8
3418e7e4:	b2da      	uxtb	r2, r3
3418e7e6:	683b      	ldr	r3, [r7, #0]
3418e7e8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
3418e7ea:	693b      	ldr	r3, [r7, #16]
3418e7ec:	0d1b      	lsrs	r3, r3, #20
3418e7ee:	b2db      	uxtb	r3, r3
3418e7f0:	f003 030f 	and.w	r3, r3, #15
3418e7f4:	b2da      	uxtb	r2, r3
3418e7f6:	683b      	ldr	r3, [r7, #0]
3418e7f8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
3418e7fa:	693b      	ldr	r3, [r7, #16]
3418e7fc:	0c1b      	lsrs	r3, r3, #16
3418e7fe:	b29b      	uxth	r3, r3
3418e800:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
3418e804:	b29a      	uxth	r2, r3
3418e806:	697b      	ldr	r3, [r7, #20]
3418e808:	b29b      	uxth	r3, r3
3418e80a:	b2db      	uxtb	r3, r3
3418e80c:	b29b      	uxth	r3, r3
3418e80e:	4313      	orrs	r3, r2
3418e810:	b29a      	uxth	r2, r3
3418e812:	683b      	ldr	r3, [r7, #0]
3418e814:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
3418e816:	697b      	ldr	r3, [r7, #20]
3418e818:	0a9b      	lsrs	r3, r3, #10
3418e81a:	b2db      	uxtb	r3, r3
3418e81c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418e820:	b2da      	uxtb	r2, r3
3418e822:	683b      	ldr	r3, [r7, #0]
3418e824:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
3418e826:	697b      	ldr	r3, [r7, #20]
3418e828:	0a1b      	lsrs	r3, r3, #8
3418e82a:	b2db      	uxtb	r3, r3
3418e82c:	f003 0303 	and.w	r3, r3, #3
3418e830:	b2da      	uxtb	r2, r3
3418e832:	683b      	ldr	r3, [r7, #0]
3418e834:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
3418e836:	697b      	ldr	r3, [r7, #20]
3418e838:	091b      	lsrs	r3, r3, #4
3418e83a:	b2db      	uxtb	r3, r3
3418e83c:	f003 030f 	and.w	r3, r3, #15
3418e840:	b2da      	uxtb	r2, r3
3418e842:	683b      	ldr	r3, [r7, #0]
3418e844:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
3418e846:	697b      	ldr	r3, [r7, #20]
3418e848:	b2db      	uxtb	r3, r3
3418e84a:	f003 030f 	and.w	r3, r3, #15
3418e84e:	b2da      	uxtb	r2, r3
3418e850:	683b      	ldr	r3, [r7, #0]
3418e852:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
3418e854:	69bb      	ldr	r3, [r7, #24]
3418e856:	0e1b      	lsrs	r3, r3, #24
3418e858:	b2da      	uxtb	r2, r3
3418e85a:	683b      	ldr	r3, [r7, #0]
3418e85c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
3418e85e:	687b      	ldr	r3, [r7, #4]
3418e860:	681b      	ldr	r3, [r3, #0]
3418e862:	f44f 7100 	mov.w	r1, #512	@ 0x200
3418e866:	4618      	mov	r0, r3
3418e868:	f002 f81e 	bl	341908a8 <SDMMC_CmdBlockLength>
3418e86c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
3418e86e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
3418e870:	2b00      	cmp	r3, #0
3418e872:	d00d      	beq.n	3418e890 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418e874:	687b      	ldr	r3, [r7, #4]
3418e876:	681b      	ldr	r3, [r3, #0]
3418e878:	4a08      	ldr	r2, [pc, #32]	@ (3418e89c <HAL_SD_GetCardStatus+0x178>)
3418e87a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
3418e87c:	687b      	ldr	r3, [r7, #4]
3418e87e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
3418e880:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
3418e882:	687b      	ldr	r3, [r7, #4]
3418e884:	2201      	movs	r2, #1
3418e886:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
3418e88a:	2301      	movs	r3, #1
3418e88c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
3418e890:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
3418e894:	4618      	mov	r0, r3
3418e896:	3750      	adds	r7, #80	@ 0x50
3418e898:	46bd      	mov	sp, r7
3418e89a:	bd80      	pop	{r7, pc}
3418e89c:	1fe00fff 	.word	0x1fe00fff

3418e8a0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
3418e8a0:	b590      	push	{r4, r7, lr}
3418e8a2:	b08d      	sub	sp, #52	@ 0x34
3418e8a4:	af02      	add	r7, sp, #8
3418e8a6:	6078      	str	r0, [r7, #4]
3418e8a8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
3418e8aa:	2300      	movs	r3, #0
3418e8ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
3418e8b0:	687b      	ldr	r3, [r7, #4]
3418e8b2:	2203      	movs	r2, #3
3418e8b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
3418e8b8:	687b      	ldr	r3, [r7, #4]
3418e8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418e8bc:	2b03      	cmp	r3, #3
3418e8be:	d02e      	beq.n	3418e91e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
3418e8c0:	683b      	ldr	r3, [r7, #0]
3418e8c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3418e8c6:	d106      	bne.n	3418e8d6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418e8c8:	687b      	ldr	r3, [r7, #4]
3418e8ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e8cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
3418e8d0:	687b      	ldr	r3, [r7, #4]
3418e8d2:	635a      	str	r2, [r3, #52]	@ 0x34
3418e8d4:	e029      	b.n	3418e92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
3418e8d6:	683b      	ldr	r3, [r7, #0]
3418e8d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
3418e8dc:	d10a      	bne.n	3418e8f4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
3418e8de:	6878      	ldr	r0, [r7, #4]
3418e8e0:	f000 fb74 	bl	3418efcc <SD_WideBus_Enable>
3418e8e4:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
3418e8e6:	687b      	ldr	r3, [r7, #4]
3418e8e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e8ea:	69fb      	ldr	r3, [r7, #28]
3418e8ec:	431a      	orrs	r2, r3
3418e8ee:	687b      	ldr	r3, [r7, #4]
3418e8f0:	635a      	str	r2, [r3, #52]	@ 0x34
3418e8f2:	e01a      	b.n	3418e92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
3418e8f4:	683b      	ldr	r3, [r7, #0]
3418e8f6:	2b00      	cmp	r3, #0
3418e8f8:	d10a      	bne.n	3418e910 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
3418e8fa:	6878      	ldr	r0, [r7, #4]
3418e8fc:	f000 fbb1 	bl	3418f062 <SD_WideBus_Disable>
3418e900:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
3418e902:	687b      	ldr	r3, [r7, #4]
3418e904:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418e906:	69fb      	ldr	r3, [r7, #28]
3418e908:	431a      	orrs	r2, r3
3418e90a:	687b      	ldr	r3, [r7, #4]
3418e90c:	635a      	str	r2, [r3, #52]	@ 0x34
3418e90e:	e00c      	b.n	3418e92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
3418e910:	687b      	ldr	r3, [r7, #4]
3418e912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e914:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418e918:	687b      	ldr	r3, [r7, #4]
3418e91a:	635a      	str	r2, [r3, #52]	@ 0x34
3418e91c:	e005      	b.n	3418e92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418e91e:	687b      	ldr	r3, [r7, #4]
3418e920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e922:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
3418e926:	687b      	ldr	r3, [r7, #4]
3418e928:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
3418e92a:	687b      	ldr	r3, [r7, #4]
3418e92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418e92e:	2b00      	cmp	r3, #0
3418e930:	d007      	beq.n	3418e942 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418e932:	687b      	ldr	r3, [r7, #4]
3418e934:	681b      	ldr	r3, [r3, #0]
3418e936:	4a66      	ldr	r2, [pc, #408]	@ (3418ead0 <HAL_SD_ConfigWideBusOperation+0x230>)
3418e938:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
3418e93a:	2301      	movs	r3, #1
3418e93c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
3418e940:	e0a3      	b.n	3418ea8a <HAL_SD_ConfigWideBusOperation+0x1ea>
  }
  else
  {
    if (hsd->Instance == SDMMC1)
3418e942:	687b      	ldr	r3, [r7, #4]
3418e944:	681b      	ldr	r3, [r3, #0]
3418e946:	4a63      	ldr	r2, [pc, #396]	@ (3418ead4 <HAL_SD_ConfigWideBusOperation+0x234>)
3418e948:	4293      	cmp	r3, r2
3418e94a:	d107      	bne.n	3418e95c <HAL_SD_ConfigWideBusOperation+0xbc>
    {
      sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
3418e94c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
3418e950:	f04f 0100 	mov.w	r1, #0
3418e954:	f7fb f814 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418e958:	6278      	str	r0, [r7, #36]	@ 0x24
3418e95a:	e006      	b.n	3418e96a <HAL_SD_ConfigWideBusOperation+0xca>
    }
    else
    {
      sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC2);
3418e95c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
3418e960:	f04f 0100 	mov.w	r1, #0
3418e964:	f7fb f80c 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418e968:	6278      	str	r0, [r7, #36]	@ 0x24
    }
    if (sdmmc_clk != 0U)
3418e96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e96c:	2b00      	cmp	r3, #0
3418e96e:	f000 8083 	beq.w	3418ea78 <HAL_SD_ConfigWideBusOperation+0x1d8>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
3418e972:	687b      	ldr	r3, [r7, #4]
3418e974:	685b      	ldr	r3, [r3, #4]
3418e976:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
3418e978:	687b      	ldr	r3, [r7, #4]
3418e97a:	689b      	ldr	r3, [r3, #8]
3418e97c:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
3418e97e:	683b      	ldr	r3, [r7, #0]
3418e980:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
3418e982:	687b      	ldr	r3, [r7, #4]
3418e984:	691b      	ldr	r3, [r3, #16]
3418e986:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
3418e988:	687b      	ldr	r3, [r7, #4]
3418e98a:	695a      	ldr	r2, [r3, #20]
3418e98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e98e:	4952      	ldr	r1, [pc, #328]	@ (3418ead8 <HAL_SD_ConfigWideBusOperation+0x238>)
3418e990:	fba1 1303 	umull	r1, r3, r1, r3
3418e994:	0e1b      	lsrs	r3, r3, #24
3418e996:	429a      	cmp	r2, r3
3418e998:	d303      	bcc.n	3418e9a2 <HAL_SD_ConfigWideBusOperation+0x102>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
3418e99a:	687b      	ldr	r3, [r7, #4]
3418e99c:	695b      	ldr	r3, [r3, #20]
3418e99e:	61bb      	str	r3, [r7, #24]
3418e9a0:	e05a      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
3418e9a2:	687b      	ldr	r3, [r7, #4]
3418e9a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418e9a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418e9aa:	d103      	bne.n	3418e9b4 <HAL_SD_ConfigWideBusOperation+0x114>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
3418e9ac:	687b      	ldr	r3, [r7, #4]
3418e9ae:	695b      	ldr	r3, [r3, #20]
3418e9b0:	61bb      	str	r3, [r7, #24]
3418e9b2:	e051      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
3418e9b4:	687b      	ldr	r3, [r7, #4]
3418e9b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418e9b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418e9bc:	d126      	bne.n	3418ea0c <HAL_SD_ConfigWideBusOperation+0x16c>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
3418e9be:	687b      	ldr	r3, [r7, #4]
3418e9c0:	695b      	ldr	r3, [r3, #20]
3418e9c2:	2b00      	cmp	r3, #0
3418e9c4:	d10e      	bne.n	3418e9e4 <HAL_SD_ConfigWideBusOperation+0x144>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
3418e9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e9c8:	4a44      	ldr	r2, [pc, #272]	@ (3418eadc <HAL_SD_ConfigWideBusOperation+0x23c>)
3418e9ca:	4293      	cmp	r3, r2
3418e9cc:	d906      	bls.n	3418e9dc <HAL_SD_ConfigWideBusOperation+0x13c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
3418e9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e9d0:	4a41      	ldr	r2, [pc, #260]	@ (3418ead8 <HAL_SD_ConfigWideBusOperation+0x238>)
3418e9d2:	fba2 2303 	umull	r2, r3, r2, r3
3418e9d6:	0e5b      	lsrs	r3, r3, #25
3418e9d8:	61bb      	str	r3, [r7, #24]
3418e9da:	e03d      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
3418e9dc:	687b      	ldr	r3, [r7, #4]
3418e9de:	695b      	ldr	r3, [r3, #20]
3418e9e0:	61bb      	str	r3, [r7, #24]
3418e9e2:	e039      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
3418e9e4:	687b      	ldr	r3, [r7, #4]
3418e9e6:	695b      	ldr	r3, [r3, #20]
3418e9e8:	005b      	lsls	r3, r3, #1
3418e9ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
3418e9ec:	fbb2 f3f3 	udiv	r3, r2, r3
3418e9f0:	4a3a      	ldr	r2, [pc, #232]	@ (3418eadc <HAL_SD_ConfigWideBusOperation+0x23c>)
3418e9f2:	4293      	cmp	r3, r2
3418e9f4:	d906      	bls.n	3418ea04 <HAL_SD_ConfigWideBusOperation+0x164>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
3418e9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418e9f8:	4a37      	ldr	r2, [pc, #220]	@ (3418ead8 <HAL_SD_ConfigWideBusOperation+0x238>)
3418e9fa:	fba2 2303 	umull	r2, r3, r2, r3
3418e9fe:	0e5b      	lsrs	r3, r3, #25
3418ea00:	61bb      	str	r3, [r7, #24]
3418ea02:	e029      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
3418ea04:	687b      	ldr	r3, [r7, #4]
3418ea06:	695b      	ldr	r3, [r3, #20]
3418ea08:	61bb      	str	r3, [r7, #24]
3418ea0a:	e025      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
3418ea0c:	687b      	ldr	r3, [r7, #4]
3418ea0e:	695b      	ldr	r3, [r3, #20]
3418ea10:	2b00      	cmp	r3, #0
3418ea12:	d10e      	bne.n	3418ea32 <HAL_SD_ConfigWideBusOperation+0x192>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
3418ea14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418ea16:	4a32      	ldr	r2, [pc, #200]	@ (3418eae0 <HAL_SD_ConfigWideBusOperation+0x240>)
3418ea18:	4293      	cmp	r3, r2
3418ea1a:	d906      	bls.n	3418ea2a <HAL_SD_ConfigWideBusOperation+0x18a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
3418ea1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418ea1e:	4a2e      	ldr	r2, [pc, #184]	@ (3418ead8 <HAL_SD_ConfigWideBusOperation+0x238>)
3418ea20:	fba2 2303 	umull	r2, r3, r2, r3
3418ea24:	0e1b      	lsrs	r3, r3, #24
3418ea26:	61bb      	str	r3, [r7, #24]
3418ea28:	e016      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
3418ea2a:	687b      	ldr	r3, [r7, #4]
3418ea2c:	695b      	ldr	r3, [r3, #20]
3418ea2e:	61bb      	str	r3, [r7, #24]
3418ea30:	e012      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
3418ea32:	687b      	ldr	r3, [r7, #4]
3418ea34:	695b      	ldr	r3, [r3, #20]
3418ea36:	005b      	lsls	r3, r3, #1
3418ea38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
3418ea3a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ea3e:	4a28      	ldr	r2, [pc, #160]	@ (3418eae0 <HAL_SD_ConfigWideBusOperation+0x240>)
3418ea40:	4293      	cmp	r3, r2
3418ea42:	d906      	bls.n	3418ea52 <HAL_SD_ConfigWideBusOperation+0x1b2>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
3418ea44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418ea46:	4a24      	ldr	r2, [pc, #144]	@ (3418ead8 <HAL_SD_ConfigWideBusOperation+0x238>)
3418ea48:	fba2 2303 	umull	r2, r3, r2, r3
3418ea4c:	0e1b      	lsrs	r3, r3, #24
3418ea4e:	61bb      	str	r3, [r7, #24]
3418ea50:	e002      	b.n	3418ea58 <HAL_SD_ConfigWideBusOperation+0x1b8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
3418ea52:	687b      	ldr	r3, [r7, #4]
3418ea54:	695b      	ldr	r3, [r3, #20]
3418ea56:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
3418ea58:	687b      	ldr	r3, [r7, #4]
3418ea5a:	681c      	ldr	r4, [r3, #0]
3418ea5c:	466a      	mov	r2, sp
3418ea5e:	f107 0314 	add.w	r3, r7, #20
3418ea62:	e893 0003 	ldmia.w	r3, {r0, r1}
3418ea66:	e882 0003 	stmia.w	r2, {r0, r1}
3418ea6a:	f107 0308 	add.w	r3, r7, #8
3418ea6e:	cb0e      	ldmia	r3, {r1, r2, r3}
3418ea70:	4620      	mov	r0, r4
3418ea72:	f001 fe4d 	bl	34190710 <SDMMC_Init>
3418ea76:	e008      	b.n	3418ea8a <HAL_SD_ConfigWideBusOperation+0x1ea>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
3418ea78:	687b      	ldr	r3, [r7, #4]
3418ea7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418ea7c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418ea80:	687b      	ldr	r3, [r7, #4]
3418ea82:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
3418ea84:	2301      	movs	r3, #1
3418ea86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
3418ea8a:	687b      	ldr	r3, [r7, #4]
3418ea8c:	681b      	ldr	r3, [r3, #0]
3418ea8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
3418ea92:	4618      	mov	r0, r3
3418ea94:	f001 ff08 	bl	341908a8 <SDMMC_CmdBlockLength>
3418ea98:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
3418ea9a:	69fb      	ldr	r3, [r7, #28]
3418ea9c:	2b00      	cmp	r3, #0
3418ea9e:	d00c      	beq.n	3418eaba <HAL_SD_ConfigWideBusOperation+0x21a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
3418eaa0:	687b      	ldr	r3, [r7, #4]
3418eaa2:	681b      	ldr	r3, [r3, #0]
3418eaa4:	4a0a      	ldr	r2, [pc, #40]	@ (3418ead0 <HAL_SD_ConfigWideBusOperation+0x230>)
3418eaa6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
3418eaa8:	687b      	ldr	r3, [r7, #4]
3418eaaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418eaac:	69fb      	ldr	r3, [r7, #28]
3418eaae:	431a      	orrs	r2, r3
3418eab0:	687b      	ldr	r3, [r7, #4]
3418eab2:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
3418eab4:	2301      	movs	r3, #1
3418eab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
3418eaba:	687b      	ldr	r3, [r7, #4]
3418eabc:	2201      	movs	r2, #1
3418eabe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
3418eac2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
3418eac6:	4618      	mov	r0, r3
3418eac8:	372c      	adds	r7, #44	@ 0x2c
3418eaca:	46bd      	mov	sp, r7
3418eacc:	bd90      	pop	{r4, r7, pc}
3418eace:	bf00      	nop
3418ead0:	1fe00fff 	.word	0x1fe00fff
3418ead4:	58027000 	.word	0x58027000
3418ead8:	55e63b89 	.word	0x55e63b89
3418eadc:	02faf080 	.word	0x02faf080
3418eae0:	017d7840 	.word	0x017d7840

3418eae4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
3418eae4:	b580      	push	{r7, lr}
3418eae6:	b086      	sub	sp, #24
3418eae8:	af00      	add	r7, sp, #0
3418eaea:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
3418eaec:	2300      	movs	r3, #0
3418eaee:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
3418eaf0:	f107 030c 	add.w	r3, r7, #12
3418eaf4:	4619      	mov	r1, r3
3418eaf6:	6878      	ldr	r0, [r7, #4]
3418eaf8:	f000 fa40 	bl	3418ef7c <SD_SendStatus>
3418eafc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
3418eafe:	697b      	ldr	r3, [r7, #20]
3418eb00:	2b00      	cmp	r3, #0
3418eb02:	d005      	beq.n	3418eb10 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
3418eb04:	687b      	ldr	r3, [r7, #4]
3418eb06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418eb08:	697b      	ldr	r3, [r7, #20]
3418eb0a:	431a      	orrs	r2, r3
3418eb0c:	687b      	ldr	r3, [r7, #4]
3418eb0e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
3418eb10:	68fb      	ldr	r3, [r7, #12]
3418eb12:	0a5b      	lsrs	r3, r3, #9
3418eb14:	f003 030f 	and.w	r3, r3, #15
3418eb18:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
3418eb1a:	693b      	ldr	r3, [r7, #16]
}
3418eb1c:	4618      	mov	r0, r3
3418eb1e:	3718      	adds	r7, #24
3418eb20:	46bd      	mov	sp, r7
3418eb22:	bd80      	pop	{r7, pc}

3418eb24 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
3418eb24:	b580      	push	{r7, lr}
3418eb26:	b090      	sub	sp, #64	@ 0x40
3418eb28:	af00      	add	r7, sp, #0
3418eb2a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
3418eb2c:	2300      	movs	r3, #0
3418eb2e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
3418eb30:	f7f3 fde8 	bl	34182704 <HAL_GetTick>
3418eb34:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
3418eb36:	687b      	ldr	r3, [r7, #4]
3418eb38:	681b      	ldr	r3, [r3, #0]
3418eb3a:	4618      	mov	r0, r3
3418eb3c:	f001 fe30 	bl	341907a0 <SDMMC_GetPowerState>
3418eb40:	4603      	mov	r3, r0
3418eb42:	2b00      	cmp	r3, #0
3418eb44:	d102      	bne.n	3418eb4c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
3418eb46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418eb4a:	e0b5      	b.n	3418ecb8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
3418eb4c:	687b      	ldr	r3, [r7, #4]
3418eb4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418eb50:	2b03      	cmp	r3, #3
3418eb52:	d02e      	beq.n	3418ebb2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
3418eb54:	687b      	ldr	r3, [r7, #4]
3418eb56:	681b      	ldr	r3, [r3, #0]
3418eb58:	4618      	mov	r0, r3
3418eb5a:	f001 ffb1 	bl	34190ac0 <SDMMC_CmdSendCID>
3418eb5e:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
3418eb60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418eb62:	2b00      	cmp	r3, #0
3418eb64:	d001      	beq.n	3418eb6a <SD_InitCard+0x46>
    {
      return errorstate;
3418eb66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418eb68:	e0a6      	b.n	3418ecb8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3418eb6a:	687b      	ldr	r3, [r7, #4]
3418eb6c:	681b      	ldr	r3, [r3, #0]
3418eb6e:	2100      	movs	r1, #0
3418eb70:	4618      	mov	r0, r3
3418eb72:	f001 fe5a 	bl	3419082a <SDMMC_GetResponse>
3418eb76:	4602      	mov	r2, r0
3418eb78:	687b      	ldr	r3, [r7, #4]
3418eb7a:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
3418eb7c:	687b      	ldr	r3, [r7, #4]
3418eb7e:	681b      	ldr	r3, [r3, #0]
3418eb80:	2104      	movs	r1, #4
3418eb82:	4618      	mov	r0, r3
3418eb84:	f001 fe51 	bl	3419082a <SDMMC_GetResponse>
3418eb88:	4602      	mov	r2, r0
3418eb8a:	687b      	ldr	r3, [r7, #4]
3418eb8c:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
3418eb8e:	687b      	ldr	r3, [r7, #4]
3418eb90:	681b      	ldr	r3, [r3, #0]
3418eb92:	2108      	movs	r1, #8
3418eb94:	4618      	mov	r0, r3
3418eb96:	f001 fe48 	bl	3419082a <SDMMC_GetResponse>
3418eb9a:	4602      	mov	r2, r0
3418eb9c:	687b      	ldr	r3, [r7, #4]
3418eb9e:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
3418eba0:	687b      	ldr	r3, [r7, #4]
3418eba2:	681b      	ldr	r3, [r3, #0]
3418eba4:	210c      	movs	r1, #12
3418eba6:	4618      	mov	r0, r3
3418eba8:	f001 fe3f 	bl	3419082a <SDMMC_GetResponse>
3418ebac:	4602      	mov	r2, r0
3418ebae:	687b      	ldr	r3, [r7, #4]
3418ebb0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
3418ebb2:	687b      	ldr	r3, [r7, #4]
3418ebb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418ebb6:	2b03      	cmp	r3, #3
3418ebb8:	d01d      	beq.n	3418ebf6 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
3418ebba:	e019      	b.n	3418ebf0 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
3418ebbc:	687b      	ldr	r3, [r7, #4]
3418ebbe:	681b      	ldr	r3, [r3, #0]
3418ebc0:	f107 020a 	add.w	r2, r7, #10
3418ebc4:	4611      	mov	r1, r2
3418ebc6:	4618      	mov	r0, r3
3418ebc8:	f001 ffb9 	bl	34190b3e <SDMMC_CmdSetRelAdd>
3418ebcc:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
3418ebce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ebd0:	2b00      	cmp	r3, #0
3418ebd2:	d001      	beq.n	3418ebd8 <SD_InitCard+0xb4>
      {
        return errorstate;
3418ebd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ebd6:	e06f      	b.n	3418ecb8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
3418ebd8:	f7f3 fd94 	bl	34182704 <HAL_GetTick>
3418ebdc:	4602      	mov	r2, r0
3418ebde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
3418ebe0:	1ad3      	subs	r3, r2, r3
3418ebe2:	f241 3287 	movw	r2, #4999	@ 0x1387
3418ebe6:	4293      	cmp	r3, r2
3418ebe8:	d902      	bls.n	3418ebf0 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
3418ebea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
3418ebee:	e063      	b.n	3418ecb8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
3418ebf0:	897b      	ldrh	r3, [r7, #10]
3418ebf2:	2b00      	cmp	r3, #0
3418ebf4:	d0e2      	beq.n	3418ebbc <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
3418ebf6:	687b      	ldr	r3, [r7, #4]
3418ebf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418ebfa:	2b03      	cmp	r3, #3
3418ebfc:	d036      	beq.n	3418ec6c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
3418ebfe:	897b      	ldrh	r3, [r7, #10]
3418ec00:	461a      	mov	r2, r3
3418ec02:	687b      	ldr	r3, [r7, #4]
3418ec04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
3418ec06:	687b      	ldr	r3, [r7, #4]
3418ec08:	681a      	ldr	r2, [r3, #0]
3418ec0a:	687b      	ldr	r3, [r7, #4]
3418ec0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ec0e:	041b      	lsls	r3, r3, #16
3418ec10:	4619      	mov	r1, r3
3418ec12:	4610      	mov	r0, r2
3418ec14:	f001 ff73 	bl	34190afe <SDMMC_CmdSendCSD>
3418ec18:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
3418ec1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ec1c:	2b00      	cmp	r3, #0
3418ec1e:	d001      	beq.n	3418ec24 <SD_InitCard+0x100>
    {
      return errorstate;
3418ec20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ec22:	e049      	b.n	3418ecb8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3418ec24:	687b      	ldr	r3, [r7, #4]
3418ec26:	681b      	ldr	r3, [r3, #0]
3418ec28:	2100      	movs	r1, #0
3418ec2a:	4618      	mov	r0, r3
3418ec2c:	f001 fdfd 	bl	3419082a <SDMMC_GetResponse>
3418ec30:	4602      	mov	r2, r0
3418ec32:	687b      	ldr	r3, [r7, #4]
3418ec34:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
3418ec36:	687b      	ldr	r3, [r7, #4]
3418ec38:	681b      	ldr	r3, [r3, #0]
3418ec3a:	2104      	movs	r1, #4
3418ec3c:	4618      	mov	r0, r3
3418ec3e:	f001 fdf4 	bl	3419082a <SDMMC_GetResponse>
3418ec42:	4602      	mov	r2, r0
3418ec44:	687b      	ldr	r3, [r7, #4]
3418ec46:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
3418ec48:	687b      	ldr	r3, [r7, #4]
3418ec4a:	681b      	ldr	r3, [r3, #0]
3418ec4c:	2108      	movs	r1, #8
3418ec4e:	4618      	mov	r0, r3
3418ec50:	f001 fdeb 	bl	3419082a <SDMMC_GetResponse>
3418ec54:	4602      	mov	r2, r0
3418ec56:	687b      	ldr	r3, [r7, #4]
3418ec58:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
3418ec5a:	687b      	ldr	r3, [r7, #4]
3418ec5c:	681b      	ldr	r3, [r3, #0]
3418ec5e:	210c      	movs	r1, #12
3418ec60:	4618      	mov	r0, r3
3418ec62:	f001 fde2 	bl	3419082a <SDMMC_GetResponse>
3418ec66:	4602      	mov	r2, r0
3418ec68:	687b      	ldr	r3, [r7, #4]
3418ec6a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
3418ec6c:	687b      	ldr	r3, [r7, #4]
3418ec6e:	681b      	ldr	r3, [r3, #0]
3418ec70:	2104      	movs	r1, #4
3418ec72:	4618      	mov	r0, r3
3418ec74:	f001 fdd9 	bl	3419082a <SDMMC_GetResponse>
3418ec78:	4603      	mov	r3, r0
3418ec7a:	0d1a      	lsrs	r2, r3, #20
3418ec7c:	687b      	ldr	r3, [r7, #4]
3418ec7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
3418ec80:	f107 030c 	add.w	r3, r7, #12
3418ec84:	4619      	mov	r1, r3
3418ec86:	6878      	ldr	r0, [r7, #4]
3418ec88:	f7ff fba8 	bl	3418e3dc <HAL_SD_GetCardCSD>
3418ec8c:	4603      	mov	r3, r0
3418ec8e:	2b00      	cmp	r3, #0
3418ec90:	d002      	beq.n	3418ec98 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418ec92:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3418ec96:	e00f      	b.n	3418ecb8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
3418ec98:	687b      	ldr	r3, [r7, #4]
3418ec9a:	681a      	ldr	r2, [r3, #0]
3418ec9c:	687b      	ldr	r3, [r7, #4]
3418ec9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418eca0:	041b      	lsls	r3, r3, #16
3418eca2:	4619      	mov	r1, r3
3418eca4:	4610      	mov	r0, r2
3418eca6:	f001 fe22 	bl	341908ee <SDMMC_CmdSelDesel>
3418ecaa:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
3418ecac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ecae:	2b00      	cmp	r3, #0
3418ecb0:	d001      	beq.n	3418ecb6 <SD_InitCard+0x192>
  {
    return errorstate;
3418ecb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418ecb4:	e000      	b.n	3418ecb8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
3418ecb6:	2300      	movs	r3, #0
}
3418ecb8:	4618      	mov	r0, r3
3418ecba:	3740      	adds	r7, #64	@ 0x40
3418ecbc:	46bd      	mov	sp, r7
3418ecbe:	bd80      	pop	{r7, pc}

3418ecc0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
3418ecc0:	b580      	push	{r7, lr}
3418ecc2:	b086      	sub	sp, #24
3418ecc4:	af00      	add	r7, sp, #0
3418ecc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
3418ecc8:	2300      	movs	r3, #0
3418ecca:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
3418eccc:	2300      	movs	r3, #0
3418ecce:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
3418ecd0:	2300      	movs	r3, #0
3418ecd2:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
3418ecd4:	687b      	ldr	r3, [r7, #4]
3418ecd6:	681b      	ldr	r3, [r3, #0]
3418ecd8:	4618      	mov	r0, r3
3418ecda:	f001 fe2b 	bl	34190934 <SDMMC_CmdGoIdleState>
3418ecde:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
3418ece0:	68fb      	ldr	r3, [r7, #12]
3418ece2:	2b00      	cmp	r3, #0
3418ece4:	d001      	beq.n	3418ecea <SD_PowerON+0x2a>
  {
    return errorstate;
3418ece6:	68fb      	ldr	r3, [r7, #12]
3418ece8:	e072      	b.n	3418edd0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
3418ecea:	687b      	ldr	r3, [r7, #4]
3418ecec:	681b      	ldr	r3, [r3, #0]
3418ecee:	4618      	mov	r0, r3
3418ecf0:	f001 fe3e 	bl	34190970 <SDMMC_CmdOperCond>
3418ecf4:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
3418ecf6:	68fb      	ldr	r3, [r7, #12]
3418ecf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
3418ecfc:	d10d      	bne.n	3418ed1a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
3418ecfe:	687b      	ldr	r3, [r7, #4]
3418ed00:	2200      	movs	r2, #0
3418ed02:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
3418ed04:	687b      	ldr	r3, [r7, #4]
3418ed06:	681b      	ldr	r3, [r3, #0]
3418ed08:	4618      	mov	r0, r3
3418ed0a:	f001 fe13 	bl	34190934 <SDMMC_CmdGoIdleState>
3418ed0e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
3418ed10:	68fb      	ldr	r3, [r7, #12]
3418ed12:	2b00      	cmp	r3, #0
3418ed14:	d004      	beq.n	3418ed20 <SD_PowerON+0x60>
    {
      return errorstate;
3418ed16:	68fb      	ldr	r3, [r7, #12]
3418ed18:	e05a      	b.n	3418edd0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
3418ed1a:	687b      	ldr	r3, [r7, #4]
3418ed1c:	2201      	movs	r2, #1
3418ed1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
3418ed20:	687b      	ldr	r3, [r7, #4]
3418ed22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418ed24:	2b01      	cmp	r3, #1
3418ed26:	d137      	bne.n	3418ed98 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
3418ed28:	687b      	ldr	r3, [r7, #4]
3418ed2a:	681b      	ldr	r3, [r3, #0]
3418ed2c:	2100      	movs	r1, #0
3418ed2e:	4618      	mov	r0, r3
3418ed30:	f001 fe3e 	bl	341909b0 <SDMMC_CmdAppCommand>
3418ed34:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
3418ed36:	68fb      	ldr	r3, [r7, #12]
3418ed38:	2b00      	cmp	r3, #0
3418ed3a:	d02d      	beq.n	3418ed98 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418ed3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3418ed40:	e046      	b.n	3418edd0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
3418ed42:	687b      	ldr	r3, [r7, #4]
3418ed44:	681b      	ldr	r3, [r3, #0]
3418ed46:	2100      	movs	r1, #0
3418ed48:	4618      	mov	r0, r3
3418ed4a:	f001 fe31 	bl	341909b0 <SDMMC_CmdAppCommand>
3418ed4e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
3418ed50:	68fb      	ldr	r3, [r7, #12]
3418ed52:	2b00      	cmp	r3, #0
3418ed54:	d001      	beq.n	3418ed5a <SD_PowerON+0x9a>
    {
      return errorstate;
3418ed56:	68fb      	ldr	r3, [r7, #12]
3418ed58:	e03a      	b.n	3418edd0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
3418ed5a:	687b      	ldr	r3, [r7, #4]
3418ed5c:	681b      	ldr	r3, [r3, #0]
3418ed5e:	491e      	ldr	r1, [pc, #120]	@ (3418edd8 <SD_PowerON+0x118>)
3418ed60:	4618      	mov	r0, r3
3418ed62:	f001 fe48 	bl	341909f6 <SDMMC_CmdAppOperCommand>
3418ed66:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
3418ed68:	68fb      	ldr	r3, [r7, #12]
3418ed6a:	2b00      	cmp	r3, #0
3418ed6c:	d002      	beq.n	3418ed74 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
3418ed6e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
3418ed72:	e02d      	b.n	3418edd0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3418ed74:	687b      	ldr	r3, [r7, #4]
3418ed76:	681b      	ldr	r3, [r3, #0]
3418ed78:	2100      	movs	r1, #0
3418ed7a:	4618      	mov	r0, r3
3418ed7c:	f001 fd55 	bl	3419082a <SDMMC_GetResponse>
3418ed80:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
3418ed82:	697b      	ldr	r3, [r7, #20]
3418ed84:	0fdb      	lsrs	r3, r3, #31
3418ed86:	2b01      	cmp	r3, #1
3418ed88:	d101      	bne.n	3418ed8e <SD_PowerON+0xce>
3418ed8a:	2301      	movs	r3, #1
3418ed8c:	e000      	b.n	3418ed90 <SD_PowerON+0xd0>
3418ed8e:	2300      	movs	r3, #0
3418ed90:	613b      	str	r3, [r7, #16]

    count++;
3418ed92:	68bb      	ldr	r3, [r7, #8]
3418ed94:	3301      	adds	r3, #1
3418ed96:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
3418ed98:	68bb      	ldr	r3, [r7, #8]
3418ed9a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
3418ed9e:	4293      	cmp	r3, r2
3418eda0:	d802      	bhi.n	3418eda8 <SD_PowerON+0xe8>
3418eda2:	693b      	ldr	r3, [r7, #16]
3418eda4:	2b00      	cmp	r3, #0
3418eda6:	d0cc      	beq.n	3418ed42 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
3418eda8:	68bb      	ldr	r3, [r7, #8]
3418edaa:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
3418edae:	4293      	cmp	r3, r2
3418edb0:	d902      	bls.n	3418edb8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
3418edb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418edb6:	e00b      	b.n	3418edd0 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
3418edb8:	687b      	ldr	r3, [r7, #4]
3418edba:	2200      	movs	r2, #0
3418edbc:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
3418edbe:	697b      	ldr	r3, [r7, #20]
3418edc0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
3418edc4:	2b00      	cmp	r3, #0
3418edc6:	d002      	beq.n	3418edce <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
3418edc8:	687b      	ldr	r3, [r7, #4]
3418edca:	2201      	movs	r2, #1
3418edcc:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
3418edce:	2300      	movs	r3, #0
}
3418edd0:	4618      	mov	r0, r3
3418edd2:	3718      	adds	r7, #24
3418edd4:	46bd      	mov	sp, r7
3418edd6:	bd80      	pop	{r7, pc}
3418edd8:	c1100000 	.word	0xc1100000

3418eddc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
3418eddc:	b580      	push	{r7, lr}
3418edde:	b08c      	sub	sp, #48	@ 0x30
3418ede0:	af00      	add	r7, sp, #0
3418ede2:	6078      	str	r0, [r7, #4]
3418ede4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
3418ede6:	f7f3 fc8d 	bl	34182704 <HAL_GetTick>
3418edea:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count = 0;
3418edec:	2300      	movs	r3, #0
3418edee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t *pData = pSDstatus;
3418edf0:	683b      	ldr	r3, [r7, #0]
3418edf2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
3418edf4:	687b      	ldr	r3, [r7, #4]
3418edf6:	681b      	ldr	r3, [r3, #0]
3418edf8:	2100      	movs	r1, #0
3418edfa:	4618      	mov	r0, r3
3418edfc:	f001 fd15 	bl	3419082a <SDMMC_GetResponse>
3418ee00:	4603      	mov	r3, r0
3418ee02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
3418ee06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418ee0a:	d102      	bne.n	3418ee12 <SD_SendSDStatus+0x36>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
3418ee0c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418ee10:	e0ad      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
3418ee12:	687b      	ldr	r3, [r7, #4]
3418ee14:	681b      	ldr	r3, [r3, #0]
3418ee16:	2140      	movs	r1, #64	@ 0x40
3418ee18:	4618      	mov	r0, r3
3418ee1a:	f001 fd45 	bl	341908a8 <SDMMC_CmdBlockLength>
3418ee1e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418ee20:	6a3b      	ldr	r3, [r7, #32]
3418ee22:	2b00      	cmp	r3, #0
3418ee24:	d005      	beq.n	3418ee32 <SD_SendSDStatus+0x56>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
3418ee26:	687b      	ldr	r3, [r7, #4]
3418ee28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418ee2a:	687b      	ldr	r3, [r7, #4]
3418ee2c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
3418ee2e:	6a3b      	ldr	r3, [r7, #32]
3418ee30:	e09d      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
3418ee32:	687b      	ldr	r3, [r7, #4]
3418ee34:	681a      	ldr	r2, [r3, #0]
3418ee36:	687b      	ldr	r3, [r7, #4]
3418ee38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ee3a:	041b      	lsls	r3, r3, #16
3418ee3c:	4619      	mov	r1, r3
3418ee3e:	4610      	mov	r0, r2
3418ee40:	f001 fdb6 	bl	341909b0 <SDMMC_CmdAppCommand>
3418ee44:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418ee46:	6a3b      	ldr	r3, [r7, #32]
3418ee48:	2b00      	cmp	r3, #0
3418ee4a:	d005      	beq.n	3418ee58 <SD_SendSDStatus+0x7c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
3418ee4c:	687b      	ldr	r3, [r7, #4]
3418ee4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418ee50:	687b      	ldr	r3, [r7, #4]
3418ee52:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
3418ee54:	6a3b      	ldr	r3, [r7, #32]
3418ee56:	e08a      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
3418ee58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3418ee5c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
3418ee5e:	2340      	movs	r3, #64	@ 0x40
3418ee60:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
3418ee62:	2360      	movs	r3, #96	@ 0x60
3418ee64:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
3418ee66:	2302      	movs	r3, #2
3418ee68:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
3418ee6a:	2300      	movs	r3, #0
3418ee6c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
3418ee6e:	2301      	movs	r3, #1
3418ee70:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
3418ee72:	687b      	ldr	r3, [r7, #4]
3418ee74:	681b      	ldr	r3, [r3, #0]
3418ee76:	f107 0208 	add.w	r2, r7, #8
3418ee7a:	4611      	mov	r1, r2
3418ee7c:	4618      	mov	r0, r3
3418ee7e:	f001 fce7 	bl	34190850 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
3418ee82:	687b      	ldr	r3, [r7, #4]
3418ee84:	681b      	ldr	r3, [r3, #0]
3418ee86:	4618      	mov	r0, r3
3418ee88:	f001 fe9e 	bl	34190bc8 <SDMMC_CmdStatusRegister>
3418ee8c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
3418ee8e:	6a3b      	ldr	r3, [r7, #32]
3418ee90:	2b00      	cmp	r3, #0
3418ee92:	d028      	beq.n	3418eee6 <SD_SendSDStatus+0x10a>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
3418ee94:	687b      	ldr	r3, [r7, #4]
3418ee96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418ee98:	687b      	ldr	r3, [r7, #4]
3418ee9a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
3418ee9c:	6a3b      	ldr	r3, [r7, #32]
3418ee9e:	e066      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (count < 16U))
3418eea0:	687b      	ldr	r3, [r7, #4]
3418eea2:	681b      	ldr	r3, [r3, #0]
3418eea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418eea6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3418eeaa:	2b00      	cmp	r3, #0
3418eeac:	d110      	bne.n	3418eed0 <SD_SendSDStatus+0xf4>
3418eeae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418eeb0:	2b0f      	cmp	r3, #15
3418eeb2:	d80d      	bhi.n	3418eed0 <SD_SendSDStatus+0xf4>
    {
      *pData = SDMMC_ReadFIFO(hsd->Instance);
3418eeb4:	687b      	ldr	r3, [r7, #4]
3418eeb6:	681b      	ldr	r3, [r3, #0]
3418eeb8:	4618      	mov	r0, r3
3418eeba:	f001 fc53 	bl	34190764 <SDMMC_ReadFIFO>
3418eebe:	4602      	mov	r2, r0
3418eec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418eec2:	601a      	str	r2, [r3, #0]
      pData++;
3418eec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418eec6:	3304      	adds	r3, #4
3418eec8:	62bb      	str	r3, [r7, #40]	@ 0x28
      count++;
3418eeca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418eecc:	3301      	adds	r3, #1
3418eece:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
3418eed0:	f7f3 fc18 	bl	34182704 <HAL_GetTick>
3418eed4:	4602      	mov	r2, r0
3418eed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418eed8:	1ad3      	subs	r3, r2, r3
3418eeda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
3418eede:	d102      	bne.n	3418eee6 <SD_SendSDStatus+0x10a>
    {
      return HAL_SD_ERROR_TIMEOUT;
3418eee0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
3418eee4:	e043      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
3418eee6:	687b      	ldr	r3, [r7, #4]
3418eee8:	681b      	ldr	r3, [r3, #0]
3418eeea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418eeec:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
3418eef0:	2b00      	cmp	r3, #0
3418eef2:	d0d5      	beq.n	3418eea0 <SD_SendSDStatus+0xc4>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
3418eef4:	687b      	ldr	r3, [r7, #4]
3418eef6:	681b      	ldr	r3, [r3, #0]
3418eef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418eefa:	f003 0308 	and.w	r3, r3, #8
3418eefe:	2b00      	cmp	r3, #0
3418ef00:	d001      	beq.n	3418ef06 <SD_SendSDStatus+0x12a>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
3418ef02:	2308      	movs	r3, #8
3418ef04:	e033      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
3418ef06:	687b      	ldr	r3, [r7, #4]
3418ef08:	681b      	ldr	r3, [r3, #0]
3418ef0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418ef0c:	f003 0302 	and.w	r3, r3, #2
3418ef10:	2b00      	cmp	r3, #0
3418ef12:	d001      	beq.n	3418ef18 <SD_SendSDStatus+0x13c>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
3418ef14:	2302      	movs	r3, #2
3418ef16:	e02a      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
3418ef18:	687b      	ldr	r3, [r7, #4]
3418ef1a:	681b      	ldr	r3, [r3, #0]
3418ef1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418ef1e:	f003 0320 	and.w	r3, r3, #32
3418ef22:	2b00      	cmp	r3, #0
3418ef24:	d017      	beq.n	3418ef56 <SD_SendSDStatus+0x17a>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
3418ef26:	2320      	movs	r3, #32
3418ef28:	e021      	b.n	3418ef6e <SD_SendSDStatus+0x192>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
3418ef2a:	687b      	ldr	r3, [r7, #4]
3418ef2c:	681b      	ldr	r3, [r3, #0]
3418ef2e:	4618      	mov	r0, r3
3418ef30:	f001 fc18 	bl	34190764 <SDMMC_ReadFIFO>
3418ef34:	4602      	mov	r2, r0
3418ef36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418ef38:	601a      	str	r2, [r3, #0]
    pData++;
3418ef3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418ef3c:	3304      	adds	r3, #4
3418ef3e:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
3418ef40:	f7f3 fbe0 	bl	34182704 <HAL_GetTick>
3418ef44:	4602      	mov	r2, r0
3418ef46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418ef48:	1ad3      	subs	r3, r2, r3
3418ef4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
3418ef4e:	d102      	bne.n	3418ef56 <SD_SendSDStatus+0x17a>
    {
      return HAL_SD_ERROR_TIMEOUT;
3418ef50:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
3418ef54:	e00b      	b.n	3418ef6e <SD_SendSDStatus+0x192>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
3418ef56:	687b      	ldr	r3, [r7, #4]
3418ef58:	681b      	ldr	r3, [r3, #0]
3418ef5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418ef5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3418ef60:	2b00      	cmp	r3, #0
3418ef62:	d1e2      	bne.n	3418ef2a <SD_SendSDStatus+0x14e>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
3418ef64:	687b      	ldr	r3, [r7, #4]
3418ef66:	681b      	ldr	r3, [r3, #0]
3418ef68:	4a03      	ldr	r2, [pc, #12]	@ (3418ef78 <SD_SendSDStatus+0x19c>)
3418ef6a:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
3418ef6c:	2300      	movs	r3, #0
}
3418ef6e:	4618      	mov	r0, r3
3418ef70:	3730      	adds	r7, #48	@ 0x30
3418ef72:	46bd      	mov	sp, r7
3418ef74:	bd80      	pop	{r7, pc}
3418ef76:	bf00      	nop
3418ef78:	18000f3a 	.word	0x18000f3a

3418ef7c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
3418ef7c:	b580      	push	{r7, lr}
3418ef7e:	b084      	sub	sp, #16
3418ef80:	af00      	add	r7, sp, #0
3418ef82:	6078      	str	r0, [r7, #4]
3418ef84:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
3418ef86:	683b      	ldr	r3, [r7, #0]
3418ef88:	2b00      	cmp	r3, #0
3418ef8a:	d102      	bne.n	3418ef92 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
3418ef8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418ef90:	e018      	b.n	3418efc4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
3418ef92:	687b      	ldr	r3, [r7, #4]
3418ef94:	681a      	ldr	r2, [r3, #0]
3418ef96:	687b      	ldr	r3, [r7, #4]
3418ef98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ef9a:	041b      	lsls	r3, r3, #16
3418ef9c:	4619      	mov	r1, r3
3418ef9e:	4610      	mov	r0, r2
3418efa0:	f001 fdef 	bl	34190b82 <SDMMC_CmdSendStatus>
3418efa4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
3418efa6:	68fb      	ldr	r3, [r7, #12]
3418efa8:	2b00      	cmp	r3, #0
3418efaa:	d001      	beq.n	3418efb0 <SD_SendStatus+0x34>
  {
    return errorstate;
3418efac:	68fb      	ldr	r3, [r7, #12]
3418efae:	e009      	b.n	3418efc4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3418efb0:	687b      	ldr	r3, [r7, #4]
3418efb2:	681b      	ldr	r3, [r3, #0]
3418efb4:	2100      	movs	r1, #0
3418efb6:	4618      	mov	r0, r3
3418efb8:	f001 fc37 	bl	3419082a <SDMMC_GetResponse>
3418efbc:	4602      	mov	r2, r0
3418efbe:	683b      	ldr	r3, [r7, #0]
3418efc0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
3418efc2:	2300      	movs	r3, #0
}
3418efc4:	4618      	mov	r0, r3
3418efc6:	3710      	adds	r7, #16
3418efc8:	46bd      	mov	sp, r7
3418efca:	bd80      	pop	{r7, pc}

3418efcc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
3418efcc:	b580      	push	{r7, lr}
3418efce:	b086      	sub	sp, #24
3418efd0:	af00      	add	r7, sp, #0
3418efd2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
3418efd4:	2300      	movs	r3, #0
3418efd6:	60fb      	str	r3, [r7, #12]
3418efd8:	2300      	movs	r3, #0
3418efda:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
3418efdc:	687b      	ldr	r3, [r7, #4]
3418efde:	681b      	ldr	r3, [r3, #0]
3418efe0:	2100      	movs	r1, #0
3418efe2:	4618      	mov	r0, r3
3418efe4:	f001 fc21 	bl	3419082a <SDMMC_GetResponse>
3418efe8:	4603      	mov	r3, r0
3418efea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
3418efee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418eff2:	d102      	bne.n	3418effa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
3418eff4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418eff8:	e02f      	b.n	3418f05a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
3418effa:	f107 030c 	add.w	r3, r7, #12
3418effe:	4619      	mov	r1, r3
3418f000:	6878      	ldr	r0, [r7, #4]
3418f002:	f000 f879 	bl	3418f0f8 <SD_FindSCR>
3418f006:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
3418f008:	697b      	ldr	r3, [r7, #20]
3418f00a:	2b00      	cmp	r3, #0
3418f00c:	d001      	beq.n	3418f012 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
3418f00e:	697b      	ldr	r3, [r7, #20]
3418f010:	e023      	b.n	3418f05a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
3418f012:	693b      	ldr	r3, [r7, #16]
3418f014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3418f018:	2b00      	cmp	r3, #0
3418f01a:	d01c      	beq.n	3418f056 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
3418f01c:	687b      	ldr	r3, [r7, #4]
3418f01e:	681a      	ldr	r2, [r3, #0]
3418f020:	687b      	ldr	r3, [r7, #4]
3418f022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f024:	041b      	lsls	r3, r3, #16
3418f026:	4619      	mov	r1, r3
3418f028:	4610      	mov	r0, r2
3418f02a:	f001 fcc1 	bl	341909b0 <SDMMC_CmdAppCommand>
3418f02e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
3418f030:	697b      	ldr	r3, [r7, #20]
3418f032:	2b00      	cmp	r3, #0
3418f034:	d001      	beq.n	3418f03a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
3418f036:	697b      	ldr	r3, [r7, #20]
3418f038:	e00f      	b.n	3418f05a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
3418f03a:	687b      	ldr	r3, [r7, #4]
3418f03c:	681b      	ldr	r3, [r3, #0]
3418f03e:	2102      	movs	r1, #2
3418f040:	4618      	mov	r0, r3
3418f042:	f001 fcf8 	bl	34190a36 <SDMMC_CmdBusWidth>
3418f046:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
3418f048:	697b      	ldr	r3, [r7, #20]
3418f04a:	2b00      	cmp	r3, #0
3418f04c:	d001      	beq.n	3418f052 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
3418f04e:	697b      	ldr	r3, [r7, #20]
3418f050:	e003      	b.n	3418f05a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
3418f052:	2300      	movs	r3, #0
3418f054:	e001      	b.n	3418f05a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
3418f056:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
3418f05a:	4618      	mov	r0, r3
3418f05c:	3718      	adds	r7, #24
3418f05e:	46bd      	mov	sp, r7
3418f060:	bd80      	pop	{r7, pc}

3418f062 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
3418f062:	b580      	push	{r7, lr}
3418f064:	b086      	sub	sp, #24
3418f066:	af00      	add	r7, sp, #0
3418f068:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
3418f06a:	2300      	movs	r3, #0
3418f06c:	60fb      	str	r3, [r7, #12]
3418f06e:	2300      	movs	r3, #0
3418f070:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
3418f072:	687b      	ldr	r3, [r7, #4]
3418f074:	681b      	ldr	r3, [r3, #0]
3418f076:	2100      	movs	r1, #0
3418f078:	4618      	mov	r0, r3
3418f07a:	f001 fbd6 	bl	3419082a <SDMMC_GetResponse>
3418f07e:	4603      	mov	r3, r0
3418f080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
3418f084:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418f088:	d102      	bne.n	3418f090 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
3418f08a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418f08e:	e02f      	b.n	3418f0f0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
3418f090:	f107 030c 	add.w	r3, r7, #12
3418f094:	4619      	mov	r1, r3
3418f096:	6878      	ldr	r0, [r7, #4]
3418f098:	f000 f82e 	bl	3418f0f8 <SD_FindSCR>
3418f09c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
3418f09e:	697b      	ldr	r3, [r7, #20]
3418f0a0:	2b00      	cmp	r3, #0
3418f0a2:	d001      	beq.n	3418f0a8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
3418f0a4:	697b      	ldr	r3, [r7, #20]
3418f0a6:	e023      	b.n	3418f0f0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
3418f0a8:	693b      	ldr	r3, [r7, #16]
3418f0aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418f0ae:	2b00      	cmp	r3, #0
3418f0b0:	d01c      	beq.n	3418f0ec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
3418f0b2:	687b      	ldr	r3, [r7, #4]
3418f0b4:	681a      	ldr	r2, [r3, #0]
3418f0b6:	687b      	ldr	r3, [r7, #4]
3418f0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f0ba:	041b      	lsls	r3, r3, #16
3418f0bc:	4619      	mov	r1, r3
3418f0be:	4610      	mov	r0, r2
3418f0c0:	f001 fc76 	bl	341909b0 <SDMMC_CmdAppCommand>
3418f0c4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
3418f0c6:	697b      	ldr	r3, [r7, #20]
3418f0c8:	2b00      	cmp	r3, #0
3418f0ca:	d001      	beq.n	3418f0d0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
3418f0cc:	697b      	ldr	r3, [r7, #20]
3418f0ce:	e00f      	b.n	3418f0f0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
3418f0d0:	687b      	ldr	r3, [r7, #4]
3418f0d2:	681b      	ldr	r3, [r3, #0]
3418f0d4:	2100      	movs	r1, #0
3418f0d6:	4618      	mov	r0, r3
3418f0d8:	f001 fcad 	bl	34190a36 <SDMMC_CmdBusWidth>
3418f0dc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
3418f0de:	697b      	ldr	r3, [r7, #20]
3418f0e0:	2b00      	cmp	r3, #0
3418f0e2:	d001      	beq.n	3418f0e8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
3418f0e4:	697b      	ldr	r3, [r7, #20]
3418f0e6:	e003      	b.n	3418f0f0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
3418f0e8:	2300      	movs	r3, #0
3418f0ea:	e001      	b.n	3418f0f0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
3418f0ec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
3418f0f0:	4618      	mov	r0, r3
3418f0f2:	3718      	adds	r7, #24
3418f0f4:	46bd      	mov	sp, r7
3418f0f6:	bd80      	pop	{r7, pc}

3418f0f8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
3418f0f8:	b580      	push	{r7, lr}
3418f0fa:	b08e      	sub	sp, #56	@ 0x38
3418f0fc:	af00      	add	r7, sp, #0
3418f0fe:	6078      	str	r0, [r7, #4]
3418f100:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
3418f102:	f7f3 faff 	bl	34182704 <HAL_GetTick>
3418f106:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
3418f108:	2300      	movs	r3, #0
3418f10a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
3418f10c:	2300      	movs	r3, #0
3418f10e:	60bb      	str	r3, [r7, #8]
3418f110:	2300      	movs	r3, #0
3418f112:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
3418f114:	683b      	ldr	r3, [r7, #0]
3418f116:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
3418f118:	687b      	ldr	r3, [r7, #4]
3418f11a:	681b      	ldr	r3, [r3, #0]
3418f11c:	2108      	movs	r1, #8
3418f11e:	4618      	mov	r0, r3
3418f120:	f001 fbc2 	bl	341908a8 <SDMMC_CmdBlockLength>
3418f124:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
3418f126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f128:	2b00      	cmp	r3, #0
3418f12a:	d001      	beq.n	3418f130 <SD_FindSCR+0x38>
  {
    return errorstate;
3418f12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f12e:	e0ad      	b.n	3418f28c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
3418f130:	687b      	ldr	r3, [r7, #4]
3418f132:	681a      	ldr	r2, [r3, #0]
3418f134:	687b      	ldr	r3, [r7, #4]
3418f136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f138:	041b      	lsls	r3, r3, #16
3418f13a:	4619      	mov	r1, r3
3418f13c:	4610      	mov	r0, r2
3418f13e:	f001 fc37 	bl	341909b0 <SDMMC_CmdAppCommand>
3418f142:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
3418f144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f146:	2b00      	cmp	r3, #0
3418f148:	d001      	beq.n	3418f14e <SD_FindSCR+0x56>
  {
    return errorstate;
3418f14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f14c:	e09e      	b.n	3418f28c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
3418f14e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
3418f152:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
3418f154:	2308      	movs	r3, #8
3418f156:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
3418f158:	2330      	movs	r3, #48	@ 0x30
3418f15a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
3418f15c:	2302      	movs	r3, #2
3418f15e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
3418f160:	2300      	movs	r3, #0
3418f162:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
3418f164:	2301      	movs	r3, #1
3418f166:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
3418f168:	687b      	ldr	r3, [r7, #4]
3418f16a:	681b      	ldr	r3, [r3, #0]
3418f16c:	f107 0210 	add.w	r2, r7, #16
3418f170:	4611      	mov	r1, r2
3418f172:	4618      	mov	r0, r3
3418f174:	f001 fb6c 	bl	34190850 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
3418f178:	687b      	ldr	r3, [r7, #4]
3418f17a:	681b      	ldr	r3, [r3, #0]
3418f17c:	4618      	mov	r0, r3
3418f17e:	f001 fc7d 	bl	34190a7c <SDMMC_CmdSendSCR>
3418f182:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
3418f184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f186:	2b00      	cmp	r3, #0
3418f188:	d027      	beq.n	3418f1da <SD_FindSCR+0xe2>
  {
    return errorstate;
3418f18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f18c:	e07e      	b.n	3418f28c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
3418f18e:	687b      	ldr	r3, [r7, #4]
3418f190:	681b      	ldr	r3, [r3, #0]
3418f192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418f194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3418f198:	2b00      	cmp	r3, #0
3418f19a:	d113      	bne.n	3418f1c4 <SD_FindSCR+0xcc>
3418f19c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418f19e:	2b00      	cmp	r3, #0
3418f1a0:	d110      	bne.n	3418f1c4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
3418f1a2:	687b      	ldr	r3, [r7, #4]
3418f1a4:	681b      	ldr	r3, [r3, #0]
3418f1a6:	4618      	mov	r0, r3
3418f1a8:	f001 fadc 	bl	34190764 <SDMMC_ReadFIFO>
3418f1ac:	4603      	mov	r3, r0
3418f1ae:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
3418f1b0:	687b      	ldr	r3, [r7, #4]
3418f1b2:	681b      	ldr	r3, [r3, #0]
3418f1b4:	4618      	mov	r0, r3
3418f1b6:	f001 fad5 	bl	34190764 <SDMMC_ReadFIFO>
3418f1ba:	4603      	mov	r3, r0
3418f1bc:	60fb      	str	r3, [r7, #12]
      index++;
3418f1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418f1c0:	3301      	adds	r3, #1
3418f1c2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
3418f1c4:	f7f3 fa9e 	bl	34182704 <HAL_GetTick>
3418f1c8:	4602      	mov	r2, r0
3418f1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3418f1cc:	1ad3      	subs	r3, r2, r3
3418f1ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
3418f1d2:	d102      	bne.n	3418f1da <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
3418f1d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
3418f1d8:	e058      	b.n	3418f28c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
3418f1da:	687b      	ldr	r3, [r7, #4]
3418f1dc:	681b      	ldr	r3, [r3, #0]
3418f1de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418f1e0:	f240 532a 	movw	r3, #1322	@ 0x52a
3418f1e4:	4013      	ands	r3, r2
3418f1e6:	2b00      	cmp	r3, #0
3418f1e8:	d0d1      	beq.n	3418f18e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
3418f1ea:	687b      	ldr	r3, [r7, #4]
3418f1ec:	681b      	ldr	r3, [r3, #0]
3418f1ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418f1f0:	f003 0308 	and.w	r3, r3, #8
3418f1f4:	2b00      	cmp	r3, #0
3418f1f6:	d005      	beq.n	3418f204 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
3418f1f8:	687b      	ldr	r3, [r7, #4]
3418f1fa:	681b      	ldr	r3, [r3, #0]
3418f1fc:	2208      	movs	r2, #8
3418f1fe:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
3418f200:	2308      	movs	r3, #8
3418f202:	e043      	b.n	3418f28c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
3418f204:	687b      	ldr	r3, [r7, #4]
3418f206:	681b      	ldr	r3, [r3, #0]
3418f208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418f20a:	f003 0302 	and.w	r3, r3, #2
3418f20e:	2b00      	cmp	r3, #0
3418f210:	d005      	beq.n	3418f21e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
3418f212:	687b      	ldr	r3, [r7, #4]
3418f214:	681b      	ldr	r3, [r3, #0]
3418f216:	2202      	movs	r2, #2
3418f218:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
3418f21a:	2302      	movs	r3, #2
3418f21c:	e036      	b.n	3418f28c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
3418f21e:	687b      	ldr	r3, [r7, #4]
3418f220:	681b      	ldr	r3, [r3, #0]
3418f222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418f224:	f003 0320 	and.w	r3, r3, #32
3418f228:	2b00      	cmp	r3, #0
3418f22a:	d005      	beq.n	3418f238 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
3418f22c:	687b      	ldr	r3, [r7, #4]
3418f22e:	681b      	ldr	r3, [r3, #0]
3418f230:	2220      	movs	r2, #32
3418f232:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
3418f234:	2320      	movs	r3, #32
3418f236:	e029      	b.n	3418f28c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
3418f238:	687b      	ldr	r3, [r7, #4]
3418f23a:	681b      	ldr	r3, [r3, #0]
3418f23c:	4a15      	ldr	r2, [pc, #84]	@ (3418f294 <SD_FindSCR+0x19c>)
3418f23e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
3418f240:	68fb      	ldr	r3, [r7, #12]
3418f242:	061a      	lsls	r2, r3, #24
3418f244:	68fb      	ldr	r3, [r7, #12]
3418f246:	021b      	lsls	r3, r3, #8
3418f248:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
3418f24c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
3418f24e:	68fb      	ldr	r3, [r7, #12]
3418f250:	0a1b      	lsrs	r3, r3, #8
3418f252:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
3418f256:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
3418f258:	68fb      	ldr	r3, [r7, #12]
3418f25a:	0e1b      	lsrs	r3, r3, #24
3418f25c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
3418f25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418f260:	601a      	str	r2, [r3, #0]
    scr++;
3418f262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418f264:	3304      	adds	r3, #4
3418f266:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
3418f268:	68bb      	ldr	r3, [r7, #8]
3418f26a:	061a      	lsls	r2, r3, #24
3418f26c:	68bb      	ldr	r3, [r7, #8]
3418f26e:	021b      	lsls	r3, r3, #8
3418f270:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
3418f274:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
3418f276:	68bb      	ldr	r3, [r7, #8]
3418f278:	0a1b      	lsrs	r3, r3, #8
3418f27a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
3418f27e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
3418f280:	68bb      	ldr	r3, [r7, #8]
3418f282:	0e1b      	lsrs	r3, r3, #24
3418f284:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
3418f286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418f288:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
3418f28a:	2300      	movs	r3, #0
}
3418f28c:	4618      	mov	r0, r3
3418f28e:	3738      	adds	r7, #56	@ 0x38
3418f290:	46bd      	mov	sp, r7
3418f292:	bd80      	pop	{r7, pc}
3418f294:	18000f3a 	.word	0x18000f3a

3418f298 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
3418f298:	b580      	push	{r7, lr}
3418f29a:	b082      	sub	sp, #8
3418f29c:	af00      	add	r7, sp, #0
3418f29e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
3418f2a0:	687b      	ldr	r3, [r7, #4]
3418f2a2:	2b00      	cmp	r3, #0
3418f2a4:	d101      	bne.n	3418f2aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
3418f2a6:	2301      	movs	r3, #1
3418f2a8:	e042      	b.n	3418f330 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
3418f2aa:	687b      	ldr	r3, [r7, #4]
3418f2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418f2b0:	2b00      	cmp	r3, #0
3418f2b2:	d106      	bne.n	3418f2c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
3418f2b4:	687b      	ldr	r3, [r7, #4]
3418f2b6:	2200      	movs	r2, #0
3418f2b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
3418f2bc:	6878      	ldr	r0, [r7, #4]
3418f2be:	f7f2 fc19 	bl	34181af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
3418f2c2:	687b      	ldr	r3, [r7, #4]
3418f2c4:	2224      	movs	r2, #36	@ 0x24
3418f2c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
3418f2ca:	687b      	ldr	r3, [r7, #4]
3418f2cc:	681b      	ldr	r3, [r3, #0]
3418f2ce:	681a      	ldr	r2, [r3, #0]
3418f2d0:	687b      	ldr	r3, [r7, #4]
3418f2d2:	681b      	ldr	r3, [r3, #0]
3418f2d4:	f022 0201 	bic.w	r2, r2, #1
3418f2d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
3418f2da:	687b      	ldr	r3, [r7, #4]
3418f2dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f2de:	2b00      	cmp	r3, #0
3418f2e0:	d002      	beq.n	3418f2e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
3418f2e2:	6878      	ldr	r0, [r7, #4]
3418f2e4:	f000 fa14 	bl	3418f710 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
3418f2e8:	6878      	ldr	r0, [r7, #4]
3418f2ea:	f000 f825 	bl	3418f338 <UART_SetConfig>
3418f2ee:	4603      	mov	r3, r0
3418f2f0:	2b01      	cmp	r3, #1
3418f2f2:	d101      	bne.n	3418f2f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
3418f2f4:	2301      	movs	r3, #1
3418f2f6:	e01b      	b.n	3418f330 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
3418f2f8:	687b      	ldr	r3, [r7, #4]
3418f2fa:	681b      	ldr	r3, [r3, #0]
3418f2fc:	685a      	ldr	r2, [r3, #4]
3418f2fe:	687b      	ldr	r3, [r7, #4]
3418f300:	681b      	ldr	r3, [r3, #0]
3418f302:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
3418f306:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
3418f308:	687b      	ldr	r3, [r7, #4]
3418f30a:	681b      	ldr	r3, [r3, #0]
3418f30c:	689a      	ldr	r2, [r3, #8]
3418f30e:	687b      	ldr	r3, [r7, #4]
3418f310:	681b      	ldr	r3, [r3, #0]
3418f312:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
3418f316:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
3418f318:	687b      	ldr	r3, [r7, #4]
3418f31a:	681b      	ldr	r3, [r3, #0]
3418f31c:	681a      	ldr	r2, [r3, #0]
3418f31e:	687b      	ldr	r3, [r7, #4]
3418f320:	681b      	ldr	r3, [r3, #0]
3418f322:	f042 0201 	orr.w	r2, r2, #1
3418f326:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
3418f328:	6878      	ldr	r0, [r7, #4]
3418f32a:	f000 fa93 	bl	3418f854 <UART_CheckIdleState>
3418f32e:	4603      	mov	r3, r0
}
3418f330:	4618      	mov	r0, r3
3418f332:	3708      	adds	r7, #8
3418f334:	46bd      	mov	sp, r7
3418f336:	bd80      	pop	{r7, pc}

3418f338 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
3418f338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
3418f33c:	b090      	sub	sp, #64	@ 0x40
3418f33e:	af00      	add	r7, sp, #0
3418f340:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint64_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
3418f342:	2300      	movs	r3, #0
3418f344:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
3418f348:	697b      	ldr	r3, [r7, #20]
3418f34a:	681b      	ldr	r3, [r3, #0]
3418f34c:	4aa3      	ldr	r2, [pc, #652]	@ (3418f5dc <UART_SetConfig+0x2a4>)
3418f34e:	4293      	cmp	r3, r2
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
3418f350:	697b      	ldr	r3, [r7, #20]
3418f352:	689a      	ldr	r2, [r3, #8]
3418f354:	697b      	ldr	r3, [r7, #20]
3418f356:	691b      	ldr	r3, [r3, #16]
3418f358:	431a      	orrs	r2, r3
3418f35a:	697b      	ldr	r3, [r7, #20]
3418f35c:	695b      	ldr	r3, [r3, #20]
3418f35e:	431a      	orrs	r2, r3
3418f360:	697b      	ldr	r3, [r7, #20]
3418f362:	69db      	ldr	r3, [r3, #28]
3418f364:	4313      	orrs	r3, r2
3418f366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
3418f368:	697b      	ldr	r3, [r7, #20]
3418f36a:	681b      	ldr	r3, [r3, #0]
3418f36c:	681a      	ldr	r2, [r3, #0]
3418f36e:	4b9c      	ldr	r3, [pc, #624]	@ (3418f5e0 <UART_SetConfig+0x2a8>)
3418f370:	4013      	ands	r3, r2
3418f372:	697a      	ldr	r2, [r7, #20]
3418f374:	6812      	ldr	r2, [r2, #0]
3418f376:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
3418f378:	430b      	orrs	r3, r1
3418f37a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
3418f37c:	697b      	ldr	r3, [r7, #20]
3418f37e:	681b      	ldr	r3, [r3, #0]
3418f380:	685b      	ldr	r3, [r3, #4]
3418f382:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
3418f386:	697b      	ldr	r3, [r7, #20]
3418f388:	68da      	ldr	r2, [r3, #12]
3418f38a:	697b      	ldr	r3, [r7, #20]
3418f38c:	681b      	ldr	r3, [r3, #0]
3418f38e:	430a      	orrs	r2, r1
3418f390:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
3418f392:	697b      	ldr	r3, [r7, #20]
3418f394:	699b      	ldr	r3, [r3, #24]
3418f396:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
3418f398:	697b      	ldr	r3, [r7, #20]
3418f39a:	681b      	ldr	r3, [r3, #0]
3418f39c:	4a8f      	ldr	r2, [pc, #572]	@ (3418f5dc <UART_SetConfig+0x2a4>)
3418f39e:	4293      	cmp	r3, r2
3418f3a0:	d009      	beq.n	3418f3b6 <UART_SetConfig+0x7e>
3418f3a2:	697b      	ldr	r3, [r7, #20]
3418f3a4:	681b      	ldr	r3, [r3, #0]
3418f3a6:	4a8f      	ldr	r2, [pc, #572]	@ (3418f5e4 <UART_SetConfig+0x2ac>)
3418f3a8:	4293      	cmp	r3, r2
3418f3aa:	d004      	beq.n	3418f3b6 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
3418f3ac:	697b      	ldr	r3, [r7, #20]
3418f3ae:	6a1b      	ldr	r3, [r3, #32]
3418f3b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
3418f3b2:	4313      	orrs	r3, r2
3418f3b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
3418f3b6:	697b      	ldr	r3, [r7, #20]
3418f3b8:	681b      	ldr	r3, [r3, #0]
3418f3ba:	689b      	ldr	r3, [r3, #8]
3418f3bc:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
3418f3c0:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
3418f3c4:	697a      	ldr	r2, [r7, #20]
3418f3c6:	6812      	ldr	r2, [r2, #0]
3418f3c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
3418f3ca:	430b      	orrs	r3, r1
3418f3cc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
3418f3ce:	697b      	ldr	r3, [r7, #20]
3418f3d0:	681b      	ldr	r3, [r3, #0]
3418f3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418f3d4:	f023 010f 	bic.w	r1, r3, #15
3418f3d8:	697b      	ldr	r3, [r7, #20]
3418f3da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418f3dc:	697b      	ldr	r3, [r7, #20]
3418f3de:	681b      	ldr	r3, [r3, #0]
3418f3e0:	430a      	orrs	r2, r1
3418f3e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
3418f3e4:	697b      	ldr	r3, [r7, #20]
3418f3e6:	681b      	ldr	r3, [r3, #0]
3418f3e8:	4a7f      	ldr	r2, [pc, #508]	@ (3418f5e8 <UART_SetConfig+0x2b0>)
3418f3ea:	4293      	cmp	r3, r2
3418f3ec:	d106      	bne.n	3418f3fc <UART_SetConfig+0xc4>
3418f3ee:	f04f 0200 	mov.w	r2, #0
3418f3f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418f3f6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f3fa:	e07d      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f3fc:	697b      	ldr	r3, [r7, #20]
3418f3fe:	681b      	ldr	r3, [r3, #0]
3418f400:	4a7a      	ldr	r2, [pc, #488]	@ (3418f5ec <UART_SetConfig+0x2b4>)
3418f402:	4293      	cmp	r3, r2
3418f404:	d106      	bne.n	3418f414 <UART_SetConfig+0xdc>
3418f406:	f04f 0200 	mov.w	r2, #0
3418f40a:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418f40e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f412:	e071      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f414:	697b      	ldr	r3, [r7, #20]
3418f416:	681b      	ldr	r3, [r3, #0]
3418f418:	4a75      	ldr	r2, [pc, #468]	@ (3418f5f0 <UART_SetConfig+0x2b8>)
3418f41a:	4293      	cmp	r3, r2
3418f41c:	d106      	bne.n	3418f42c <UART_SetConfig+0xf4>
3418f41e:	f04f 0200 	mov.w	r2, #0
3418f422:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418f426:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f42a:	e065      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f42c:	697b      	ldr	r3, [r7, #20]
3418f42e:	681b      	ldr	r3, [r3, #0]
3418f430:	4a70      	ldr	r2, [pc, #448]	@ (3418f5f4 <UART_SetConfig+0x2bc>)
3418f432:	4293      	cmp	r3, r2
3418f434:	d106      	bne.n	3418f444 <UART_SetConfig+0x10c>
3418f436:	f04f 0200 	mov.w	r2, #0
3418f43a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418f43e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f442:	e059      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f444:	697b      	ldr	r3, [r7, #20]
3418f446:	681b      	ldr	r3, [r3, #0]
3418f448:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3418f44c:	d106      	bne.n	3418f45c <UART_SetConfig+0x124>
3418f44e:	f04f 0200 	mov.w	r2, #0
3418f452:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
3418f456:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f45a:	e04d      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f45c:	697b      	ldr	r3, [r7, #20]
3418f45e:	681b      	ldr	r3, [r3, #0]
3418f460:	4a65      	ldr	r2, [pc, #404]	@ (3418f5f8 <UART_SetConfig+0x2c0>)
3418f462:	4293      	cmp	r3, r2
3418f464:	d106      	bne.n	3418f474 <UART_SetConfig+0x13c>
3418f466:	f04f 0200 	mov.w	r2, #0
3418f46a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418f46e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f472:	e041      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f474:	697b      	ldr	r3, [r7, #20]
3418f476:	681b      	ldr	r3, [r3, #0]
3418f478:	4a60      	ldr	r2, [pc, #384]	@ (3418f5fc <UART_SetConfig+0x2c4>)
3418f47a:	4293      	cmp	r3, r2
3418f47c:	d106      	bne.n	3418f48c <UART_SetConfig+0x154>
3418f47e:	f04f 0200 	mov.w	r2, #0
3418f482:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
3418f486:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f48a:	e035      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f48c:	697b      	ldr	r3, [r7, #20]
3418f48e:	681b      	ldr	r3, [r3, #0]
3418f490:	4a5b      	ldr	r2, [pc, #364]	@ (3418f600 <UART_SetConfig+0x2c8>)
3418f492:	4293      	cmp	r3, r2
3418f494:	d106      	bne.n	3418f4a4 <UART_SetConfig+0x16c>
3418f496:	f04f 0200 	mov.w	r2, #0
3418f49a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418f49e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f4a2:	e029      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f4a4:	697b      	ldr	r3, [r7, #20]
3418f4a6:	681b      	ldr	r3, [r3, #0]
3418f4a8:	4a56      	ldr	r2, [pc, #344]	@ (3418f604 <UART_SetConfig+0x2cc>)
3418f4aa:	4293      	cmp	r3, r2
3418f4ac:	d106      	bne.n	3418f4bc <UART_SetConfig+0x184>
3418f4ae:	f04f 0200 	mov.w	r2, #0
3418f4b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
3418f4b6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f4ba:	e01d      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f4bc:	697b      	ldr	r3, [r7, #20]
3418f4be:	681b      	ldr	r3, [r3, #0]
3418f4c0:	4a51      	ldr	r2, [pc, #324]	@ (3418f608 <UART_SetConfig+0x2d0>)
3418f4c2:	4293      	cmp	r3, r2
3418f4c4:	d106      	bne.n	3418f4d4 <UART_SetConfig+0x19c>
3418f4c6:	f04f 0200 	mov.w	r2, #0
3418f4ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
3418f4ce:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f4d2:	e011      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f4d4:	697b      	ldr	r3, [r7, #20]
3418f4d6:	681b      	ldr	r3, [r3, #0]
3418f4d8:	4a40      	ldr	r2, [pc, #256]	@ (3418f5dc <UART_SetConfig+0x2a4>)
3418f4da:	4293      	cmp	r3, r2
3418f4dc:	d106      	bne.n	3418f4ec <UART_SetConfig+0x1b4>
3418f4de:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
3418f4e2:	f04f 0300 	mov.w	r3, #0
3418f4e6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
3418f4ea:	e005      	b.n	3418f4f8 <UART_SetConfig+0x1c0>
3418f4ec:	f04f 0200 	mov.w	r2, #0
3418f4f0:	f04f 0300 	mov.w	r3, #0
3418f4f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
3418f4f8:	697b      	ldr	r3, [r7, #20]
3418f4fa:	681b      	ldr	r3, [r3, #0]
3418f4fc:	4a37      	ldr	r2, [pc, #220]	@ (3418f5dc <UART_SetConfig+0x2a4>)
3418f4fe:	4293      	cmp	r3, r2
3418f500:	d005      	beq.n	3418f50e <UART_SetConfig+0x1d6>
3418f502:	697b      	ldr	r3, [r7, #20]
3418f504:	681b      	ldr	r3, [r3, #0]
3418f506:	4a37      	ldr	r2, [pc, #220]	@ (3418f5e4 <UART_SetConfig+0x2ac>)
3418f508:	4293      	cmp	r3, r2
3418f50a:	f040 8081 	bne.w	3418f610 <UART_SetConfig+0x2d8>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3418f50e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3418f512:	f7fa fa35 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418f516:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
3418f518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f51a:	2b00      	cmp	r3, #0
3418f51c:	f000 80e0 	beq.w	3418f6e0 <UART_SetConfig+0x3a8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
3418f520:	697b      	ldr	r3, [r7, #20]
3418f522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f524:	4a39      	ldr	r2, [pc, #228]	@ (3418f60c <UART_SetConfig+0x2d4>)
3418f526:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
3418f52a:	461a      	mov	r2, r3
3418f52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f52e:	fbb3 f3f2 	udiv	r3, r3, r2
3418f532:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3418f534:	697b      	ldr	r3, [r7, #20]
3418f536:	685a      	ldr	r2, [r3, #4]
3418f538:	4613      	mov	r3, r2
3418f53a:	005b      	lsls	r3, r3, #1
3418f53c:	4413      	add	r3, r2
3418f53e:	69fa      	ldr	r2, [r7, #28]
3418f540:	429a      	cmp	r2, r3
3418f542:	d305      	bcc.n	3418f550 <UART_SetConfig+0x218>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
3418f544:	697b      	ldr	r3, [r7, #20]
3418f546:	685b      	ldr	r3, [r3, #4]
3418f548:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3418f54a:	69fa      	ldr	r2, [r7, #28]
3418f54c:	429a      	cmp	r2, r3
3418f54e:	d903      	bls.n	3418f558 <UART_SetConfig+0x220>
      {
        ret = HAL_ERROR;
3418f550:	2301      	movs	r3, #1
3418f552:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
3418f556:	e040      	b.n	3418f5da <UART_SetConfig+0x2a2>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3418f558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f55a:	2200      	movs	r2, #0
3418f55c:	60bb      	str	r3, [r7, #8]
3418f55e:	60fa      	str	r2, [r7, #12]
3418f560:	697b      	ldr	r3, [r7, #20]
3418f562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f564:	4a29      	ldr	r2, [pc, #164]	@ (3418f60c <UART_SetConfig+0x2d4>)
3418f566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
3418f56a:	b29b      	uxth	r3, r3
3418f56c:	2200      	movs	r2, #0
3418f56e:	603b      	str	r3, [r7, #0]
3418f570:	607a      	str	r2, [r7, #4]
3418f572:	e9d7 2300 	ldrd	r2, r3, [r7]
3418f576:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
3418f57a:	f7f1 f907 	bl	3418078c <__aeabi_uldivmod>
3418f57e:	4602      	mov	r2, r0
3418f580:	460b      	mov	r3, r1
3418f582:	ea52 230f 	orrs.w	r3, r2, pc, lsl #8
3418f586:	6979      	ldr	r1, [r7, #20]
3418f588:	6849      	ldr	r1, [r1, #4]
3418f58a:	0849      	lsrs	r1, r1, #1
3418f58c:	2000      	movs	r0, #0
3418f58e:	460c      	mov	r4, r1
3418f590:	4605      	mov	r5, r0
3418f592:	eb12 0804 	adds.w	r8, r2, r4
3418f596:	eb43 0905 	adc.w	r9, r3, r5
3418f59a:	697b      	ldr	r3, [r7, #20]
3418f59c:	685b      	ldr	r3, [r3, #4]
3418f59e:	2200      	movs	r2, #0
3418f5a0:	469a      	mov	sl, r3
3418f5a2:	4693      	mov	fp, r2
3418f5a4:	4652      	mov	r2, sl
3418f5a6:	465b      	mov	r3, fp
3418f5a8:	4640      	mov	r0, r8
3418f5aa:	4649      	mov	r1, r9
3418f5ac:	f7f1 f8ee 	bl	3418078c <__aeabi_uldivmod>
3418f5b0:	4602      	mov	r2, r0
3418f5b2:	460b      	mov	r3, r1
3418f5b4:	4613      	mov	r3, r2
3418f5b6:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
3418f5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f5ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418f5be:	d308      	bcc.n	3418f5d2 <UART_SetConfig+0x29a>
3418f5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f5c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418f5c6:	d204      	bcs.n	3418f5d2 <UART_SetConfig+0x29a>
        {
          huart->Instance->BRR = usartdiv;
3418f5c8:	697b      	ldr	r3, [r7, #20]
3418f5ca:	681b      	ldr	r3, [r3, #0]
3418f5cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
3418f5ce:	60da      	str	r2, [r3, #12]
3418f5d0:	e003      	b.n	3418f5da <UART_SetConfig+0x2a2>
        }
        else
        {
          ret = HAL_ERROR;
3418f5d2:	2301      	movs	r3, #1
3418f5d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (pclk != 0U)
3418f5d8:	e082      	b.n	3418f6e0 <UART_SetConfig+0x3a8>
3418f5da:	e081      	b.n	3418f6e0 <UART_SetConfig+0x3a8>
3418f5dc:	56000c00 	.word	0x56000c00
3418f5e0:	cfff69f3 	.word	0xcfff69f3
3418f5e4:	46000c00 	.word	0x46000c00
3418f5e8:	52001000 	.word	0x52001000
3418f5ec:	50004400 	.word	0x50004400
3418f5f0:	50004800 	.word	0x50004800
3418f5f4:	50004c00 	.word	0x50004c00
3418f5f8:	52001400 	.word	0x52001400
3418f5fc:	50007800 	.word	0x50007800
3418f600:	50007c00 	.word	0x50007c00
3418f604:	52001800 	.word	0x52001800
3418f608:	52001c00 	.word	0x52001c00
3418f60c:	341915d0 	.word	0x341915d0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
3418f610:	697b      	ldr	r3, [r7, #20]
3418f612:	69db      	ldr	r3, [r3, #28]
3418f614:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3418f618:	d138      	bne.n	3418f68c <UART_SetConfig+0x354>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3418f61a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3418f61e:	f7fa f9af 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418f622:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
3418f624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f626:	2b00      	cmp	r3, #0
3418f628:	d05a      	beq.n	3418f6e0 <UART_SetConfig+0x3a8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3418f62a:	697b      	ldr	r3, [r7, #20]
3418f62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f62e:	4a37      	ldr	r2, [pc, #220]	@ (3418f70c <UART_SetConfig+0x3d4>)
3418f630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
3418f634:	461a      	mov	r2, r3
3418f636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f638:	fbb3 f3f2 	udiv	r3, r3, r2
3418f63c:	005a      	lsls	r2, r3, #1
3418f63e:	697b      	ldr	r3, [r7, #20]
3418f640:	685b      	ldr	r3, [r3, #4]
3418f642:	085b      	lsrs	r3, r3, #1
3418f644:	441a      	add	r2, r3
3418f646:	697b      	ldr	r3, [r7, #20]
3418f648:	685b      	ldr	r3, [r3, #4]
3418f64a:	fbb2 f3f3 	udiv	r3, r2, r3
3418f64e:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
3418f650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f652:	2b0f      	cmp	r3, #15
3418f654:	d916      	bls.n	3418f684 <UART_SetConfig+0x34c>
3418f656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418f65c:	d212      	bcs.n	3418f684 <UART_SetConfig+0x34c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
3418f65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f660:	b29b      	uxth	r3, r3
3418f662:	f023 030f 	bic.w	r3, r3, #15
3418f666:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
3418f668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f66a:	085b      	lsrs	r3, r3, #1
3418f66c:	b29b      	uxth	r3, r3
3418f66e:	f003 0307 	and.w	r3, r3, #7
3418f672:	b29a      	uxth	r2, r3
3418f674:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
3418f676:	4313      	orrs	r3, r2
3418f678:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
3418f67a:	697b      	ldr	r3, [r7, #20]
3418f67c:	681b      	ldr	r3, [r3, #0]
3418f67e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
3418f680:	60da      	str	r2, [r3, #12]
3418f682:	e02d      	b.n	3418f6e0 <UART_SetConfig+0x3a8>
      }
      else
      {
        ret = HAL_ERROR;
3418f684:	2301      	movs	r3, #1
3418f686:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
3418f68a:	e029      	b.n	3418f6e0 <UART_SetConfig+0x3a8>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3418f68c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3418f690:	f7fa f976 	bl	34189980 <HAL_RCCEx_GetPeriphCLKFreq>
3418f694:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
3418f696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f698:	2b00      	cmp	r3, #0
3418f69a:	d021      	beq.n	3418f6e0 <UART_SetConfig+0x3a8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3418f69c:	697b      	ldr	r3, [r7, #20]
3418f69e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f6a0:	4a1a      	ldr	r2, [pc, #104]	@ (3418f70c <UART_SetConfig+0x3d4>)
3418f6a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
3418f6a6:	461a      	mov	r2, r3
3418f6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f6aa:	fbb3 f2f2 	udiv	r2, r3, r2
3418f6ae:	697b      	ldr	r3, [r7, #20]
3418f6b0:	685b      	ldr	r3, [r3, #4]
3418f6b2:	085b      	lsrs	r3, r3, #1
3418f6b4:	441a      	add	r2, r3
3418f6b6:	697b      	ldr	r3, [r7, #20]
3418f6b8:	685b      	ldr	r3, [r3, #4]
3418f6ba:	fbb2 f3f3 	udiv	r3, r2, r3
3418f6be:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
3418f6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f6c2:	2b0f      	cmp	r3, #15
3418f6c4:	d909      	bls.n	3418f6da <UART_SetConfig+0x3a2>
3418f6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f6c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418f6cc:	d205      	bcs.n	3418f6da <UART_SetConfig+0x3a2>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
3418f6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f6d0:	b29a      	uxth	r2, r3
3418f6d2:	697b      	ldr	r3, [r7, #20]
3418f6d4:	681b      	ldr	r3, [r3, #0]
3418f6d6:	60da      	str	r2, [r3, #12]
3418f6d8:	e002      	b.n	3418f6e0 <UART_SetConfig+0x3a8>
      }
      else
      {
        ret = HAL_ERROR;
3418f6da:	2301      	movs	r3, #1
3418f6dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
3418f6e0:	697b      	ldr	r3, [r7, #20]
3418f6e2:	2201      	movs	r2, #1
3418f6e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
3418f6e8:	697b      	ldr	r3, [r7, #20]
3418f6ea:	2201      	movs	r2, #1
3418f6ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
3418f6f0:	697b      	ldr	r3, [r7, #20]
3418f6f2:	2200      	movs	r2, #0
3418f6f4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
3418f6f6:	697b      	ldr	r3, [r7, #20]
3418f6f8:	2200      	movs	r2, #0
3418f6fa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
3418f6fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
3418f700:	4618      	mov	r0, r3
3418f702:	3740      	adds	r7, #64	@ 0x40
3418f704:	46bd      	mov	sp, r7
3418f706:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
3418f70a:	bf00      	nop
3418f70c:	341915d0 	.word	0x341915d0

3418f710 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
3418f710:	b480      	push	{r7}
3418f712:	b083      	sub	sp, #12
3418f714:	af00      	add	r7, sp, #0
3418f716:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
3418f718:	687b      	ldr	r3, [r7, #4]
3418f71a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f71c:	f003 0308 	and.w	r3, r3, #8
3418f720:	2b00      	cmp	r3, #0
3418f722:	d00a      	beq.n	3418f73a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
3418f724:	687b      	ldr	r3, [r7, #4]
3418f726:	681b      	ldr	r3, [r3, #0]
3418f728:	685b      	ldr	r3, [r3, #4]
3418f72a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
3418f72e:	687b      	ldr	r3, [r7, #4]
3418f730:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3418f732:	687b      	ldr	r3, [r7, #4]
3418f734:	681b      	ldr	r3, [r3, #0]
3418f736:	430a      	orrs	r2, r1
3418f738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
3418f73a:	687b      	ldr	r3, [r7, #4]
3418f73c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f73e:	f003 0301 	and.w	r3, r3, #1
3418f742:	2b00      	cmp	r3, #0
3418f744:	d00a      	beq.n	3418f75c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
3418f746:	687b      	ldr	r3, [r7, #4]
3418f748:	681b      	ldr	r3, [r3, #0]
3418f74a:	685b      	ldr	r3, [r3, #4]
3418f74c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
3418f750:	687b      	ldr	r3, [r7, #4]
3418f752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
3418f754:	687b      	ldr	r3, [r7, #4]
3418f756:	681b      	ldr	r3, [r3, #0]
3418f758:	430a      	orrs	r2, r1
3418f75a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
3418f75c:	687b      	ldr	r3, [r7, #4]
3418f75e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f760:	f003 0302 	and.w	r3, r3, #2
3418f764:	2b00      	cmp	r3, #0
3418f766:	d00a      	beq.n	3418f77e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
3418f768:	687b      	ldr	r3, [r7, #4]
3418f76a:	681b      	ldr	r3, [r3, #0]
3418f76c:	685b      	ldr	r3, [r3, #4]
3418f76e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
3418f772:	687b      	ldr	r3, [r7, #4]
3418f774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
3418f776:	687b      	ldr	r3, [r7, #4]
3418f778:	681b      	ldr	r3, [r3, #0]
3418f77a:	430a      	orrs	r2, r1
3418f77c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
3418f77e:	687b      	ldr	r3, [r7, #4]
3418f780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f782:	f003 0304 	and.w	r3, r3, #4
3418f786:	2b00      	cmp	r3, #0
3418f788:	d00a      	beq.n	3418f7a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
3418f78a:	687b      	ldr	r3, [r7, #4]
3418f78c:	681b      	ldr	r3, [r3, #0]
3418f78e:	685b      	ldr	r3, [r3, #4]
3418f790:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
3418f794:	687b      	ldr	r3, [r7, #4]
3418f796:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418f798:	687b      	ldr	r3, [r7, #4]
3418f79a:	681b      	ldr	r3, [r3, #0]
3418f79c:	430a      	orrs	r2, r1
3418f79e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
3418f7a0:	687b      	ldr	r3, [r7, #4]
3418f7a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f7a4:	f003 0310 	and.w	r3, r3, #16
3418f7a8:	2b00      	cmp	r3, #0
3418f7aa:	d00a      	beq.n	3418f7c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
3418f7ac:	687b      	ldr	r3, [r7, #4]
3418f7ae:	681b      	ldr	r3, [r3, #0]
3418f7b0:	689b      	ldr	r3, [r3, #8]
3418f7b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
3418f7b6:	687b      	ldr	r3, [r7, #4]
3418f7b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418f7ba:	687b      	ldr	r3, [r7, #4]
3418f7bc:	681b      	ldr	r3, [r3, #0]
3418f7be:	430a      	orrs	r2, r1
3418f7c0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
3418f7c2:	687b      	ldr	r3, [r7, #4]
3418f7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f7c6:	f003 0320 	and.w	r3, r3, #32
3418f7ca:	2b00      	cmp	r3, #0
3418f7cc:	d00a      	beq.n	3418f7e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
3418f7ce:	687b      	ldr	r3, [r7, #4]
3418f7d0:	681b      	ldr	r3, [r3, #0]
3418f7d2:	689b      	ldr	r3, [r3, #8]
3418f7d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
3418f7d8:	687b      	ldr	r3, [r7, #4]
3418f7da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418f7dc:	687b      	ldr	r3, [r7, #4]
3418f7de:	681b      	ldr	r3, [r3, #0]
3418f7e0:	430a      	orrs	r2, r1
3418f7e2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
3418f7e4:	687b      	ldr	r3, [r7, #4]
3418f7e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f7e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418f7ec:	2b00      	cmp	r3, #0
3418f7ee:	d01a      	beq.n	3418f826 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
3418f7f0:	687b      	ldr	r3, [r7, #4]
3418f7f2:	681b      	ldr	r3, [r3, #0]
3418f7f4:	685b      	ldr	r3, [r3, #4]
3418f7f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
3418f7fa:	687b      	ldr	r3, [r7, #4]
3418f7fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
3418f7fe:	687b      	ldr	r3, [r7, #4]
3418f800:	681b      	ldr	r3, [r3, #0]
3418f802:	430a      	orrs	r2, r1
3418f804:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
3418f806:	687b      	ldr	r3, [r7, #4]
3418f808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f80a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418f80e:	d10a      	bne.n	3418f826 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
3418f810:	687b      	ldr	r3, [r7, #4]
3418f812:	681b      	ldr	r3, [r3, #0]
3418f814:	685b      	ldr	r3, [r3, #4]
3418f816:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
3418f81a:	687b      	ldr	r3, [r7, #4]
3418f81c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418f81e:	687b      	ldr	r3, [r7, #4]
3418f820:	681b      	ldr	r3, [r3, #0]
3418f822:	430a      	orrs	r2, r1
3418f824:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
3418f826:	687b      	ldr	r3, [r7, #4]
3418f828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f82a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418f82e:	2b00      	cmp	r3, #0
3418f830:	d00a      	beq.n	3418f848 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
3418f832:	687b      	ldr	r3, [r7, #4]
3418f834:	681b      	ldr	r3, [r3, #0]
3418f836:	685b      	ldr	r3, [r3, #4]
3418f838:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
3418f83c:	687b      	ldr	r3, [r7, #4]
3418f83e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418f840:	687b      	ldr	r3, [r7, #4]
3418f842:	681b      	ldr	r3, [r3, #0]
3418f844:	430a      	orrs	r2, r1
3418f846:	605a      	str	r2, [r3, #4]
  }
}
3418f848:	bf00      	nop
3418f84a:	370c      	adds	r7, #12
3418f84c:	46bd      	mov	sp, r7
3418f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f852:	4770      	bx	lr

3418f854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
3418f854:	b580      	push	{r7, lr}
3418f856:	b098      	sub	sp, #96	@ 0x60
3418f858:	af02      	add	r7, sp, #8
3418f85a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
3418f85c:	687b      	ldr	r3, [r7, #4]
3418f85e:	2200      	movs	r2, #0
3418f860:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
3418f864:	f7f2 ff4e 	bl	34182704 <HAL_GetTick>
3418f868:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
3418f86a:	687b      	ldr	r3, [r7, #4]
3418f86c:	681b      	ldr	r3, [r3, #0]
3418f86e:	681b      	ldr	r3, [r3, #0]
3418f870:	f003 0308 	and.w	r3, r3, #8
3418f874:	2b08      	cmp	r3, #8
3418f876:	d12f      	bne.n	3418f8d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3418f878:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
3418f87c:	9300      	str	r3, [sp, #0]
3418f87e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3418f880:	2200      	movs	r2, #0
3418f882:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
3418f886:	6878      	ldr	r0, [r7, #4]
3418f888:	f000 f88e 	bl	3418f9a8 <UART_WaitOnFlagUntilTimeout>
3418f88c:	4603      	mov	r3, r0
3418f88e:	2b00      	cmp	r3, #0
3418f890:	d022      	beq.n	3418f8d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
3418f892:	687b      	ldr	r3, [r7, #4]
3418f894:	681b      	ldr	r3, [r3, #0]
3418f896:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418f898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418f89a:	e853 3f00 	ldrex	r3, [r3]
3418f89e:	637b      	str	r3, [r7, #52]	@ 0x34
  return (result);
3418f8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418f8a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
3418f8a6:	653b      	str	r3, [r7, #80]	@ 0x50
3418f8a8:	687b      	ldr	r3, [r7, #4]
3418f8aa:	681b      	ldr	r3, [r3, #0]
3418f8ac:	461a      	mov	r2, r3
3418f8ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418f8b0:	647b      	str	r3, [r7, #68]	@ 0x44
3418f8b2:	643a      	str	r2, [r7, #64]	@ 0x40
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418f8b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
3418f8b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
3418f8b8:	e841 2300 	strex	r3, r2, [r1]
3418f8bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return (result);
3418f8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
3418f8c0:	2b00      	cmp	r3, #0
3418f8c2:	d1e6      	bne.n	3418f892 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
3418f8c4:	687b      	ldr	r3, [r7, #4]
3418f8c6:	2220      	movs	r2, #32
3418f8c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
3418f8cc:	687b      	ldr	r3, [r7, #4]
3418f8ce:	2200      	movs	r2, #0
3418f8d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
3418f8d4:	2303      	movs	r3, #3
3418f8d6:	e063      	b.n	3418f9a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
3418f8d8:	687b      	ldr	r3, [r7, #4]
3418f8da:	681b      	ldr	r3, [r3, #0]
3418f8dc:	681b      	ldr	r3, [r3, #0]
3418f8de:	f003 0304 	and.w	r3, r3, #4
3418f8e2:	2b04      	cmp	r3, #4
3418f8e4:	d149      	bne.n	3418f97a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3418f8e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
3418f8ea:	9300      	str	r3, [sp, #0]
3418f8ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
3418f8ee:	2200      	movs	r2, #0
3418f8f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
3418f8f4:	6878      	ldr	r0, [r7, #4]
3418f8f6:	f000 f857 	bl	3418f9a8 <UART_WaitOnFlagUntilTimeout>
3418f8fa:	4603      	mov	r3, r0
3418f8fc:	2b00      	cmp	r3, #0
3418f8fe:	d03c      	beq.n	3418f97a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
3418f900:	687b      	ldr	r3, [r7, #4]
3418f902:	681b      	ldr	r3, [r3, #0]
3418f904:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418f906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f908:	e853 3f00 	ldrex	r3, [r3]
3418f90c:	623b      	str	r3, [r7, #32]
  return (result);
3418f90e:	6a3b      	ldr	r3, [r7, #32]
3418f910:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
3418f914:	64fb      	str	r3, [r7, #76]	@ 0x4c
3418f916:	687b      	ldr	r3, [r7, #4]
3418f918:	681b      	ldr	r3, [r3, #0]
3418f91a:	461a      	mov	r2, r3
3418f91c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3418f91e:	633b      	str	r3, [r7, #48]	@ 0x30
3418f920:	62fa      	str	r2, [r7, #44]	@ 0x2c
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418f922:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
3418f924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
3418f926:	e841 2300 	strex	r3, r2, [r1]
3418f92a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return (result);
3418f92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418f92e:	2b00      	cmp	r3, #0
3418f930:	d1e6      	bne.n	3418f900 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
3418f932:	687b      	ldr	r3, [r7, #4]
3418f934:	681b      	ldr	r3, [r3, #0]
3418f936:	3308      	adds	r3, #8
3418f938:	613b      	str	r3, [r7, #16]
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418f93a:	693b      	ldr	r3, [r7, #16]
3418f93c:	e853 3f00 	ldrex	r3, [r3]
3418f940:	60fb      	str	r3, [r7, #12]
  return (result);
3418f942:	68fb      	ldr	r3, [r7, #12]
3418f944:	f023 0301 	bic.w	r3, r3, #1
3418f948:	64bb      	str	r3, [r7, #72]	@ 0x48
3418f94a:	687b      	ldr	r3, [r7, #4]
3418f94c:	681b      	ldr	r3, [r3, #0]
3418f94e:	3308      	adds	r3, #8
3418f950:	6cba      	ldr	r2, [r7, #72]	@ 0x48
3418f952:	61fa      	str	r2, [r7, #28]
3418f954:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418f956:	69b9      	ldr	r1, [r7, #24]
3418f958:	69fa      	ldr	r2, [r7, #28]
3418f95a:	e841 2300 	strex	r3, r2, [r1]
3418f95e:	617b      	str	r3, [r7, #20]
  return (result);
3418f960:	697b      	ldr	r3, [r7, #20]
3418f962:	2b00      	cmp	r3, #0
3418f964:	d1e5      	bne.n	3418f932 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
3418f966:	687b      	ldr	r3, [r7, #4]
3418f968:	2220      	movs	r2, #32
3418f96a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
3418f96e:	687b      	ldr	r3, [r7, #4]
3418f970:	2200      	movs	r2, #0
3418f972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
3418f976:	2303      	movs	r3, #3
3418f978:	e012      	b.n	3418f9a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
3418f97a:	687b      	ldr	r3, [r7, #4]
3418f97c:	2220      	movs	r2, #32
3418f97e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
3418f982:	687b      	ldr	r3, [r7, #4]
3418f984:	2220      	movs	r2, #32
3418f986:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3418f98a:	687b      	ldr	r3, [r7, #4]
3418f98c:	2200      	movs	r2, #0
3418f98e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
3418f990:	687b      	ldr	r3, [r7, #4]
3418f992:	2200      	movs	r2, #0
3418f994:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
3418f996:	687b      	ldr	r3, [r7, #4]
3418f998:	2200      	movs	r2, #0
3418f99a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
3418f99e:	2300      	movs	r3, #0
}
3418f9a0:	4618      	mov	r0, r3
3418f9a2:	3758      	adds	r7, #88	@ 0x58
3418f9a4:	46bd      	mov	sp, r7
3418f9a6:	bd80      	pop	{r7, pc}

3418f9a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
3418f9a8:	b580      	push	{r7, lr}
3418f9aa:	b084      	sub	sp, #16
3418f9ac:	af00      	add	r7, sp, #0
3418f9ae:	60f8      	str	r0, [r7, #12]
3418f9b0:	60b9      	str	r1, [r7, #8]
3418f9b2:	603b      	str	r3, [r7, #0]
3418f9b4:	4613      	mov	r3, r2
3418f9b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
3418f9b8:	e04f      	b.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
3418f9ba:	69bb      	ldr	r3, [r7, #24]
3418f9bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
3418f9c0:	d04b      	beq.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3418f9c2:	f7f2 fe9f 	bl	34182704 <HAL_GetTick>
3418f9c6:	4602      	mov	r2, r0
3418f9c8:	683b      	ldr	r3, [r7, #0]
3418f9ca:	1ad3      	subs	r3, r2, r3
3418f9cc:	69ba      	ldr	r2, [r7, #24]
3418f9ce:	429a      	cmp	r2, r3
3418f9d0:	d302      	bcc.n	3418f9d8 <UART_WaitOnFlagUntilTimeout+0x30>
3418f9d2:	69bb      	ldr	r3, [r7, #24]
3418f9d4:	2b00      	cmp	r3, #0
3418f9d6:	d101      	bne.n	3418f9dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
3418f9d8:	2303      	movs	r3, #3
3418f9da:	e04e      	b.n	3418fa7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
3418f9dc:	68fb      	ldr	r3, [r7, #12]
3418f9de:	681b      	ldr	r3, [r3, #0]
3418f9e0:	681b      	ldr	r3, [r3, #0]
3418f9e2:	f003 0304 	and.w	r3, r3, #4
3418f9e6:	2b00      	cmp	r3, #0
3418f9e8:	d037      	beq.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
3418f9ea:	68bb      	ldr	r3, [r7, #8]
3418f9ec:	2b80      	cmp	r3, #128	@ 0x80
3418f9ee:	d034      	beq.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
3418f9f0:	68bb      	ldr	r3, [r7, #8]
3418f9f2:	2b40      	cmp	r3, #64	@ 0x40
3418f9f4:	d031      	beq.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
3418f9f6:	68fb      	ldr	r3, [r7, #12]
3418f9f8:	681b      	ldr	r3, [r3, #0]
3418f9fa:	69db      	ldr	r3, [r3, #28]
3418f9fc:	f003 0308 	and.w	r3, r3, #8
3418fa00:	2b08      	cmp	r3, #8
3418fa02:	d110      	bne.n	3418fa26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
3418fa04:	68fb      	ldr	r3, [r7, #12]
3418fa06:	681b      	ldr	r3, [r3, #0]
3418fa08:	2208      	movs	r2, #8
3418fa0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
3418fa0c:	68f8      	ldr	r0, [r7, #12]
3418fa0e:	f000 f838 	bl	3418fa82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
3418fa12:	68fb      	ldr	r3, [r7, #12]
3418fa14:	2208      	movs	r2, #8
3418fa16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
3418fa1a:	68fb      	ldr	r3, [r7, #12]
3418fa1c:	2200      	movs	r2, #0
3418fa1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
3418fa22:	2301      	movs	r3, #1
3418fa24:	e029      	b.n	3418fa7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
3418fa26:	68fb      	ldr	r3, [r7, #12]
3418fa28:	681b      	ldr	r3, [r3, #0]
3418fa2a:	69db      	ldr	r3, [r3, #28]
3418fa2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3418fa30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3418fa34:	d111      	bne.n	3418fa5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
3418fa36:	68fb      	ldr	r3, [r7, #12]
3418fa38:	681b      	ldr	r3, [r3, #0]
3418fa3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
3418fa3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
3418fa40:	68f8      	ldr	r0, [r7, #12]
3418fa42:	f000 f81e 	bl	3418fa82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
3418fa46:	68fb      	ldr	r3, [r7, #12]
3418fa48:	2220      	movs	r2, #32
3418fa4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
3418fa4e:	68fb      	ldr	r3, [r7, #12]
3418fa50:	2200      	movs	r2, #0
3418fa52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
3418fa56:	2303      	movs	r3, #3
3418fa58:	e00f      	b.n	3418fa7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
3418fa5a:	68fb      	ldr	r3, [r7, #12]
3418fa5c:	681b      	ldr	r3, [r3, #0]
3418fa5e:	69da      	ldr	r2, [r3, #28]
3418fa60:	68bb      	ldr	r3, [r7, #8]
3418fa62:	4013      	ands	r3, r2
3418fa64:	68ba      	ldr	r2, [r7, #8]
3418fa66:	429a      	cmp	r2, r3
3418fa68:	bf0c      	ite	eq
3418fa6a:	2301      	moveq	r3, #1
3418fa6c:	2300      	movne	r3, #0
3418fa6e:	b2db      	uxtb	r3, r3
3418fa70:	461a      	mov	r2, r3
3418fa72:	79fb      	ldrb	r3, [r7, #7]
3418fa74:	429a      	cmp	r2, r3
3418fa76:	d0a0      	beq.n	3418f9ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
3418fa78:	2300      	movs	r3, #0
}
3418fa7a:	4618      	mov	r0, r3
3418fa7c:	3710      	adds	r7, #16
3418fa7e:	46bd      	mov	sp, r7
3418fa80:	bd80      	pop	{r7, pc}

3418fa82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
3418fa82:	b480      	push	{r7}
3418fa84:	b095      	sub	sp, #84	@ 0x54
3418fa86:	af00      	add	r7, sp, #0
3418fa88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
3418fa8a:	687b      	ldr	r3, [r7, #4]
3418fa8c:	681b      	ldr	r3, [r3, #0]
3418fa8e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418fa90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418fa92:	e853 3f00 	ldrex	r3, [r3]
3418fa96:	633b      	str	r3, [r7, #48]	@ 0x30
  return (result);
3418fa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3418fa9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
3418fa9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
3418faa0:	687b      	ldr	r3, [r7, #4]
3418faa2:	681b      	ldr	r3, [r3, #0]
3418faa4:	461a      	mov	r2, r3
3418faa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3418faa8:	643b      	str	r3, [r7, #64]	@ 0x40
3418faaa:	63fa      	str	r2, [r7, #60]	@ 0x3c
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418faac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
3418faae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
3418fab0:	e841 2300 	strex	r3, r2, [r1]
3418fab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  return (result);
3418fab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418fab8:	2b00      	cmp	r3, #0
3418faba:	d1e6      	bne.n	3418fa8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
3418fabc:	687b      	ldr	r3, [r7, #4]
3418fabe:	681b      	ldr	r3, [r3, #0]
3418fac0:	3308      	adds	r3, #8
3418fac2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418fac4:	6a3b      	ldr	r3, [r7, #32]
3418fac6:	e853 3f00 	ldrex	r3, [r3]
3418faca:	61fb      	str	r3, [r7, #28]
  return (result);
3418facc:	69fb      	ldr	r3, [r7, #28]
3418face:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
3418fad2:	f023 0301 	bic.w	r3, r3, #1
3418fad6:	64bb      	str	r3, [r7, #72]	@ 0x48
3418fad8:	687b      	ldr	r3, [r7, #4]
3418fada:	681b      	ldr	r3, [r3, #0]
3418fadc:	3308      	adds	r3, #8
3418fade:	6cba      	ldr	r2, [r7, #72]	@ 0x48
3418fae0:	62fa      	str	r2, [r7, #44]	@ 0x2c
3418fae2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418fae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
3418fae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
3418fae8:	e841 2300 	strex	r3, r2, [r1]
3418faec:	627b      	str	r3, [r7, #36]	@ 0x24
  return (result);
3418faee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418faf0:	2b00      	cmp	r3, #0
3418faf2:	d1e3      	bne.n	3418fabc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
3418faf4:	687b      	ldr	r3, [r7, #4]
3418faf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3418faf8:	2b01      	cmp	r3, #1
3418fafa:	d118      	bne.n	3418fb2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
3418fafc:	687b      	ldr	r3, [r7, #4]
3418fafe:	681b      	ldr	r3, [r3, #0]
3418fb00:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3418fb02:	68fb      	ldr	r3, [r7, #12]
3418fb04:	e853 3f00 	ldrex	r3, [r3]
3418fb08:	60bb      	str	r3, [r7, #8]
  return (result);
3418fb0a:	68bb      	ldr	r3, [r7, #8]
3418fb0c:	f023 0310 	bic.w	r3, r3, #16
3418fb10:	647b      	str	r3, [r7, #68]	@ 0x44
3418fb12:	687b      	ldr	r3, [r7, #4]
3418fb14:	681b      	ldr	r3, [r3, #0]
3418fb16:	461a      	mov	r2, r3
3418fb18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
3418fb1a:	61bb      	str	r3, [r7, #24]
3418fb1c:	617a      	str	r2, [r7, #20]
  __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3418fb1e:	6979      	ldr	r1, [r7, #20]
3418fb20:	69ba      	ldr	r2, [r7, #24]
3418fb22:	e841 2300 	strex	r3, r2, [r1]
3418fb26:	613b      	str	r3, [r7, #16]
  return (result);
3418fb28:	693b      	ldr	r3, [r7, #16]
3418fb2a:	2b00      	cmp	r3, #0
3418fb2c:	d1e6      	bne.n	3418fafc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
3418fb2e:	687b      	ldr	r3, [r7, #4]
3418fb30:	2220      	movs	r2, #32
3418fb32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3418fb36:	687b      	ldr	r3, [r7, #4]
3418fb38:	2200      	movs	r2, #0
3418fb3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
3418fb3c:	687b      	ldr	r3, [r7, #4]
3418fb3e:	2200      	movs	r2, #0
3418fb40:	675a      	str	r2, [r3, #116]	@ 0x74
}
3418fb42:	bf00      	nop
3418fb44:	3754      	adds	r7, #84	@ 0x54
3418fb46:	46bd      	mov	sp, r7
3418fb48:	f85d 7b04 	ldr.w	r7, [sp], #4
3418fb4c:	4770      	bx	lr

3418fb4e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
3418fb4e:	b480      	push	{r7}
3418fb50:	b085      	sub	sp, #20
3418fb52:	af00      	add	r7, sp, #0
3418fb54:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
3418fb56:	687b      	ldr	r3, [r7, #4]
3418fb58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
3418fb5c:	2b01      	cmp	r3, #1
3418fb5e:	d101      	bne.n	3418fb64 <HAL_UARTEx_DisableFifoMode+0x16>
3418fb60:	2302      	movs	r3, #2
3418fb62:	e027      	b.n	3418fbb4 <HAL_UARTEx_DisableFifoMode+0x66>
3418fb64:	687b      	ldr	r3, [r7, #4]
3418fb66:	2201      	movs	r2, #1
3418fb68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
3418fb6c:	687b      	ldr	r3, [r7, #4]
3418fb6e:	2224      	movs	r2, #36	@ 0x24
3418fb70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
3418fb74:	687b      	ldr	r3, [r7, #4]
3418fb76:	681b      	ldr	r3, [r3, #0]
3418fb78:	681b      	ldr	r3, [r3, #0]
3418fb7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
3418fb7c:	687b      	ldr	r3, [r7, #4]
3418fb7e:	681b      	ldr	r3, [r3, #0]
3418fb80:	681a      	ldr	r2, [r3, #0]
3418fb82:	687b      	ldr	r3, [r7, #4]
3418fb84:	681b      	ldr	r3, [r3, #0]
3418fb86:	f022 0201 	bic.w	r2, r2, #1
3418fb8a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
3418fb8c:	68fb      	ldr	r3, [r7, #12]
3418fb8e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
3418fb92:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
3418fb94:	687b      	ldr	r3, [r7, #4]
3418fb96:	2200      	movs	r2, #0
3418fb98:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
3418fb9a:	687b      	ldr	r3, [r7, #4]
3418fb9c:	681b      	ldr	r3, [r3, #0]
3418fb9e:	68fa      	ldr	r2, [r7, #12]
3418fba0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
3418fba2:	687b      	ldr	r3, [r7, #4]
3418fba4:	2220      	movs	r2, #32
3418fba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
3418fbaa:	687b      	ldr	r3, [r7, #4]
3418fbac:	2200      	movs	r2, #0
3418fbae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
3418fbb2:	2300      	movs	r3, #0
}
3418fbb4:	4618      	mov	r0, r3
3418fbb6:	3714      	adds	r7, #20
3418fbb8:	46bd      	mov	sp, r7
3418fbba:	f85d 7b04 	ldr.w	r7, [sp], #4
3418fbbe:	4770      	bx	lr

3418fbc0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
3418fbc0:	b580      	push	{r7, lr}
3418fbc2:	b084      	sub	sp, #16
3418fbc4:	af00      	add	r7, sp, #0
3418fbc6:	6078      	str	r0, [r7, #4]
3418fbc8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
3418fbca:	687b      	ldr	r3, [r7, #4]
3418fbcc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
3418fbd0:	2b01      	cmp	r3, #1
3418fbd2:	d101      	bne.n	3418fbd8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
3418fbd4:	2302      	movs	r3, #2
3418fbd6:	e02d      	b.n	3418fc34 <HAL_UARTEx_SetTxFifoThreshold+0x74>
3418fbd8:	687b      	ldr	r3, [r7, #4]
3418fbda:	2201      	movs	r2, #1
3418fbdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
3418fbe0:	687b      	ldr	r3, [r7, #4]
3418fbe2:	2224      	movs	r2, #36	@ 0x24
3418fbe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
3418fbe8:	687b      	ldr	r3, [r7, #4]
3418fbea:	681b      	ldr	r3, [r3, #0]
3418fbec:	681b      	ldr	r3, [r3, #0]
3418fbee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
3418fbf0:	687b      	ldr	r3, [r7, #4]
3418fbf2:	681b      	ldr	r3, [r3, #0]
3418fbf4:	681a      	ldr	r2, [r3, #0]
3418fbf6:	687b      	ldr	r3, [r7, #4]
3418fbf8:	681b      	ldr	r3, [r3, #0]
3418fbfa:	f022 0201 	bic.w	r2, r2, #1
3418fbfe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
3418fc00:	687b      	ldr	r3, [r7, #4]
3418fc02:	681b      	ldr	r3, [r3, #0]
3418fc04:	689b      	ldr	r3, [r3, #8]
3418fc06:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
3418fc0a:	687b      	ldr	r3, [r7, #4]
3418fc0c:	681b      	ldr	r3, [r3, #0]
3418fc0e:	683a      	ldr	r2, [r7, #0]
3418fc10:	430a      	orrs	r2, r1
3418fc12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
3418fc14:	6878      	ldr	r0, [r7, #4]
3418fc16:	f000 f84f 	bl	3418fcb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
3418fc1a:	687b      	ldr	r3, [r7, #4]
3418fc1c:	681b      	ldr	r3, [r3, #0]
3418fc1e:	68fa      	ldr	r2, [r7, #12]
3418fc20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
3418fc22:	687b      	ldr	r3, [r7, #4]
3418fc24:	2220      	movs	r2, #32
3418fc26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
3418fc2a:	687b      	ldr	r3, [r7, #4]
3418fc2c:	2200      	movs	r2, #0
3418fc2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
3418fc32:	2300      	movs	r3, #0
}
3418fc34:	4618      	mov	r0, r3
3418fc36:	3710      	adds	r7, #16
3418fc38:	46bd      	mov	sp, r7
3418fc3a:	bd80      	pop	{r7, pc}

3418fc3c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
3418fc3c:	b580      	push	{r7, lr}
3418fc3e:	b084      	sub	sp, #16
3418fc40:	af00      	add	r7, sp, #0
3418fc42:	6078      	str	r0, [r7, #4]
3418fc44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
3418fc46:	687b      	ldr	r3, [r7, #4]
3418fc48:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
3418fc4c:	2b01      	cmp	r3, #1
3418fc4e:	d101      	bne.n	3418fc54 <HAL_UARTEx_SetRxFifoThreshold+0x18>
3418fc50:	2302      	movs	r3, #2
3418fc52:	e02d      	b.n	3418fcb0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
3418fc54:	687b      	ldr	r3, [r7, #4]
3418fc56:	2201      	movs	r2, #1
3418fc58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
3418fc5c:	687b      	ldr	r3, [r7, #4]
3418fc5e:	2224      	movs	r2, #36	@ 0x24
3418fc60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
3418fc64:	687b      	ldr	r3, [r7, #4]
3418fc66:	681b      	ldr	r3, [r3, #0]
3418fc68:	681b      	ldr	r3, [r3, #0]
3418fc6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
3418fc6c:	687b      	ldr	r3, [r7, #4]
3418fc6e:	681b      	ldr	r3, [r3, #0]
3418fc70:	681a      	ldr	r2, [r3, #0]
3418fc72:	687b      	ldr	r3, [r7, #4]
3418fc74:	681b      	ldr	r3, [r3, #0]
3418fc76:	f022 0201 	bic.w	r2, r2, #1
3418fc7a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
3418fc7c:	687b      	ldr	r3, [r7, #4]
3418fc7e:	681b      	ldr	r3, [r3, #0]
3418fc80:	689b      	ldr	r3, [r3, #8]
3418fc82:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
3418fc86:	687b      	ldr	r3, [r7, #4]
3418fc88:	681b      	ldr	r3, [r3, #0]
3418fc8a:	683a      	ldr	r2, [r7, #0]
3418fc8c:	430a      	orrs	r2, r1
3418fc8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
3418fc90:	6878      	ldr	r0, [r7, #4]
3418fc92:	f000 f811 	bl	3418fcb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
3418fc96:	687b      	ldr	r3, [r7, #4]
3418fc98:	681b      	ldr	r3, [r3, #0]
3418fc9a:	68fa      	ldr	r2, [r7, #12]
3418fc9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
3418fc9e:	687b      	ldr	r3, [r7, #4]
3418fca0:	2220      	movs	r2, #32
3418fca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
3418fca6:	687b      	ldr	r3, [r7, #4]
3418fca8:	2200      	movs	r2, #0
3418fcaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
3418fcae:	2300      	movs	r3, #0
}
3418fcb0:	4618      	mov	r0, r3
3418fcb2:	3710      	adds	r7, #16
3418fcb4:	46bd      	mov	sp, r7
3418fcb6:	bd80      	pop	{r7, pc}

3418fcb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
3418fcb8:	b480      	push	{r7}
3418fcba:	b085      	sub	sp, #20
3418fcbc:	af00      	add	r7, sp, #0
3418fcbe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
3418fcc0:	687b      	ldr	r3, [r7, #4]
3418fcc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418fcc4:	2b00      	cmp	r3, #0
3418fcc6:	d108      	bne.n	3418fcda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
3418fcc8:	687b      	ldr	r3, [r7, #4]
3418fcca:	2201      	movs	r2, #1
3418fccc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
3418fcd0:	687b      	ldr	r3, [r7, #4]
3418fcd2:	2201      	movs	r2, #1
3418fcd4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
3418fcd8:	e031      	b.n	3418fd3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
3418fcda:	2310      	movs	r3, #16
3418fcdc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
3418fcde:	2310      	movs	r3, #16
3418fce0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
3418fce2:	687b      	ldr	r3, [r7, #4]
3418fce4:	681b      	ldr	r3, [r3, #0]
3418fce6:	689b      	ldr	r3, [r3, #8]
3418fce8:	0e5b      	lsrs	r3, r3, #25
3418fcea:	b2db      	uxtb	r3, r3
3418fcec:	f003 0307 	and.w	r3, r3, #7
3418fcf0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
3418fcf2:	687b      	ldr	r3, [r7, #4]
3418fcf4:	681b      	ldr	r3, [r3, #0]
3418fcf6:	689b      	ldr	r3, [r3, #8]
3418fcf8:	0f5b      	lsrs	r3, r3, #29
3418fcfa:	b2db      	uxtb	r3, r3
3418fcfc:	f003 0307 	and.w	r3, r3, #7
3418fd00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
3418fd02:	7bbb      	ldrb	r3, [r7, #14]
3418fd04:	7b3a      	ldrb	r2, [r7, #12]
3418fd06:	4911      	ldr	r1, [pc, #68]	@ (3418fd4c <UARTEx_SetNbDataToProcess+0x94>)
3418fd08:	5c8a      	ldrb	r2, [r1, r2]
3418fd0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
3418fd0e:	7b3a      	ldrb	r2, [r7, #12]
3418fd10:	490f      	ldr	r1, [pc, #60]	@ (3418fd50 <UARTEx_SetNbDataToProcess+0x98>)
3418fd12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
3418fd14:	fb93 f3f2 	sdiv	r3, r3, r2
3418fd18:	b29a      	uxth	r2, r3
3418fd1a:	687b      	ldr	r3, [r7, #4]
3418fd1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
3418fd20:	7bfb      	ldrb	r3, [r7, #15]
3418fd22:	7b7a      	ldrb	r2, [r7, #13]
3418fd24:	4909      	ldr	r1, [pc, #36]	@ (3418fd4c <UARTEx_SetNbDataToProcess+0x94>)
3418fd26:	5c8a      	ldrb	r2, [r1, r2]
3418fd28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
3418fd2c:	7b7a      	ldrb	r2, [r7, #13]
3418fd2e:	4908      	ldr	r1, [pc, #32]	@ (3418fd50 <UARTEx_SetNbDataToProcess+0x98>)
3418fd30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
3418fd32:	fb93 f3f2 	sdiv	r3, r3, r2
3418fd36:	b29a      	uxth	r2, r3
3418fd38:	687b      	ldr	r3, [r7, #4]
3418fd3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
3418fd3e:	bf00      	nop
3418fd40:	3714      	adds	r7, #20
3418fd42:	46bd      	mov	sp, r7
3418fd44:	f85d 7b04 	ldr.w	r7, [sp], #4
3418fd48:	4770      	bx	lr
3418fd4a:	bf00      	nop
3418fd4c:	341915e8 	.word	0x341915e8
3418fd50:	341915f0 	.word	0x341915f0

3418fd54 <LL_AHB5_GRP1_IsEnabledClock>:
{
3418fd54:	b480      	push	{r7}
3418fd56:	b083      	sub	sp, #12
3418fd58:	af00      	add	r7, sp, #0
3418fd5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
3418fd5c:	4b08      	ldr	r3, [pc, #32]	@ (3418fd80 <LL_AHB5_GRP1_IsEnabledClock+0x2c>)
3418fd5e:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
3418fd62:	687b      	ldr	r3, [r7, #4]
3418fd64:	4013      	ands	r3, r2
3418fd66:	687a      	ldr	r2, [r7, #4]
3418fd68:	429a      	cmp	r2, r3
3418fd6a:	d101      	bne.n	3418fd70 <LL_AHB5_GRP1_IsEnabledClock+0x1c>
3418fd6c:	2301      	movs	r3, #1
3418fd6e:	e000      	b.n	3418fd72 <LL_AHB5_GRP1_IsEnabledClock+0x1e>
3418fd70:	2300      	movs	r3, #0
}
3418fd72:	4618      	mov	r0, r3
3418fd74:	370c      	adds	r7, #12
3418fd76:	46bd      	mov	sp, r7
3418fd78:	f85d 7b04 	ldr.w	r7, [sp], #4
3418fd7c:	4770      	bx	lr
3418fd7e:	bf00      	nop
3418fd80:	56028000 	.word	0x56028000

3418fd84 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
3418fd84:	b580      	push	{r7, lr}
3418fd86:	b086      	sub	sp, #24
3418fd88:	af02      	add	r7, sp, #8
3418fd8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418fd8c:	2300      	movs	r3, #0
3418fd8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418fd90:	f7f2 fcb8 	bl	34182704 <HAL_GetTick>
3418fd94:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
3418fd96:	687b      	ldr	r3, [r7, #4]
3418fd98:	2b00      	cmp	r3, #0
3418fd9a:	d102      	bne.n	3418fda2 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
3418fd9c:	2301      	movs	r3, #1
3418fd9e:	73fb      	strb	r3, [r7, #15]
3418fda0:	e0ec      	b.n	3418ff7c <HAL_XSPI_Init+0x1f8>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418fda2:	687b      	ldr	r3, [r7, #4]
3418fda4:	2200      	movs	r2, #0
3418fda6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
3418fda8:	687b      	ldr	r3, [r7, #4]
3418fdaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418fdac:	2b00      	cmp	r3, #0
3418fdae:	f040 80e5 	bne.w	3418ff7c <HAL_XSPI_Init+0x1f8>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
3418fdb2:	6878      	ldr	r0, [r7, #4]
3418fdb4:	f7f1 ff58 	bl	34181c68 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418fdb8:	f241 3188 	movw	r1, #5000	@ 0x1388
3418fdbc:	6878      	ldr	r0, [r7, #4]
3418fdbe:	f000 fa95 	bl	341902ec <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
3418fdc2:	687b      	ldr	r3, [r7, #4]
3418fdc4:	681b      	ldr	r3, [r3, #0]
3418fdc6:	689a      	ldr	r2, [r3, #8]
3418fdc8:	4b6f      	ldr	r3, [pc, #444]	@ (3418ff88 <HAL_XSPI_Init+0x204>)
3418fdca:	4013      	ands	r3, r2
3418fdcc:	687a      	ldr	r2, [r7, #4]
3418fdce:	68d1      	ldr	r1, [r2, #12]
3418fdd0:	687a      	ldr	r2, [r7, #4]
3418fdd2:	6912      	ldr	r2, [r2, #16]
3418fdd4:	0412      	lsls	r2, r2, #16
3418fdd6:	4311      	orrs	r1, r2
3418fdd8:	687a      	ldr	r2, [r7, #4]
3418fdda:	6952      	ldr	r2, [r2, #20]
3418fddc:	3a01      	subs	r2, #1
3418fdde:	0212      	lsls	r2, r2, #8
3418fde0:	4311      	orrs	r1, r2
3418fde2:	687a      	ldr	r2, [r7, #4]
3418fde4:	69d2      	ldr	r2, [r2, #28]
3418fde6:	4311      	orrs	r1, r2
3418fde8:	687a      	ldr	r2, [r7, #4]
3418fdea:	6812      	ldr	r2, [r2, #0]
3418fdec:	430b      	orrs	r3, r1
3418fdee:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3418fdf0:	687b      	ldr	r3, [r7, #4]
3418fdf2:	681b      	ldr	r3, [r3, #0]
3418fdf4:	68db      	ldr	r3, [r3, #12]
3418fdf6:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
3418fdfa:	687b      	ldr	r3, [r7, #4]
3418fdfc:	6a1a      	ldr	r2, [r3, #32]
3418fdfe:	687b      	ldr	r3, [r7, #4]
3418fe00:	681b      	ldr	r3, [r3, #0]
3418fe02:	430a      	orrs	r2, r1
3418fe04:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3418fe06:	687b      	ldr	r3, [r7, #4]
3418fe08:	681b      	ldr	r3, [r3, #0]
3418fe0a:	691b      	ldr	r3, [r3, #16]
3418fe0c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418fe10:	687b      	ldr	r3, [r7, #4]
3418fe12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418fe14:	041a      	lsls	r2, r3, #16
3418fe16:	687b      	ldr	r3, [r7, #4]
3418fe18:	681b      	ldr	r3, [r3, #0]
3418fe1a:	430a      	orrs	r2, r1
3418fe1c:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
3418fe1e:	687b      	ldr	r3, [r7, #4]
3418fe20:	681b      	ldr	r3, [r3, #0]
3418fe22:	691b      	ldr	r3, [r3, #16]
3418fe24:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418fe28:	687b      	ldr	r3, [r7, #4]
3418fe2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418fe2c:	687b      	ldr	r3, [r7, #4]
3418fe2e:	681b      	ldr	r3, [r3, #0]
3418fe30:	430a      	orrs	r2, r1
3418fe32:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3418fe34:	687b      	ldr	r3, [r7, #4]
3418fe36:	681b      	ldr	r3, [r3, #0]
3418fe38:	687a      	ldr	r2, [r7, #4]
3418fe3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418fe3c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3418fe3e:	687b      	ldr	r3, [r7, #4]
3418fe40:	681b      	ldr	r3, [r3, #0]
3418fe42:	681b      	ldr	r3, [r3, #0]
3418fe44:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
3418fe48:	687b      	ldr	r3, [r7, #4]
3418fe4a:	685b      	ldr	r3, [r3, #4]
3418fe4c:	3b01      	subs	r3, #1
3418fe4e:	021a      	lsls	r2, r3, #8
3418fe50:	687b      	ldr	r3, [r7, #4]
3418fe52:	681b      	ldr	r3, [r3, #0]
3418fe54:	430a      	orrs	r2, r1
3418fe56:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418fe58:	687b      	ldr	r3, [r7, #4]
3418fe5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418fe5c:	9300      	str	r3, [sp, #0]
3418fe5e:	68bb      	ldr	r3, [r7, #8]
3418fe60:	2200      	movs	r2, #0
3418fe62:	2120      	movs	r1, #32
3418fe64:	6878      	ldr	r0, [r7, #4]
3418fe66:	f000 fbb9 	bl	341905dc <XSPI_WaitFlagStateUntilTimeout>
3418fe6a:	4603      	mov	r3, r0
3418fe6c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418fe6e:	7bfb      	ldrb	r3, [r7, #15]
3418fe70:	2b00      	cmp	r3, #0
3418fe72:	f040 8083 	bne.w	3418ff7c <HAL_XSPI_Init+0x1f8>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3418fe76:	687b      	ldr	r3, [r7, #4]
3418fe78:	681b      	ldr	r3, [r3, #0]
3418fe7a:	68db      	ldr	r3, [r3, #12]
3418fe7c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418fe80:	687b      	ldr	r3, [r7, #4]
3418fe82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418fe84:	687b      	ldr	r3, [r7, #4]
3418fe86:	681b      	ldr	r3, [r3, #0]
3418fe88:	430a      	orrs	r2, r1
3418fe8a:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
3418fe8c:	687b      	ldr	r3, [r7, #4]
3418fe8e:	681b      	ldr	r3, [r3, #0]
3418fe90:	4a3e      	ldr	r2, [pc, #248]	@ (3418ff8c <HAL_XSPI_Init+0x208>)
3418fe92:	4293      	cmp	r3, r2
3418fe94:	d018      	beq.n	3418fec8 <HAL_XSPI_Init+0x144>
3418fe96:	687b      	ldr	r3, [r7, #4]
3418fe98:	681b      	ldr	r3, [r3, #0]
3418fe9a:	4a3d      	ldr	r2, [pc, #244]	@ (3418ff90 <HAL_XSPI_Init+0x20c>)
3418fe9c:	4293      	cmp	r3, r2
3418fe9e:	d013      	beq.n	3418fec8 <HAL_XSPI_Init+0x144>
3418fea0:	687b      	ldr	r3, [r7, #4]
3418fea2:	681b      	ldr	r3, [r3, #0]
3418fea4:	4a3b      	ldr	r2, [pc, #236]	@ (3418ff94 <HAL_XSPI_Init+0x210>)
3418fea6:	4293      	cmp	r3, r2
3418fea8:	d00e      	beq.n	3418fec8 <HAL_XSPI_Init+0x144>
3418feaa:	687b      	ldr	r3, [r7, #4]
3418feac:	681b      	ldr	r3, [r3, #0]
3418feae:	4a3a      	ldr	r2, [pc, #232]	@ (3418ff98 <HAL_XSPI_Init+0x214>)
3418feb0:	4293      	cmp	r3, r2
3418feb2:	d009      	beq.n	3418fec8 <HAL_XSPI_Init+0x144>
3418feb4:	687b      	ldr	r3, [r7, #4]
3418feb6:	681b      	ldr	r3, [r3, #0]
3418feb8:	4a38      	ldr	r2, [pc, #224]	@ (3418ff9c <HAL_XSPI_Init+0x218>)
3418feba:	4293      	cmp	r3, r2
3418febc:	d004      	beq.n	3418fec8 <HAL_XSPI_Init+0x144>
3418febe:	687b      	ldr	r3, [r7, #4]
3418fec0:	681b      	ldr	r3, [r3, #0]
3418fec2:	4a37      	ldr	r2, [pc, #220]	@ (3418ffa0 <HAL_XSPI_Init+0x21c>)
3418fec4:	4293      	cmp	r3, r2
3418fec6:	d10f      	bne.n	3418fee8 <HAL_XSPI_Init+0x164>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418fec8:	687b      	ldr	r3, [r7, #4]
3418feca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418fecc:	9300      	str	r3, [sp, #0]
3418fece:	68bb      	ldr	r3, [r7, #8]
3418fed0:	2200      	movs	r2, #0
3418fed2:	2120      	movs	r1, #32
3418fed4:	6878      	ldr	r0, [r7, #4]
3418fed6:	f000 fb81 	bl	341905dc <XSPI_WaitFlagStateUntilTimeout>
3418feda:	4603      	mov	r3, r0
3418fedc:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
3418fede:	7bfb      	ldrb	r3, [r7, #15]
3418fee0:	2b00      	cmp	r3, #0
3418fee2:	d001      	beq.n	3418fee8 <HAL_XSPI_Init+0x164>
          {
            return status;
3418fee4:	7bfb      	ldrb	r3, [r7, #15]
3418fee6:	e04a      	b.n	3418ff7e <HAL_XSPI_Init+0x1fa>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
3418fee8:	687b      	ldr	r3, [r7, #4]
3418feea:	681b      	ldr	r3, [r3, #0]
3418feec:	681b      	ldr	r3, [r3, #0]
3418feee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
3418fef2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3418fef6:	687a      	ldr	r2, [r7, #4]
3418fef8:	6891      	ldr	r1, [r2, #8]
3418fefa:	687a      	ldr	r2, [r7, #4]
3418fefc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
3418fefe:	4311      	orrs	r1, r2
3418ff00:	687a      	ldr	r2, [r7, #4]
3418ff02:	6812      	ldr	r2, [r2, #0]
3418ff04:	430b      	orrs	r3, r1
3418ff06:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
3418ff08:	687b      	ldr	r3, [r7, #4]
3418ff0a:	681b      	ldr	r3, [r3, #0]
3418ff0c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418ff10:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
3418ff14:	687b      	ldr	r3, [r7, #4]
3418ff16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418ff18:	687b      	ldr	r3, [r7, #4]
3418ff1a:	681b      	ldr	r3, [r3, #0]
3418ff1c:	430a      	orrs	r2, r1
3418ff1e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
3418ff22:	687b      	ldr	r3, [r7, #4]
3418ff24:	681b      	ldr	r3, [r3, #0]
3418ff26:	681a      	ldr	r2, [r3, #0]
3418ff28:	687b      	ldr	r3, [r7, #4]
3418ff2a:	681b      	ldr	r3, [r3, #0]
3418ff2c:	f042 0201 	orr.w	r2, r2, #1
3418ff30:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3418ff32:	687b      	ldr	r3, [r7, #4]
3418ff34:	699b      	ldr	r3, [r3, #24]
3418ff36:	2b02      	cmp	r3, #2
3418ff38:	d107      	bne.n	3418ff4a <HAL_XSPI_Init+0x1c6>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
3418ff3a:	687b      	ldr	r3, [r7, #4]
3418ff3c:	681b      	ldr	r3, [r3, #0]
3418ff3e:	689a      	ldr	r2, [r3, #8]
3418ff40:	687b      	ldr	r3, [r7, #4]
3418ff42:	681b      	ldr	r3, [r3, #0]
3418ff44:	f042 0202 	orr.w	r2, r2, #2
3418ff48:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
3418ff4a:	687b      	ldr	r3, [r7, #4]
3418ff4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418ff4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418ff52:	d107      	bne.n	3418ff64 <HAL_XSPI_Init+0x1e0>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
3418ff54:	687b      	ldr	r3, [r7, #4]
3418ff56:	681b      	ldr	r3, [r3, #0]
3418ff58:	689a      	ldr	r2, [r3, #8]
3418ff5a:	687b      	ldr	r3, [r7, #4]
3418ff5c:	681b      	ldr	r3, [r3, #0]
3418ff5e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
3418ff62:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418ff64:	687b      	ldr	r3, [r7, #4]
3418ff66:	68db      	ldr	r3, [r3, #12]
3418ff68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418ff6c:	d103      	bne.n	3418ff76 <HAL_XSPI_Init+0x1f2>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3418ff6e:	687b      	ldr	r3, [r7, #4]
3418ff70:	2201      	movs	r2, #1
3418ff72:	659a      	str	r2, [r3, #88]	@ 0x58
3418ff74:	e002      	b.n	3418ff7c <HAL_XSPI_Init+0x1f8>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
3418ff76:	687b      	ldr	r3, [r7, #4]
3418ff78:	2202      	movs	r2, #2
3418ff7a:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
3418ff7c:	7bfb      	ldrb	r3, [r7, #15]
}
3418ff7e:	4618      	mov	r0, r3
3418ff80:	3710      	adds	r7, #16
3418ff82:	46bd      	mov	sp, r7
3418ff84:	bd80      	pop	{r7, pc}
3418ff86:	bf00      	nop
3418ff88:	f8e0c0fc 	.word	0xf8e0c0fc
3418ff8c:	58025000 	.word	0x58025000
3418ff90:	48025000 	.word	0x48025000
3418ff94:	5802a000 	.word	0x5802a000
3418ff98:	4802a000 	.word	0x4802a000
3418ff9c:	5802d000 	.word	0x5802d000
3418ffa0:	4802d000 	.word	0x4802d000

3418ffa4 <HAL_XSPI_IRQHandler>:
  * @brief  Handle XSPI interrupt request.
  * @param  hxspi : XSPI handle
  * @retval None
  */
void HAL_XSPI_IRQHandler(XSPI_HandleTypeDef *hxspi)
{
3418ffa4:	b580      	push	{r7, lr}
3418ffa6:	b086      	sub	sp, #24
3418ffa8:	af00      	add	r7, sp, #0
3418ffaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418ffac:	687b      	ldr	r3, [r7, #4]
3418ffae:	681b      	ldr	r3, [r3, #0]
3418ffb0:	3350      	adds	r3, #80	@ 0x50
3418ffb2:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hxspi->Instance->SR;
3418ffb4:	687b      	ldr	r3, [r7, #4]
3418ffb6:	681b      	ldr	r3, [r3, #0]
3418ffb8:	6a1b      	ldr	r3, [r3, #32]
3418ffba:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hxspi->Instance->CR;
3418ffbc:	687b      	ldr	r3, [r7, #4]
3418ffbe:	681b      	ldr	r3, [r3, #0]
3418ffc0:	681b      	ldr	r3, [r3, #0]
3418ffc2:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hxspi->State;
3418ffc4:	687b      	ldr	r3, [r7, #4]
3418ffc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418ffc8:	60bb      	str	r3, [r7, #8]

  /* XSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_XSPI_FLAG_FT) != 0U) && ((itsource & HAL_XSPI_IT_FT) != 0U))
3418ffca:	693b      	ldr	r3, [r7, #16]
3418ffcc:	f003 0304 	and.w	r3, r3, #4
3418ffd0:	2b00      	cmp	r3, #0
3418ffd2:	d03a      	beq.n	3419004a <HAL_XSPI_IRQHandler+0xa6>
3418ffd4:	68fb      	ldr	r3, [r7, #12]
3418ffd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3418ffda:	2b00      	cmp	r3, #0
3418ffdc:	d035      	beq.n	3419004a <HAL_XSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_XSPI_STATE_BUSY_TX)
3418ffde:	68bb      	ldr	r3, [r7, #8]
3418ffe0:	2b18      	cmp	r3, #24
3418ffe2:	d10f      	bne.n	34190004 <HAL_XSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
3418ffe4:	687b      	ldr	r3, [r7, #4]
3418ffe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ffe8:	781a      	ldrb	r2, [r3, #0]
3418ffea:	697b      	ldr	r3, [r7, #20]
3418ffec:	701a      	strb	r2, [r3, #0]
      hxspi->pBuffPtr++;
3418ffee:	687b      	ldr	r3, [r7, #4]
3418fff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418fff2:	1c5a      	adds	r2, r3, #1
3418fff4:	687b      	ldr	r3, [r7, #4]
3418fff6:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferCount--;
3418fff8:	687b      	ldr	r3, [r7, #4]
3418fffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418fffc:	1e5a      	subs	r2, r3, #1
3418fffe:	687b      	ldr	r3, [r7, #4]
34190000:	64da      	str	r2, [r3, #76]	@ 0x4c
34190002:	e012      	b.n	3419002a <HAL_XSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_XSPI_STATE_BUSY_RX)
34190004:	68bb      	ldr	r3, [r7, #8]
34190006:	2b28      	cmp	r3, #40	@ 0x28
34190008:	d10f      	bne.n	3419002a <HAL_XSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
3419000a:	687b      	ldr	r3, [r7, #4]
3419000c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3419000e:	697a      	ldr	r2, [r7, #20]
34190010:	7812      	ldrb	r2, [r2, #0]
34190012:	b2d2      	uxtb	r2, r2
34190014:	701a      	strb	r2, [r3, #0]
      hxspi->pBuffPtr++;
34190016:	687b      	ldr	r3, [r7, #4]
34190018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3419001a:	1c5a      	adds	r2, r3, #1
3419001c:	687b      	ldr	r3, [r7, #4]
3419001e:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferCount--;
34190020:	687b      	ldr	r3, [r7, #4]
34190022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34190024:	1e5a      	subs	r2, r3, #1
34190026:	687b      	ldr	r3, [r7, #4]
34190028:	64da      	str	r2, [r3, #76]	@ 0x4c
    else
    {
      /* Nothing to do */
    }

    if (hxspi->XferCount == 0U)
3419002a:	687b      	ldr	r3, [r7, #4]
3419002c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3419002e:	2b00      	cmp	r3, #0
34190030:	d107      	bne.n	34190042 <HAL_XSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      HAL_XSPI_DISABLE_IT(hxspi, HAL_XSPI_IT_FT);
34190032:	687b      	ldr	r3, [r7, #4]
34190034:	681b      	ldr	r3, [r3, #0]
34190036:	681a      	ldr	r2, [r3, #0]
34190038:	687b      	ldr	r3, [r7, #4]
3419003a:	681b      	ldr	r3, [r3, #0]
3419003c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
34190040:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
    hxspi->FifoThresholdCallback(hxspi);
#else
    HAL_XSPI_FifoThresholdCallback(hxspi);
34190042:	6878      	ldr	r0, [r7, #4]
34190044:	f000 f916 	bl	34190274 <HAL_XSPI_FifoThresholdCallback>
34190048:	e0f9      	b.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* XSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_XSPI_FLAG_TC) != 0U) && ((itsource & HAL_XSPI_IT_TC) != 0U))
3419004a:	693b      	ldr	r3, [r7, #16]
3419004c:	f003 0302 	and.w	r3, r3, #2
34190050:	2b00      	cmp	r3, #0
34190052:	d067      	beq.n	34190124 <HAL_XSPI_IRQHandler+0x180>
34190054:	68fb      	ldr	r3, [r7, #12]
34190056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3419005a:	2b00      	cmp	r3, #0
3419005c:	d062      	beq.n	34190124 <HAL_XSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
3419005e:	68bb      	ldr	r3, [r7, #8]
34190060:	2b28      	cmp	r3, #40	@ 0x28
34190062:	d131      	bne.n	341900c8 <HAL_XSPI_IRQHandler+0x124>
    {
      if ((hxspi->XferCount > 0U) && ((flag & XSPI_SR_FLEVEL) != 0U))
34190064:	687b      	ldr	r3, [r7, #4]
34190066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34190068:	2b00      	cmp	r3, #0
3419006a:	d015      	beq.n	34190098 <HAL_XSPI_IRQHandler+0xf4>
3419006c:	693b      	ldr	r3, [r7, #16]
3419006e:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
34190072:	2b00      	cmp	r3, #0
34190074:	d010      	beq.n	34190098 <HAL_XSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
34190076:	687b      	ldr	r3, [r7, #4]
34190078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3419007a:	697a      	ldr	r2, [r7, #20]
3419007c:	7812      	ldrb	r2, [r2, #0]
3419007e:	b2d2      	uxtb	r2, r2
34190080:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
34190082:	687b      	ldr	r3, [r7, #4]
34190084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34190086:	1c5a      	adds	r2, r3, #1
34190088:	687b      	ldr	r3, [r7, #4]
3419008a:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3419008c:	687b      	ldr	r3, [r7, #4]
3419008e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34190090:	1e5a      	subs	r2, r3, #1
34190092:	687b      	ldr	r3, [r7, #4]
34190094:	64da      	str	r2, [r3, #76]	@ 0x4c
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
34190096:	e0cf      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
      }
      else if (hxspi->XferCount == 0U)
34190098:	687b      	ldr	r3, [r7, #4]
3419009a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3419009c:	2b00      	cmp	r3, #0
3419009e:	f040 80cb 	bne.w	34190238 <HAL_XSPI_IRQHandler+0x294>
      {
        /* Clear flag */
        hxspi->Instance->FCR = HAL_XSPI_FLAG_TC;
341900a2:	687b      	ldr	r3, [r7, #4]
341900a4:	681b      	ldr	r3, [r3, #0]
341900a6:	2202      	movs	r2, #2
341900a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        HAL_XSPI_DISABLE_IT(hxspi, HAL_XSPI_IT_TC | HAL_XSPI_IT_FT | HAL_XSPI_IT_TE);
341900aa:	687b      	ldr	r3, [r7, #4]
341900ac:	681b      	ldr	r3, [r3, #0]
341900ae:	681a      	ldr	r2, [r3, #0]
341900b0:	687b      	ldr	r3, [r7, #4]
341900b2:	681b      	ldr	r3, [r3, #0]
341900b4:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
341900b8:	601a      	str	r2, [r3, #0]

        hxspi->State = HAL_XSPI_STATE_READY;
341900ba:	687b      	ldr	r3, [r7, #4]
341900bc:	2202      	movs	r2, #2
341900be:	659a      	str	r2, [r3, #88]	@ 0x58

        /* RX complete callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
        hxspi->RxCpltCallback(hxspi);
#else
        HAL_XSPI_RxCpltCallback(hxspi);
341900c0:	6878      	ldr	r0, [r7, #4]
341900c2:	f000 f8eb 	bl	3419029c <HAL_XSPI_RxCpltCallback>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
341900c6:	e0b7      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
      }
    }
    else
    {
      /* Clear flag */
      hxspi->Instance->FCR = HAL_XSPI_FLAG_TC;
341900c8:	687b      	ldr	r3, [r7, #4]
341900ca:	681b      	ldr	r3, [r3, #0]
341900cc:	2202      	movs	r2, #2
341900ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      HAL_XSPI_DISABLE_IT(hxspi, HAL_XSPI_IT_TC | HAL_XSPI_IT_FT | HAL_XSPI_IT_TE);
341900d0:	687b      	ldr	r3, [r7, #4]
341900d2:	681b      	ldr	r3, [r3, #0]
341900d4:	681a      	ldr	r2, [r3, #0]
341900d6:	687b      	ldr	r3, [r7, #4]
341900d8:	681b      	ldr	r3, [r3, #0]
341900da:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
341900de:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
341900e0:	687b      	ldr	r3, [r7, #4]
341900e2:	2202      	movs	r2, #2
341900e4:	659a      	str	r2, [r3, #88]	@ 0x58

      if (currentstate == HAL_XSPI_STATE_BUSY_TX)
341900e6:	68bb      	ldr	r3, [r7, #8]
341900e8:	2b18      	cmp	r3, #24
341900ea:	d103      	bne.n	341900f4 <HAL_XSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
        hxspi->TxCpltCallback(hxspi);
#else
        HAL_XSPI_TxCpltCallback(hxspi);
341900ec:	6878      	ldr	r0, [r7, #4]
341900ee:	f000 f8df 	bl	341902b0 <HAL_XSPI_TxCpltCallback>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
341900f2:	e0a1      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_XSPI_STATE_BUSY_CMD)
341900f4:	68bb      	ldr	r3, [r7, #8]
341900f6:	2b08      	cmp	r3, #8
341900f8:	d103      	bne.n	34190102 <HAL_XSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
        hxspi->CmdCpltCallback(hxspi);
#else
        HAL_XSPI_CmdCpltCallback(hxspi);
341900fa:	6878      	ldr	r0, [r7, #4]
341900fc:	f000 f8c4 	bl	34190288 <HAL_XSPI_CmdCpltCallback>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
34190100:	e09a      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_XSPI_STATE_ABORT)
34190102:	68bb      	ldr	r3, [r7, #8]
34190104:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34190108:	f040 8096 	bne.w	34190238 <HAL_XSPI_IRQHandler+0x294>
      {
        if (hxspi->ErrorCode == HAL_XSPI_ERROR_NONE)
3419010c:	687b      	ldr	r3, [r7, #4]
3419010e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34190110:	2b00      	cmp	r3, #0
34190112:	d103      	bne.n	3419011c <HAL_XSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
          hxspi->AbortCpltCallback(hxspi);
#else
          HAL_XSPI_AbortCpltCallback(hxspi);
34190114:	6878      	ldr	r0, [r7, #4]
34190116:	f000 f8a3 	bl	34190260 <HAL_XSPI_AbortCpltCallback>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
3419011a:	e08d      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
          hxspi->ErrorCallback(hxspi);
#else
          HAL_XSPI_ErrorCallback(hxspi);
3419011c:	6878      	ldr	r0, [r7, #4]
3419011e:	f000 f895 	bl	3419024c <HAL_XSPI_ErrorCallback>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
34190122:	e089      	b.n	34190238 <HAL_XSPI_IRQHandler+0x294>
        /* Nothing to do */
      }
    }
  }
  /* XSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_XSPI_FLAG_SM) != 0U) && ((itsource & HAL_XSPI_IT_SM) != 0U))
34190124:	693b      	ldr	r3, [r7, #16]
34190126:	f003 0308 	and.w	r3, r3, #8
3419012a:	2b00      	cmp	r3, #0
3419012c:	d01e      	beq.n	3419016c <HAL_XSPI_IRQHandler+0x1c8>
3419012e:	68fb      	ldr	r3, [r7, #12]
34190130:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34190134:	2b00      	cmp	r3, #0
34190136:	d019      	beq.n	3419016c <HAL_XSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hxspi->Instance->FCR = HAL_XSPI_FLAG_SM;
34190138:	687b      	ldr	r3, [r7, #4]
3419013a:	681b      	ldr	r3, [r3, #0]
3419013c:	2208      	movs	r2, #8
3419013e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hxspi->Instance->CR & XSPI_CR_APMS) != 0U)
34190140:	687b      	ldr	r3, [r7, #4]
34190142:	681b      	ldr	r3, [r3, #0]
34190144:	681b      	ldr	r3, [r3, #0]
34190146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
3419014a:	2b00      	cmp	r3, #0
3419014c:	d00a      	beq.n	34190164 <HAL_XSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      HAL_XSPI_DISABLE_IT(hxspi, HAL_XSPI_IT_SM | HAL_XSPI_IT_TE);
3419014e:	687b      	ldr	r3, [r7, #4]
34190150:	681b      	ldr	r3, [r3, #0]
34190152:	681a      	ldr	r2, [r3, #0]
34190154:	687b      	ldr	r3, [r7, #4]
34190156:	681b      	ldr	r3, [r3, #0]
34190158:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
3419015c:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
3419015e:	687b      	ldr	r3, [r7, #4]
34190160:	2202      	movs	r2, #2
34190162:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Status match callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
    hxspi->StatusMatchCallback(hxspi);
#else
    HAL_XSPI_StatusMatchCallback(hxspi);
34190164:	6878      	ldr	r0, [r7, #4]
34190166:	f000 f8ad 	bl	341902c4 <HAL_XSPI_StatusMatchCallback>
3419016a:	e068      	b.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* XSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_XSPI_FLAG_TE) != 0U) && ((itsource & HAL_XSPI_IT_TE) != 0U))
3419016c:	693b      	ldr	r3, [r7, #16]
3419016e:	f003 0301 	and.w	r3, r3, #1
34190172:	2b00      	cmp	r3, #0
34190174:	d04e      	beq.n	34190214 <HAL_XSPI_IRQHandler+0x270>
34190176:	68fb      	ldr	r3, [r7, #12]
34190178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3419017c:	2b00      	cmp	r3, #0
3419017e:	d049      	beq.n	34190214 <HAL_XSPI_IRQHandler+0x270>
  {
    /* Clear flag */
    hxspi->Instance->FCR = HAL_XSPI_FLAG_TE;
34190180:	687b      	ldr	r3, [r7, #4]
34190182:	681b      	ldr	r3, [r3, #0]
34190184:	2201      	movs	r2, #1
34190186:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    HAL_XSPI_DISABLE_IT(hxspi, (HAL_XSPI_IT_TO | HAL_XSPI_IT_SM | HAL_XSPI_IT_FT | HAL_XSPI_IT_TC | HAL_XSPI_IT_TE));
34190188:	687b      	ldr	r3, [r7, #4]
3419018a:	681b      	ldr	r3, [r3, #0]
3419018c:	681a      	ldr	r2, [r3, #0]
3419018e:	687b      	ldr	r3, [r7, #4]
34190190:	681b      	ldr	r3, [r3, #0]
34190192:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
34190196:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_TRANSFER;
34190198:	687b      	ldr	r3, [r7, #4]
3419019a:	2202      	movs	r2, #2
3419019c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
3419019e:	687b      	ldr	r3, [r7, #4]
341901a0:	681b      	ldr	r3, [r3, #0]
341901a2:	681b      	ldr	r3, [r3, #0]
341901a4:	f003 0304 	and.w	r3, r3, #4
341901a8:	2b00      	cmp	r3, #0
341901aa:	d02c      	beq.n	34190206 <HAL_XSPI_IRQHandler+0x262>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
341901ac:	687b      	ldr	r3, [r7, #4]
341901ae:	681b      	ldr	r3, [r3, #0]
341901b0:	681a      	ldr	r2, [r3, #0]
341901b2:	687b      	ldr	r3, [r7, #4]
341901b4:	681b      	ldr	r3, [r3, #0]
341901b6:	f022 0204 	bic.w	r2, r2, #4
341901ba:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      hxspi->hdmatx->XferAbortCallback = XSPI_DMAAbortCplt;
341901bc:	687b      	ldr	r3, [r7, #4]
341901be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341901c0:	4a21      	ldr	r2, [pc, #132]	@ (34190248 <HAL_XSPI_IRQHandler+0x2a4>)
341901c2:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hxspi->hdmatx) != HAL_OK)
341901c4:	687b      	ldr	r3, [r7, #4]
341901c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341901c8:	4618      	mov	r0, r3
341901ca:	f7f3 faff 	bl	341837cc <HAL_DMA_Abort_IT>
341901ce:	4603      	mov	r3, r0
341901d0:	2b00      	cmp	r3, #0
341901d2:	d005      	beq.n	341901e0 <HAL_XSPI_IRQHandler+0x23c>
      {
        hxspi->State = HAL_XSPI_STATE_READY;
341901d4:	687b      	ldr	r3, [r7, #4]
341901d6:	2202      	movs	r2, #2
341901d8:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Error callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
        hxspi->ErrorCallback(hxspi);
#else
        HAL_XSPI_ErrorCallback(hxspi);
341901da:	6878      	ldr	r0, [r7, #4]
341901dc:	f000 f836 	bl	3419024c <HAL_XSPI_ErrorCallback>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
      }

      /* Disable the DMA receive on the DMA side */
      hxspi->hdmarx->XferAbortCallback = XSPI_DMAAbortCplt;
341901e0:	687b      	ldr	r3, [r7, #4]
341901e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341901e4:	4a18      	ldr	r2, [pc, #96]	@ (34190248 <HAL_XSPI_IRQHandler+0x2a4>)
341901e6:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hxspi->hdmarx) != HAL_OK)
341901e8:	687b      	ldr	r3, [r7, #4]
341901ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341901ec:	4618      	mov	r0, r3
341901ee:	f7f3 faed 	bl	341837cc <HAL_DMA_Abort_IT>
341901f2:	4603      	mov	r3, r0
341901f4:	2b00      	cmp	r3, #0
341901f6:	d021      	beq.n	3419023c <HAL_XSPI_IRQHandler+0x298>
      {
        hxspi->State = HAL_XSPI_STATE_READY;
341901f8:	687b      	ldr	r3, [r7, #4]
341901fa:	2202      	movs	r2, #2
341901fc:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Error callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
        hxspi->ErrorCallback(hxspi);
#else
        HAL_XSPI_ErrorCallback(hxspi);
341901fe:	6878      	ldr	r0, [r7, #4]
34190200:	f000 f824 	bl	3419024c <HAL_XSPI_ErrorCallback>
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
34190204:	e01a      	b.n	3419023c <HAL_XSPI_IRQHandler+0x298>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
      }
    }
    else
    {
      hxspi->State = HAL_XSPI_STATE_READY;
34190206:	687b      	ldr	r3, [r7, #4]
34190208:	2202      	movs	r2, #2
3419020a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Error callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
      hxspi->ErrorCallback(hxspi);
#else
      HAL_XSPI_ErrorCallback(hxspi);
3419020c:	6878      	ldr	r0, [r7, #4]
3419020e:	f000 f81d 	bl	3419024c <HAL_XSPI_ErrorCallback>
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
34190212:	e013      	b.n	3419023c <HAL_XSPI_IRQHandler+0x298>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* XSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_XSPI_FLAG_TO) != 0U) && ((itsource & HAL_XSPI_IT_TO) != 0U))
34190214:	693b      	ldr	r3, [r7, #16]
34190216:	f003 0310 	and.w	r3, r3, #16
3419021a:	2b00      	cmp	r3, #0
3419021c:	d00f      	beq.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
3419021e:	68fb      	ldr	r3, [r7, #12]
34190220:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34190224:	2b00      	cmp	r3, #0
34190226:	d00a      	beq.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
  {
    /* Clear flag */
    hxspi->Instance->FCR = HAL_XSPI_FLAG_TO;
34190228:	687b      	ldr	r3, [r7, #4]
3419022a:	681b      	ldr	r3, [r3, #0]
3419022c:	2210      	movs	r2, #16
3419022e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
    hxspi->TimeOutCallback(hxspi);
#else
    HAL_XSPI_TimeOutCallback(hxspi);
34190230:	6878      	ldr	r0, [r7, #4]
34190232:	f000 f851 	bl	341902d8 <HAL_XSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
34190236:	e002      	b.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
    if (currentstate == HAL_XSPI_STATE_BUSY_RX)
34190238:	bf00      	nop
3419023a:	e000      	b.n	3419023e <HAL_XSPI_IRQHandler+0x29a>
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
3419023c:	bf00      	nop
}
3419023e:	bf00      	nop
34190240:	3718      	adds	r7, #24
34190242:	46bd      	mov	sp, r7
34190244:	bd80      	pop	{r7, pc}
34190246:	bf00      	nop
34190248:	34190565 	.word	0x34190565

3419024c <HAL_XSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_ErrorCallback(XSPI_HandleTypeDef *hxspi)
{
3419024c:	b480      	push	{r7}
3419024e:	b083      	sub	sp, #12
34190250:	af00      	add	r7, sp, #0
34190252:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_ErrorCallback could be implemented in the user file
   */
}
34190254:	bf00      	nop
34190256:	370c      	adds	r7, #12
34190258:	46bd      	mov	sp, r7
3419025a:	f85d 7b04 	ldr.w	r7, [sp], #4
3419025e:	4770      	bx	lr

34190260 <HAL_XSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_AbortCpltCallback(XSPI_HandleTypeDef *hxspi)
{
34190260:	b480      	push	{r7}
34190262:	b083      	sub	sp, #12
34190264:	af00      	add	r7, sp, #0
34190266:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_XSPI_AbortCpltCallback could be implemented in the user file
   */
}
34190268:	bf00      	nop
3419026a:	370c      	adds	r7, #12
3419026c:	46bd      	mov	sp, r7
3419026e:	f85d 7b04 	ldr.w	r7, [sp], #4
34190272:	4770      	bx	lr

34190274 <HAL_XSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_FifoThresholdCallback(XSPI_HandleTypeDef *hxspi)
{
34190274:	b480      	push	{r7}
34190276:	b083      	sub	sp, #12
34190278:	af00      	add	r7, sp, #0
3419027a:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
3419027c:	bf00      	nop
3419027e:	370c      	adds	r7, #12
34190280:	46bd      	mov	sp, r7
34190282:	f85d 7b04 	ldr.w	r7, [sp], #4
34190286:	4770      	bx	lr

34190288 <HAL_XSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_CmdCpltCallback(XSPI_HandleTypeDef *hxspi)
{
34190288:	b480      	push	{r7}
3419028a:	b083      	sub	sp, #12
3419028c:	af00      	add	r7, sp, #0
3419028e:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_XSPI_CmdCpltCallback could be implemented in the user file
   */
}
34190290:	bf00      	nop
34190292:	370c      	adds	r7, #12
34190294:	46bd      	mov	sp, r7
34190296:	f85d 7b04 	ldr.w	r7, [sp], #4
3419029a:	4770      	bx	lr

3419029c <HAL_XSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_RxCpltCallback(XSPI_HandleTypeDef *hxspi)
{
3419029c:	b480      	push	{r7}
3419029e:	b083      	sub	sp, #12
341902a0:	af00      	add	r7, sp, #0
341902a2:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_XSPI_RxCpltCallback could be implemented in the user file
   */
}
341902a4:	bf00      	nop
341902a6:	370c      	adds	r7, #12
341902a8:	46bd      	mov	sp, r7
341902aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341902ae:	4770      	bx	lr

341902b0 <HAL_XSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_TxCpltCallback(XSPI_HandleTypeDef *hxspi)
{
341902b0:	b480      	push	{r7}
341902b2:	b083      	sub	sp, #12
341902b4:	af00      	add	r7, sp, #0
341902b6:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_XSPI_TxCpltCallback could be implemented in the user file
   */
}
341902b8:	bf00      	nop
341902ba:	370c      	adds	r7, #12
341902bc:	46bd      	mov	sp, r7
341902be:	f85d 7b04 	ldr.w	r7, [sp], #4
341902c2:	4770      	bx	lr

341902c4 <HAL_XSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_StatusMatchCallback(XSPI_HandleTypeDef *hxspi)
{
341902c4:	b480      	push	{r7}
341902c6:	b083      	sub	sp, #12
341902c8:	af00      	add	r7, sp, #0
341902ca:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_StatusMatchCallback could be implemented in the user file
   */
}
341902cc:	bf00      	nop
341902ce:	370c      	adds	r7, #12
341902d0:	46bd      	mov	sp, r7
341902d2:	f85d 7b04 	ldr.w	r7, [sp], #4
341902d6:	4770      	bx	lr

341902d8 <HAL_XSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_TimeOutCallback(XSPI_HandleTypeDef *hxspi)
{
341902d8:	b480      	push	{r7}
341902da:	b083      	sub	sp, #12
341902dc:	af00      	add	r7, sp, #0
341902de:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_TimeOutCallback could be implemented in the user file
   */
}
341902e0:	bf00      	nop
341902e2:	370c      	adds	r7, #12
341902e4:	46bd      	mov	sp, r7
341902e6:	f85d 7b04 	ldr.w	r7, [sp], #4
341902ea:	4770      	bx	lr

341902ec <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
341902ec:	b480      	push	{r7}
341902ee:	b083      	sub	sp, #12
341902f0:	af00      	add	r7, sp, #0
341902f2:	6078      	str	r0, [r7, #4]
341902f4:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
341902f6:	687b      	ldr	r3, [r7, #4]
341902f8:	683a      	ldr	r2, [r7, #0]
341902fa:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
341902fc:	2300      	movs	r3, #0
}
341902fe:	4618      	mov	r0, r3
34190300:	370c      	adds	r7, #12
34190302:	46bd      	mov	sp, r7
34190304:	f85d 7b04 	ldr.w	r7, [sp], #4
34190308:	4770      	bx	lr
	...

3419030c <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
3419030c:	b580      	push	{r7, lr}
3419030e:	b08e      	sub	sp, #56	@ 0x38
34190310:	af00      	add	r7, sp, #0
34190312:	60f8      	str	r0, [r7, #12]
34190314:	60b9      	str	r1, [r7, #8]
34190316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
34190318:	2300      	movs	r3, #0
3419031a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t index;
  uint8_t xspi_enabled = 0U;
3419031e:	2300      	movs	r3, #0
34190320:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
34190324:	f107 0310 	add.w	r3, r7, #16
34190328:	2224      	movs	r2, #36	@ 0x24
3419032a:	2100      	movs	r1, #0
3419032c:	4618      	mov	r0, r3
3419032e:	f001 f8db 	bl	341914e8 <memset>
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
34190332:	2300      	movs	r3, #0
34190334:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
34190338:	e014      	b.n	34190364 <HAL_XSPIM_Config+0x58>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
3419033a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3419033e:	3301      	adds	r3, #1
34190340:	b2d8      	uxtb	r0, r3
34190342:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
34190346:	f107 0110 	add.w	r1, r7, #16
3419034a:	4613      	mov	r3, r2
3419034c:	005b      	lsls	r3, r3, #1
3419034e:	4413      	add	r3, r2
34190350:	009b      	lsls	r3, r3, #2
34190352:	440b      	add	r3, r1
34190354:	4619      	mov	r1, r3
34190356:	f000 f977 	bl	34190648 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3419035a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3419035e:	3301      	adds	r3, #1
34190360:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
34190364:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
34190368:	2b02      	cmp	r3, #2
3419036a:	d9e6      	bls.n	3419033a <HAL_XSPIM_Config+0x2e>
  }

  /********** Disable all XSPI to configure XSPI IO Manager **********/
  if (__HAL_RCC_XSPI1_IS_CLK_ENABLED() != 0U)
3419036c:	2020      	movs	r0, #32
3419036e:	f7ff fcf1 	bl	3418fd54 <LL_AHB5_GRP1_IsEnabledClock>
34190372:	4603      	mov	r3, r0
34190374:	2b00      	cmp	r3, #0
34190376:	d011      	beq.n	3419039c <HAL_XSPIM_Config+0x90>
  {
    if ((XSPI1->CR & XSPI_CR_EN) != 0U)
34190378:	4b76      	ldr	r3, [pc, #472]	@ (34190554 <HAL_XSPIM_Config+0x248>)
3419037a:	681b      	ldr	r3, [r3, #0]
3419037c:	f003 0301 	and.w	r3, r3, #1
34190380:	2b00      	cmp	r3, #0
34190382:	d00b      	beq.n	3419039c <HAL_XSPIM_Config+0x90>
    {
      CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
34190384:	4b73      	ldr	r3, [pc, #460]	@ (34190554 <HAL_XSPIM_Config+0x248>)
34190386:	681b      	ldr	r3, [r3, #0]
34190388:	4a72      	ldr	r2, [pc, #456]	@ (34190554 <HAL_XSPIM_Config+0x248>)
3419038a:	f023 0301 	bic.w	r3, r3, #1
3419038e:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x1U;
34190390:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
34190394:	f043 0301 	orr.w	r3, r3, #1
34190398:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI2_IS_CLK_ENABLED() != 0U)
3419039c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
341903a0:	f7ff fcd8 	bl	3418fd54 <LL_AHB5_GRP1_IsEnabledClock>
341903a4:	4603      	mov	r3, r0
341903a6:	2b00      	cmp	r3, #0
341903a8:	d011      	beq.n	341903ce <HAL_XSPIM_Config+0xc2>
  {
    if ((XSPI2->CR & XSPI_CR_EN) != 0U)
341903aa:	4b6b      	ldr	r3, [pc, #428]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
341903ac:	681b      	ldr	r3, [r3, #0]
341903ae:	f003 0301 	and.w	r3, r3, #1
341903b2:	2b00      	cmp	r3, #0
341903b4:	d00b      	beq.n	341903ce <HAL_XSPIM_Config+0xc2>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
341903b6:	4b68      	ldr	r3, [pc, #416]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
341903b8:	681b      	ldr	r3, [r3, #0]
341903ba:	4a67      	ldr	r2, [pc, #412]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
341903bc:	f023 0301 	bic.w	r3, r3, #1
341903c0:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x2U;
341903c2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
341903c6:	f043 0302 	orr.w	r3, r3, #2
341903ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI3_IS_CLK_ENABLED() != 0U)
341903ce:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
341903d2:	f7ff fcbf 	bl	3418fd54 <LL_AHB5_GRP1_IsEnabledClock>
341903d6:	4603      	mov	r3, r0
341903d8:	2b00      	cmp	r3, #0
341903da:	d011      	beq.n	34190400 <HAL_XSPIM_Config+0xf4>
  {
    if ((XSPI3->CR & XSPI_CR_EN) != 0U)
341903dc:	4b5f      	ldr	r3, [pc, #380]	@ (3419055c <HAL_XSPIM_Config+0x250>)
341903de:	681b      	ldr	r3, [r3, #0]
341903e0:	f003 0301 	and.w	r3, r3, #1
341903e4:	2b00      	cmp	r3, #0
341903e6:	d00b      	beq.n	34190400 <HAL_XSPIM_Config+0xf4>
    {
      CLEAR_BIT(XSPI3->CR, XSPI_CR_EN);
341903e8:	4b5c      	ldr	r3, [pc, #368]	@ (3419055c <HAL_XSPIM_Config+0x250>)
341903ea:	681b      	ldr	r3, [r3, #0]
341903ec:	4a5b      	ldr	r2, [pc, #364]	@ (3419055c <HAL_XSPIM_Config+0x250>)
341903ee:	f023 0301 	bic.w	r3, r3, #1
341903f2:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x4U;
341903f4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
341903f8:	f043 0304 	orr.w	r3, r3, #4
341903fc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
34190400:	4b57      	ldr	r3, [pc, #348]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190402:	2200      	movs	r2, #0
34190404:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
34190406:	4b56      	ldr	r3, [pc, #344]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190408:	681b      	ldr	r3, [r3, #0]
3419040a:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3419040e:	68bb      	ldr	r3, [r7, #8]
34190410:	689b      	ldr	r3, [r3, #8]
34190412:	3b01      	subs	r3, #1
34190414:	041b      	lsls	r3, r3, #16
34190416:	4952      	ldr	r1, [pc, #328]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190418:	4313      	orrs	r3, r2
3419041a:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
3419041c:	68fb      	ldr	r3, [r7, #12]
3419041e:	681b      	ldr	r3, [r3, #0]
34190420:	4a4c      	ldr	r2, [pc, #304]	@ (34190554 <HAL_XSPIM_Config+0x248>)
34190422:	4293      	cmp	r3, r2
34190424:	d110      	bne.n	34190448 <HAL_XSPIM_Config+0x13c>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
34190426:	68bb      	ldr	r3, [r7, #8]
34190428:	685b      	ldr	r3, [r3, #4]
3419042a:	617b      	str	r3, [r7, #20]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3419042c:	68bb      	ldr	r3, [r7, #8]
3419042e:	681b      	ldr	r3, [r3, #0]
34190430:	2b00      	cmp	r3, #0
34190432:	d03e      	beq.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
34190434:	4b4a      	ldr	r3, [pc, #296]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190436:	681b      	ldr	r3, [r3, #0]
34190438:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3419043c:	68bb      	ldr	r3, [r7, #8]
3419043e:	681b      	ldr	r3, [r3, #0]
34190440:	4947      	ldr	r1, [pc, #284]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190442:	4313      	orrs	r3, r2
34190444:	600b      	str	r3, [r1, #0]
34190446:	e034      	b.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
34190448:	68fb      	ldr	r3, [r7, #12]
3419044a:	681b      	ldr	r3, [r3, #0]
3419044c:	4a42      	ldr	r2, [pc, #264]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
3419044e:	4293      	cmp	r3, r2
34190450:	d110      	bne.n	34190474 <HAL_XSPIM_Config+0x168>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
34190452:	68bb      	ldr	r3, [r7, #8]
34190454:	685b      	ldr	r3, [r3, #4]
34190456:	623b      	str	r3, [r7, #32]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
34190458:	68bb      	ldr	r3, [r7, #8]
3419045a:	681b      	ldr	r3, [r3, #0]
3419045c:	2b00      	cmp	r3, #0
3419045e:	d028      	beq.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
34190460:	4b3f      	ldr	r3, [pc, #252]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190462:	681b      	ldr	r3, [r3, #0]
34190464:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
34190468:	68bb      	ldr	r3, [r7, #8]
3419046a:	681b      	ldr	r3, [r3, #0]
3419046c:	493c      	ldr	r1, [pc, #240]	@ (34190560 <HAL_XSPIM_Config+0x254>)
3419046e:	4313      	orrs	r3, r2
34190470:	600b      	str	r3, [r1, #0]
34190472:	e01e      	b.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI3)
34190474:	68fb      	ldr	r3, [r7, #12]
34190476:	681b      	ldr	r3, [r3, #0]
34190478:	4a38      	ldr	r2, [pc, #224]	@ (3419055c <HAL_XSPIM_Config+0x250>)
3419047a:	4293      	cmp	r3, r2
3419047c:	d111      	bne.n	341904a2 <HAL_XSPIM_Config+0x196>
  {
    if (pCfg->IOPort == HAL_XSPIM_IOPORT_1)
3419047e:	68bb      	ldr	r3, [r7, #8]
34190480:	685b      	ldr	r3, [r3, #4]
34190482:	2b00      	cmp	r3, #0
34190484:	d104      	bne.n	34190490 <HAL_XSPIM_Config+0x184>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_2 ;
34190486:	2301      	movs	r3, #1
34190488:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_2 ;
3419048a:	2301      	movs	r3, #1
3419048c:	623b      	str	r3, [r7, #32]
3419048e:	e010      	b.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    }
    else if (pCfg->IOPort == HAL_XSPIM_IOPORT_2)
34190490:	68bb      	ldr	r3, [r7, #8]
34190492:	685b      	ldr	r3, [r3, #4]
34190494:	2b01      	cmp	r3, #1
34190496:	d10c      	bne.n	341904b2 <HAL_XSPIM_Config+0x1a6>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_1 ;
34190498:	2300      	movs	r3, #0
3419049a:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_1 ;
3419049c:	2300      	movs	r3, #0
3419049e:	623b      	str	r3, [r7, #32]
341904a0:	e007      	b.n	341904b2 <HAL_XSPIM_Config+0x1a6>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
341904a2:	68fb      	ldr	r3, [r7, #12]
341904a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
341904a6:	f043 0208 	orr.w	r2, r3, #8
341904aa:	68fb      	ldr	r3, [r7, #12]
341904ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
341904ae:	2301      	movs	r3, #1
341904b0:	e04c      	b.n	3419054c <HAL_XSPIM_Config+0x240>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
341904b2:	2300      	movs	r3, #0
341904b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
341904b8:	e02a      	b.n	34190510 <HAL_XSPIM_Config+0x204>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
341904ba:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
341904be:	4613      	mov	r3, r2
341904c0:	005b      	lsls	r3, r3, #1
341904c2:	4413      	add	r3, r2
341904c4:	009b      	lsls	r3, r3, #2
341904c6:	3338      	adds	r3, #56	@ 0x38
341904c8:	443b      	add	r3, r7
341904ca:	3b24      	subs	r3, #36	@ 0x24
341904cc:	6819      	ldr	r1, [r3, #0]
341904ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
341904d2:	1c5a      	adds	r2, r3, #1
341904d4:	4613      	mov	r3, r2
341904d6:	005b      	lsls	r3, r3, #1
341904d8:	4413      	add	r3, r2
341904da:	009b      	lsls	r3, r3, #2
341904dc:	3338      	adds	r3, #56	@ 0x38
341904de:	443b      	add	r3, r7
341904e0:	3b24      	subs	r3, #36	@ 0x24
341904e2:	681b      	ldr	r3, [r3, #0]
341904e4:	4299      	cmp	r1, r3
341904e6:	d105      	bne.n	341904f4 <HAL_XSPIM_Config+0x1e8>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
341904e8:	4b1d      	ldr	r3, [pc, #116]	@ (34190560 <HAL_XSPIM_Config+0x254>)
341904ea:	681b      	ldr	r3, [r3, #0]
341904ec:	4a1c      	ldr	r2, [pc, #112]	@ (34190560 <HAL_XSPIM_Config+0x254>)
341904ee:	f043 0301 	orr.w	r3, r3, #1
341904f2:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
341904f4:	697b      	ldr	r3, [r7, #20]
341904f6:	2b01      	cmp	r3, #1
341904f8:	d105      	bne.n	34190506 <HAL_XSPIM_Config+0x1fa>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
341904fa:	4b19      	ldr	r3, [pc, #100]	@ (34190560 <HAL_XSPIM_Config+0x254>)
341904fc:	681b      	ldr	r3, [r3, #0]
341904fe:	4a18      	ldr	r2, [pc, #96]	@ (34190560 <HAL_XSPIM_Config+0x254>)
34190500:	f043 0302 	orr.w	r3, r3, #2
34190504:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
34190506:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3419050a:	3301      	adds	r3, #1
3419050c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
34190510:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
34190514:	2b00      	cmp	r3, #0
34190516:	d0d0      	beq.n	341904ba <HAL_XSPIM_Config+0x1ae>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
34190518:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3419051c:	f003 0301 	and.w	r3, r3, #1
34190520:	2b00      	cmp	r3, #0
34190522:	d005      	beq.n	34190530 <HAL_XSPIM_Config+0x224>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
34190524:	4b0b      	ldr	r3, [pc, #44]	@ (34190554 <HAL_XSPIM_Config+0x248>)
34190526:	681b      	ldr	r3, [r3, #0]
34190528:	4a0a      	ldr	r2, [pc, #40]	@ (34190554 <HAL_XSPIM_Config+0x248>)
3419052a:	f043 0301 	orr.w	r3, r3, #1
3419052e:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
34190530:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
34190534:	f003 0302 	and.w	r3, r3, #2
34190538:	2b00      	cmp	r3, #0
3419053a:	d005      	beq.n	34190548 <HAL_XSPIM_Config+0x23c>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
3419053c:	4b06      	ldr	r3, [pc, #24]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
3419053e:	681b      	ldr	r3, [r3, #0]
34190540:	4a05      	ldr	r2, [pc, #20]	@ (34190558 <HAL_XSPIM_Config+0x24c>)
34190542:	f043 0301 	orr.w	r3, r3, #1
34190546:	6013      	str	r3, [r2, #0]
  }

  return status;
34190548:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
}
3419054c:	4618      	mov	r0, r3
3419054e:	3738      	adds	r7, #56	@ 0x38
34190550:	46bd      	mov	sp, r7
34190552:	bd80      	pop	{r7, pc}
34190554:	58025000 	.word	0x58025000
34190558:	5802a000 	.word	0x5802a000
3419055c:	5802d000 	.word	0x5802d000
34190560:	5802b400 	.word	0x5802b400

34190564 <XSPI_DMAAbortCplt>:
  * @brief  DMA XSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void XSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
34190564:	b580      	push	{r7, lr}
34190566:	b084      	sub	sp, #16
34190568:	af00      	add	r7, sp, #0
3419056a:	6078      	str	r0, [r7, #4]
  XSPI_HandleTypeDef *hxspi = (XSPI_HandleTypeDef *)(hdma->Parent);
3419056c:	687b      	ldr	r3, [r7, #4]
3419056e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34190570:	60fb      	str	r3, [r7, #12]
  hxspi->XferCount = 0;
34190572:	68fb      	ldr	r3, [r7, #12]
34190574:	2200      	movs	r2, #0
34190576:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_ABORT)
34190578:	68fb      	ldr	r3, [r7, #12]
3419057a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3419057c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34190580:	d122      	bne.n	341905c8 <XSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by XSPI abort */
    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
34190582:	68fb      	ldr	r3, [r7, #12]
34190584:	681b      	ldr	r3, [r3, #0]
34190586:	6a1b      	ldr	r3, [r3, #32]
34190588:	f003 0320 	and.w	r3, r3, #32
3419058c:	2b00      	cmp	r3, #0
3419058e:	d014      	beq.n	341905ba <XSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
34190590:	68fb      	ldr	r3, [r7, #12]
34190592:	681b      	ldr	r3, [r3, #0]
34190594:	2202      	movs	r2, #2
34190596:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TC);
34190598:	68fb      	ldr	r3, [r7, #12]
3419059a:	681b      	ldr	r3, [r3, #0]
3419059c:	681a      	ldr	r2, [r3, #0]
3419059e:	68fb      	ldr	r3, [r7, #12]
341905a0:	681b      	ldr	r3, [r3, #0]
341905a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
341905a6:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
341905a8:	68fb      	ldr	r3, [r7, #12]
341905aa:	681b      	ldr	r3, [r3, #0]
341905ac:	681a      	ldr	r2, [r3, #0]
341905ae:	68fb      	ldr	r3, [r7, #12]
341905b0:	681b      	ldr	r3, [r3, #0]
341905b2:	f042 0202 	orr.w	r2, r2, #2
341905b6:	601a      	str	r2, [r3, #0]
    hxspi->ErrorCallback(hxspi);
#else
    HAL_XSPI_ErrorCallback(hxspi);
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  }
}
341905b8:	e00c      	b.n	341905d4 <XSPI_DMAAbortCplt+0x70>
      hxspi->State = HAL_XSPI_STATE_READY;
341905ba:	68fb      	ldr	r3, [r7, #12]
341905bc:	2202      	movs	r2, #2
341905be:	659a      	str	r2, [r3, #88]	@ 0x58
      HAL_XSPI_AbortCpltCallback(hxspi);
341905c0:	68f8      	ldr	r0, [r7, #12]
341905c2:	f7ff fe4d 	bl	34190260 <HAL_XSPI_AbortCpltCallback>
}
341905c6:	e005      	b.n	341905d4 <XSPI_DMAAbortCplt+0x70>
    hxspi->State = HAL_XSPI_STATE_READY;
341905c8:	68fb      	ldr	r3, [r7, #12]
341905ca:	2202      	movs	r2, #2
341905cc:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_XSPI_ErrorCallback(hxspi);
341905ce:	68f8      	ldr	r0, [r7, #12]
341905d0:	f7ff fe3c 	bl	3419024c <HAL_XSPI_ErrorCallback>
}
341905d4:	bf00      	nop
341905d6:	3710      	adds	r7, #16
341905d8:	46bd      	mov	sp, r7
341905da:	bd80      	pop	{r7, pc}

341905dc <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
341905dc:	b580      	push	{r7, lr}
341905de:	b084      	sub	sp, #16
341905e0:	af00      	add	r7, sp, #0
341905e2:	60f8      	str	r0, [r7, #12]
341905e4:	60b9      	str	r1, [r7, #8]
341905e6:	603b      	str	r3, [r7, #0]
341905e8:	4613      	mov	r3, r2
341905ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
341905ec:	e019      	b.n	34190622 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
341905ee:	69bb      	ldr	r3, [r7, #24]
341905f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
341905f4:	d015      	beq.n	34190622 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
341905f6:	f7f2 f885 	bl	34182704 <HAL_GetTick>
341905fa:	4602      	mov	r2, r0
341905fc:	683b      	ldr	r3, [r7, #0]
341905fe:	1ad3      	subs	r3, r2, r3
34190600:	69ba      	ldr	r2, [r7, #24]
34190602:	429a      	cmp	r2, r3
34190604:	d302      	bcc.n	3419060c <XSPI_WaitFlagStateUntilTimeout+0x30>
34190606:	69bb      	ldr	r3, [r7, #24]
34190608:	2b00      	cmp	r3, #0
3419060a:	d10a      	bne.n	34190622 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
3419060c:	68fb      	ldr	r3, [r7, #12]
3419060e:	2202      	movs	r2, #2
34190610:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
34190612:	68fb      	ldr	r3, [r7, #12]
34190614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34190616:	f043 0201 	orr.w	r2, r3, #1
3419061a:	68fb      	ldr	r3, [r7, #12]
3419061c:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
3419061e:	2303      	movs	r3, #3
34190620:	e00e      	b.n	34190640 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
34190622:	68fb      	ldr	r3, [r7, #12]
34190624:	681b      	ldr	r3, [r3, #0]
34190626:	6a1a      	ldr	r2, [r3, #32]
34190628:	68bb      	ldr	r3, [r7, #8]
3419062a:	4013      	ands	r3, r2
3419062c:	2b00      	cmp	r3, #0
3419062e:	bf14      	ite	ne
34190630:	2301      	movne	r3, #1
34190632:	2300      	moveq	r3, #0
34190634:	b2db      	uxtb	r3, r3
34190636:	461a      	mov	r2, r3
34190638:	79fb      	ldrb	r3, [r7, #7]
3419063a:	429a      	cmp	r2, r3
3419063c:	d1d7      	bne.n	341905ee <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
3419063e:	2300      	movs	r3, #0
}
34190640:	4618      	mov	r0, r3
34190642:	3710      	adds	r7, #16
34190644:	46bd      	mov	sp, r7
34190646:	bd80      	pop	{r7, pc}

34190648 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
34190648:	b480      	push	{r7}
3419064a:	b085      	sub	sp, #20
3419064c:	af00      	add	r7, sp, #0
3419064e:	4603      	mov	r3, r0
34190650:	6039      	str	r1, [r7, #0]
34190652:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
34190654:	79fb      	ldrb	r3, [r7, #7]
34190656:	2b01      	cmp	r3, #1
34190658:	d124      	bne.n	341906a4 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
3419065a:	4b2c      	ldr	r3, [pc, #176]	@ (3419070c <XSPIM_GetConfig+0xc4>)
3419065c:	681b      	ldr	r3, [r3, #0]
3419065e:	f003 0302 	and.w	r3, r3, #2
34190662:	2b00      	cmp	r3, #0
34190664:	d103      	bne.n	3419066e <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
34190666:	683b      	ldr	r3, [r7, #0]
34190668:	2200      	movs	r2, #0
3419066a:	605a      	str	r2, [r3, #4]
3419066c:	e002      	b.n	34190674 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3419066e:	683b      	ldr	r3, [r7, #0]
34190670:	2201      	movs	r2, #1
34190672:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
34190674:	4b25      	ldr	r3, [pc, #148]	@ (3419070c <XSPIM_GetConfig+0xc4>)
34190676:	681b      	ldr	r3, [r3, #0]
34190678:	f003 0310 	and.w	r3, r3, #16
3419067c:	2b10      	cmp	r3, #16
3419067e:	d003      	beq.n	34190688 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
34190680:	683b      	ldr	r3, [r7, #0]
34190682:	2200      	movs	r2, #0
34190684:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
34190686:	e03a      	b.n	341906fe <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
34190688:	4b20      	ldr	r3, [pc, #128]	@ (3419070c <XSPIM_GetConfig+0xc4>)
3419068a:	681b      	ldr	r3, [r3, #0]
3419068c:	f003 0320 	and.w	r3, r3, #32
34190690:	2b20      	cmp	r3, #32
34190692:	d103      	bne.n	3419069c <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
34190694:	683b      	ldr	r3, [r7, #0]
34190696:	2270      	movs	r2, #112	@ 0x70
34190698:	601a      	str	r2, [r3, #0]
}
3419069a:	e030      	b.n	341906fe <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3419069c:	683b      	ldr	r3, [r7, #0]
3419069e:	2210      	movs	r2, #16
341906a0:	601a      	str	r2, [r3, #0]
}
341906a2:	e02c      	b.n	341906fe <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
341906a4:	4b19      	ldr	r3, [pc, #100]	@ (3419070c <XSPIM_GetConfig+0xc4>)
341906a6:	681b      	ldr	r3, [r3, #0]
341906a8:	f003 0301 	and.w	r3, r3, #1
341906ac:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
341906ae:	4b17      	ldr	r3, [pc, #92]	@ (3419070c <XSPIM_GetConfig+0xc4>)
341906b0:	681b      	ldr	r3, [r3, #0]
341906b2:	085b      	lsrs	r3, r3, #1
341906b4:	f003 0301 	and.w	r3, r3, #1
341906b8:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
341906ba:	68fa      	ldr	r2, [r7, #12]
341906bc:	68bb      	ldr	r3, [r7, #8]
341906be:	429a      	cmp	r2, r3
341906c0:	d003      	beq.n	341906ca <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
341906c2:	683b      	ldr	r3, [r7, #0]
341906c4:	2200      	movs	r2, #0
341906c6:	605a      	str	r2, [r3, #4]
341906c8:	e002      	b.n	341906d0 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
341906ca:	683b      	ldr	r3, [r7, #0]
341906cc:	2201      	movs	r2, #1
341906ce:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
341906d0:	4b0e      	ldr	r3, [pc, #56]	@ (3419070c <XSPIM_GetConfig+0xc4>)
341906d2:	681b      	ldr	r3, [r3, #0]
341906d4:	f003 0310 	and.w	r3, r3, #16
341906d8:	2b10      	cmp	r3, #16
341906da:	d003      	beq.n	341906e4 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
341906dc:	683b      	ldr	r3, [r7, #0]
341906de:	2200      	movs	r2, #0
341906e0:	601a      	str	r2, [r3, #0]
}
341906e2:	e00c      	b.n	341906fe <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
341906e4:	4b09      	ldr	r3, [pc, #36]	@ (3419070c <XSPIM_GetConfig+0xc4>)
341906e6:	681b      	ldr	r3, [r3, #0]
341906e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341906ec:	2b40      	cmp	r3, #64	@ 0x40
341906ee:	d103      	bne.n	341906f8 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
341906f0:	683b      	ldr	r3, [r7, #0]
341906f2:	2270      	movs	r2, #112	@ 0x70
341906f4:	601a      	str	r2, [r3, #0]
}
341906f6:	e002      	b.n	341906fe <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
341906f8:	683b      	ldr	r3, [r7, #0]
341906fa:	2210      	movs	r2, #16
341906fc:	601a      	str	r2, [r3, #0]
}
341906fe:	bf00      	nop
34190700:	3714      	adds	r7, #20
34190702:	46bd      	mov	sp, r7
34190704:	f85d 7b04 	ldr.w	r7, [sp], #4
34190708:	4770      	bx	lr
3419070a:	bf00      	nop
3419070c:	5802b400 	.word	0x5802b400

34190710 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
34190710:	b084      	sub	sp, #16
34190712:	b480      	push	{r7}
34190714:	b085      	sub	sp, #20
34190716:	af00      	add	r7, sp, #0
34190718:	6078      	str	r0, [r7, #4]
3419071a:	f107 001c 	add.w	r0, r7, #28
3419071e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
34190722:	2300      	movs	r3, #0
34190724:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
34190726:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
34190728:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
3419072a:	431a      	orrs	r2, r3
             Init.BusWide             | \
3419072c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
3419072e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
34190730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
34190732:	431a      	orrs	r2, r3
             Init.ClockDiv
34190734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
34190736:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
34190738:	68fa      	ldr	r2, [r7, #12]
3419073a:	4313      	orrs	r3, r2
3419073c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
3419073e:	687b      	ldr	r3, [r7, #4]
34190740:	685a      	ldr	r2, [r3, #4]
34190742:	4b07      	ldr	r3, [pc, #28]	@ (34190760 <SDMMC_Init+0x50>)
34190744:	4013      	ands	r3, r2
34190746:	68fa      	ldr	r2, [r7, #12]
34190748:	431a      	orrs	r2, r3
3419074a:	687b      	ldr	r3, [r7, #4]
3419074c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
3419074e:	2300      	movs	r3, #0
}
34190750:	4618      	mov	r0, r3
34190752:	3714      	adds	r7, #20
34190754:	46bd      	mov	sp, r7
34190756:	f85d 7b04 	ldr.w	r7, [sp], #4
3419075a:	b004      	add	sp, #16
3419075c:	4770      	bx	lr
3419075e:	bf00      	nop
34190760:	ffc02c00 	.word	0xffc02c00

34190764 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
34190764:	b480      	push	{r7}
34190766:	b083      	sub	sp, #12
34190768:	af00      	add	r7, sp, #0
3419076a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
3419076c:	687b      	ldr	r3, [r7, #4]
3419076e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
34190772:	4618      	mov	r0, r3
34190774:	370c      	adds	r7, #12
34190776:	46bd      	mov	sp, r7
34190778:	f85d 7b04 	ldr.w	r7, [sp], #4
3419077c:	4770      	bx	lr

3419077e <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
3419077e:	b480      	push	{r7}
34190780:	b083      	sub	sp, #12
34190782:	af00      	add	r7, sp, #0
34190784:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
34190786:	687b      	ldr	r3, [r7, #4]
34190788:	681b      	ldr	r3, [r3, #0]
3419078a:	f043 0203 	orr.w	r2, r3, #3
3419078e:	687b      	ldr	r3, [r7, #4]
34190790:	601a      	str	r2, [r3, #0]

  return HAL_OK;
34190792:	2300      	movs	r3, #0
}
34190794:	4618      	mov	r0, r3
34190796:	370c      	adds	r7, #12
34190798:	46bd      	mov	sp, r7
3419079a:	f85d 7b04 	ldr.w	r7, [sp], #4
3419079e:	4770      	bx	lr

341907a0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
341907a0:	b480      	push	{r7}
341907a2:	b083      	sub	sp, #12
341907a4:	af00      	add	r7, sp, #0
341907a6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
341907a8:	687b      	ldr	r3, [r7, #4]
341907aa:	681b      	ldr	r3, [r3, #0]
341907ac:	f003 0303 	and.w	r3, r3, #3
}
341907b0:	4618      	mov	r0, r3
341907b2:	370c      	adds	r7, #12
341907b4:	46bd      	mov	sp, r7
341907b6:	f85d 7b04 	ldr.w	r7, [sp], #4
341907ba:	4770      	bx	lr

341907bc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
341907bc:	b480      	push	{r7}
341907be:	b085      	sub	sp, #20
341907c0:	af00      	add	r7, sp, #0
341907c2:	6078      	str	r0, [r7, #4]
341907c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
341907c6:	2300      	movs	r3, #0
341907c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
341907ca:	683b      	ldr	r3, [r7, #0]
341907cc:	681a      	ldr	r2, [r3, #0]
341907ce:	687b      	ldr	r3, [r7, #4]
341907d0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
341907d2:	683b      	ldr	r3, [r7, #0]
341907d4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
341907d6:	683b      	ldr	r3, [r7, #0]
341907d8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
341907da:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
341907dc:	683b      	ldr	r3, [r7, #0]
341907de:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
341907e0:	431a      	orrs	r2, r3
                       Command->CPSM);
341907e2:	683b      	ldr	r3, [r7, #0]
341907e4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
341907e6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
341907e8:	68fa      	ldr	r2, [r7, #12]
341907ea:	4313      	orrs	r3, r2
341907ec:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
341907ee:	687b      	ldr	r3, [r7, #4]
341907f0:	68da      	ldr	r2, [r3, #12]
341907f2:	4b06      	ldr	r3, [pc, #24]	@ (3419080c <SDMMC_SendCommand+0x50>)
341907f4:	4013      	ands	r3, r2
341907f6:	68fa      	ldr	r2, [r7, #12]
341907f8:	431a      	orrs	r2, r3
341907fa:	687b      	ldr	r3, [r7, #4]
341907fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
341907fe:	2300      	movs	r3, #0
}
34190800:	4618      	mov	r0, r3
34190802:	3714      	adds	r7, #20
34190804:	46bd      	mov	sp, r7
34190806:	f85d 7b04 	ldr.w	r7, [sp], #4
3419080a:	4770      	bx	lr
3419080c:	fffee0c0 	.word	0xfffee0c0

34190810 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
34190810:	b480      	push	{r7}
34190812:	b083      	sub	sp, #12
34190814:	af00      	add	r7, sp, #0
34190816:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
34190818:	687b      	ldr	r3, [r7, #4]
3419081a:	691b      	ldr	r3, [r3, #16]
3419081c:	b2db      	uxtb	r3, r3
}
3419081e:	4618      	mov	r0, r3
34190820:	370c      	adds	r7, #12
34190822:	46bd      	mov	sp, r7
34190824:	f85d 7b04 	ldr.w	r7, [sp], #4
34190828:	4770      	bx	lr

3419082a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
3419082a:	b480      	push	{r7}
3419082c:	b085      	sub	sp, #20
3419082e:	af00      	add	r7, sp, #0
34190830:	6078      	str	r0, [r7, #4]
34190832:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
34190834:	687b      	ldr	r3, [r7, #4]
34190836:	3314      	adds	r3, #20
34190838:	461a      	mov	r2, r3
3419083a:	683b      	ldr	r3, [r7, #0]
3419083c:	4413      	add	r3, r2
3419083e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
34190840:	68fb      	ldr	r3, [r7, #12]
34190842:	681b      	ldr	r3, [r3, #0]
}
34190844:	4618      	mov	r0, r3
34190846:	3714      	adds	r7, #20
34190848:	46bd      	mov	sp, r7
3419084a:	f85d 7b04 	ldr.w	r7, [sp], #4
3419084e:	4770      	bx	lr

34190850 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
34190850:	b480      	push	{r7}
34190852:	b085      	sub	sp, #20
34190854:	af00      	add	r7, sp, #0
34190856:	6078      	str	r0, [r7, #4]
34190858:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
3419085a:	2300      	movs	r3, #0
3419085c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
3419085e:	683b      	ldr	r3, [r7, #0]
34190860:	681a      	ldr	r2, [r3, #0]
34190862:	687b      	ldr	r3, [r7, #4]
34190864:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
34190866:	683b      	ldr	r3, [r7, #0]
34190868:	685a      	ldr	r2, [r3, #4]
3419086a:	687b      	ldr	r3, [r7, #4]
3419086c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
3419086e:	683b      	ldr	r3, [r7, #0]
34190870:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
34190872:	683b      	ldr	r3, [r7, #0]
34190874:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
34190876:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
34190878:	683b      	ldr	r3, [r7, #0]
3419087a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
3419087c:	431a      	orrs	r2, r3
                       Data->DPSM);
3419087e:	683b      	ldr	r3, [r7, #0]
34190880:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
34190882:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
34190884:	68fa      	ldr	r2, [r7, #12]
34190886:	4313      	orrs	r3, r2
34190888:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
3419088a:	687b      	ldr	r3, [r7, #4]
3419088c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3419088e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
34190892:	68fb      	ldr	r3, [r7, #12]
34190894:	431a      	orrs	r2, r3
34190896:	687b      	ldr	r3, [r7, #4]
34190898:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
3419089a:	2300      	movs	r3, #0

}
3419089c:	4618      	mov	r0, r3
3419089e:	3714      	adds	r7, #20
341908a0:	46bd      	mov	sp, r7
341908a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341908a6:	4770      	bx	lr

341908a8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
341908a8:	b580      	push	{r7, lr}
341908aa:	b088      	sub	sp, #32
341908ac:	af00      	add	r7, sp, #0
341908ae:	6078      	str	r0, [r7, #4]
341908b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
341908b2:	683b      	ldr	r3, [r7, #0]
341908b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
341908b6:	2310      	movs	r3, #16
341908b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
341908ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
341908be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
341908c0:	2300      	movs	r3, #0
341908c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
341908c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
341908c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
341908ca:	f107 0308 	add.w	r3, r7, #8
341908ce:	4619      	mov	r1, r3
341908d0:	6878      	ldr	r0, [r7, #4]
341908d2:	f7ff ff73 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
341908d6:	f241 3288 	movw	r2, #5000	@ 0x1388
341908da:	2110      	movs	r1, #16
341908dc:	6878      	ldr	r0, [r7, #4]
341908de:	f000 f995 	bl	34190c0c <SDMMC_GetCmdResp1>
341908e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
341908e4:	69fb      	ldr	r3, [r7, #28]
}
341908e6:	4618      	mov	r0, r3
341908e8:	3720      	adds	r7, #32
341908ea:	46bd      	mov	sp, r7
341908ec:	bd80      	pop	{r7, pc}

341908ee <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
341908ee:	b580      	push	{r7, lr}
341908f0:	b088      	sub	sp, #32
341908f2:	af00      	add	r7, sp, #0
341908f4:	6078      	str	r0, [r7, #4]
341908f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
341908f8:	683b      	ldr	r3, [r7, #0]
341908fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
341908fc:	2307      	movs	r3, #7
341908fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190900:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190904:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190906:	2300      	movs	r3, #0
34190908:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
3419090a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
3419090e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190910:	f107 0308 	add.w	r3, r7, #8
34190914:	4619      	mov	r1, r3
34190916:	6878      	ldr	r0, [r7, #4]
34190918:	f7ff ff50 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
3419091c:	f241 3288 	movw	r2, #5000	@ 0x1388
34190920:	2107      	movs	r1, #7
34190922:	6878      	ldr	r0, [r7, #4]
34190924:	f000 f972 	bl	34190c0c <SDMMC_GetCmdResp1>
34190928:	61f8      	str	r0, [r7, #28]

  return errorstate;
3419092a:	69fb      	ldr	r3, [r7, #28]
}
3419092c:	4618      	mov	r0, r3
3419092e:	3720      	adds	r7, #32
34190930:	46bd      	mov	sp, r7
34190932:	bd80      	pop	{r7, pc}

34190934 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
34190934:	b580      	push	{r7, lr}
34190936:	b088      	sub	sp, #32
34190938:	af00      	add	r7, sp, #0
3419093a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
3419093c:	2300      	movs	r3, #0
3419093e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
34190940:	2300      	movs	r3, #0
34190942:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
34190944:	2300      	movs	r3, #0
34190946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190948:	2300      	movs	r3, #0
3419094a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
3419094c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190950:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190952:	f107 0308 	add.w	r3, r7, #8
34190956:	4619      	mov	r1, r3
34190958:	6878      	ldr	r0, [r7, #4]
3419095a:	f7ff ff2f 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
3419095e:	6878      	ldr	r0, [r7, #4]
34190960:	f000 fb96 	bl	34191090 <SDMMC_GetCmdError>
34190964:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190966:	69fb      	ldr	r3, [r7, #28]
}
34190968:	4618      	mov	r0, r3
3419096a:	3720      	adds	r7, #32
3419096c:	46bd      	mov	sp, r7
3419096e:	bd80      	pop	{r7, pc}

34190970 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
34190970:	b580      	push	{r7, lr}
34190972:	b088      	sub	sp, #32
34190974:	af00      	add	r7, sp, #0
34190976:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
34190978:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
3419097c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
3419097e:	2308      	movs	r3, #8
34190980:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190982:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190986:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190988:	2300      	movs	r3, #0
3419098a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
3419098c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190990:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190992:	f107 0308 	add.w	r3, r7, #8
34190996:	4619      	mov	r1, r3
34190998:	6878      	ldr	r0, [r7, #4]
3419099a:	f7ff ff0f 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
3419099e:	6878      	ldr	r0, [r7, #4]
341909a0:	f000 fb28 	bl	34190ff4 <SDMMC_GetCmdResp7>
341909a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
341909a6:	69fb      	ldr	r3, [r7, #28]
}
341909a8:	4618      	mov	r0, r3
341909aa:	3720      	adds	r7, #32
341909ac:	46bd      	mov	sp, r7
341909ae:	bd80      	pop	{r7, pc}

341909b0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
341909b0:	b580      	push	{r7, lr}
341909b2:	b088      	sub	sp, #32
341909b4:	af00      	add	r7, sp, #0
341909b6:	6078      	str	r0, [r7, #4]
341909b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
341909ba:	683b      	ldr	r3, [r7, #0]
341909bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
341909be:	2337      	movs	r3, #55	@ 0x37
341909c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
341909c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
341909c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
341909c8:	2300      	movs	r3, #0
341909ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
341909cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
341909d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
341909d2:	f107 0308 	add.w	r3, r7, #8
341909d6:	4619      	mov	r1, r3
341909d8:	6878      	ldr	r0, [r7, #4]
341909da:	f7ff feef 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
341909de:	f241 3288 	movw	r2, #5000	@ 0x1388
341909e2:	2137      	movs	r1, #55	@ 0x37
341909e4:	6878      	ldr	r0, [r7, #4]
341909e6:	f000 f911 	bl	34190c0c <SDMMC_GetCmdResp1>
341909ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
341909ec:	69fb      	ldr	r3, [r7, #28]
}
341909ee:	4618      	mov	r0, r3
341909f0:	3720      	adds	r7, #32
341909f2:	46bd      	mov	sp, r7
341909f4:	bd80      	pop	{r7, pc}

341909f6 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
341909f6:	b580      	push	{r7, lr}
341909f8:	b088      	sub	sp, #32
341909fa:	af00      	add	r7, sp, #0
341909fc:	6078      	str	r0, [r7, #4]
341909fe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
34190a00:	683b      	ldr	r3, [r7, #0]
34190a02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
34190a04:	2329      	movs	r3, #41	@ 0x29
34190a06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190a08:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190a0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190a0e:	2300      	movs	r3, #0
34190a10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190a12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190a16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190a18:	f107 0308 	add.w	r3, r7, #8
34190a1c:	4619      	mov	r1, r3
34190a1e:	6878      	ldr	r0, [r7, #4]
34190a20:	f7ff fecc 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
34190a24:	6878      	ldr	r0, [r7, #4]
34190a26:	f000 fa2d 	bl	34190e84 <SDMMC_GetCmdResp3>
34190a2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190a2c:	69fb      	ldr	r3, [r7, #28]
}
34190a2e:	4618      	mov	r0, r3
34190a30:	3720      	adds	r7, #32
34190a32:	46bd      	mov	sp, r7
34190a34:	bd80      	pop	{r7, pc}

34190a36 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
34190a36:	b580      	push	{r7, lr}
34190a38:	b088      	sub	sp, #32
34190a3a:	af00      	add	r7, sp, #0
34190a3c:	6078      	str	r0, [r7, #4]
34190a3e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
34190a40:	683b      	ldr	r3, [r7, #0]
34190a42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
34190a44:	2306      	movs	r3, #6
34190a46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190a48:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190a4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190a4e:	2300      	movs	r3, #0
34190a50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190a52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190a56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190a58:	f107 0308 	add.w	r3, r7, #8
34190a5c:	4619      	mov	r1, r3
34190a5e:	6878      	ldr	r0, [r7, #4]
34190a60:	f7ff feac 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
34190a64:	f241 3288 	movw	r2, #5000	@ 0x1388
34190a68:	2106      	movs	r1, #6
34190a6a:	6878      	ldr	r0, [r7, #4]
34190a6c:	f000 f8ce 	bl	34190c0c <SDMMC_GetCmdResp1>
34190a70:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190a72:	69fb      	ldr	r3, [r7, #28]
}
34190a74:	4618      	mov	r0, r3
34190a76:	3720      	adds	r7, #32
34190a78:	46bd      	mov	sp, r7
34190a7a:	bd80      	pop	{r7, pc}

34190a7c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
34190a7c:	b580      	push	{r7, lr}
34190a7e:	b088      	sub	sp, #32
34190a80:	af00      	add	r7, sp, #0
34190a82:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
34190a84:	2300      	movs	r3, #0
34190a86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
34190a88:	2333      	movs	r3, #51	@ 0x33
34190a8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190a8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190a90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190a92:	2300      	movs	r3, #0
34190a94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190a9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190a9c:	f107 0308 	add.w	r3, r7, #8
34190aa0:	4619      	mov	r1, r3
34190aa2:	6878      	ldr	r0, [r7, #4]
34190aa4:	f7ff fe8a 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
34190aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
34190aac:	2133      	movs	r1, #51	@ 0x33
34190aae:	6878      	ldr	r0, [r7, #4]
34190ab0:	f000 f8ac 	bl	34190c0c <SDMMC_GetCmdResp1>
34190ab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190ab6:	69fb      	ldr	r3, [r7, #28]
}
34190ab8:	4618      	mov	r0, r3
34190aba:	3720      	adds	r7, #32
34190abc:	46bd      	mov	sp, r7
34190abe:	bd80      	pop	{r7, pc}

34190ac0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
34190ac0:	b580      	push	{r7, lr}
34190ac2:	b088      	sub	sp, #32
34190ac4:	af00      	add	r7, sp, #0
34190ac6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
34190ac8:	2300      	movs	r3, #0
34190aca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
34190acc:	2302      	movs	r3, #2
34190ace:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
34190ad0:	f44f 7340 	mov.w	r3, #768	@ 0x300
34190ad4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190ad6:	2300      	movs	r3, #0
34190ad8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190ada:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190ade:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190ae0:	f107 0308 	add.w	r3, r7, #8
34190ae4:	4619      	mov	r1, r3
34190ae6:	6878      	ldr	r0, [r7, #4]
34190ae8:	f7ff fe68 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
34190aec:	6878      	ldr	r0, [r7, #4]
34190aee:	f000 f97f 	bl	34190df0 <SDMMC_GetCmdResp2>
34190af2:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190af4:	69fb      	ldr	r3, [r7, #28]
}
34190af6:	4618      	mov	r0, r3
34190af8:	3720      	adds	r7, #32
34190afa:	46bd      	mov	sp, r7
34190afc:	bd80      	pop	{r7, pc}

34190afe <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
34190afe:	b580      	push	{r7, lr}
34190b00:	b088      	sub	sp, #32
34190b02:	af00      	add	r7, sp, #0
34190b04:	6078      	str	r0, [r7, #4]
34190b06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
34190b08:	683b      	ldr	r3, [r7, #0]
34190b0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
34190b0c:	2309      	movs	r3, #9
34190b0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
34190b10:	f44f 7340 	mov.w	r3, #768	@ 0x300
34190b14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190b16:	2300      	movs	r3, #0
34190b18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190b1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190b20:	f107 0308 	add.w	r3, r7, #8
34190b24:	4619      	mov	r1, r3
34190b26:	6878      	ldr	r0, [r7, #4]
34190b28:	f7ff fe48 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
34190b2c:	6878      	ldr	r0, [r7, #4]
34190b2e:	f000 f95f 	bl	34190df0 <SDMMC_GetCmdResp2>
34190b32:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190b34:	69fb      	ldr	r3, [r7, #28]
}
34190b36:	4618      	mov	r0, r3
34190b38:	3720      	adds	r7, #32
34190b3a:	46bd      	mov	sp, r7
34190b3c:	bd80      	pop	{r7, pc}

34190b3e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
34190b3e:	b580      	push	{r7, lr}
34190b40:	b088      	sub	sp, #32
34190b42:	af00      	add	r7, sp, #0
34190b44:	6078      	str	r0, [r7, #4]
34190b46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
34190b48:	2300      	movs	r3, #0
34190b4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
34190b4c:	2303      	movs	r3, #3
34190b4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190b50:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190b54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190b56:	2300      	movs	r3, #0
34190b58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190b5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190b5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190b60:	f107 0308 	add.w	r3, r7, #8
34190b64:	4619      	mov	r1, r3
34190b66:	6878      	ldr	r0, [r7, #4]
34190b68:	f7ff fe28 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
34190b6c:	683a      	ldr	r2, [r7, #0]
34190b6e:	2103      	movs	r1, #3
34190b70:	6878      	ldr	r0, [r7, #4]
34190b72:	f000 f9c7 	bl	34190f04 <SDMMC_GetCmdResp6>
34190b76:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190b78:	69fb      	ldr	r3, [r7, #28]
}
34190b7a:	4618      	mov	r0, r3
34190b7c:	3720      	adds	r7, #32
34190b7e:	46bd      	mov	sp, r7
34190b80:	bd80      	pop	{r7, pc}

34190b82 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
34190b82:	b580      	push	{r7, lr}
34190b84:	b088      	sub	sp, #32
34190b86:	af00      	add	r7, sp, #0
34190b88:	6078      	str	r0, [r7, #4]
34190b8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
34190b8c:	683b      	ldr	r3, [r7, #0]
34190b8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
34190b90:	230d      	movs	r3, #13
34190b92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190b94:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190b98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190b9a:	2300      	movs	r3, #0
34190b9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190ba2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190ba4:	f107 0308 	add.w	r3, r7, #8
34190ba8:	4619      	mov	r1, r3
34190baa:	6878      	ldr	r0, [r7, #4]
34190bac:	f7ff fe06 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
34190bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
34190bb4:	210d      	movs	r1, #13
34190bb6:	6878      	ldr	r0, [r7, #4]
34190bb8:	f000 f828 	bl	34190c0c <SDMMC_GetCmdResp1>
34190bbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190bbe:	69fb      	ldr	r3, [r7, #28]
}
34190bc0:	4618      	mov	r0, r3
34190bc2:	3720      	adds	r7, #32
34190bc4:	46bd      	mov	sp, r7
34190bc6:	bd80      	pop	{r7, pc}

34190bc8 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
34190bc8:	b580      	push	{r7, lr}
34190bca:	b088      	sub	sp, #32
34190bcc:	af00      	add	r7, sp, #0
34190bce:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
34190bd0:	2300      	movs	r3, #0
34190bd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
34190bd4:	230d      	movs	r3, #13
34190bd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
34190bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190bdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
34190bde:	2300      	movs	r3, #0
34190be0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
34190be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190be6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
34190be8:	f107 0308 	add.w	r3, r7, #8
34190bec:	4619      	mov	r1, r3
34190bee:	6878      	ldr	r0, [r7, #4]
34190bf0:	f7ff fde4 	bl	341907bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
34190bf4:	f241 3288 	movw	r2, #5000	@ 0x1388
34190bf8:	210d      	movs	r1, #13
34190bfa:	6878      	ldr	r0, [r7, #4]
34190bfc:	f000 f806 	bl	34190c0c <SDMMC_GetCmdResp1>
34190c00:	61f8      	str	r0, [r7, #28]

  return errorstate;
34190c02:	69fb      	ldr	r3, [r7, #28]
}
34190c04:	4618      	mov	r0, r3
34190c06:	3720      	adds	r7, #32
34190c08:	46bd      	mov	sp, r7
34190c0a:	bd80      	pop	{r7, pc}

34190c0c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
34190c0c:	b580      	push	{r7, lr}
34190c0e:	b088      	sub	sp, #32
34190c10:	af00      	add	r7, sp, #0
34190c12:	60f8      	str	r0, [r7, #12]
34190c14:	460b      	mov	r3, r1
34190c16:	607a      	str	r2, [r7, #4]
34190c18:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
34190c1a:	4b70      	ldr	r3, [pc, #448]	@ (34190ddc <SDMMC_GetCmdResp1+0x1d0>)
34190c1c:	681b      	ldr	r3, [r3, #0]
34190c1e:	4a70      	ldr	r2, [pc, #448]	@ (34190de0 <SDMMC_GetCmdResp1+0x1d4>)
34190c20:	fba2 2303 	umull	r2, r3, r2, r3
34190c24:	0a5a      	lsrs	r2, r3, #9
34190c26:	687b      	ldr	r3, [r7, #4]
34190c28:	fb02 f303 	mul.w	r3, r2, r3
34190c2c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
34190c2e:	69fb      	ldr	r3, [r7, #28]
34190c30:	1e5a      	subs	r2, r3, #1
34190c32:	61fa      	str	r2, [r7, #28]
34190c34:	2b00      	cmp	r3, #0
34190c36:	d102      	bne.n	34190c3e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
34190c38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
34190c3c:	e0c9      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
34190c3e:	68fb      	ldr	r3, [r7, #12]
34190c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190c42:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
34190c44:	69ba      	ldr	r2, [r7, #24]
34190c46:	4b67      	ldr	r3, [pc, #412]	@ (34190de4 <SDMMC_GetCmdResp1+0x1d8>)
34190c48:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
34190c4a:	2b00      	cmp	r3, #0
34190c4c:	d0ef      	beq.n	34190c2e <SDMMC_GetCmdResp1+0x22>
34190c4e:	69bb      	ldr	r3, [r7, #24]
34190c50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34190c54:	2b00      	cmp	r3, #0
34190c56:	d1ea      	bne.n	34190c2e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
34190c58:	68fb      	ldr	r3, [r7, #12]
34190c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190c5c:	f003 0304 	and.w	r3, r3, #4
34190c60:	2b00      	cmp	r3, #0
34190c62:	d004      	beq.n	34190c6e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
34190c64:	68fb      	ldr	r3, [r7, #12]
34190c66:	2204      	movs	r2, #4
34190c68:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
34190c6a:	2304      	movs	r3, #4
34190c6c:	e0b1      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
34190c6e:	68fb      	ldr	r3, [r7, #12]
34190c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190c72:	f003 0301 	and.w	r3, r3, #1
34190c76:	2b00      	cmp	r3, #0
34190c78:	d004      	beq.n	34190c84 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
34190c7a:	68fb      	ldr	r3, [r7, #12]
34190c7c:	2201      	movs	r2, #1
34190c7e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
34190c80:	2301      	movs	r3, #1
34190c82:	e0a6      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
34190c84:	68fb      	ldr	r3, [r7, #12]
34190c86:	4a58      	ldr	r2, [pc, #352]	@ (34190de8 <SDMMC_GetCmdResp1+0x1dc>)
34190c88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
34190c8a:	68f8      	ldr	r0, [r7, #12]
34190c8c:	f7ff fdc0 	bl	34190810 <SDMMC_GetCommandResponse>
34190c90:	4603      	mov	r3, r0
34190c92:	461a      	mov	r2, r3
34190c94:	7afb      	ldrb	r3, [r7, #11]
34190c96:	4293      	cmp	r3, r2
34190c98:	d001      	beq.n	34190c9e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
34190c9a:	2301      	movs	r3, #1
34190c9c:	e099      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
34190c9e:	2100      	movs	r1, #0
34190ca0:	68f8      	ldr	r0, [r7, #12]
34190ca2:	f7ff fdc2 	bl	3419082a <SDMMC_GetResponse>
34190ca6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
34190ca8:	697a      	ldr	r2, [r7, #20]
34190caa:	4b50      	ldr	r3, [pc, #320]	@ (34190dec <SDMMC_GetCmdResp1+0x1e0>)
34190cac:	4013      	ands	r3, r2
34190cae:	2b00      	cmp	r3, #0
34190cb0:	d101      	bne.n	34190cb6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
34190cb2:	2300      	movs	r3, #0
34190cb4:	e08d      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
34190cb6:	697b      	ldr	r3, [r7, #20]
34190cb8:	2b00      	cmp	r3, #0
34190cba:	da02      	bge.n	34190cc2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
34190cbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34190cc0:	e087      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
34190cc2:	697b      	ldr	r3, [r7, #20]
34190cc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34190cc8:	2b00      	cmp	r3, #0
34190cca:	d001      	beq.n	34190cd0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
34190ccc:	2340      	movs	r3, #64	@ 0x40
34190cce:	e080      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
34190cd0:	697b      	ldr	r3, [r7, #20]
34190cd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
34190cd6:	2b00      	cmp	r3, #0
34190cd8:	d001      	beq.n	34190cde <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
34190cda:	2380      	movs	r3, #128	@ 0x80
34190cdc:	e079      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
34190cde:	697b      	ldr	r3, [r7, #20]
34190ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
34190ce4:	2b00      	cmp	r3, #0
34190ce6:	d002      	beq.n	34190cee <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
34190ce8:	f44f 7380 	mov.w	r3, #256	@ 0x100
34190cec:	e071      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
34190cee:	697b      	ldr	r3, [r7, #20]
34190cf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34190cf4:	2b00      	cmp	r3, #0
34190cf6:	d002      	beq.n	34190cfe <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
34190cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
34190cfc:	e069      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
34190cfe:	697b      	ldr	r3, [r7, #20]
34190d00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
34190d04:	2b00      	cmp	r3, #0
34190d06:	d002      	beq.n	34190d0e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
34190d08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34190d0c:	e061      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
34190d0e:	697b      	ldr	r3, [r7, #20]
34190d10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34190d14:	2b00      	cmp	r3, #0
34190d16:	d002      	beq.n	34190d1e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
34190d18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34190d1c:	e059      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
34190d1e:	697b      	ldr	r3, [r7, #20]
34190d20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34190d24:	2b00      	cmp	r3, #0
34190d26:	d002      	beq.n	34190d2e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
34190d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190d2c:	e051      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
34190d2e:	697b      	ldr	r3, [r7, #20]
34190d30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
34190d34:	2b00      	cmp	r3, #0
34190d36:	d002      	beq.n	34190d3e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
34190d38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34190d3c:	e049      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
34190d3e:	697b      	ldr	r3, [r7, #20]
34190d40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34190d44:	2b00      	cmp	r3, #0
34190d46:	d002      	beq.n	34190d4e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
34190d48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34190d4c:	e041      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
34190d4e:	697b      	ldr	r3, [r7, #20]
34190d50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34190d54:	2b00      	cmp	r3, #0
34190d56:	d002      	beq.n	34190d5e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
34190d58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34190d5c:	e039      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
34190d5e:	697b      	ldr	r3, [r7, #20]
34190d60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34190d64:	2b00      	cmp	r3, #0
34190d66:	d002      	beq.n	34190d6e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
34190d68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
34190d6c:	e031      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
34190d6e:	697b      	ldr	r3, [r7, #20]
34190d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34190d74:	2b00      	cmp	r3, #0
34190d76:	d002      	beq.n	34190d7e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
34190d78:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
34190d7c:	e029      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
34190d7e:	697b      	ldr	r3, [r7, #20]
34190d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34190d84:	2b00      	cmp	r3, #0
34190d86:	d002      	beq.n	34190d8e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
34190d88:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
34190d8c:	e021      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
34190d8e:	697b      	ldr	r3, [r7, #20]
34190d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34190d94:	2b00      	cmp	r3, #0
34190d96:	d002      	beq.n	34190d9e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
34190d98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34190d9c:	e019      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
34190d9e:	697b      	ldr	r3, [r7, #20]
34190da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34190da4:	2b00      	cmp	r3, #0
34190da6:	d002      	beq.n	34190dae <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
34190da8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
34190dac:	e011      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
34190dae:	697b      	ldr	r3, [r7, #20]
34190db0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34190db4:	2b00      	cmp	r3, #0
34190db6:	d002      	beq.n	34190dbe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
34190db8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34190dbc:	e009      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
34190dbe:	697b      	ldr	r3, [r7, #20]
34190dc0:	f003 0308 	and.w	r3, r3, #8
34190dc4:	2b00      	cmp	r3, #0
34190dc6:	d002      	beq.n	34190dce <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
34190dc8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
34190dcc:	e001      	b.n	34190dd2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
34190dce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
34190dd2:	4618      	mov	r0, r3
34190dd4:	3720      	adds	r7, #32
34190dd6:	46bd      	mov	sp, r7
34190dd8:	bd80      	pop	{r7, pc}
34190dda:	bf00      	nop
34190ddc:	341c0000 	.word	0x341c0000
34190de0:	10624dd3 	.word	0x10624dd3
34190de4:	00200045 	.word	0x00200045
34190de8:	002000c5 	.word	0x002000c5
34190dec:	fdffe008 	.word	0xfdffe008

34190df0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
34190df0:	b480      	push	{r7}
34190df2:	b085      	sub	sp, #20
34190df4:	af00      	add	r7, sp, #0
34190df6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
34190df8:	4b1f      	ldr	r3, [pc, #124]	@ (34190e78 <SDMMC_GetCmdResp2+0x88>)
34190dfa:	681b      	ldr	r3, [r3, #0]
34190dfc:	4a1f      	ldr	r2, [pc, #124]	@ (34190e7c <SDMMC_GetCmdResp2+0x8c>)
34190dfe:	fba2 2303 	umull	r2, r3, r2, r3
34190e02:	0a5b      	lsrs	r3, r3, #9
34190e04:	f241 3288 	movw	r2, #5000	@ 0x1388
34190e08:	fb02 f303 	mul.w	r3, r2, r3
34190e0c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
34190e0e:	68fb      	ldr	r3, [r7, #12]
34190e10:	1e5a      	subs	r2, r3, #1
34190e12:	60fa      	str	r2, [r7, #12]
34190e14:	2b00      	cmp	r3, #0
34190e16:	d102      	bne.n	34190e1e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
34190e18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
34190e1c:	e026      	b.n	34190e6c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
34190e1e:	687b      	ldr	r3, [r7, #4]
34190e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190e22:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190e24:	68bb      	ldr	r3, [r7, #8]
34190e26:	f003 0345 	and.w	r3, r3, #69	@ 0x45
34190e2a:	2b00      	cmp	r3, #0
34190e2c:	d0ef      	beq.n	34190e0e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
34190e2e:	68bb      	ldr	r3, [r7, #8]
34190e30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190e34:	2b00      	cmp	r3, #0
34190e36:	d1ea      	bne.n	34190e0e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
34190e38:	687b      	ldr	r3, [r7, #4]
34190e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190e3c:	f003 0304 	and.w	r3, r3, #4
34190e40:	2b00      	cmp	r3, #0
34190e42:	d004      	beq.n	34190e4e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
34190e44:	687b      	ldr	r3, [r7, #4]
34190e46:	2204      	movs	r2, #4
34190e48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
34190e4a:	2304      	movs	r3, #4
34190e4c:	e00e      	b.n	34190e6c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
34190e4e:	687b      	ldr	r3, [r7, #4]
34190e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190e52:	f003 0301 	and.w	r3, r3, #1
34190e56:	2b00      	cmp	r3, #0
34190e58:	d004      	beq.n	34190e64 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
34190e5a:	687b      	ldr	r3, [r7, #4]
34190e5c:	2201      	movs	r2, #1
34190e5e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
34190e60:	2301      	movs	r3, #1
34190e62:	e003      	b.n	34190e6c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
34190e64:	687b      	ldr	r3, [r7, #4]
34190e66:	4a06      	ldr	r2, [pc, #24]	@ (34190e80 <SDMMC_GetCmdResp2+0x90>)
34190e68:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
34190e6a:	2300      	movs	r3, #0
}
34190e6c:	4618      	mov	r0, r3
34190e6e:	3714      	adds	r7, #20
34190e70:	46bd      	mov	sp, r7
34190e72:	f85d 7b04 	ldr.w	r7, [sp], #4
34190e76:	4770      	bx	lr
34190e78:	341c0000 	.word	0x341c0000
34190e7c:	10624dd3 	.word	0x10624dd3
34190e80:	002000c5 	.word	0x002000c5

34190e84 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
34190e84:	b480      	push	{r7}
34190e86:	b085      	sub	sp, #20
34190e88:	af00      	add	r7, sp, #0
34190e8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
34190e8c:	4b1a      	ldr	r3, [pc, #104]	@ (34190ef8 <SDMMC_GetCmdResp3+0x74>)
34190e8e:	681b      	ldr	r3, [r3, #0]
34190e90:	4a1a      	ldr	r2, [pc, #104]	@ (34190efc <SDMMC_GetCmdResp3+0x78>)
34190e92:	fba2 2303 	umull	r2, r3, r2, r3
34190e96:	0a5b      	lsrs	r3, r3, #9
34190e98:	f241 3288 	movw	r2, #5000	@ 0x1388
34190e9c:	fb02 f303 	mul.w	r3, r2, r3
34190ea0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
34190ea2:	68fb      	ldr	r3, [r7, #12]
34190ea4:	1e5a      	subs	r2, r3, #1
34190ea6:	60fa      	str	r2, [r7, #12]
34190ea8:	2b00      	cmp	r3, #0
34190eaa:	d102      	bne.n	34190eb2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
34190eac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
34190eb0:	e01b      	b.n	34190eea <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
34190eb2:	687b      	ldr	r3, [r7, #4]
34190eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190eb6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190eb8:	68bb      	ldr	r3, [r7, #8]
34190eba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
34190ebe:	2b00      	cmp	r3, #0
34190ec0:	d0ef      	beq.n	34190ea2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
34190ec2:	68bb      	ldr	r3, [r7, #8]
34190ec4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190ec8:	2b00      	cmp	r3, #0
34190eca:	d1ea      	bne.n	34190ea2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
34190ecc:	687b      	ldr	r3, [r7, #4]
34190ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190ed0:	f003 0304 	and.w	r3, r3, #4
34190ed4:	2b00      	cmp	r3, #0
34190ed6:	d004      	beq.n	34190ee2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
34190ed8:	687b      	ldr	r3, [r7, #4]
34190eda:	2204      	movs	r2, #4
34190edc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
34190ede:	2304      	movs	r3, #4
34190ee0:	e003      	b.n	34190eea <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
34190ee2:	687b      	ldr	r3, [r7, #4]
34190ee4:	4a06      	ldr	r2, [pc, #24]	@ (34190f00 <SDMMC_GetCmdResp3+0x7c>)
34190ee6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
34190ee8:	2300      	movs	r3, #0
}
34190eea:	4618      	mov	r0, r3
34190eec:	3714      	adds	r7, #20
34190eee:	46bd      	mov	sp, r7
34190ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
34190ef4:	4770      	bx	lr
34190ef6:	bf00      	nop
34190ef8:	341c0000 	.word	0x341c0000
34190efc:	10624dd3 	.word	0x10624dd3
34190f00:	002000c5 	.word	0x002000c5

34190f04 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
34190f04:	b580      	push	{r7, lr}
34190f06:	b088      	sub	sp, #32
34190f08:	af00      	add	r7, sp, #0
34190f0a:	60f8      	str	r0, [r7, #12]
34190f0c:	460b      	mov	r3, r1
34190f0e:	607a      	str	r2, [r7, #4]
34190f10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
34190f12:	4b35      	ldr	r3, [pc, #212]	@ (34190fe8 <SDMMC_GetCmdResp6+0xe4>)
34190f14:	681b      	ldr	r3, [r3, #0]
34190f16:	4a35      	ldr	r2, [pc, #212]	@ (34190fec <SDMMC_GetCmdResp6+0xe8>)
34190f18:	fba2 2303 	umull	r2, r3, r2, r3
34190f1c:	0a5b      	lsrs	r3, r3, #9
34190f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
34190f22:	fb02 f303 	mul.w	r3, r2, r3
34190f26:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
34190f28:	69fb      	ldr	r3, [r7, #28]
34190f2a:	1e5a      	subs	r2, r3, #1
34190f2c:	61fa      	str	r2, [r7, #28]
34190f2e:	2b00      	cmp	r3, #0
34190f30:	d102      	bne.n	34190f38 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
34190f32:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
34190f36:	e052      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
34190f38:	68fb      	ldr	r3, [r7, #12]
34190f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190f3c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190f3e:	69bb      	ldr	r3, [r7, #24]
34190f40:	f003 0345 	and.w	r3, r3, #69	@ 0x45
34190f44:	2b00      	cmp	r3, #0
34190f46:	d0ef      	beq.n	34190f28 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
34190f48:	69bb      	ldr	r3, [r7, #24]
34190f4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34190f4e:	2b00      	cmp	r3, #0
34190f50:	d1ea      	bne.n	34190f28 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
34190f52:	68fb      	ldr	r3, [r7, #12]
34190f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190f56:	f003 0304 	and.w	r3, r3, #4
34190f5a:	2b00      	cmp	r3, #0
34190f5c:	d004      	beq.n	34190f68 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
34190f5e:	68fb      	ldr	r3, [r7, #12]
34190f60:	2204      	movs	r2, #4
34190f62:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
34190f64:	2304      	movs	r3, #4
34190f66:	e03a      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
34190f68:	68fb      	ldr	r3, [r7, #12]
34190f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34190f6c:	f003 0301 	and.w	r3, r3, #1
34190f70:	2b00      	cmp	r3, #0
34190f72:	d004      	beq.n	34190f7e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
34190f74:	68fb      	ldr	r3, [r7, #12]
34190f76:	2201      	movs	r2, #1
34190f78:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
34190f7a:	2301      	movs	r3, #1
34190f7c:	e02f      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
34190f7e:	68f8      	ldr	r0, [r7, #12]
34190f80:	f7ff fc46 	bl	34190810 <SDMMC_GetCommandResponse>
34190f84:	4603      	mov	r3, r0
34190f86:	461a      	mov	r2, r3
34190f88:	7afb      	ldrb	r3, [r7, #11]
34190f8a:	4293      	cmp	r3, r2
34190f8c:	d001      	beq.n	34190f92 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
34190f8e:	2301      	movs	r3, #1
34190f90:	e025      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
34190f92:	68fb      	ldr	r3, [r7, #12]
34190f94:	4a16      	ldr	r2, [pc, #88]	@ (34190ff0 <SDMMC_GetCmdResp6+0xec>)
34190f96:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
34190f98:	2100      	movs	r1, #0
34190f9a:	68f8      	ldr	r0, [r7, #12]
34190f9c:	f7ff fc45 	bl	3419082a <SDMMC_GetResponse>
34190fa0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
34190fa2:	697b      	ldr	r3, [r7, #20]
34190fa4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
34190fa8:	2b00      	cmp	r3, #0
34190faa:	d106      	bne.n	34190fba <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
34190fac:	697b      	ldr	r3, [r7, #20]
34190fae:	0c1b      	lsrs	r3, r3, #16
34190fb0:	b29a      	uxth	r2, r3
34190fb2:	687b      	ldr	r3, [r7, #4]
34190fb4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
34190fb6:	2300      	movs	r3, #0
34190fb8:	e011      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
34190fba:	697b      	ldr	r3, [r7, #20]
34190fbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34190fc0:	2b00      	cmp	r3, #0
34190fc2:	d002      	beq.n	34190fca <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
34190fc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34190fc8:	e009      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
34190fca:	697b      	ldr	r3, [r7, #20]
34190fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34190fd0:	2b00      	cmp	r3, #0
34190fd2:	d002      	beq.n	34190fda <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
34190fd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34190fd8:	e001      	b.n	34190fde <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
34190fda:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
34190fde:	4618      	mov	r0, r3
34190fe0:	3720      	adds	r7, #32
34190fe2:	46bd      	mov	sp, r7
34190fe4:	bd80      	pop	{r7, pc}
34190fe6:	bf00      	nop
34190fe8:	341c0000 	.word	0x341c0000
34190fec:	10624dd3 	.word	0x10624dd3
34190ff0:	002000c5 	.word	0x002000c5

34190ff4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
34190ff4:	b480      	push	{r7}
34190ff6:	b085      	sub	sp, #20
34190ff8:	af00      	add	r7, sp, #0
34190ffa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
34190ffc:	4b22      	ldr	r3, [pc, #136]	@ (34191088 <SDMMC_GetCmdResp7+0x94>)
34190ffe:	681b      	ldr	r3, [r3, #0]
34191000:	4a22      	ldr	r2, [pc, #136]	@ (3419108c <SDMMC_GetCmdResp7+0x98>)
34191002:	fba2 2303 	umull	r2, r3, r2, r3
34191006:	0a5b      	lsrs	r3, r3, #9
34191008:	f241 3288 	movw	r2, #5000	@ 0x1388
3419100c:	fb02 f303 	mul.w	r3, r2, r3
34191010:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
34191012:	68fb      	ldr	r3, [r7, #12]
34191014:	1e5a      	subs	r2, r3, #1
34191016:	60fa      	str	r2, [r7, #12]
34191018:	2b00      	cmp	r3, #0
3419101a:	d102      	bne.n	34191022 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
3419101c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
34191020:	e02c      	b.n	3419107c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
34191022:	687b      	ldr	r3, [r7, #4]
34191024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34191026:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34191028:	68bb      	ldr	r3, [r7, #8]
3419102a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
3419102e:	2b00      	cmp	r3, #0
34191030:	d0ef      	beq.n	34191012 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
34191032:	68bb      	ldr	r3, [r7, #8]
34191034:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
34191038:	2b00      	cmp	r3, #0
3419103a:	d1ea      	bne.n	34191012 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
3419103c:	687b      	ldr	r3, [r7, #4]
3419103e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34191040:	f003 0304 	and.w	r3, r3, #4
34191044:	2b00      	cmp	r3, #0
34191046:	d004      	beq.n	34191052 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
34191048:	687b      	ldr	r3, [r7, #4]
3419104a:	2204      	movs	r2, #4
3419104c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
3419104e:	2304      	movs	r3, #4
34191050:	e014      	b.n	3419107c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
34191052:	687b      	ldr	r3, [r7, #4]
34191054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34191056:	f003 0301 	and.w	r3, r3, #1
3419105a:	2b00      	cmp	r3, #0
3419105c:	d004      	beq.n	34191068 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
3419105e:	687b      	ldr	r3, [r7, #4]
34191060:	2201      	movs	r2, #1
34191062:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
34191064:	2301      	movs	r3, #1
34191066:	e009      	b.n	3419107c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
34191068:	687b      	ldr	r3, [r7, #4]
3419106a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3419106c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34191070:	2b00      	cmp	r3, #0
34191072:	d002      	beq.n	3419107a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
34191074:	687b      	ldr	r3, [r7, #4]
34191076:	2240      	movs	r2, #64	@ 0x40
34191078:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
3419107a:	2300      	movs	r3, #0

}
3419107c:	4618      	mov	r0, r3
3419107e:	3714      	adds	r7, #20
34191080:	46bd      	mov	sp, r7
34191082:	f85d 7b04 	ldr.w	r7, [sp], #4
34191086:	4770      	bx	lr
34191088:	341c0000 	.word	0x341c0000
3419108c:	10624dd3 	.word	0x10624dd3

34191090 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
34191090:	b480      	push	{r7}
34191092:	b085      	sub	sp, #20
34191094:	af00      	add	r7, sp, #0
34191096:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
34191098:	4b11      	ldr	r3, [pc, #68]	@ (341910e0 <SDMMC_GetCmdError+0x50>)
3419109a:	681b      	ldr	r3, [r3, #0]
3419109c:	4a11      	ldr	r2, [pc, #68]	@ (341910e4 <SDMMC_GetCmdError+0x54>)
3419109e:	fba2 2303 	umull	r2, r3, r2, r3
341910a2:	0a5b      	lsrs	r3, r3, #9
341910a4:	f241 3288 	movw	r2, #5000	@ 0x1388
341910a8:	fb02 f303 	mul.w	r3, r2, r3
341910ac:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
341910ae:	68fb      	ldr	r3, [r7, #12]
341910b0:	1e5a      	subs	r2, r3, #1
341910b2:	60fa      	str	r2, [r7, #12]
341910b4:	2b00      	cmp	r3, #0
341910b6:	d102      	bne.n	341910be <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
341910b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
341910bc:	e009      	b.n	341910d2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
341910be:	687b      	ldr	r3, [r7, #4]
341910c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
341910c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341910c6:	2b00      	cmp	r3, #0
341910c8:	d0f1      	beq.n	341910ae <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
341910ca:	687b      	ldr	r3, [r7, #4]
341910cc:	4a06      	ldr	r2, [pc, #24]	@ (341910e8 <SDMMC_GetCmdError+0x58>)
341910ce:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
341910d0:	2300      	movs	r3, #0
}
341910d2:	4618      	mov	r0, r3
341910d4:	3714      	adds	r7, #20
341910d6:	46bd      	mov	sp, r7
341910d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341910dc:	4770      	bx	lr
341910de:	bf00      	nop
341910e0:	341c0000 	.word	0x341c0000
341910e4:	10624dd3 	.word	0x10624dd3
341910e8:	002000c5 	.word	0x002000c5

341910ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
341910ec:	b084      	sub	sp, #16
341910ee:	b580      	push	{r7, lr}
341910f0:	b084      	sub	sp, #16
341910f2:	af00      	add	r7, sp, #0
341910f4:	6078      	str	r0, [r7, #4]
341910f6:	f107 001c 	add.w	r0, r7, #28
341910fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
341910fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
34191102:	2b03      	cmp	r3, #3
34191104:	d10e      	bne.n	34191124 <USB_CoreInit+0x38>
  {
    /* Select Data line pulsing using utmi_txvalid */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
34191106:	687b      	ldr	r3, [r7, #4]
34191108:	68db      	ldr	r3, [r3, #12]
3419110a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
3419110e:	687b      	ldr	r3, [r7, #4]
34191110:	60da      	str	r2, [r3, #12]


    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
34191112:	6878      	ldr	r0, [r7, #4]
34191114:	f000 f8fa 	bl	3419130c <USB_CoreReset>
34191118:	4603      	mov	r3, r0
3419111a:	73fb      	strb	r3, [r7, #15]
  else
  {
    return HAL_ERROR;
  }

  if (cfg.dma_enable == 1U)
3419111c:	7fbb      	ldrb	r3, [r7, #30]
3419111e:	2b01      	cmp	r3, #1
34191120:	d121      	bne.n	34191166 <USB_CoreInit+0x7a>
34191122:	e001      	b.n	34191128 <USB_CoreInit+0x3c>
    return HAL_ERROR;
34191124:	2301      	movs	r3, #1
34191126:	e01f      	b.n	34191168 <USB_CoreInit+0x7c>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFUL << 16);
34191128:	687b      	ldr	r3, [r7, #4]
3419112a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3419112c:	b29a      	uxth	r2, r3
3419112e:	687b      	ldr	r3, [r7, #4]
34191130:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEUL << 16;
34191132:	687b      	ldr	r3, [r7, #4]
34191134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34191136:	f043 737b 	orr.w	r3, r3, #65798144	@ 0x3ec0000
3419113a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
3419113e:	687a      	ldr	r2, [r7, #4]
34191140:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
34191142:	687b      	ldr	r3, [r7, #4]
34191144:	689b      	ldr	r3, [r3, #8]
34191146:	f023 021e 	bic.w	r2, r3, #30
3419114a:	687b      	ldr	r3, [r7, #4]
3419114c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
3419114e:	687b      	ldr	r3, [r7, #4]
34191150:	689b      	ldr	r3, [r3, #8]
34191152:	f043 0206 	orr.w	r2, r3, #6
34191156:	687b      	ldr	r3, [r7, #4]
34191158:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
3419115a:	687b      	ldr	r3, [r7, #4]
3419115c:	689b      	ldr	r3, [r3, #8]
3419115e:	f043 0220 	orr.w	r2, r3, #32
34191162:	687b      	ldr	r3, [r7, #4]
34191164:	609a      	str	r2, [r3, #8]
  }

  return ret;
34191166:	7bfb      	ldrb	r3, [r7, #15]
}
34191168:	4618      	mov	r0, r3
3419116a:	3710      	adds	r7, #16
3419116c:	46bd      	mov	sp, r7
3419116e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
34191172:	b004      	add	sp, #16
34191174:	4770      	bx	lr

34191176 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
34191176:	b480      	push	{r7}
34191178:	b083      	sub	sp, #12
3419117a:	af00      	add	r7, sp, #0
3419117c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
3419117e:	687b      	ldr	r3, [r7, #4]
34191180:	689b      	ldr	r3, [r3, #8]
34191182:	f023 0201 	bic.w	r2, r3, #1
34191186:	687b      	ldr	r3, [r7, #4]
34191188:	609a      	str	r2, [r3, #8]
  return HAL_OK;
3419118a:	2300      	movs	r3, #0
}
3419118c:	4618      	mov	r0, r3
3419118e:	370c      	adds	r7, #12
34191190:	46bd      	mov	sp, r7
34191192:	f85d 7b04 	ldr.w	r7, [sp], #4
34191196:	4770      	bx	lr

34191198 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
34191198:	b580      	push	{r7, lr}
3419119a:	b084      	sub	sp, #16
3419119c:	af00      	add	r7, sp, #0
3419119e:	6078      	str	r0, [r7, #4]
341911a0:	460b      	mov	r3, r1
341911a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
341911a4:	2300      	movs	r3, #0
341911a6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
341911a8:	687b      	ldr	r3, [r7, #4]
341911aa:	68db      	ldr	r3, [r3, #12]
341911ac:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
341911b0:	687b      	ldr	r3, [r7, #4]
341911b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
341911b4:	78fb      	ldrb	r3, [r7, #3]
341911b6:	2b01      	cmp	r3, #1
341911b8:	d115      	bne.n	341911e6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
341911ba:	687b      	ldr	r3, [r7, #4]
341911bc:	68db      	ldr	r3, [r3, #12]
341911be:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
341911c2:	687b      	ldr	r3, [r7, #4]
341911c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
341911c6:	200a      	movs	r0, #10
341911c8:	f7f1 faa8 	bl	3418271c <HAL_Delay>
      ms += 10U;
341911cc:	68fb      	ldr	r3, [r7, #12]
341911ce:	330a      	adds	r3, #10
341911d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
341911d2:	6878      	ldr	r0, [r7, #4]
341911d4:	f000 f88c 	bl	341912f0 <USB_GetMode>
341911d8:	4603      	mov	r3, r0
341911da:	2b01      	cmp	r3, #1
341911dc:	d01e      	beq.n	3419121c <USB_SetCurrentMode+0x84>
341911de:	68fb      	ldr	r3, [r7, #12]
341911e0:	2bc7      	cmp	r3, #199	@ 0xc7
341911e2:	d9f0      	bls.n	341911c6 <USB_SetCurrentMode+0x2e>
341911e4:	e01a      	b.n	3419121c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
341911e6:	78fb      	ldrb	r3, [r7, #3]
341911e8:	2b00      	cmp	r3, #0
341911ea:	d115      	bne.n	34191218 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
341911ec:	687b      	ldr	r3, [r7, #4]
341911ee:	68db      	ldr	r3, [r3, #12]
341911f0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
341911f4:	687b      	ldr	r3, [r7, #4]
341911f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
341911f8:	200a      	movs	r0, #10
341911fa:	f7f1 fa8f 	bl	3418271c <HAL_Delay>
      ms += 10U;
341911fe:	68fb      	ldr	r3, [r7, #12]
34191200:	330a      	adds	r3, #10
34191202:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
34191204:	6878      	ldr	r0, [r7, #4]
34191206:	f000 f873 	bl	341912f0 <USB_GetMode>
3419120a:	4603      	mov	r3, r0
3419120c:	2b00      	cmp	r3, #0
3419120e:	d005      	beq.n	3419121c <USB_SetCurrentMode+0x84>
34191210:	68fb      	ldr	r3, [r7, #12]
34191212:	2bc7      	cmp	r3, #199	@ 0xc7
34191214:	d9f0      	bls.n	341911f8 <USB_SetCurrentMode+0x60>
34191216:	e001      	b.n	3419121c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
34191218:	2301      	movs	r3, #1
3419121a:	e005      	b.n	34191228 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
3419121c:	68fb      	ldr	r3, [r7, #12]
3419121e:	2bc8      	cmp	r3, #200	@ 0xc8
34191220:	d101      	bne.n	34191226 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
34191222:	2301      	movs	r3, #1
34191224:	e000      	b.n	34191228 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
34191226:	2300      	movs	r3, #0
}
34191228:	4618      	mov	r0, r3
3419122a:	3710      	adds	r7, #16
3419122c:	46bd      	mov	sp, r7
3419122e:	bd80      	pop	{r7, pc}

34191230 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
34191230:	b480      	push	{r7}
34191232:	b085      	sub	sp, #20
34191234:	af00      	add	r7, sp, #0
34191236:	6078      	str	r0, [r7, #4]
34191238:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
3419123a:	2300      	movs	r3, #0
3419123c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
3419123e:	68fb      	ldr	r3, [r7, #12]
34191240:	3301      	adds	r3, #1
34191242:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
34191244:	68fb      	ldr	r3, [r7, #12]
34191246:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3419124a:	d901      	bls.n	34191250 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
3419124c:	2303      	movs	r3, #3
3419124e:	e01b      	b.n	34191288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
34191250:	687b      	ldr	r3, [r7, #4]
34191252:	691b      	ldr	r3, [r3, #16]
34191254:	2b00      	cmp	r3, #0
34191256:	daf2      	bge.n	3419123e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
34191258:	2300      	movs	r3, #0
3419125a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
3419125c:	683b      	ldr	r3, [r7, #0]
3419125e:	019b      	lsls	r3, r3, #6
34191260:	f043 0220 	orr.w	r2, r3, #32
34191264:	687b      	ldr	r3, [r7, #4]
34191266:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
34191268:	68fb      	ldr	r3, [r7, #12]
3419126a:	3301      	adds	r3, #1
3419126c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
3419126e:	68fb      	ldr	r3, [r7, #12]
34191270:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
34191274:	d901      	bls.n	3419127a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
34191276:	2303      	movs	r3, #3
34191278:	e006      	b.n	34191288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
3419127a:	687b      	ldr	r3, [r7, #4]
3419127c:	691b      	ldr	r3, [r3, #16]
3419127e:	f003 0320 	and.w	r3, r3, #32
34191282:	2b20      	cmp	r3, #32
34191284:	d0f0      	beq.n	34191268 <USB_FlushTxFifo+0x38>

  return HAL_OK;
34191286:	2300      	movs	r3, #0
}
34191288:	4618      	mov	r0, r3
3419128a:	3714      	adds	r7, #20
3419128c:	46bd      	mov	sp, r7
3419128e:	f85d 7b04 	ldr.w	r7, [sp], #4
34191292:	4770      	bx	lr

34191294 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
34191294:	b480      	push	{r7}
34191296:	b085      	sub	sp, #20
34191298:	af00      	add	r7, sp, #0
3419129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
3419129c:	2300      	movs	r3, #0
3419129e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
341912a0:	68fb      	ldr	r3, [r7, #12]
341912a2:	3301      	adds	r3, #1
341912a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
341912a6:	68fb      	ldr	r3, [r7, #12]
341912a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
341912ac:	d901      	bls.n	341912b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
341912ae:	2303      	movs	r3, #3
341912b0:	e018      	b.n	341912e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
341912b2:	687b      	ldr	r3, [r7, #4]
341912b4:	691b      	ldr	r3, [r3, #16]
341912b6:	2b00      	cmp	r3, #0
341912b8:	daf2      	bge.n	341912a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
341912ba:	2300      	movs	r3, #0
341912bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
341912be:	687b      	ldr	r3, [r7, #4]
341912c0:	2210      	movs	r2, #16
341912c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
341912c4:	68fb      	ldr	r3, [r7, #12]
341912c6:	3301      	adds	r3, #1
341912c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
341912ca:	68fb      	ldr	r3, [r7, #12]
341912cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
341912d0:	d901      	bls.n	341912d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
341912d2:	2303      	movs	r3, #3
341912d4:	e006      	b.n	341912e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
341912d6:	687b      	ldr	r3, [r7, #4]
341912d8:	691b      	ldr	r3, [r3, #16]
341912da:	f003 0310 	and.w	r3, r3, #16
341912de:	2b10      	cmp	r3, #16
341912e0:	d0f0      	beq.n	341912c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
341912e2:	2300      	movs	r3, #0
}
341912e4:	4618      	mov	r0, r3
341912e6:	3714      	adds	r7, #20
341912e8:	46bd      	mov	sp, r7
341912ea:	f85d 7b04 	ldr.w	r7, [sp], #4
341912ee:	4770      	bx	lr

341912f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
341912f0:	b480      	push	{r7}
341912f2:	b083      	sub	sp, #12
341912f4:	af00      	add	r7, sp, #0
341912f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
341912f8:	687b      	ldr	r3, [r7, #4]
341912fa:	695b      	ldr	r3, [r3, #20]
341912fc:	f003 0301 	and.w	r3, r3, #1
}
34191300:	4618      	mov	r0, r3
34191302:	370c      	adds	r7, #12
34191304:	46bd      	mov	sp, r7
34191306:	f85d 7b04 	ldr.w	r7, [sp], #4
3419130a:	4770      	bx	lr

3419130c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
3419130c:	b480      	push	{r7}
3419130e:	b085      	sub	sp, #20
34191310:	af00      	add	r7, sp, #0
34191312:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
34191314:	2300      	movs	r3, #0
34191316:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
34191318:	68fb      	ldr	r3, [r7, #12]
3419131a:	3301      	adds	r3, #1
3419131c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
3419131e:	68fb      	ldr	r3, [r7, #12]
34191320:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
34191324:	d901      	bls.n	3419132a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
34191326:	2303      	movs	r3, #3
34191328:	e022      	b.n	34191370 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
3419132a:	687b      	ldr	r3, [r7, #4]
3419132c:	691b      	ldr	r3, [r3, #16]
3419132e:	2b00      	cmp	r3, #0
34191330:	daf2      	bge.n	34191318 <USB_CoreReset+0xc>

  count = 10U;
34191332:	230a      	movs	r3, #10
34191334:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
34191336:	e002      	b.n	3419133e <USB_CoreReset+0x32>
  {
    count--;
34191338:	68fb      	ldr	r3, [r7, #12]
3419133a:	3b01      	subs	r3, #1
3419133c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
3419133e:	68fb      	ldr	r3, [r7, #12]
34191340:	2b00      	cmp	r3, #0
34191342:	d1f9      	bne.n	34191338 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
34191344:	687b      	ldr	r3, [r7, #4]
34191346:	691b      	ldr	r3, [r3, #16]
34191348:	f043 0201 	orr.w	r2, r3, #1
3419134c:	687b      	ldr	r3, [r7, #4]
3419134e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
34191350:	68fb      	ldr	r3, [r7, #12]
34191352:	3301      	adds	r3, #1
34191354:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
34191356:	68fb      	ldr	r3, [r7, #12]
34191358:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3419135c:	d901      	bls.n	34191362 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
3419135e:	2303      	movs	r3, #3
34191360:	e006      	b.n	34191370 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
34191362:	687b      	ldr	r3, [r7, #4]
34191364:	691b      	ldr	r3, [r3, #16]
34191366:	f003 0301 	and.w	r3, r3, #1
3419136a:	2b01      	cmp	r3, #1
3419136c:	d0f0      	beq.n	34191350 <USB_CoreReset+0x44>

  return HAL_OK;
3419136e:	2300      	movs	r3, #0
}
34191370:	4618      	mov	r0, r3
34191372:	3714      	adds	r7, #20
34191374:	46bd      	mov	sp, r7
34191376:	f85d 7b04 	ldr.w	r7, [sp], #4
3419137a:	4770      	bx	lr

3419137c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
3419137c:	b084      	sub	sp, #16
3419137e:	b580      	push	{r7, lr}
34191380:	b086      	sub	sp, #24
34191382:	af00      	add	r7, sp, #0
34191384:	6078      	str	r0, [r7, #4]
34191386:	f107 0024 	add.w	r0, r7, #36	@ 0x24
3419138a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
3419138e:	2300      	movs	r3, #0
34191390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
34191392:	687b      	ldr	r3, [r7, #4]
34191394:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Enable USB PHY pulldown resistors */
  USBx->GCCFG |= USB_OTG_GCCFG_PULLDOWNEN;
34191396:	687b      	ldr	r3, [r7, #4]
34191398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3419139a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
3419139e:	687b      	ldr	r3, [r7, #4]
341913a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
341913a2:	68fb      	ldr	r3, [r7, #12]
341913a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
341913a8:	461a      	mov	r2, r3
341913aa:	2300      	movs	r3, #0
341913ac:	6013      	str	r3, [r2, #0]

  /* Disable VBUS override */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBVALOVAL | USB_OTG_GCCFG_VBVALEXTOEN);
341913ae:	687b      	ldr	r3, [r7, #4]
341913b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341913b2:	f023 72c0 	bic.w	r2, r3, #25165824	@ 0x1800000
341913b6:	687b      	ldr	r3, [r7, #4]
341913b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_PDETEN);
341913ba:	687b      	ldr	r3, [r7, #4]
341913bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341913be:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
341913c2:	687b      	ldr	r3, [r7, #4]
341913c4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~(USB_OTG_GCCFG_SDETEN);
341913c6:	687b      	ldr	r3, [r7, #4]
341913c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341913ca:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
341913ce:	687b      	ldr	r3, [r7, #4]
341913d0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
341913d2:	687b      	ldr	r3, [r7, #4]
341913d4:	68db      	ldr	r3, [r3, #12]
341913d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341913da:	2b00      	cmp	r3, #0
341913dc:	d119      	bne.n	34191412 <USB_HostInit+0x96>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
341913de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
341913e2:	2b01      	cmp	r3, #1
341913e4:	d10a      	bne.n	341913fc <USB_HostInit+0x80>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
341913e6:	68fb      	ldr	r3, [r7, #12]
341913e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
341913ec:	681b      	ldr	r3, [r3, #0]
341913ee:	68fa      	ldr	r2, [r7, #12]
341913f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
341913f4:	f043 0304 	orr.w	r3, r3, #4
341913f8:	6013      	str	r3, [r2, #0]
341913fa:	e014      	b.n	34191426 <USB_HostInit+0xaa>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
341913fc:	68fb      	ldr	r3, [r7, #12]
341913fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34191402:	681b      	ldr	r3, [r3, #0]
34191404:	68fa      	ldr	r2, [r7, #12]
34191406:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3419140a:	f023 0304 	bic.w	r3, r3, #4
3419140e:	6013      	str	r3, [r2, #0]
34191410:	e009      	b.n	34191426 <USB_HostInit+0xaa>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
34191412:	68fb      	ldr	r3, [r7, #12]
34191414:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34191418:	681b      	ldr	r3, [r3, #0]
3419141a:	68fa      	ldr	r2, [r7, #12]
3419141c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
34191420:	f023 0304 	bic.w	r3, r3, #4
34191424:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
34191426:	2110      	movs	r1, #16
34191428:	6878      	ldr	r0, [r7, #4]
3419142a:	f7ff ff01 	bl	34191230 <USB_FlushTxFifo>
3419142e:	4603      	mov	r3, r0
34191430:	2b00      	cmp	r3, #0
34191432:	d001      	beq.n	34191438 <USB_HostInit+0xbc>
  {
    ret = HAL_ERROR;
34191434:	2301      	movs	r3, #1
34191436:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
34191438:	6878      	ldr	r0, [r7, #4]
3419143a:	f7ff ff2b 	bl	34191294 <USB_FlushRxFifo>
3419143e:	4603      	mov	r3, r0
34191440:	2b00      	cmp	r3, #0
34191442:	d001      	beq.n	34191448 <USB_HostInit+0xcc>
  {
    ret = HAL_ERROR;
34191444:	2301      	movs	r3, #1
34191446:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
34191448:	2300      	movs	r3, #0
3419144a:	613b      	str	r3, [r7, #16]
3419144c:	e015      	b.n	3419147a <USB_HostInit+0xfe>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
3419144e:	693b      	ldr	r3, [r7, #16]
34191450:	015a      	lsls	r2, r3, #5
34191452:	68fb      	ldr	r3, [r7, #12]
34191454:	4413      	add	r3, r2
34191456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
3419145a:	461a      	mov	r2, r3
3419145c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
34191460:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
34191462:	693b      	ldr	r3, [r7, #16]
34191464:	015a      	lsls	r2, r3, #5
34191466:	68fb      	ldr	r3, [r7, #12]
34191468:	4413      	add	r3, r2
3419146a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
3419146e:	461a      	mov	r2, r3
34191470:	2300      	movs	r3, #0
34191472:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
34191474:	693b      	ldr	r3, [r7, #16]
34191476:	3301      	adds	r3, #1
34191478:	613b      	str	r3, [r7, #16]
3419147a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
3419147e:	461a      	mov	r2, r3
34191480:	693b      	ldr	r3, [r7, #16]
34191482:	4293      	cmp	r3, r2
34191484:	d3e3      	bcc.n	3419144e <USB_HostInit+0xd2>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
34191486:	687b      	ldr	r3, [r7, #4]
34191488:	2200      	movs	r2, #0
3419148a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
3419148c:	687b      	ldr	r3, [r7, #4]
3419148e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
34191492:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
34191494:	687b      	ldr	r3, [r7, #4]
34191496:	f44f 7200 	mov.w	r2, #512	@ 0x200
3419149a:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100UL << 16) & USB_OTG_NPTXFD) | 0x200U);
3419149c:	687b      	ldr	r3, [r7, #4]
3419149e:	4a0f      	ldr	r2, [pc, #60]	@ (341914dc <USB_HostInit+0x160>)
341914a0:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0UL << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
341914a2:	687b      	ldr	r3, [r7, #4]
341914a4:	4a0e      	ldr	r2, [pc, #56]	@ (341914e0 <USB_HostInit+0x164>)
341914a6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
341914aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
341914ae:	2b00      	cmp	r3, #0
341914b0:	d105      	bne.n	341914be <USB_HostInit+0x142>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
341914b2:	687b      	ldr	r3, [r7, #4]
341914b4:	699b      	ldr	r3, [r3, #24]
341914b6:	f043 0210 	orr.w	r2, r3, #16
341914ba:	687b      	ldr	r3, [r7, #4]
341914bc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
341914be:	687b      	ldr	r3, [r7, #4]
341914c0:	699a      	ldr	r2, [r3, #24]
341914c2:	4b08      	ldr	r3, [pc, #32]	@ (341914e4 <USB_HostInit+0x168>)
341914c4:	4313      	orrs	r3, r2
341914c6:	687a      	ldr	r2, [r7, #4]
341914c8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
341914ca:	7dfb      	ldrb	r3, [r7, #23]
}
341914cc:	4618      	mov	r0, r3
341914ce:	3718      	adds	r7, #24
341914d0:	46bd      	mov	sp, r7
341914d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
341914d6:	b004      	add	sp, #16
341914d8:	4770      	bx	lr
341914da:	bf00      	nop
341914dc:	01000200 	.word	0x01000200
341914e0:	00e00300 	.word	0x00e00300
341914e4:	a3200008 	.word	0xa3200008

341914e8 <memset>:
341914e8:	4402      	add	r2, r0
341914ea:	4603      	mov	r3, r0
341914ec:	4293      	cmp	r3, r2
341914ee:	d100      	bne.n	341914f2 <memset+0xa>
341914f0:	4770      	bx	lr
341914f2:	f803 1b01 	strb.w	r1, [r3], #1
341914f6:	e7f9      	b.n	341914ec <memset+0x4>

341914f8 <__libc_init_array>:
341914f8:	b570      	push	{r4, r5, r6, lr}
341914fa:	4d0d      	ldr	r5, [pc, #52]	@ (34191530 <__libc_init_array+0x38>)
341914fc:	2600      	movs	r6, #0
341914fe:	4c0d      	ldr	r4, [pc, #52]	@ (34191534 <__libc_init_array+0x3c>)
34191500:	1b64      	subs	r4, r4, r5
34191502:	10a4      	asrs	r4, r4, #2
34191504:	42a6      	cmp	r6, r4
34191506:	d109      	bne.n	3419151c <__libc_init_array+0x24>
34191508:	4d0b      	ldr	r5, [pc, #44]	@ (34191538 <__libc_init_array+0x40>)
3419150a:	2600      	movs	r6, #0
3419150c:	4c0b      	ldr	r4, [pc, #44]	@ (3419153c <__libc_init_array+0x44>)
3419150e:	f000 f817 	bl	34191540 <_init>
34191512:	1b64      	subs	r4, r4, r5
34191514:	10a4      	asrs	r4, r4, #2
34191516:	42a6      	cmp	r6, r4
34191518:	d105      	bne.n	34191526 <__libc_init_array+0x2e>
3419151a:	bd70      	pop	{r4, r5, r6, pc}
3419151c:	f855 3b04 	ldr.w	r3, [r5], #4
34191520:	3601      	adds	r6, #1
34191522:	4798      	blx	r3
34191524:	e7ee      	b.n	34191504 <__libc_init_array+0xc>
34191526:	f855 3b04 	ldr.w	r3, [r5], #4
3419152a:	3601      	adds	r6, #1
3419152c:	4798      	blx	r3
3419152e:	e7f2      	b.n	34191516 <__libc_init_array+0x1e>
34191530:	34191600 	.word	0x34191600
34191534:	34191600 	.word	0x34191600
34191538:	34191600 	.word	0x34191600
3419153c:	34191604 	.word	0x34191604

34191540 <_init>:
34191540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34191542:	bf00      	nop
34191544:	bcf8      	pop	{r3, r4, r5, r6, r7}
34191546:	bc08      	pop	{r3}
34191548:	469e      	mov	lr, r3
3419154a:	4770      	bx	lr

3419154c <_fini>:
3419154c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3419154e:	bf00      	nop
34191550:	bcf8      	pop	{r3, r4, r5, r6, r7}
34191552:	bc08      	pop	{r3}
34191554:	469e      	mov	lr, r3
34191556:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

34191620 <SECURE_SystemCoreClockUpdate>:
34191620:	e97f e97f 	sg
34191624:	f7f0 bfca 	b.w	341825bc <__acle_se_SECURE_SystemCoreClockUpdate>
	...
