;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; PWM
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; SW_1
SW_1__0__DR EQU CYREG_GPIO_PRT0_DR
SW_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_1__0__HSIOM_MASK EQU 0x0F000000
SW_1__0__HSIOM_SHIFT EQU 24
SW_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
SW_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_1__0__MASK EQU 0x40
SW_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_1__0__PC EQU CYREG_GPIO_PRT0_PC
SW_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_1__0__PORT EQU 0
SW_1__0__PS EQU CYREG_GPIO_PRT0_PS
SW_1__0__SHIFT EQU 6
SW_1__DR EQU CYREG_GPIO_PRT0_DR
SW_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_1__INTR EQU CYREG_GPIO_PRT0_INTR
SW_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_1__MASK EQU 0x40
SW_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_1__PC EQU CYREG_GPIO_PRT0_PC
SW_1__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_1__PORT EQU 0
SW_1__PS EQU CYREG_GPIO_PRT0_PS
SW_1__SHIFT EQU 6
SW_1__SNAP EQU CYREG_GPIO_PRT0_INTR

; SW_2
SW_2__0__DR EQU CYREG_GPIO_PRT0_DR
SW_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_2__0__HSIOM_MASK EQU 0x00F00000
SW_2__0__HSIOM_SHIFT EQU 20
SW_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
SW_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_2__0__MASK EQU 0x20
SW_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_2__0__PC EQU CYREG_GPIO_PRT0_PC
SW_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_2__0__PORT EQU 0
SW_2__0__PS EQU CYREG_GPIO_PRT0_PS
SW_2__0__SHIFT EQU 5
SW_2__DR EQU CYREG_GPIO_PRT0_DR
SW_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_2__INTR EQU CYREG_GPIO_PRT0_INTR
SW_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_2__MASK EQU 0x20
SW_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_2__PC EQU CYREG_GPIO_PRT0_PC
SW_2__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_2__PORT EQU 0
SW_2__PS EQU CYREG_GPIO_PRT0_PS
SW_2__SHIFT EQU 5
SW_2__SNAP EQU CYREG_GPIO_PRT0_INTR

; SW_3
SW_3__0__DR EQU CYREG_GPIO_PRT0_DR
SW_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_3__0__HSIOM_MASK EQU 0x000F0000
SW_3__0__HSIOM_SHIFT EQU 16
SW_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
SW_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_3__0__MASK EQU 0x10
SW_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_3__0__PC EQU CYREG_GPIO_PRT0_PC
SW_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_3__0__PORT EQU 0
SW_3__0__PS EQU CYREG_GPIO_PRT0_PS
SW_3__0__SHIFT EQU 4
SW_3__DR EQU CYREG_GPIO_PRT0_DR
SW_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_3__INTR EQU CYREG_GPIO_PRT0_INTR
SW_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_3__MASK EQU 0x10
SW_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_3__PC EQU CYREG_GPIO_PRT0_PC
SW_3__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_3__PORT EQU 0
SW_3__PS EQU CYREG_GPIO_PRT0_PS
SW_3__SHIFT EQU 4
SW_3__SNAP EQU CYREG_GPIO_PRT0_INTR

; SW_4
SW_4__0__DR EQU CYREG_GPIO_PRT0_DR
SW_4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_4__0__HSIOM_MASK EQU 0x0000F000
SW_4__0__HSIOM_SHIFT EQU 12
SW_4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_4__0__INTR EQU CYREG_GPIO_PRT0_INTR
SW_4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_4__0__MASK EQU 0x08
SW_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_4__0__PC EQU CYREG_GPIO_PRT0_PC
SW_4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_4__0__PORT EQU 0
SW_4__0__PS EQU CYREG_GPIO_PRT0_PS
SW_4__0__SHIFT EQU 3
SW_4__DR EQU CYREG_GPIO_PRT0_DR
SW_4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW_4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW_4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW_4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_4__INTR EQU CYREG_GPIO_PRT0_INTR
SW_4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW_4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW_4__MASK EQU 0x08
SW_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_4__PC EQU CYREG_GPIO_PRT0_PC
SW_4__PC2 EQU CYREG_GPIO_PRT0_PC2
SW_4__PORT EQU 0
SW_4__PS EQU CYREG_GPIO_PRT0_PS
SW_4__SHIFT EQU 3
SW_4__SNAP EQU CYREG_GPIO_PRT0_INTR

; phiA
phiA__0__DR EQU CYREG_GPIO_PRT0_DR
phiA__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
phiA__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
phiA__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
phiA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiA__0__HSIOM_MASK EQU 0x0000000F
phiA__0__HSIOM_SHIFT EQU 0
phiA__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiA__0__INTR EQU CYREG_GPIO_PRT0_INTR
phiA__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiA__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
phiA__0__MASK EQU 0x01
phiA__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA__0__PC EQU CYREG_GPIO_PRT0_PC
phiA__0__PC2 EQU CYREG_GPIO_PRT0_PC2
phiA__0__PORT EQU 0
phiA__0__PS EQU CYREG_GPIO_PRT0_PS
phiA__0__SHIFT EQU 0
phiA__DR EQU CYREG_GPIO_PRT0_DR
phiA__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
phiA__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
phiA__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
phiA__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiA__INTR EQU CYREG_GPIO_PRT0_INTR
phiA__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiA__INTSTAT EQU CYREG_GPIO_PRT0_INTR
phiA__MASK EQU 0x01
phiA__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA__PC EQU CYREG_GPIO_PRT0_PC
phiA__PC2 EQU CYREG_GPIO_PRT0_PC2
phiA__PORT EQU 0
phiA__PS EQU CYREG_GPIO_PRT0_PS
phiA__SHIFT EQU 0

; phiB
phiB__0__DR EQU CYREG_GPIO_PRT0_DR
phiB__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
phiB__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
phiB__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
phiB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiB__0__HSIOM_MASK EQU 0x000000F0
phiB__0__HSIOM_SHIFT EQU 4
phiB__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiB__0__INTR EQU CYREG_GPIO_PRT0_INTR
phiB__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiB__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
phiB__0__MASK EQU 0x02
phiB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB__0__PC EQU CYREG_GPIO_PRT0_PC
phiB__0__PC2 EQU CYREG_GPIO_PRT0_PC2
phiB__0__PORT EQU 0
phiB__0__PS EQU CYREG_GPIO_PRT0_PS
phiB__0__SHIFT EQU 1
phiB__DR EQU CYREG_GPIO_PRT0_DR
phiB__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
phiB__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
phiB__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
phiB__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiB__INTR EQU CYREG_GPIO_PRT0_INTR
phiB__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
phiB__INTSTAT EQU CYREG_GPIO_PRT0_INTR
phiB__MASK EQU 0x02
phiB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiB__PC EQU CYREG_GPIO_PRT0_PC
phiB__PC2 EQU CYREG_GPIO_PRT0_PC2
phiB__PORT EQU 0
phiB__PS EQU CYREG_GPIO_PRT0_PS
phiB__SHIFT EQU 1

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x000000F0
Pin_1__0__HSIOM_SHIFT EQU 4
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__MASK EQU 0x02
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 2
Pin_1__0__OUT_SEL_VAL EQU 0
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__0__SHIFT EQU 1
Pin_1__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__MASK EQU 0x02
Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__SHIFT EQU 1

; Pin_2
Pin_2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0x00000F00
Pin_2__0__HSIOM_SHIFT EQU 8
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__MASK EQU 0x04
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 4
Pin_2__0__OUT_SEL_VAL EQU 1
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__0__SHIFT EQU 2
Pin_2__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__MASK EQU 0x04
Pin_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__SHIFT EQU 2

; Pin_3
Pin_3__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_3__0__HSIOM_MASK EQU 0x0000F000
Pin_3__0__HSIOM_SHIFT EQU 12
Pin_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__MASK EQU 0x08
Pin_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_3__0__OUT_SEL_SHIFT EQU 6
Pin_3__0__OUT_SEL_VAL EQU 2
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__0__SHIFT EQU 3
Pin_3__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__MASK EQU 0x08
Pin_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__PORT EQU 1
Pin_3__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__SHIFT EQU 3

; Pin_4
Pin_4__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_4__0__HSIOM_MASK EQU 0x000F0000
Pin_4__0__HSIOM_SHIFT EQU 16
Pin_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__MASK EQU 0x10
Pin_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_4__0__OUT_SEL_SHIFT EQU 8
Pin_4__0__OUT_SEL_VAL EQU 3
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_4__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__0__PORT EQU 1
Pin_4__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__0__SHIFT EQU 4
Pin_4__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__MASK EQU 0x10
Pin_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_4__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__PORT EQU 1
Pin_4__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__SHIFT EQU 4

; Rotor
Rotor_Sync_ctrl_reg__0__MASK EQU 0x01
Rotor_Sync_ctrl_reg__0__POS EQU 0
Rotor_Sync_ctrl_reg__1__MASK EQU 0x02
Rotor_Sync_ctrl_reg__1__POS EQU 1
Rotor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Rotor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Rotor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Rotor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Rotor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Rotor_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Rotor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Rotor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Rotor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Rotor_Sync_ctrl_reg__2__MASK EQU 0x04
Rotor_Sync_ctrl_reg__2__POS EQU 2
Rotor_Sync_ctrl_reg__3__MASK EQU 0x08
Rotor_Sync_ctrl_reg__3__POS EQU 3
Rotor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Rotor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Rotor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Rotor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Rotor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Rotor_Sync_ctrl_reg__MASK EQU 0x0F
Rotor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Rotor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Rotor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; Timer
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2
Timer_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_Int__INTC_MASK EQU 0x200000
Timer_Int__INTC_NUMBER EQU 21
Timer_Int__INTC_PRIOR_MASK EQU 0xC000
Timer_Int__INTC_PRIOR_NUM EQU 3
Timer_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
Timer_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL21
Clock_3__DIV_ID EQU 0x00000045
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_3__PA_DIV_ID EQU 0x000000FF

; Clock_4
Clock_4__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
Clock_4__DIV_ID EQU 0x00000044
Clock_4__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_4__PA_DIV_ID EQU 0x000000FF

; Clock_5
Clock_5__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_5__DIV_ID EQU 0x00000046
Clock_5__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
Clock_5__PA_DIV_ID EQU 0x000000FF

; Clock_6
Clock_6__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
Clock_6__DIV_ID EQU 0x00000043
Clock_6__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_6__PA_DIV_ID EQU 0x000000FF

; Clock_7
Clock_7__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_7__DIV_ID EQU 0x00000041
Clock_7__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_7__PA_DIV_ID EQU 0x000000FF

; QuadDec
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2
QuadDec_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
QuadDec_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
QuadDec_Int__INTC_MASK EQU 0x100000
QuadDec_Int__INTC_NUMBER EQU 20
QuadDec_Int__INTC_PRIOR_MASK EQU 0xC0
QuadDec_Int__INTC_PRIOR_NUM EQU 3
QuadDec_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
QuadDec_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
QuadDec_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SW_Int_1
SW_Int_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW_Int_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW_Int_1__INTC_MASK EQU 0x01
SW_Int_1__INTC_NUMBER EQU 0
SW_Int_1__INTC_PRIOR_MASK EQU 0xC0
SW_Int_1__INTC_PRIOR_NUM EQU 3
SW_Int_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW_Int_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW_Int_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SW_Int_2
SW_Int_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW_Int_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW_Int_2__INTC_MASK EQU 0x02
SW_Int_2__INTC_NUMBER EQU 1
SW_Int_2__INTC_PRIOR_MASK EQU 0xC000
SW_Int_2__INTC_PRIOR_NUM EQU 3
SW_Int_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW_Int_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW_Int_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SW_Int_3
SW_Int_3__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW_Int_3__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW_Int_3__INTC_MASK EQU 0x04
SW_Int_3__INTC_NUMBER EQU 2
SW_Int_3__INTC_PRIOR_MASK EQU 0xC00000
SW_Int_3__INTC_PRIOR_NUM EQU 3
SW_Int_3__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW_Int_3__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW_Int_3__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SW_Int_4
SW_Int_4__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW_Int_4__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW_Int_4__INTC_MASK EQU 0x08
SW_Int_4__INTC_NUMBER EQU 3
SW_Int_4__INTC_PRIOR_MASK EQU 0xC0000000
SW_Int_4__INTC_PRIOR_NUM EQU 3
SW_Int_4__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW_Int_4__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW_Int_4__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
