-- VHDL for IBM SMS ALD page 15.49.06.1
-- Title: SPECIAL CHAR ASS CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/13/2020 4:21:42 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_49_06_1_SPECIAL_CHAR_ASS_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		MV_36_VOLTS:	 in STD_LOGIC;
		GROUND:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		MS_WRITE_EDIT_ASTERISK:	 in STD_LOGIC;
		PS_INPUT_CYCLE_NOT_LAST_INPUT:	 in STD_LOGIC;
		PS_A_CH_INVALID:	 in STD_LOGIC;
		PS_EVEN_PARITY_CYCLE:	 in STD_LOGIC;
		PB_B_CH_BLANK:	 in STD_LOGIC;
		MS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PB_OUTPUT_WM_CYCLE:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_ANY_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS:	 in STD_LOGIC;
		SWITCH_TOG_ASTERISK:	 in STD_LOGIC;
		MV_ASTERISK_INS_CONSOLE_SW_OFF:	 out STD_LOGIC;
		PS_I_O_CHECK:	 out STD_LOGIC;
		MS_SET_ASTERISK:	 out STD_LOGIC;
		MS_ASTERISK_A_CH_CHECK_CTRL:	 out STD_LOGIC;
		MB_ASSEMBLY_CH_A_BIT_INSERT:	 out STD_LOGIC;
		PB_OUTPUT_CYCLE:	 out STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ONE_INSERT:	 out STD_LOGIC;
		MS_SET_GROUP_MARK:	 out STD_LOGIC);
end ALD_15_49_06_1_SPECIAL_CHAR_ASS_CONT_ACC;

architecture behavioral of ALD_15_49_06_1_SPECIAL_CHAR_ASS_CONT_ACC is 

	signal OUT_5A_N: STD_LOGIC;
	signal OUT_4A_X: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_3C_R: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_B: STD_LOGIC;
	signal OUT_5F_Q: STD_LOGIC;
	signal OUT_3G_A: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_5A_N <= SWITCH_TOG_ASTERISK;
	OUT_4A_X <= OUT_5A_N;
	OUT_3B_C <= NOT(MS_MASTER_ERROR AND OUT_5C_D );
	OUT_5C_D <= NOT(OUT_4A_X AND PS_INPUT_CYCLE_NOT_LAST_INPUT AND PS_A_CH_INVALID );
	OUT_4C_NoPin <= NOT(OUT_5C_D AND MS_WRITE_EDIT_ASTERISK );
	OUT_3C_R <= NOT OUT_4C_NoPin;
	OUT_5E_D <= NOT PS_EVEN_PARITY_CYCLE;
	OUT_4E_P <= NOT OUT_5E_D;
	OUT_3E_B <= NOT(OUT_4E_P AND PB_B_CH_BLANK AND OUT_5F_Q );
	OUT_5F_Q <= NOT MS_OUTPUT_CYCLE;
	OUT_3G_A <= NOT(OUT_5F_Q AND PB_OUTPUT_WM_CYCLE AND PB_B_CH_WM_BIT );
	OUT_5H_C <= NOT(PS_ANY_LAST_INPUT_CYCLE AND PS_1401_MODE AND PS_M_OR_L_OP_CODES );
	OUT_4H_G <= NOT(MS_E_CH_FILE_DOT_NO_TRANSFER_BUS );
	OUT_3H_C <= OUT_DOT_4H;
	OUT_DOT_4H <= OUT_5H_C OR OUT_4H_G;

	MV_ASTERISK_INS_CONSOLE_SW_OFF <= OUT_4A_X;
	PS_I_O_CHECK <= OUT_3B_C;
	MS_ASTERISK_A_CH_CHECK_CTRL <= OUT_5C_D;
	MS_SET_ASTERISK <= OUT_3C_R;
	MB_ASSEMBLY_CH_A_BIT_INSERT <= OUT_3E_B;
	PB_OUTPUT_CYCLE <= OUT_5F_Q;
	MB_ASSEMBLY_CH_NU_ONE_INSERT <= OUT_3G_A;
	MS_SET_GROUP_MARK <= OUT_3H_C;


end;
