#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Aug  7 20:59:04 2020
# Process ID: 72916
# Current directory: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65152 F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.xpr
# Log file: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/vivado.log
# Journal file: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_interconnect_0_0 design_1_rst_ps7_0_10M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_interconnect_0_0 design_1_rst_ps7_0_10M_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_10M_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 4
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_10M_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 -jobs 4
wait_on_run design_1_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {} [get_files -all {F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -force -file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/top.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
