
tdp1/arcade_stick/app/out/app.elf:     file format elf32-littlearm
tdp1/arcade_stick/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00063d

Program Header:
0x70000001 off    0x0001573c vaddr 0x1a00573c paddr 0x1a00573c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002be8 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005744 memsz 0x00005744 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005744 align 2**16
         filesz 0x000000ec memsz 0x000000ec flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005738  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ec  10000000  1a005744  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
  6 .bss          00002afc  100000ec  100000ec  000000ec  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 11 .init_array   00000004  1a005738  1a005738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a00573c  1a00573c  0001573c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200ec  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 18 .noinit       00000000  10002be8  10002be8  000200ec  2**2
                  CONTENTS
 19 .debug_info   0003a86a  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000701b  00000000  00000000  0005a956  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00001088  00000000  00000000  00061971  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  00010939  00000000  00000000  000629f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   0001dcb9  00000000  00000000  00073332  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    00030258  00000000  00000000  00090feb  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      00000068  00000000  00000000  000c1243  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000037  00000000  00000000  000c12ab  2**0
                  CONTENTS, READONLY
 27 .debug_loc    0000dffb  00000000  00000000  000c12e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_ranges 00001280  00000000  00000000  000cf2dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_frame  000030b8  00000000  00000000  000d0560  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000ec l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005738 l    d  .init_array	00000000 .init_array
1a00573c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002be8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 usbd_gamepad.c
1a000300 l     F .text	00000004 Gamepad_SetReport
1a000304 l     F .text	00000014 Gamepad_EpIN_Hdlr
1a000318 l     F .text	00000020 Gamepad_UpdateReport
1a000338 l     F .text	00000040 Gamepad_GetReport
100000ec l     O .bss	00000010 g_gamePad
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 app.c
10000100 l     O .bss	00000001 X_VALUE
10000101 l     O .bss	00000001 Y_VALUE
00000000 l    df *ABS*	00000000 gamepad_api.c
10000102 l     O .bss	00000001 aux_bitsPulsadores
00000000 l    df *ABS*	00000000 system.c
10000104 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_4.c
1a000790 l     F .text	00000064 prvHeapInit
1000010c l     O .bss	00002000 ucHeap
1a0007f4 l     F .text	00000058 prvInsertBlockIntoFreeList
10000108 l     O .bss	00000004 pxEnd
1000210c l     O .bss	00000004 xBlockAllocatedBit
10002110 l     O .bss	00000004 xFreeBytesRemaining
10002114 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
10002118 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 timers.c
1a0009d8 l     F .text	00000020 prvGetNextExpireTime
1a0009f8 l     F .text	00000048 prvInsertTimerInActiveList
1a000a40 l     F .text	00000070 prvCheckForValidListAndQueue
1a000df4 l     F .text	00000016 prvTimerTask
1a000b80 l     F .text	00000078 prvSwitchTimerLists
1a000bf8 l     F .text	0000002c prvSampleTimeNow
1a000c24 l     F .text	00000060 prvProcessExpiredTimer
1a000c84 l     F .text	00000074 prvProcessTimerOrBlockTask
1a000cf8 l     F .text	000000fc prvProcessReceivedCommands
10002120 l     O .bss	00000004 pxCurrentTimerList
10002124 l     O .bss	00000004 pxOverflowTimerList
10002128 l     O .bss	000000a0 ucStaticTimerQueueStorage.11914
100021c8 l     O .bss	00000014 xActiveTimerList1
100021dc l     O .bss	00000014 xActiveTimerList2
100021f0 l     O .bss	00000004 xLastTime.11863
100021f4 l     O .bss	00000050 xStaticTimerQueue.11913
10002244 l     O .bss	00000004 xTimerQueue
10002248 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 tasks.c
1a000e0c l     F .text	0000002c prvResetNextTaskUnblockTime
1a000e38 l     F .text	00000090 prvInitialiseNewTask
1a000ec8 l     F .text	00000068 prvInitialiseTaskLists
1a000f30 l     F .text	000000ac prvAddNewTaskToReadyList
1a000fdc l     F .text	00000038 prvDeleteTCB
1a001014 l     F .text	0000004c prvCheckTasksWaitingTermination
1a001060 l     F .text	00000028 prvIdleTask
1a001088 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002250 l     O .bss	00000004 pxDelayedTaskList
10002254 l     O .bss	00000004 pxOverflowDelayedTaskList
10002258 l     O .bss	0000008c pxReadyTasksLists
100022e4 l     O .bss	00000004 uxCurrentNumberOfTasks
100022e8 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100022ec l     O .bss	00000004 uxPendedTicks
100022f0 l     O .bss	00000004 uxSchedulerSuspended
100022f4 l     O .bss	00000004 uxTaskNumber
100022f8 l     O .bss	00000004 uxTopReadyPriority
100022fc l     O .bss	00000014 xDelayedTaskList1
10002310 l     O .bss	00000014 xDelayedTaskList2
10002324 l     O .bss	00000004 xNextTaskUnblockTime
10002328 l     O .bss	00000004 xNumOfOverflows
1000232c l     O .bss	00000014 xPendingReadyList
10002340 l     O .bss	00000004 xSchedulerRunning
10002344 l     O .bss	00000014 xSuspendedTaskList
10002358 l     O .bss	00000014 xTasksWaitingTermination
1000236c l     O .bss	00000004 xTickCount
10002370 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 static_provider.c
10002374 l     O .bss	00000168 uxIdleTaskStack.10813
100024dc l     O .bss	000005a0 uxTimerTaskStack.10820
10002a7c l     O .bss	00000060 xIdleTaskTCB.10812
10002adc l     O .bss	00000060 xTimerTaskTCB.10819
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 queue.c
1a0019bc l     F .text	0000001e prvIsQueueFull
1a0019da l     F .text	0000001a prvIsQueueEmpty
1a0019f4 l     F .text	00000076 prvCopyDataToQueue
1a001a6a l     F .text	00000024 prvCopyDataFromQueue
1a001a8e l     F .text	0000006e prvUnlockQueue
1a001b80 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 port.c
1a00205c l     F .text	00000040 prvTaskExitError
1a00209c l     F .text	00000022 prvPortStartFirstTask
1a0020c4 l     F .text	0000000e vPortEnableVFP
1a002130 l       .text	00000000 pxCurrentTCBConst2
1a002210 l       .text	00000000 pxCurrentTCBConst
10002b3c l     O .bss	00000001 ucMaxSysCallPriority
10002b40 l     O .bss	00000004 ulMaxPRIGROUPValue
10000048 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005354 l     O .text	00000004 InitClkStates
1a005358 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0024b4 l     F .text	00000044 Board_LED_Init
1a0024f8 l     F .text	00000040 Board_TEC_Init
1a002538 l     F .text	00000040 Board_GPIO_Init
1a002578 l     F .text	00000030 Board_ADC_Init
1a0025a8 l     F .text	00000038 Board_SPI_Init
1a0025e0 l     F .text	00000024 Board_I2C_Init
1a0053d0 l     O .text	00000008 GpioButtons
1a0053d8 l     O .text	0000000c GpioLeds
1a0053e4 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0026a4 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0026b8 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
1000004c l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0027d8 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0027ec l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0053fc l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a002afc l     F .text	00000034 Chip_USB_PllSetup
1a005444 l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002b78 l     F .text	000000a0 pll_calc_divs
1a002c18 l     F .text	0000010c pll_get_frac
1a002d24 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002f98 l     F .text	00000022 Chip_Clock_GetDivRate
10002b48 l     O .bss	00000008 audio_usb_pll_freq
1a005464 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0031b4 l     F .text	0000002c Chip_UART_GetIndex
1a0054d0 l     O .text	00000008 UART_BClock
1a0054d8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000084 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0033cc l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0055d0 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 cdc_uart.c
1a00380c l     F .text	00000084 CDC_ep0_override_hdlr
1a003890 l     F .text	000000c0 UCOM_bulk_hdlr
1a003950 l     F .text	00000090 UCOM_SetLineCode
10002b50 l     O .bss	00000004 g_defaultCdcHdlr
10002b54 l     O .bss	00000018 g_uCOM
00000000 l    df *ABS*	00000000 usbd_keyboard.c
1a003abc l     F .text	00000014 Keyboard_EpIN_Hdlr
1a003ad0 l     F .text	00000020 Keyboard_UpdateReport
1a003af0 l     F .text	00000048 Keyboard_SetReport
1a003b38 l     F .text	00000040 Keyboard_GetReport
10002b6c l     O .bss	00000010 g_keyBoard
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1a003c4c l     F .text	00000010 usbDeviceLpcInterruptPrioritySet
1a003c5c l     F .text	00000028 usbDeviceLpcInterruptInit
1a003c84 l     F .text	00000098 usbDeviceLpcInit
10002b80 l     O .bss	00000004 g_Ep0BaseHdlr
10002b84 l     O .bss	00000004 g_ep0RxBusy
10002b88 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a004334 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0046e8 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 descriptor_gamepad.c
00000000 l    df *ABS*	00000000 descriptor_keyboard.c
00000000 l    df *ABS*	00000000 impure.c
1000008c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a00573c l       .init_array	00000000 __init_array_end
1a005738 l       .bss_RAM5	00000000 __preinit_array_end
1a005738 l       .init_array	00000000 __init_array_start
1a005738 l       .bss_RAM5	00000000 __preinit_array_start
1a00046c g     F .text	0000000c usbDeviceGamepadHat
1a002dbc g     F .text	0000001c Chip_Clock_GetDividerSource
1a0006dc g     F .text	00000012 _isatty_r
100000fc g     O .bss	00000004 gamepadCheckFunction
1a004cd0 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a0006ee g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a002884 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002178 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a004ca0 g     F .text	00000030 printf
1a00269a g     F .text	00000008 __stdio_init
10002bdc g     O .bss	00000001 __lock___atexit_recursive_mutex
1a002b30 g     F .text	00000034 Chip_USB0_Init
1a004e16 g     F .text	00000024 __sseek
1a0043e4 g     F .text	00000070 __sinit
1a004e44 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a002008 g     F .text	00000052 vQueueWaitForMessageRestricted
1a004388 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00294c g     F .text	0000000c Chip_ADC_SetResolution
1a00513c g     F .text	0000000c __malloc_unlock
1a00044c g     F .text	00000020 usbDeviceGamepadMove
1a002214 g     F .text	0000002c SysTick_Handler
1a00325c g     F .text	00000040 Chip_UART_SetBaud
10002bdd g     O .bss	00000001 __lock___arc4random_mutex
1a000638  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00263c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a0021b0 g     F .text	00000064 PendSV_Handler
1a0003fc g     F .text	00000044 usbDeviceGamepadTasks
1a001db4 g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a005744 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0039e0 g     F .text	000000dc cdcUartLpcInit
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a003190 g     F .text	00000014 Chip_Clock_EnablePLL
1000224c g     O .bss	00000004 pxCurrentTCB
1a0006d2 g     F .text	0000000a _fstat_r
53ff7252 g       *ABS*	00000000 __valid_user_code_checksum
1a005744 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001720 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0051b8 g     O .text	00000082 USB_StringDescriptor
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a003054 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002278 g     F .text	00000110 xPortStartScheduler
1a00456a g     F .text	0000001c memcpy
1a00162c g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00437c g     F .text	0000000c _cleanup_r
1a002240  w    F .text	00000038 vPortSetupTimerInterrupt
1a003150 g     F .text	00000040 Chip_Clock_SetupPLL
1a003eac g     F .text	00000000 .hidden __aeabi_uldivmod
10002be8 g       .noinit	00000000 _noinit
1a004dac g     F .text	00000010 puts
1a000968 g     F .text	00000070 vPortFree
10002bd4 g     O .bss	00000004 SystemCoreClock
1a0031e0 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002388 g     F .text	0000005c vPortValidateInterruptPriority
1a00282c g     F .text	00000018 readAdcVal
1a003d54 g     F .text	000000ec usbDeviceInit
1a000180  w    F .text	00000002 UsageFault_Handler
1a003104 g     F .text	0000004c Chip_Clock_GetRate
1a00194c g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a005198 g     O .text	00000012 USB_DeviceDescriptor
1a00243c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a003edc g     F .text	000002d0 .hidden __udivmoddi4
1a000770 g     F .text	00000020 _sbrk_r
1a0053cc g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a00048c g     F .text	0000001c LED_Init
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0006f8 g     F .text	0000004e _read_r
1a001946 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a001e84 g     F .text	0000015c xQueueReceive
1a000604 g     F .text	00000020 USB_MarcarBoton
10002b94 g     O .bss	00000040 xQueueRegistry
1a001918 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a003d38 g     F .text	0000001a find_IntfDesc
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a00573c g       .ARM.exidx	00000000 __exidx_start
10002bde g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a00281e g     F .text	0000000e setStartMode
10002bdf g     O .bss	00000001 __lock___sinit_recursive_mutex
1a005700 g     O .text	00000004 _global_impure_ptr
1a00055c g     F .text	0000004c tareaControles
1a00451c g     F .text	00000048 __libc_init_array
1a003680 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a00084c g     F .text	0000011c pvPortMalloc
1a002658 g     F .text	00000030 Board_Init
1a0006c6  w    F .text	00000002 _init
1a001930 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a0004c4 g     F .text	00000010 LED_EncenderVerde
1a00129c g     F .text	0000000c xTaskGetTickCount
1a001c34 g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002be8 g       .bss	00000000 _ebss
1a002958 g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a00063c g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a00279c g     F .text	00000038 Chip_I2C_SetClockRate
1a0017e8 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002d70 g     F .text	0000004c Chip_Clock_EnableCrystal
10002be0 g     O .bss	00000001 __lock___malloc_recursive_mutex
1a00289a g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001694 g     F .text	0000008c xTaskRemoveFromEventList
1a0018c8  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a003c14 g     F .text	00000038 EP0_patch
1a0028fa g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a0056a0 g     O .text	00000020 __sf_fake_stderr
1a002778 g     F .text	00000024 Chip_I2C_Init
1a004568 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002f2c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0054e0 g     O .text	000000e6 gpioPinsInit
1a00189c  w    F .text	0000002c vAssertCalled
1a0026d0 g     F .text	00000012 Chip_SSP_SetClockRate
1a00523a g     O .text	00000002 Keyboard_ReportDescSize
1a004716 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0043b4 g     F .text	0000000c __sfp_lock_acquire
1a005090 g     F .text	00000000 memchr
1a001738 g     F .text	00000084 xTaskCheckForTimeOut
1a004598 g     F .text	0000009c _free_r
1a003738 g     F .text	00000058 adcRead
1a00302e g     F .text	00000026 Chip_Clock_GetBaseClock
1a0031a4 g     F .text	0000000e Chip_Clock_GetPLLStatus
100000ec g       .bss	00000000 _bss
1a0028a2 g     F .text	00000036 Chip_ADC_ReadStatus
1a00291a g     F .text	00000032 Chip_ADC_SetSampleRate
10002b44 g     O .bss	00000004 freeRtosInterruptCallback
1a00128c g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a0026e2 g     F .text	0000003e Chip_SSP_SetBitRate
1a001996 g     F .text	00000026 uxListRemove
1a0027d4 g     F .text	00000002 Chip_GPIO_Init
1a0053f8 g     O .text	00000004 OscRateIn
1a003790 g     F .text	0000007c uartInit
1a001120 g     F .text	00000072 xTaskCreateStatic
10002be8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001560 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0004a8 g     F .text	0000001c LED_ApagarTodos
1a001ba2 g     F .text	00000092 xQueueGenericCreateStatic
1a00165c g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a0006c8 g     F .text	0000000a _close_r
1a003400 g     F .text	000001ac gpioInit
1a001900 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a000b14 g     F .text	0000006c xTimerGenericCommand
1a004ee8 g     F .text	000000dc __swsetup_r
1a0018e4  w    F .text	0000001c vApplicationStackOverflowHook
1a0041ac  w    F .text	00000002 .hidden __aeabi_ldiv0
1a004454 g     F .text	0000008c __sfp
1a003b78 g     F .text	0000009c usbDeviceKeyboardInit
1a0043d8 g     F .text	0000000c __sinit_lock_release
1a004dbc g     F .text	00000022 __sread
1a003d1c g     F .text	0000001c USB0_IRQHandler
1a0030d0 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a005130 g     F .text	0000000c __malloc_lock
1a002628 g     F .text	00000014 Board_UARTPutChar
1a003234 g     F .text	00000028 Chip_UART_Send
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0042bc g     F .text	00000078 _fflush_r
1a0056c0 g     O .text	00000020 __sf_fake_stdin
1a002dd8 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a004566 g     F .text	00000002 __retarget_lock_acquire_recursive
1a004586 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0005a8 g     F .text	0000005c main
1a000378 g     F .text	00000084 usbDeviceGamepadInit
1a004564 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a001962 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002110 g     F .text	00000024 SVC_Handler
1a004e3a g     F .text	00000008 __sclose
1a000ab0 g     F .text	00000064 xTimerCreateTimerTask
1a004634 g     F .text	000000b4 _malloc_r
1a0014bc g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a003060 g     F .text	0000003c Chip_Clock_EnableOpts
1a002692 g     F .text	00000008 __stdio_getchar
1a00523c g     O .text	0000003f Keyboard_ReportDescriptor
1a002df4 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002eac g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0051ac g     O .text	0000000a USB_DeviceQualifier
1a003378 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0035ac g     F .text	0000006a gpioWrite
1a0006c4  w    F .text	00000002 _fini
1a004ca0 g     F .text	00000030 iprintf
1a0013c0 g     F .text	000000fc xTaskResumeAll
1a0011f8 g     F .text	00000094 vTaskStartScheduler
1a002844 g     F .text	00000040 Chip_ADC_Init
10002bd8 g     O .bss	00000004 g_pUsbApi
1a002404 g     F .text	00000038 Board_SetupMuxing
1a00329c g     F .text	000000dc Chip_UART_SetBaudFDR
1a000746 g     F .text	00000028 _write_r
1a002982 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a000624 g     F .text	00000014 USB_PresionarBotones
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a00498c g     F .text	000000ea _printf_common
10000088 g     O .data	00000004 _impure_ptr
1a000478 g     F .text	00000014 usbDeviceGamepadCheckCallbackSet
1a0041b0 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a0017bc g     F .text	0000000c vTaskMissedYield
10000024 g     O .data	00000023 USB_HsConfigDescriptor
10002be8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002720 g     F .text	00000038 Chip_SSP_Init
1a001fe0 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0012a8 g     F .text	00000118 xTaskIncrementTick
1a004fc4 g     F .text	00000048 __swhatbuf_r
1a0023e4 g     F .text	00000020 DAC_IRQHandler
1a002604 g     F .text	00000024 Board_Debug_Init
1a002688 g     F .text	0000000a __stdio_putchar
1a001afc g     F .text	00000084 xQueueGenericReset
1a0028d8 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000ec g       .data	00000000 _edata
1a002758 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10002be1 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a001192 g     F .text	00000066 xTaskCreate
1a0029a4 g     F .text	00000158 Chip_SetupCoreClock
10000000 g     O .data	00000023 USB_FsConfigDescriptor
1a0004d4 g     F .text	00000010 LED_EncenderAzul
1a004dde g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a00473c g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0044e0 g     F .text	0000003c _fwalk_reent
1a002b64 g     F .text	00000014 SystemCoreClockUpdate
1a0004e4 g     F .text	00000078 checkForPressedButtons
1a000440 g     F .text	0000000c usbDeviceGamepadPress
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0043c0 g     F .text	0000000c __sfp_lock_release
1a0056e0 g     O .text	00000020 __sf_fake_stdout
1a0017c8 g     F .text	00000020 xTaskGetSchedulerState
1a0041ac  w    F .text	00000002 .hidden __aeabi_idiv0
1a005148 g     O .text	00000002 Gamepad_ReportDescSize
1a00017e  w    F .text	00000002 BusFault_Handler
10002be2 g     O .bss	00000001 __lock___dd_hash_mutex
1a00500c g     F .text	00000080 __smakebuf_r
10002be3 g     O .bss	00000001 __lock___tz_mutex
1a0020d8 g     F .text	0000002c pxPortInitialiseStack
1a004a78 g     F .text	00000228 _printf_i
1a00309c g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002b90 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003616 g     F .text	00000068 gpioRead
1a003e40 g     F .text	0000006c boardInit
1a002134 g     F .text	00000044 vPortEnterCritical
10002b8c g     O .bss	00000004 __malloc_free_list
10002b7c g     O .bss	00000004 keyboardCheckKeysFunction
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a00473c g     F .text	00000250 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a00514c g     O .text	0000004a Gamepad_ReportDescriptor
1a003014 g     F .text	0000001a Chip_Clock_EnableBaseClock
1a002fbc g     F .text	00000058 Chip_Clock_SetBaseClock
1a0033b0 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10002be4 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a0043cc g     F .text	0000000c __sinit_lock_acquire
1a0024a8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 3d 06 00 1a 79 01 00 1a 7b 01 00 1a     ....=...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 52 72 ff 53     }...........Rr.S
	...
1a00002c:	11 21 00 1a 85 01 00 1a 00 00 00 00 b1 21 00 1a     .!...........!..
1a00003c:	15 22 00 1a                                         ."..

1a000040 <g_pfnVendorVectors>:
1a000040:	e5 23 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .#..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	1d 3d 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .=..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005744 	.word	0x1a005744
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000ec 	.word	0x000000ec
1a000120:	1a005744 	.word	0x1a005744
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005744 	.word	0x1a005744
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005744 	.word	0x1a005744
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005744 	.word	0x1a005744
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000ec 	.word	0x100000ec
1a000154:	00002afc 	.word	0x00002afc
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Gamepad_SetReport>:
static ErrorCode_t Gamepad_SetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t length){
   // TODO
   // Board_LED_Toggle(3);
   
   return LPC_OK;
}
1a000300:	2000      	movs	r0, #0
1a000302:	4770      	bx	lr

1a000304 <Gamepad_EpIN_Hdlr>:

// Manejador de interrupciones
static ErrorCode_t Gamepad_EpIN_Hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event){
 
   switch (event) {
1a000304:	2a03      	cmp	r2, #3
1a000306:	d001      	beq.n	1a00030c <Gamepad_EpIN_Hdlr+0x8>
         g_gamePad.tx_busy = 0;
         break;
   }
   
   return LPC_OK;
}
1a000308:	2000      	movs	r0, #0
1a00030a:	4770      	bx	lr
         g_gamePad.tx_busy = 0;
1a00030c:	4b01      	ldr	r3, [pc, #4]	; (1a000314 <Gamepad_EpIN_Hdlr+0x10>)
1a00030e:	2200      	movs	r2, #0
1a000310:	731a      	strb	r2, [r3, #12]
         break;
1a000312:	e7f9      	b.n	1a000308 <Gamepad_EpIN_Hdlr+0x4>
1a000314:	100000ec 	.word	0x100000ec

1a000318 <Gamepad_UpdateReport>:
static void Gamepad_UpdateReport(){
1a000318:	b508      	push	{r3, lr}
   HID_GAMEPAD_CLEAR_REPORT(&g_gamePad.report[0]);
1a00031a:	4a05      	ldr	r2, [pc, #20]	; (1a000330 <Gamepad_UpdateReport+0x18>)
1a00031c:	2300      	movs	r3, #0
1a00031e:	6053      	str	r3, [r2, #4]
1a000320:	6093      	str	r3, [r2, #8]
   if (gamepadCheckFunction != NULL) {
1a000322:	4b04      	ldr	r3, [pc, #16]	; (1a000334 <Gamepad_UpdateReport+0x1c>)
1a000324:	681b      	ldr	r3, [r3, #0]
1a000326:	b10b      	cbz	r3, 1a00032c <Gamepad_UpdateReport+0x14>
      (* gamepadCheckFunction )( NULL );
1a000328:	2000      	movs	r0, #0
1a00032a:	4798      	blx	r3
}
1a00032c:	bd08      	pop	{r3, pc}
1a00032e:	bf00      	nop
1a000330:	100000ec 	.word	0x100000ec
1a000334:	100000fc 	.word	0x100000fc

1a000338 <Gamepad_GetReport>:
static ErrorCode_t Gamepad_GetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t *plength){
1a000338:	b538      	push	{r3, r4, r5, lr}
   switch (pSetup->wValue.WB.H) {
1a00033a:	78c9      	ldrb	r1, [r1, #3]
1a00033c:	2901      	cmp	r1, #1
1a00033e:	d005      	beq.n	1a00034c <Gamepad_GetReport+0x14>
1a000340:	b24b      	sxtb	r3, r1
1a000342:	b183      	cbz	r3, 1a000366 <Gamepad_GetReport+0x2e>
1a000344:	2903      	cmp	r1, #3
1a000346:	d810      	bhi.n	1a00036a <Gamepad_GetReport+0x32>
         return ERR_USBD_STALL;
1a000348:	4809      	ldr	r0, [pc, #36]	; (1a000370 <Gamepad_GetReport+0x38>)
}
1a00034a:	bd38      	pop	{r3, r4, r5, pc}
1a00034c:	461c      	mov	r4, r3
1a00034e:	4615      	mov	r5, r2
         Gamepad_UpdateReport();
1a000350:	f7ff ffe2 	bl	1a000318 <Gamepad_UpdateReport>
         memcpy(*pBuffer, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000354:	682a      	ldr	r2, [r5, #0]
1a000356:	4b07      	ldr	r3, [pc, #28]	; (1a000374 <Gamepad_GetReport+0x3c>)
1a000358:	cb03      	ldmia	r3!, {r0, r1}
1a00035a:	6010      	str	r0, [r2, #0]
1a00035c:	6051      	str	r1, [r2, #4]
         *plength = GAMEPAD_REPORT_SIZE;
1a00035e:	2308      	movs	r3, #8
1a000360:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a000362:	2000      	movs	r0, #0
      break;
1a000364:	e7f1      	b.n	1a00034a <Gamepad_GetReport+0x12>
	return LPC_OK;
1a000366:	2000      	movs	r0, #0
1a000368:	e7ef      	b.n	1a00034a <Gamepad_GetReport+0x12>
1a00036a:	2000      	movs	r0, #0
1a00036c:	e7ed      	b.n	1a00034a <Gamepad_GetReport+0x12>
1a00036e:	bf00      	nop
1a000370:	00040003 	.word	0x00040003
1a000374:	100000f0 	.word	0x100000f0

1a000378 <usbDeviceGamepadInit>:

/*****************************************************************************
 * Public functions
 ****************************************************************************/

ErrorCode_t usbDeviceGamepadInit(USBD_HANDLE_T hUsb, USB_INTERFACE_DESCRIPTOR *pIntfDesc, uint32_t *mem_base, uint32_t *mem_size){
1a000378:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00037a:	b091      	sub	sp, #68	; 0x44
1a00037c:	4605      	mov	r5, r0
1a00037e:	460c      	mov	r4, r1
1a000380:	4617      	mov	r7, r2
1a000382:	461e      	mov	r6, r3
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;
   
   // Configurar parámetros HID
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a000384:	2238      	movs	r2, #56	; 0x38
1a000386:	2100      	movs	r1, #0
1a000388:	a802      	add	r0, sp, #8
1a00038a:	f004 f8fc 	bl	1a004586 <memset>
   hid_param.max_reports = 1;
1a00038e:	2301      	movs	r3, #1
1a000390:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a000394:	683b      	ldr	r3, [r7, #0]
1a000396:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a000398:	6833      	ldr	r3, [r6, #0]
1a00039a:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a00039c:	9405      	str	r4, [sp, #20]
   
   // Funciones definidas para Gamepad
   // Se debe respetar el prototipo según usbd_hiduser.h (de sAPI)
   hid_param.HID_GetReport = Gamepad_GetReport;
1a00039e:	4b10      	ldr	r3, [pc, #64]	; (1a0003e0 <usbDeviceGamepadInit+0x68>)
1a0003a0:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Gamepad_SetReport;
1a0003a2:	4b10      	ldr	r3, [pc, #64]	; (1a0003e4 <usbDeviceGamepadInit+0x6c>)
1a0003a4:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr = Gamepad_EpIN_Hdlr;
1a0003a6:	4b10      	ldr	r3, [pc, #64]	; (1a0003e8 <usbDeviceGamepadInit+0x70>)
1a0003a8:	930c      	str	r3, [sp, #48]	; 0x30
   
   // Inicializar reports_data
   reports_data[0].len = Gamepad_ReportDescSize;
1a0003aa:	4b10      	ldr	r3, [pc, #64]	; (1a0003ec <usbDeviceGamepadInit+0x74>)
1a0003ac:	881b      	ldrh	r3, [r3, #0]
1a0003ae:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a0003b2:	2400      	movs	r4, #0
1a0003b4:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Gamepad_ReportDescriptor[0];
1a0003b8:	4b0d      	ldr	r3, [pc, #52]	; (1a0003f0 <usbDeviceGamepadInit+0x78>)
1a0003ba:	9301      	str	r3, [sp, #4]
   hid_param.report_data = reports_data;
1a0003bc:	f8cd d018 	str.w	sp, [sp, #24]
   
   // Fin de inicialización con USBD API
   ret = USBD_API->hid->init(hUsb, &hid_param);
1a0003c0:	4b0c      	ldr	r3, [pc, #48]	; (1a0003f4 <usbDeviceGamepadInit+0x7c>)
1a0003c2:	681b      	ldr	r3, [r3, #0]
1a0003c4:	691b      	ldr	r3, [r3, #16]
1a0003c6:	685b      	ldr	r3, [r3, #4]
1a0003c8:	a902      	add	r1, sp, #8
1a0003ca:	4628      	mov	r0, r5
1a0003cc:	4798      	blx	r3
   
   // Actualizar parámetros por referencia de memoria
   *mem_base = hid_param.mem_base;
1a0003ce:	9b02      	ldr	r3, [sp, #8]
1a0003d0:	603b      	str	r3, [r7, #0]
   *mem_size = hid_param.mem_size;
1a0003d2:	9b03      	ldr	r3, [sp, #12]
1a0003d4:	6033      	str	r3, [r6, #0]
   
   g_gamePad.hUsb = hUsb;
1a0003d6:	4b08      	ldr	r3, [pc, #32]	; (1a0003f8 <usbDeviceGamepadInit+0x80>)
1a0003d8:	601d      	str	r5, [r3, #0]
   g_gamePad.tx_busy = 0;
1a0003da:	731c      	strb	r4, [r3, #12]
   
   // Se devuelve estado resultado de la inicialización
   return ret;
}
1a0003dc:	b011      	add	sp, #68	; 0x44
1a0003de:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0003e0:	1a000339 	.word	0x1a000339
1a0003e4:	1a000301 	.word	0x1a000301
1a0003e8:	1a000305 	.word	0x1a000305
1a0003ec:	1a005148 	.word	0x1a005148
1a0003f0:	1a00514c 	.word	0x1a00514c
1a0003f4:	10002bd8 	.word	0x10002bd8
1a0003f8:	100000ec 	.word	0x100000ec

1a0003fc <usbDeviceGamepadTasks>:


void usbDeviceGamepadTasks(void){
1a0003fc:	b538      	push	{r3, r4, r5, lr}
   
   // Primero nos aseguramos que el dispositivo esté configurado
   if (USB_IsConfigured(g_gamePad.hUsb)){
1a0003fe:	4b0e      	ldr	r3, [pc, #56]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000400:	681b      	ldr	r3, [r3, #0]
}

static INLINE bool USB_IsConfigured(USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*) hUsb;
    return (bool) (pCtrl->config_value != 0);   
1a000402:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
1a000406:	b193      	cbz	r3, 1a00042e <usbDeviceGamepadTasks+0x32>
      
      // Enviar datos de reporte si esta libre
      if (g_gamePad.tx_busy == 0){
1a000408:	4b0b      	ldr	r3, [pc, #44]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a00040a:	7b1b      	ldrb	r3, [r3, #12]
1a00040c:	b993      	cbnz	r3, 1a000434 <usbDeviceGamepadTasks+0x38>
         g_gamePad.tx_busy = 1;      // marcar como ocupado
1a00040e:	4c0a      	ldr	r4, [pc, #40]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000410:	2301      	movs	r3, #1
1a000412:	7323      	strb	r3, [r4, #12]
         Gamepad_UpdateReport();                // cargar reporte
1a000414:	f7ff ff80 	bl	1a000318 <Gamepad_UpdateReport>
         USBD_API->hw->WriteEP(g_gamePad.hUsb, HID_EP_IN, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000418:	4b08      	ldr	r3, [pc, #32]	; (1a00043c <usbDeviceGamepadTasks+0x40>)
1a00041a:	681b      	ldr	r3, [r3, #0]
1a00041c:	681b      	ldr	r3, [r3, #0]
1a00041e:	6d1d      	ldr	r5, [r3, #80]	; 0x50
1a000420:	4622      	mov	r2, r4
1a000422:	f852 0b04 	ldr.w	r0, [r2], #4
1a000426:	2308      	movs	r3, #8
1a000428:	2181      	movs	r1, #129	; 0x81
1a00042a:	47a8      	blx	r5
1a00042c:	e002      	b.n	1a000434 <usbDeviceGamepadTasks+0x38>
         // Board_LED_Toggle(1);
      }
   } else {
      // Si no está configurado, marcar como no ocupado
      g_gamePad.tx_busy = 0;
1a00042e:	4b02      	ldr	r3, [pc, #8]	; (1a000438 <usbDeviceGamepadTasks+0x3c>)
1a000430:	2200      	movs	r2, #0
1a000432:	731a      	strb	r2, [r3, #12]
   }
}
1a000434:	bd38      	pop	{r3, r4, r5, pc}
1a000436:	bf00      	nop
1a000438:	100000ec 	.word	0x100000ec
1a00043c:	10002bd8 	.word	0x10002bd8

1a000440 <usbDeviceGamepadPress>:

void usbDeviceGamepadPress(uint8_t key)
{
   HID_GAMEPAD_REPORT_SET_VALUE(g_gamePad.report, key);
1a000440:	4b01      	ldr	r3, [pc, #4]	; (1a000448 <usbDeviceGamepadPress+0x8>)
1a000442:	72d8      	strb	r0, [r3, #11]
   // Board_LED_Toggle(7);
}
1a000444:	4770      	bx	lr
1a000446:	bf00      	nop
1a000448:	100000ec 	.word	0x100000ec

1a00044c <usbDeviceGamepadMove>:

void usbDeviceGamepadMove(int8_t value, uint8_t axis)
{
   if (value > -28 && value < 28) return;
1a00044c:	b2c0      	uxtb	r0, r0
1a00044e:	f100 031b 	add.w	r3, r0, #27
1a000452:	b2db      	uxtb	r3, r3
1a000454:	2b36      	cmp	r3, #54	; 0x36
1a000456:	d905      	bls.n	1a000464 <usbDeviceGamepadMove+0x18>
   
   if (axis == 0) {
1a000458:	b911      	cbnz	r1, 1a000460 <usbDeviceGamepadMove+0x14>
      HID_GAMEPAD_REPORT_SET_XCOR(g_gamePad.report, value);
1a00045a:	4b03      	ldr	r3, [pc, #12]	; (1a000468 <usbDeviceGamepadMove+0x1c>)
1a00045c:	7118      	strb	r0, [r3, #4]
1a00045e:	4770      	bx	lr
   } else {
      HID_GAMEPAD_REPORT_SET_YCOR(g_gamePad.report, value);
1a000460:	4b01      	ldr	r3, [pc, #4]	; (1a000468 <usbDeviceGamepadMove+0x1c>)
1a000462:	7158      	strb	r0, [r3, #5]
   }
}
1a000464:	4770      	bx	lr
1a000466:	bf00      	nop
1a000468:	100000ec 	.word	0x100000ec

1a00046c <usbDeviceGamepadHat>:

void usbDeviceGamepadHat(uint8_t pressed){
   HID_GAMEPAD_REPORT_SET_HAT(g_gamePad.report, pressed);
1a00046c:	4b01      	ldr	r3, [pc, #4]	; (1a000474 <usbDeviceGamepadHat+0x8>)
1a00046e:	7218      	strb	r0, [r3, #8]
}
1a000470:	4770      	bx	lr
1a000472:	bf00      	nop
1a000474:	100000ec 	.word	0x100000ec

1a000478 <usbDeviceGamepadCheckCallbackSet>:
// Gamepad function to check in my device for pressed buttons
bool_t usbDeviceGamepadCheckCallbackSet(callBackFuncPtr_t checkCallback){
   bool_t retVal = TRUE;
   
   // Si la funcion de callback recibida no es nula, asignarla para los siguientes updates
   if( checkCallback != NULL ) gamepadCheckFunction = checkCallback;
1a000478:	b118      	cbz	r0, 1a000482 <usbDeviceGamepadCheckCallbackSet+0xa>
1a00047a:	4a03      	ldr	r2, [pc, #12]	; (1a000488 <usbDeviceGamepadCheckCallbackSet+0x10>)
1a00047c:	6010      	str	r0, [r2, #0]
   bool_t retVal = TRUE;
1a00047e:	2001      	movs	r0, #1
1a000480:	4770      	bx	lr
   else retVal = FALSE;
1a000482:	2000      	movs	r0, #0
   
   return retVal;
1a000484:	4770      	bx	lr
1a000486:	bf00      	nop
1a000488:	100000fc 	.word	0x100000fc

1a00048c <LED_Init>:
// Cabecera del archivo
#include "led.h"

// Funciones publicas

void LED_Init(){
1a00048c:	b508      	push	{r3, lr}
   gpioInit(PIN_LED_R, GPIO_OUTPUT);
1a00048e:	2101      	movs	r1, #1
1a000490:	2028      	movs	r0, #40	; 0x28
1a000492:	f002 ffb5 	bl	1a003400 <gpioInit>
   gpioInit(PIN_LED_G, GPIO_OUTPUT);
1a000496:	2101      	movs	r1, #1
1a000498:	2029      	movs	r0, #41	; 0x29
1a00049a:	f002 ffb1 	bl	1a003400 <gpioInit>
   gpioInit(PIN_LED_B, GPIO_OUTPUT);
1a00049e:	2101      	movs	r1, #1
1a0004a0:	202a      	movs	r0, #42	; 0x2a
1a0004a2:	f002 ffad 	bl	1a003400 <gpioInit>
}
1a0004a6:	bd08      	pop	{r3, pc}

1a0004a8 <LED_ApagarTodos>:

void LED_ApagarTodos(){
1a0004a8:	b508      	push	{r3, lr}
   gpioWrite(PIN_LED_R, OFF);
1a0004aa:	2100      	movs	r1, #0
1a0004ac:	2028      	movs	r0, #40	; 0x28
1a0004ae:	f003 f87d 	bl	1a0035ac <gpioWrite>
   gpioWrite(PIN_LED_G, OFF);
1a0004b2:	2100      	movs	r1, #0
1a0004b4:	2029      	movs	r0, #41	; 0x29
1a0004b6:	f003 f879 	bl	1a0035ac <gpioWrite>
   gpioWrite(PIN_LED_B, OFF);
1a0004ba:	2100      	movs	r1, #0
1a0004bc:	202a      	movs	r0, #42	; 0x2a
1a0004be:	f003 f875 	bl	1a0035ac <gpioWrite>
}
1a0004c2:	bd08      	pop	{r3, pc}

1a0004c4 <LED_EncenderVerde>:
void LED_EncenderRojo(){
   LED_ApagarTodos();
   gpioWrite(PIN_LED_R, ON);
}

void LED_EncenderVerde(){
1a0004c4:	b508      	push	{r3, lr}
   LED_ApagarTodos();
1a0004c6:	f7ff ffef 	bl	1a0004a8 <LED_ApagarTodos>
   gpioWrite(PIN_LED_G, ON);
1a0004ca:	2101      	movs	r1, #1
1a0004cc:	2029      	movs	r0, #41	; 0x29
1a0004ce:	f003 f86d 	bl	1a0035ac <gpioWrite>
}
1a0004d2:	bd08      	pop	{r3, pc}

1a0004d4 <LED_EncenderAzul>:

void LED_EncenderAzul(){
1a0004d4:	b508      	push	{r3, lr}
   LED_ApagarTodos();
1a0004d6:	f7ff ffe7 	bl	1a0004a8 <LED_ApagarTodos>
   gpioWrite(PIN_LED_B, ON);
1a0004da:	2101      	movs	r1, #1
1a0004dc:	202a      	movs	r0, #42	; 0x2a
1a0004de:	f003 f865 	bl	1a0035ac <gpioWrite>
1a0004e2:	bd08      	pop	{r3, pc}

1a0004e4 <checkForPressedButtons>:

// Prototipos de tareas
void tareaControles(void*);

void checkForPressedButtons(void* unused)
{
1a0004e4:	b508      	push	{r3, lr}
   if (!gpioRead(PIN_S1)) USB_MarcarBoton(0);
1a0004e6:	2024      	movs	r0, #36	; 0x24
1a0004e8:	f003 f895 	bl	1a003616 <gpioRead>
1a0004ec:	b310      	cbz	r0, 1a000534 <checkForPressedButtons+0x50>
   if (!gpioRead(PIN_S2)) USB_MarcarBoton(1);
1a0004ee:	2025      	movs	r0, #37	; 0x25
1a0004f0:	f003 f891 	bl	1a003616 <gpioRead>
1a0004f4:	b308      	cbz	r0, 1a00053a <checkForPressedButtons+0x56>
   if (!gpioRead(PIN_S3)) USB_MarcarBoton(2);
1a0004f6:	2026      	movs	r0, #38	; 0x26
1a0004f8:	f003 f88d 	bl	1a003616 <gpioRead>
1a0004fc:	b308      	cbz	r0, 1a000542 <checkForPressedButtons+0x5e>
   if (!gpioRead(PIN_S4)) USB_MarcarBoton(3);   
1a0004fe:	2027      	movs	r0, #39	; 0x27
1a000500:	f003 f889 	bl	1a003616 <gpioRead>
1a000504:	b308      	cbz	r0, 1a00054a <checkForPressedButtons+0x66>
   
   USB_PresionarBotones();
1a000506:	f000 f88d 	bl	1a000624 <USB_PresionarBotones>
   usbDeviceGamepadMove(X_VALUE, 0);
1a00050a:	4b12      	ldr	r3, [pc, #72]	; (1a000554 <checkForPressedButtons+0x70>)
1a00050c:	7818      	ldrb	r0, [r3, #0]
1a00050e:	2100      	movs	r1, #0
1a000510:	b240      	sxtb	r0, r0
1a000512:	f7ff ff9b 	bl	1a00044c <usbDeviceGamepadMove>
   usbDeviceGamepadMove(Y_VALUE, 1);
1a000516:	4b10      	ldr	r3, [pc, #64]	; (1a000558 <checkForPressedButtons+0x74>)
1a000518:	7818      	ldrb	r0, [r3, #0]
1a00051a:	2101      	movs	r1, #1
1a00051c:	b240      	sxtb	r0, r0
1a00051e:	f7ff ff95 	bl	1a00044c <usbDeviceGamepadMove>
   usbDeviceGamepadHat(!gpioRead(PIN_SW));
1a000522:	2006      	movs	r0, #6
1a000524:	f003 f877 	bl	1a003616 <gpioRead>
1a000528:	fab0 f080 	clz	r0, r0
1a00052c:	0940      	lsrs	r0, r0, #5
1a00052e:	f7ff ff9d 	bl	1a00046c <usbDeviceGamepadHat>
}
1a000532:	bd08      	pop	{r3, pc}
   if (!gpioRead(PIN_S1)) USB_MarcarBoton(0);
1a000534:	f000 f866 	bl	1a000604 <USB_MarcarBoton>
1a000538:	e7d9      	b.n	1a0004ee <checkForPressedButtons+0xa>
   if (!gpioRead(PIN_S2)) USB_MarcarBoton(1);
1a00053a:	2001      	movs	r0, #1
1a00053c:	f000 f862 	bl	1a000604 <USB_MarcarBoton>
1a000540:	e7d9      	b.n	1a0004f6 <checkForPressedButtons+0x12>
   if (!gpioRead(PIN_S3)) USB_MarcarBoton(2);
1a000542:	2002      	movs	r0, #2
1a000544:	f000 f85e 	bl	1a000604 <USB_MarcarBoton>
1a000548:	e7d9      	b.n	1a0004fe <checkForPressedButtons+0x1a>
   if (!gpioRead(PIN_S4)) USB_MarcarBoton(3);   
1a00054a:	2003      	movs	r0, #3
1a00054c:	f000 f85a 	bl	1a000604 <USB_MarcarBoton>
1a000550:	e7d9      	b.n	1a000506 <checkForPressedButtons+0x22>
1a000552:	bf00      	nop
1a000554:	10000100 	.word	0x10000100
1a000558:	10000101 	.word	0x10000101

1a00055c <tareaControles>:



// --------------- TAREAS A EJECUTAR ---------------------

void tareaControles(void* params){
1a00055c:	b510      	push	{r4, lr}
1a00055e:	b082      	sub	sp, #8
   
   // Tarea periodica cada 20 ms
   portTickType xPeriodicity =  20 / portTICK_RATE_MS;
   portTickType xLastWakeTime = xTaskGetTickCount();
1a000560:	f000 fe9c 	bl	1a00129c <xTaskGetTickCount>
1a000564:	9001      	str	r0, [sp, #4]
   
   // Repetir por siempre
   while(1){
      
      // Leer entrada CH3 (eje X: el 0 está izquierda)
      uint16_t valorEjeX = adcRead( CH3 );
1a000566:	2002      	movs	r0, #2
1a000568:	f003 f8e6 	bl	1a003738 <adcRead>
1a00056c:	4604      	mov	r4, r0
      
      // Leer entrada CH2 (eje Y: el 0 está arriba)
      uint16_t valorEjeY = adcRead( CH2 );
1a00056e:	2001      	movs	r0, #1
1a000570:	f003 f8e2 	bl	1a003738 <adcRead>
      
      // reducir entre 0 y 255
      uint8_t x_aux = (uint8_t) (valorEjeX / 4);
1a000574:	f3c4 0487 	ubfx	r4, r4, #2, #8
      uint8_t y_aux = (uint8_t) (valorEjeY / 4);
1a000578:	f3c0 0087 	ubfx	r0, r0, #2, #8
      
      // almacenar globalmente
      X_VALUE = (int8_t) (x_aux - 128);
1a00057c:	f084 0480 	eor.w	r4, r4, #128	; 0x80
1a000580:	b264      	sxtb	r4, r4
1a000582:	4b07      	ldr	r3, [pc, #28]	; (1a0005a0 <tareaControles+0x44>)
1a000584:	701c      	strb	r4, [r3, #0]
      Y_VALUE = (int8_t) (y_aux - 128);
1a000586:	f080 0080 	eor.w	r0, r0, #128	; 0x80
1a00058a:	b240      	sxtb	r0, r0
1a00058c:	4b05      	ldr	r3, [pc, #20]	; (1a0005a4 <tareaControles+0x48>)
1a00058e:	7018      	strb	r0, [r3, #0]
      
      // actualizar reporte
      usbDeviceGamepadTasks();
1a000590:	f7ff ff34 	bl	1a0003fc <usbDeviceGamepadTasks>
      
      // Envia la tarea al estado bloqueado durante xPeriodicity (delay periodico)
      vTaskDelayUntil( &xLastWakeTime, xPeriodicity );
1a000594:	2114      	movs	r1, #20
1a000596:	a801      	add	r0, sp, #4
1a000598:	f000 ff90 	bl	1a0014bc <vTaskDelayUntil>
1a00059c:	e7e3      	b.n	1a000566 <tareaControles+0xa>
1a00059e:	bf00      	nop
1a0005a0:	10000100 	.word	0x10000100
1a0005a4:	10000101 	.word	0x10000101

1a0005a8 <main>:
{
1a0005a8:	b500      	push	{lr}
1a0005aa:	b083      	sub	sp, #12
   boardConfig();
1a0005ac:	f003 fc48 	bl	1a003e40 <boardInit>
   LED_Init();
1a0005b0:	f7ff ff6c 	bl	1a00048c <LED_Init>
   LED_EncenderAzul();
1a0005b4:	f7ff ff8e 	bl	1a0004d4 <LED_EncenderAzul>
   usbDeviceConfig(USB_HID_GAMEPAD);
1a0005b8:	2002      	movs	r0, #2
1a0005ba:	f003 fbcb 	bl	1a003d54 <usbDeviceInit>
   usbDeviceGamepadCheckCallbackSet(checkForPressedButtons);
1a0005be:	480e      	ldr	r0, [pc, #56]	; (1a0005f8 <main+0x50>)
1a0005c0:	f7ff ff5a 	bl	1a000478 <usbDeviceGamepadCheckCallbackSet>
   adcConfig( ADC_ENABLE ); /* ADC */
1a0005c4:	2000      	movs	r0, #0
1a0005c6:	f003 f85b 	bl	1a003680 <adcInit>
   uartConfig( UART_USB, 115200 );
1a0005ca:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0005ce:	2003      	movs	r0, #3
1a0005d0:	f003 f8de 	bl	1a003790 <uartInit>
   gpioInit( T_COL1, GPIO_INPUT );
1a0005d4:	2100      	movs	r1, #0
1a0005d6:	2006      	movs	r0, #6
1a0005d8:	f002 ff12 	bl	1a003400 <gpioInit>
   LED_EncenderVerde();
1a0005dc:	f7ff ff72 	bl	1a0004c4 <LED_EncenderVerde>
   xTaskCreate(
1a0005e0:	2300      	movs	r3, #0
1a0005e2:	9301      	str	r3, [sp, #4]
1a0005e4:	2201      	movs	r2, #1
1a0005e6:	9200      	str	r2, [sp, #0]
1a0005e8:	22b4      	movs	r2, #180	; 0xb4
1a0005ea:	4904      	ldr	r1, [pc, #16]	; (1a0005fc <main+0x54>)
1a0005ec:	4804      	ldr	r0, [pc, #16]	; (1a000600 <main+0x58>)
1a0005ee:	f000 fdd0 	bl	1a001192 <xTaskCreate>
   vTaskStartScheduler();
1a0005f2:	f000 fe01 	bl	1a0011f8 <vTaskStartScheduler>
   while (1);
1a0005f6:	e7fe      	b.n	1a0005f6 <main+0x4e>
1a0005f8:	1a0004e5 	.word	0x1a0004e5
1a0005fc:	1a00527c 	.word	0x1a00527c
1a000600:	1a00055d 	.word	0x1a00055d

1a000604 <USB_MarcarBoton>:
   
   return diff;
}

uint8_t USB_MarcarBoton(uint8_t numero){
   if (numero >= CANT_PULSADORES) return 0;
1a000604:	2806      	cmp	r0, #6
1a000606:	d808      	bhi.n	1a00061a <USB_MarcarBoton+0x16>
   // Los bits correspondientes a cada pulsador están
   // ordenados del menos al más significativo.
   
   // Ejemplo: 31 representa a los primeros 5 pulsadores activos
   
   aux_bitsPulsadores |= (1 << numero);
1a000608:	2301      	movs	r3, #1
1a00060a:	fa03 f000 	lsl.w	r0, r3, r0
1a00060e:	4904      	ldr	r1, [pc, #16]	; (1a000620 <USB_MarcarBoton+0x1c>)
1a000610:	780a      	ldrb	r2, [r1, #0]
1a000612:	4310      	orrs	r0, r2
1a000614:	7008      	strb	r0, [r1, #0]
   return 1;
1a000616:	4618      	mov	r0, r3
1a000618:	4770      	bx	lr
   if (numero >= CANT_PULSADORES) return 0;
1a00061a:	2000      	movs	r0, #0
}
1a00061c:	4770      	bx	lr
1a00061e:	bf00      	nop
1a000620:	10000102 	.word	0x10000102

1a000624 <USB_PresionarBotones>:

void USB_PresionarBotones(){
1a000624:	b510      	push	{r4, lr}
   // Escribir el byte del reporte correspondiente a los pulsadores
   usbDeviceGamepadPress(aux_bitsPulsadores);
1a000626:	4c03      	ldr	r4, [pc, #12]	; (1a000634 <USB_PresionarBotones+0x10>)
1a000628:	7820      	ldrb	r0, [r4, #0]
1a00062a:	f7ff ff09 	bl	1a000440 <usbDeviceGamepadPress>
   
   // Una vez enviado, se reinicia para la próxima iteración
   aux_bitsPulsadores = 0x00;
1a00062e:	2300      	movs	r3, #0
1a000630:	7023      	strb	r3, [r4, #0]
1a000632:	bd10      	pop	{r4, pc}
1a000634:	10000102 	.word	0x10000102

1a000638 <initialise_monitor_handles>:
}
1a000638:	4770      	bx	lr
1a00063a:	Address 0x1a00063a is out of bounds.


1a00063c <Reset_Handler>:
void Reset_Handler(void) {
1a00063c:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00063e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000640:	4b19      	ldr	r3, [pc, #100]	; (1a0006a8 <Reset_Handler+0x6c>)
1a000642:	4a1a      	ldr	r2, [pc, #104]	; (1a0006ac <Reset_Handler+0x70>)
1a000644:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000646:	3304      	adds	r3, #4
1a000648:	4a19      	ldr	r2, [pc, #100]	; (1a0006b0 <Reset_Handler+0x74>)
1a00064a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00064c:	2300      	movs	r3, #0
1a00064e:	e005      	b.n	1a00065c <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000650:	4a18      	ldr	r2, [pc, #96]	; (1a0006b4 <Reset_Handler+0x78>)
1a000652:	f04f 31ff 	mov.w	r1, #4294967295
1a000656:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00065a:	3301      	adds	r3, #1
1a00065c:	2b07      	cmp	r3, #7
1a00065e:	d9f7      	bls.n	1a000650 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000660:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000662:	4b15      	ldr	r3, [pc, #84]	; (1a0006b8 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000664:	e007      	b.n	1a000676 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000666:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00066a:	689a      	ldr	r2, [r3, #8]
1a00066c:	6859      	ldr	r1, [r3, #4]
1a00066e:	6818      	ldr	r0, [r3, #0]
1a000670:	f7ff fd8b 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000674:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000676:	4a11      	ldr	r2, [pc, #68]	; (1a0006bc <Reset_Handler+0x80>)
1a000678:	4293      	cmp	r3, r2
1a00067a:	d3f4      	bcc.n	1a000666 <Reset_Handler+0x2a>
1a00067c:	e006      	b.n	1a00068c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00067e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000680:	6859      	ldr	r1, [r3, #4]
1a000682:	f854 0b08 	ldr.w	r0, [r4], #8
1a000686:	f7ff fd8f 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00068a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00068c:	4a0c      	ldr	r2, [pc, #48]	; (1a0006c0 <Reset_Handler+0x84>)
1a00068e:	4293      	cmp	r3, r2
1a000690:	d3f5      	bcc.n	1a00067e <Reset_Handler+0x42>
    SystemInit();
1a000692:	f002 fe71 	bl	1a003378 <SystemInit>
    __libc_init_array();
1a000696:	f003 ff41 	bl	1a00451c <__libc_init_array>
    initialise_monitor_handles();
1a00069a:	f7ff ffcd 	bl	1a000638 <initialise_monitor_handles>
    main();
1a00069e:	f7ff ff83 	bl	1a0005a8 <main>
        __asm__ volatile("wfi");
1a0006a2:	bf30      	wfi
1a0006a4:	e7fd      	b.n	1a0006a2 <Reset_Handler+0x66>
1a0006a6:	bf00      	nop
1a0006a8:	40053100 	.word	0x40053100
1a0006ac:	10df1000 	.word	0x10df1000
1a0006b0:	01dff7ff 	.word	0x01dff7ff
1a0006b4:	e000e280 	.word	0xe000e280
1a0006b8:	1a000114 	.word	0x1a000114
1a0006bc:	1a000150 	.word	0x1a000150
1a0006c0:	1a000178 	.word	0x1a000178

1a0006c4 <_fini>:
void _fini(void) {}
1a0006c4:	4770      	bx	lr

1a0006c6 <_init>:
void _init(void) {}
1a0006c6:	4770      	bx	lr

1a0006c8 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a0006c8:	2309      	movs	r3, #9
1a0006ca:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006cc:	f04f 30ff 	mov.w	r0, #4294967295
1a0006d0:	4770      	bx	lr

1a0006d2 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a0006d2:	2358      	movs	r3, #88	; 0x58
1a0006d4:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006d6:	f04f 30ff 	mov.w	r0, #4294967295
1a0006da:	4770      	bx	lr

1a0006dc <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a0006dc:	2902      	cmp	r1, #2
1a0006de:	d904      	bls.n	1a0006ea <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a0006e0:	2309      	movs	r3, #9
1a0006e2:	6003      	str	r3, [r0, #0]
       return -1;
1a0006e4:	f04f 30ff 	mov.w	r0, #4294967295
1a0006e8:	4770      	bx	lr
       return 1;
1a0006ea:	2001      	movs	r0, #1
   }
}
1a0006ec:	4770      	bx	lr

1a0006ee <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0006ee:	2358      	movs	r3, #88	; 0x58
1a0006f0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006f2:	f04f 30ff 	mov.w	r0, #4294967295
1a0006f6:	4770      	bx	lr

1a0006f8 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0006f8:	2902      	cmp	r1, #2
1a0006fa:	d81f      	bhi.n	1a00073c <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0006fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000700:	461d      	mov	r5, r3
1a000702:	4617      	mov	r7, r2
1a000704:	4606      	mov	r6, r0
  size_t i = 0;
1a000706:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000708:	42ac      	cmp	r4, r5
1a00070a:	d211      	bcs.n	1a000730 <_read_r+0x38>
         int c = __stdio_getchar();
1a00070c:	f001 ffc1 	bl	1a002692 <__stdio_getchar>
         if( c != -1 ){
1a000710:	f1b0 3fff 	cmp.w	r0, #4294967295
1a000714:	d0f8      	beq.n	1a000708 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000716:	f104 0801 	add.w	r8, r4, #1
1a00071a:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a00071c:	280d      	cmp	r0, #13
1a00071e:	d003      	beq.n	1a000728 <_read_r+0x30>
1a000720:	280a      	cmp	r0, #10
1a000722:	d001      	beq.n	1a000728 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000724:	4644      	mov	r4, r8
1a000726:	e7ef      	b.n	1a000708 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000728:	f001 ffb3 	bl	1a002692 <__stdio_getchar>
               return i;
1a00072c:	4640      	mov	r0, r8
1a00072e:	e003      	b.n	1a000738 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000730:	2313      	movs	r3, #19
1a000732:	6033      	str	r3, [r6, #0]
      return -1;
1a000734:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a00073c:	2313      	movs	r3, #19
1a00073e:	6003      	str	r3, [r0, #0]
      return -1;
1a000740:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000744:	4770      	bx	lr

1a000746 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000746:	2902      	cmp	r1, #2
1a000748:	d80c      	bhi.n	1a000764 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a00074a:	b570      	push	{r4, r5, r6, lr}
1a00074c:	461d      	mov	r5, r3
1a00074e:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000750:	2400      	movs	r4, #0
1a000752:	42ac      	cmp	r4, r5
1a000754:	d204      	bcs.n	1a000760 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a000756:	5d30      	ldrb	r0, [r6, r4]
1a000758:	f001 ff96 	bl	1a002688 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a00075c:	3401      	adds	r4, #1
1a00075e:	e7f8      	b.n	1a000752 <_write_r+0xc>
       return n;
1a000760:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000762:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000764:	2313      	movs	r3, #19
1a000766:	6003      	str	r3, [r0, #0]
       return -1;
1a000768:	f04f 30ff 	mov.w	r0, #4294967295
}
1a00076c:	4770      	bx	lr
1a00076e:	Address 0x1a00076e is out of bounds.


1a000770 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000770:	4b05      	ldr	r3, [pc, #20]	; (1a000788 <_sbrk_r+0x18>)
1a000772:	681b      	ldr	r3, [r3, #0]
1a000774:	b123      	cbz	r3, 1a000780 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000776:	4b04      	ldr	r3, [pc, #16]	; (1a000788 <_sbrk_r+0x18>)
1a000778:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00077a:	4401      	add	r1, r0
1a00077c:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00077e:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000780:	4b01      	ldr	r3, [pc, #4]	; (1a000788 <_sbrk_r+0x18>)
1a000782:	4a02      	ldr	r2, [pc, #8]	; (1a00078c <_sbrk_r+0x1c>)
1a000784:	601a      	str	r2, [r3, #0]
1a000786:	e7f6      	b.n	1a000776 <_sbrk_r+0x6>
1a000788:	10000104 	.word	0x10000104
1a00078c:	10002be8 	.word	0x10002be8

1a000790 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000790:	4a12      	ldr	r2, [pc, #72]	; (1a0007dc <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a000792:	f012 0f07 	tst.w	r2, #7
1a000796:	d007      	beq.n	1a0007a8 <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000798:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00079a:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a00079e:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a0007a2:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0007a4:	460a      	mov	r2, r1
1a0007a6:	e001      	b.n	1a0007ac <prvHeapInit+0x1c>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a0007a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a0007ac:	480c      	ldr	r0, [pc, #48]	; (1a0007e0 <prvHeapInit+0x50>)
1a0007ae:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a0007b0:	2100      	movs	r1, #0
1a0007b2:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a0007b4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a0007b6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0007b8:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a0007bc:	4809      	ldr	r0, [pc, #36]	; (1a0007e4 <prvHeapInit+0x54>)
1a0007be:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a0007c0:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a0007c2:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a0007c4:	1a99      	subs	r1, r3, r2
1a0007c6:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a0007c8:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0007ca:	4b07      	ldr	r3, [pc, #28]	; (1a0007e8 <prvHeapInit+0x58>)
1a0007cc:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0007ce:	4b07      	ldr	r3, [pc, #28]	; (1a0007ec <prvHeapInit+0x5c>)
1a0007d0:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a0007d2:	4b07      	ldr	r3, [pc, #28]	; (1a0007f0 <prvHeapInit+0x60>)
1a0007d4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a0007d8:	601a      	str	r2, [r3, #0]
}
1a0007da:	4770      	bx	lr
1a0007dc:	1000010c 	.word	0x1000010c
1a0007e0:	10002118 	.word	0x10002118
1a0007e4:	10000108 	.word	0x10000108
1a0007e8:	10002114 	.word	0x10002114
1a0007ec:	10002110 	.word	0x10002110
1a0007f0:	1000210c 	.word	0x1000210c

1a0007f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a0007f4:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a0007f6:	4a13      	ldr	r2, [pc, #76]	; (1a000844 <prvInsertBlockIntoFreeList+0x50>)
1a0007f8:	e000      	b.n	1a0007fc <prvInsertBlockIntoFreeList+0x8>
1a0007fa:	461a      	mov	r2, r3
1a0007fc:	6813      	ldr	r3, [r2, #0]
1a0007fe:	4283      	cmp	r3, r0
1a000800:	d3fb      	bcc.n	1a0007fa <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000802:	6851      	ldr	r1, [r2, #4]
1a000804:	1854      	adds	r4, r2, r1
1a000806:	4284      	cmp	r4, r0
1a000808:	d00a      	beq.n	1a000820 <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a00080a:	6841      	ldr	r1, [r0, #4]
1a00080c:	1844      	adds	r4, r0, r1
1a00080e:	42a3      	cmp	r3, r4
1a000810:	d00b      	beq.n	1a00082a <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000812:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000814:	4290      	cmp	r0, r2
1a000816:	d000      	beq.n	1a00081a <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000818:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a00081a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00081e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a000820:	6840      	ldr	r0, [r0, #4]
1a000822:	4401      	add	r1, r0
1a000824:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a000826:	4610      	mov	r0, r2
1a000828:	e7ef      	b.n	1a00080a <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00082a:	4c07      	ldr	r4, [pc, #28]	; (1a000848 <prvInsertBlockIntoFreeList+0x54>)
1a00082c:	6824      	ldr	r4, [r4, #0]
1a00082e:	42a3      	cmp	r3, r4
1a000830:	d006      	beq.n	1a000840 <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000832:	685b      	ldr	r3, [r3, #4]
1a000834:	4419      	add	r1, r3
1a000836:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a000838:	6813      	ldr	r3, [r2, #0]
1a00083a:	681b      	ldr	r3, [r3, #0]
1a00083c:	6003      	str	r3, [r0, #0]
1a00083e:	e7e9      	b.n	1a000814 <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000840:	6004      	str	r4, [r0, #0]
1a000842:	e7e7      	b.n	1a000814 <prvInsertBlockIntoFreeList+0x20>
1a000844:	10002118 	.word	0x10002118
1a000848:	10000108 	.word	0x10000108

1a00084c <pvPortMalloc>:
{
1a00084c:	b570      	push	{r4, r5, r6, lr}
1a00084e:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000850:	f000 fd1c 	bl	1a00128c <vTaskSuspendAll>
		if( pxEnd == NULL )
1a000854:	4b3f      	ldr	r3, [pc, #252]	; (1a000954 <pvPortMalloc+0x108>)
1a000856:	681b      	ldr	r3, [r3, #0]
1a000858:	b1bb      	cbz	r3, 1a00088a <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a00085a:	4b3f      	ldr	r3, [pc, #252]	; (1a000958 <pvPortMalloc+0x10c>)
1a00085c:	681b      	ldr	r3, [r3, #0]
1a00085e:	421c      	tst	r4, r3
1a000860:	d116      	bne.n	1a000890 <pvPortMalloc+0x44>
			if( xWantedSize > 0 )
1a000862:	b334      	cbz	r4, 1a0008b2 <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a000864:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a000866:	f014 0f07 	tst.w	r4, #7
1a00086a:	d022      	beq.n	1a0008b2 <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00086c:	f024 0407 	bic.w	r4, r4, #7
1a000870:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000872:	f004 0307 	and.w	r3, r4, #7
1a000876:	b1e3      	cbz	r3, 1a0008b2 <pvPortMalloc+0x66>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000878:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00087c:	f383 8811 	msr	BASEPRI, r3
1a000880:	f3bf 8f6f 	isb	sy
1a000884:	f3bf 8f4f 	dsb	sy
1a000888:	e7fe      	b.n	1a000888 <pvPortMalloc+0x3c>
			prvHeapInit();
1a00088a:	f7ff ff81 	bl	1a000790 <prvHeapInit>
1a00088e:	e7e4      	b.n	1a00085a <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a000890:	f000 fd96 	bl	1a0013c0 <xTaskResumeAll>
void *pvReturn = NULL;
1a000894:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a000896:	f001 f817 	bl	1a0018c8 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a00089a:	f016 0f07 	tst.w	r6, #7
1a00089e:	d057      	beq.n	1a000950 <pvPortMalloc+0x104>
1a0008a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a4:	f383 8811 	msr	BASEPRI, r3
1a0008a8:	f3bf 8f6f 	isb	sy
1a0008ac:	f3bf 8f4f 	dsb	sy
1a0008b0:	e7fe      	b.n	1a0008b0 <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0008b2:	b134      	cbz	r4, 1a0008c2 <pvPortMalloc+0x76>
1a0008b4:	4b29      	ldr	r3, [pc, #164]	; (1a00095c <pvPortMalloc+0x110>)
1a0008b6:	681b      	ldr	r3, [r3, #0]
1a0008b8:	42a3      	cmp	r3, r4
1a0008ba:	d306      	bcc.n	1a0008ca <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a0008bc:	4b28      	ldr	r3, [pc, #160]	; (1a000960 <pvPortMalloc+0x114>)
1a0008be:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0008c0:	e009      	b.n	1a0008d6 <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a0008c2:	f000 fd7d 	bl	1a0013c0 <xTaskResumeAll>
void *pvReturn = NULL;
1a0008c6:	2600      	movs	r6, #0
1a0008c8:	e7e5      	b.n	1a000896 <pvPortMalloc+0x4a>
	( void ) xTaskResumeAll();
1a0008ca:	f000 fd79 	bl	1a0013c0 <xTaskResumeAll>
void *pvReturn = NULL;
1a0008ce:	2600      	movs	r6, #0
1a0008d0:	e7e1      	b.n	1a000896 <pvPortMalloc+0x4a>
					pxPreviousBlock = pxBlock;
1a0008d2:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a0008d4:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0008d6:	686a      	ldr	r2, [r5, #4]
1a0008d8:	42a2      	cmp	r2, r4
1a0008da:	d202      	bcs.n	1a0008e2 <pvPortMalloc+0x96>
1a0008dc:	682a      	ldr	r2, [r5, #0]
1a0008de:	2a00      	cmp	r2, #0
1a0008e0:	d1f7      	bne.n	1a0008d2 <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a0008e2:	4a1c      	ldr	r2, [pc, #112]	; (1a000954 <pvPortMalloc+0x108>)
1a0008e4:	6812      	ldr	r2, [r2, #0]
1a0008e6:	42aa      	cmp	r2, r5
1a0008e8:	d014      	beq.n	1a000914 <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0008ea:	681e      	ldr	r6, [r3, #0]
1a0008ec:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a0008ee:	682a      	ldr	r2, [r5, #0]
1a0008f0:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a0008f2:	686b      	ldr	r3, [r5, #4]
1a0008f4:	1b1b      	subs	r3, r3, r4
1a0008f6:	2b10      	cmp	r3, #16
1a0008f8:	d914      	bls.n	1a000924 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a0008fa:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0008fc:	f010 0f07 	tst.w	r0, #7
1a000900:	d00c      	beq.n	1a00091c <pvPortMalloc+0xd0>
1a000902:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000906:	f383 8811 	msr	BASEPRI, r3
1a00090a:	f3bf 8f6f 	isb	sy
1a00090e:	f3bf 8f4f 	dsb	sy
1a000912:	e7fe      	b.n	1a000912 <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a000914:	f000 fd54 	bl	1a0013c0 <xTaskResumeAll>
void *pvReturn = NULL;
1a000918:	2600      	movs	r6, #0
1a00091a:	e7bc      	b.n	1a000896 <pvPortMalloc+0x4a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a00091c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a00091e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000920:	f7ff ff68 	bl	1a0007f4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000924:	686a      	ldr	r2, [r5, #4]
1a000926:	490d      	ldr	r1, [pc, #52]	; (1a00095c <pvPortMalloc+0x110>)
1a000928:	680b      	ldr	r3, [r1, #0]
1a00092a:	1a9b      	subs	r3, r3, r2
1a00092c:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a00092e:	490d      	ldr	r1, [pc, #52]	; (1a000964 <pvPortMalloc+0x118>)
1a000930:	6809      	ldr	r1, [r1, #0]
1a000932:	428b      	cmp	r3, r1
1a000934:	d201      	bcs.n	1a00093a <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000936:	490b      	ldr	r1, [pc, #44]	; (1a000964 <pvPortMalloc+0x118>)
1a000938:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a00093a:	4b07      	ldr	r3, [pc, #28]	; (1a000958 <pvPortMalloc+0x10c>)
1a00093c:	681b      	ldr	r3, [r3, #0]
1a00093e:	4313      	orrs	r3, r2
1a000940:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000942:	2300      	movs	r3, #0
1a000944:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000946:	f000 fd3b 	bl	1a0013c0 <xTaskResumeAll>
		if( pvReturn == NULL )
1a00094a:	2e00      	cmp	r6, #0
1a00094c:	d1a5      	bne.n	1a00089a <pvPortMalloc+0x4e>
1a00094e:	e7a2      	b.n	1a000896 <pvPortMalloc+0x4a>
}
1a000950:	4630      	mov	r0, r6
1a000952:	bd70      	pop	{r4, r5, r6, pc}
1a000954:	10000108 	.word	0x10000108
1a000958:	1000210c 	.word	0x1000210c
1a00095c:	10002110 	.word	0x10002110
1a000960:	10002118 	.word	0x10002118
1a000964:	10002114 	.word	0x10002114

1a000968 <vPortFree>:
	if( pv != NULL )
1a000968:	b380      	cbz	r0, 1a0009cc <vPortFree+0x64>
{
1a00096a:	b538      	push	{r3, r4, r5, lr}
1a00096c:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a00096e:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a000972:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a000976:	4916      	ldr	r1, [pc, #88]	; (1a0009d0 <vPortFree+0x68>)
1a000978:	6809      	ldr	r1, [r1, #0]
1a00097a:	420a      	tst	r2, r1
1a00097c:	d108      	bne.n	1a000990 <vPortFree+0x28>
1a00097e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000982:	f383 8811 	msr	BASEPRI, r3
1a000986:	f3bf 8f6f 	isb	sy
1a00098a:	f3bf 8f4f 	dsb	sy
1a00098e:	e7fe      	b.n	1a00098e <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000990:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000994:	b140      	cbz	r0, 1a0009a8 <vPortFree+0x40>
1a000996:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00099a:	f383 8811 	msr	BASEPRI, r3
1a00099e:	f3bf 8f6f 	isb	sy
1a0009a2:	f3bf 8f4f 	dsb	sy
1a0009a6:	e7fe      	b.n	1a0009a6 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0009a8:	ea22 0201 	bic.w	r2, r2, r1
1a0009ac:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a0009b0:	f000 fc6c 	bl	1a00128c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a0009b4:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a0009b8:	4a06      	ldr	r2, [pc, #24]	; (1a0009d4 <vPortFree+0x6c>)
1a0009ba:	6813      	ldr	r3, [r2, #0]
1a0009bc:	440b      	add	r3, r1
1a0009be:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a0009c0:	4628      	mov	r0, r5
1a0009c2:	f7ff ff17 	bl	1a0007f4 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a0009c6:	f000 fcfb 	bl	1a0013c0 <xTaskResumeAll>
}
1a0009ca:	bd38      	pop	{r3, r4, r5, pc}
1a0009cc:	4770      	bx	lr
1a0009ce:	bf00      	nop
1a0009d0:	1000210c 	.word	0x1000210c
1a0009d4:	10002110 	.word	0x10002110

1a0009d8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0009d8:	4b06      	ldr	r3, [pc, #24]	; (1a0009f4 <prvGetNextExpireTime+0x1c>)
1a0009da:	681a      	ldr	r2, [r3, #0]
1a0009dc:	6813      	ldr	r3, [r2, #0]
1a0009de:	fab3 f383 	clz	r3, r3
1a0009e2:	095b      	lsrs	r3, r3, #5
1a0009e4:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0009e6:	b913      	cbnz	r3, 1a0009ee <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0009e8:	68d3      	ldr	r3, [r2, #12]
1a0009ea:	6818      	ldr	r0, [r3, #0]
1a0009ec:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0009ee:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0009f0:	4770      	bx	lr
1a0009f2:	bf00      	nop
1a0009f4:	10002120 	.word	0x10002120

1a0009f8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0009f8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a0009fa:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0009fc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a0009fe:	4291      	cmp	r1, r2
1a000a00:	d80c      	bhi.n	1a000a1c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000a02:	1ad2      	subs	r2, r2, r3
1a000a04:	6983      	ldr	r3, [r0, #24]
1a000a06:	429a      	cmp	r2, r3
1a000a08:	d301      	bcc.n	1a000a0e <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a000a0a:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a000a0c:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a000a0e:	1d01      	adds	r1, r0, #4
1a000a10:	4b09      	ldr	r3, [pc, #36]	; (1a000a38 <prvInsertTimerInActiveList+0x40>)
1a000a12:	6818      	ldr	r0, [r3, #0]
1a000a14:	f000 ffa5 	bl	1a001962 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000a18:	2000      	movs	r0, #0
1a000a1a:	e7f7      	b.n	1a000a0c <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a000a1c:	429a      	cmp	r2, r3
1a000a1e:	d201      	bcs.n	1a000a24 <prvInsertTimerInActiveList+0x2c>
1a000a20:	4299      	cmp	r1, r3
1a000a22:	d206      	bcs.n	1a000a32 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000a24:	1d01      	adds	r1, r0, #4
1a000a26:	4b05      	ldr	r3, [pc, #20]	; (1a000a3c <prvInsertTimerInActiveList+0x44>)
1a000a28:	6818      	ldr	r0, [r3, #0]
1a000a2a:	f000 ff9a 	bl	1a001962 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000a2e:	2000      	movs	r0, #0
1a000a30:	e7ec      	b.n	1a000a0c <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a000a32:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a000a34:	e7ea      	b.n	1a000a0c <prvInsertTimerInActiveList+0x14>
1a000a36:	bf00      	nop
1a000a38:	10002124 	.word	0x10002124
1a000a3c:	10002120 	.word	0x10002120

1a000a40 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a000a40:	b530      	push	{r4, r5, lr}
1a000a42:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a000a44:	f001 fb76 	bl	1a002134 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a000a48:	4b11      	ldr	r3, [pc, #68]	; (1a000a90 <prvCheckForValidListAndQueue+0x50>)
1a000a4a:	681b      	ldr	r3, [r3, #0]
1a000a4c:	b11b      	cbz	r3, 1a000a56 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a000a4e:	f001 fb93 	bl	1a002178 <vPortExitCritical>
}
1a000a52:	b003      	add	sp, #12
1a000a54:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a000a56:	4d0f      	ldr	r5, [pc, #60]	; (1a000a94 <prvCheckForValidListAndQueue+0x54>)
1a000a58:	4628      	mov	r0, r5
1a000a5a:	f000 ff69 	bl	1a001930 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a000a5e:	4c0e      	ldr	r4, [pc, #56]	; (1a000a98 <prvCheckForValidListAndQueue+0x58>)
1a000a60:	4620      	mov	r0, r4
1a000a62:	f000 ff65 	bl	1a001930 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a000a66:	4b0d      	ldr	r3, [pc, #52]	; (1a000a9c <prvCheckForValidListAndQueue+0x5c>)
1a000a68:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a000a6a:	4b0d      	ldr	r3, [pc, #52]	; (1a000aa0 <prvCheckForValidListAndQueue+0x60>)
1a000a6c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a000a6e:	2300      	movs	r3, #0
1a000a70:	9300      	str	r3, [sp, #0]
1a000a72:	4b0c      	ldr	r3, [pc, #48]	; (1a000aa4 <prvCheckForValidListAndQueue+0x64>)
1a000a74:	4a0c      	ldr	r2, [pc, #48]	; (1a000aa8 <prvCheckForValidListAndQueue+0x68>)
1a000a76:	2110      	movs	r1, #16
1a000a78:	200a      	movs	r0, #10
1a000a7a:	f001 f892 	bl	1a001ba2 <xQueueGenericCreateStatic>
1a000a7e:	4b04      	ldr	r3, [pc, #16]	; (1a000a90 <prvCheckForValidListAndQueue+0x50>)
1a000a80:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a000a82:	2800      	cmp	r0, #0
1a000a84:	d0e3      	beq.n	1a000a4e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a000a86:	4909      	ldr	r1, [pc, #36]	; (1a000aac <prvCheckForValidListAndQueue+0x6c>)
1a000a88:	f001 faaa 	bl	1a001fe0 <vQueueAddToRegistry>
1a000a8c:	e7df      	b.n	1a000a4e <prvCheckForValidListAndQueue+0xe>
1a000a8e:	bf00      	nop
1a000a90:	10002244 	.word	0x10002244
1a000a94:	100021c8 	.word	0x100021c8
1a000a98:	100021dc 	.word	0x100021dc
1a000a9c:	10002120 	.word	0x10002120
1a000aa0:	10002124 	.word	0x10002124
1a000aa4:	100021f4 	.word	0x100021f4
1a000aa8:	10002128 	.word	0x10002128
1a000aac:	1a005288 	.word	0x1a005288

1a000ab0 <xTimerCreateTimerTask>:
{
1a000ab0:	b510      	push	{r4, lr}
1a000ab2:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a000ab4:	f7ff ffc4 	bl	1a000a40 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a000ab8:	4b12      	ldr	r3, [pc, #72]	; (1a000b04 <xTimerCreateTimerTask+0x54>)
1a000aba:	681b      	ldr	r3, [r3, #0]
1a000abc:	b1cb      	cbz	r3, 1a000af2 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a000abe:	2400      	movs	r4, #0
1a000ac0:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a000ac2:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a000ac4:	aa07      	add	r2, sp, #28
1a000ac6:	a906      	add	r1, sp, #24
1a000ac8:	a805      	add	r0, sp, #20
1a000aca:	f000 ff25 	bl	1a001918 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a000ace:	9b05      	ldr	r3, [sp, #20]
1a000ad0:	9302      	str	r3, [sp, #8]
1a000ad2:	9b06      	ldr	r3, [sp, #24]
1a000ad4:	9301      	str	r3, [sp, #4]
1a000ad6:	2304      	movs	r3, #4
1a000ad8:	9300      	str	r3, [sp, #0]
1a000ada:	4623      	mov	r3, r4
1a000adc:	9a07      	ldr	r2, [sp, #28]
1a000ade:	490a      	ldr	r1, [pc, #40]	; (1a000b08 <xTimerCreateTimerTask+0x58>)
1a000ae0:	480a      	ldr	r0, [pc, #40]	; (1a000b0c <xTimerCreateTimerTask+0x5c>)
1a000ae2:	f000 fb1d 	bl	1a001120 <xTaskCreateStatic>
1a000ae6:	4b0a      	ldr	r3, [pc, #40]	; (1a000b10 <xTimerCreateTimerTask+0x60>)
1a000ae8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a000aea:	b110      	cbz	r0, 1a000af2 <xTimerCreateTimerTask+0x42>
}
1a000aec:	2001      	movs	r0, #1
1a000aee:	b008      	add	sp, #32
1a000af0:	bd10      	pop	{r4, pc}
1a000af2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000af6:	f383 8811 	msr	BASEPRI, r3
1a000afa:	f3bf 8f6f 	isb	sy
1a000afe:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
1a000b02:	e7fe      	b.n	1a000b02 <xTimerCreateTimerTask+0x52>
1a000b04:	10002244 	.word	0x10002244
1a000b08:	1a005290 	.word	0x1a005290
1a000b0c:	1a000df5 	.word	0x1a000df5
1a000b10:	10002248 	.word	0x10002248

1a000b14 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a000b14:	b1c0      	cbz	r0, 1a000b48 <xTimerGenericCommand+0x34>
{
1a000b16:	b530      	push	{r4, r5, lr}
1a000b18:	b085      	sub	sp, #20
1a000b1a:	4615      	mov	r5, r2
1a000b1c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a000b1e:	4a17      	ldr	r2, [pc, #92]	; (1a000b7c <xTimerGenericCommand+0x68>)
1a000b20:	6810      	ldr	r0, [r2, #0]
1a000b22:	b340      	cbz	r0, 1a000b76 <xTimerGenericCommand+0x62>
1a000b24:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a000b26:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a000b28:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a000b2a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a000b2c:	2905      	cmp	r1, #5
1a000b2e:	dc1c      	bgt.n	1a000b6a <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a000b30:	f000 fe4a 	bl	1a0017c8 <xTaskGetSchedulerState>
1a000b34:	2802      	cmp	r0, #2
1a000b36:	d010      	beq.n	1a000b5a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a000b38:	2300      	movs	r3, #0
1a000b3a:	461a      	mov	r2, r3
1a000b3c:	4669      	mov	r1, sp
1a000b3e:	480f      	ldr	r0, [pc, #60]	; (1a000b7c <xTimerGenericCommand+0x68>)
1a000b40:	6800      	ldr	r0, [r0, #0]
1a000b42:	f001 f877 	bl	1a001c34 <xQueueGenericSend>
1a000b46:	e014      	b.n	1a000b72 <xTimerGenericCommand+0x5e>
1a000b48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b4c:	f383 8811 	msr	BASEPRI, r3
1a000b50:	f3bf 8f6f 	isb	sy
1a000b54:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a000b58:	e7fe      	b.n	1a000b58 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a000b5a:	2300      	movs	r3, #0
1a000b5c:	9a08      	ldr	r2, [sp, #32]
1a000b5e:	4669      	mov	r1, sp
1a000b60:	4806      	ldr	r0, [pc, #24]	; (1a000b7c <xTimerGenericCommand+0x68>)
1a000b62:	6800      	ldr	r0, [r0, #0]
1a000b64:	f001 f866 	bl	1a001c34 <xQueueGenericSend>
1a000b68:	e003      	b.n	1a000b72 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a000b6a:	2300      	movs	r3, #0
1a000b6c:	4669      	mov	r1, sp
1a000b6e:	f001 f921 	bl	1a001db4 <xQueueGenericSendFromISR>
}
1a000b72:	b005      	add	sp, #20
1a000b74:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a000b76:	2000      	movs	r0, #0
	return xReturn;
1a000b78:	e7fb      	b.n	1a000b72 <xTimerGenericCommand+0x5e>
1a000b7a:	bf00      	nop
1a000b7c:	10002244 	.word	0x10002244

1a000b80 <prvSwitchTimerLists>:
{
1a000b80:	b570      	push	{r4, r5, r6, lr}
1a000b82:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a000b84:	4b1a      	ldr	r3, [pc, #104]	; (1a000bf0 <prvSwitchTimerLists+0x70>)
1a000b86:	681b      	ldr	r3, [r3, #0]
1a000b88:	681a      	ldr	r2, [r3, #0]
1a000b8a:	b352      	cbz	r2, 1a000be2 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000b8c:	68db      	ldr	r3, [r3, #12]
1a000b8e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000b90:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000b92:	1d25      	adds	r5, r4, #4
1a000b94:	4628      	mov	r0, r5
1a000b96:	f000 fefe 	bl	1a001996 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000b9c:	4620      	mov	r0, r4
1a000b9e:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000ba0:	69e3      	ldr	r3, [r4, #28]
1a000ba2:	2b01      	cmp	r3, #1
1a000ba4:	d1ee      	bne.n	1a000b84 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a000ba6:	69a3      	ldr	r3, [r4, #24]
1a000ba8:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a000baa:	429e      	cmp	r6, r3
1a000bac:	d207      	bcs.n	1a000bbe <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a000bae:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a000bb0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000bb2:	4629      	mov	r1, r5
1a000bb4:	4b0e      	ldr	r3, [pc, #56]	; (1a000bf0 <prvSwitchTimerLists+0x70>)
1a000bb6:	6818      	ldr	r0, [r3, #0]
1a000bb8:	f000 fed3 	bl	1a001962 <vListInsert>
1a000bbc:	e7e2      	b.n	1a000b84 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000bbe:	2100      	movs	r1, #0
1a000bc0:	9100      	str	r1, [sp, #0]
1a000bc2:	460b      	mov	r3, r1
1a000bc4:	4632      	mov	r2, r6
1a000bc6:	4620      	mov	r0, r4
1a000bc8:	f7ff ffa4 	bl	1a000b14 <xTimerGenericCommand>
				configASSERT( xResult );
1a000bcc:	2800      	cmp	r0, #0
1a000bce:	d1d9      	bne.n	1a000b84 <prvSwitchTimerLists+0x4>
1a000bd0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bd4:	f383 8811 	msr	BASEPRI, r3
1a000bd8:	f3bf 8f6f 	isb	sy
1a000bdc:	f3bf 8f4f 	dsb	sy
1a000be0:	e7fe      	b.n	1a000be0 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a000be2:	4a04      	ldr	r2, [pc, #16]	; (1a000bf4 <prvSwitchTimerLists+0x74>)
1a000be4:	6810      	ldr	r0, [r2, #0]
1a000be6:	4902      	ldr	r1, [pc, #8]	; (1a000bf0 <prvSwitchTimerLists+0x70>)
1a000be8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a000bea:	6013      	str	r3, [r2, #0]
}
1a000bec:	b002      	add	sp, #8
1a000bee:	bd70      	pop	{r4, r5, r6, pc}
1a000bf0:	10002120 	.word	0x10002120
1a000bf4:	10002124 	.word	0x10002124

1a000bf8 <prvSampleTimeNow>:
{
1a000bf8:	b538      	push	{r3, r4, r5, lr}
1a000bfa:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a000bfc:	f000 fb4e 	bl	1a00129c <xTaskGetTickCount>
1a000c00:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a000c02:	4b07      	ldr	r3, [pc, #28]	; (1a000c20 <prvSampleTimeNow+0x28>)
1a000c04:	681b      	ldr	r3, [r3, #0]
1a000c06:	4283      	cmp	r3, r0
1a000c08:	d805      	bhi.n	1a000c16 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a000c0a:	2300      	movs	r3, #0
1a000c0c:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a000c0e:	4b04      	ldr	r3, [pc, #16]	; (1a000c20 <prvSampleTimeNow+0x28>)
1a000c10:	601c      	str	r4, [r3, #0]
}
1a000c12:	4620      	mov	r0, r4
1a000c14:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a000c16:	f7ff ffb3 	bl	1a000b80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a000c1a:	2301      	movs	r3, #1
1a000c1c:	602b      	str	r3, [r5, #0]
1a000c1e:	e7f6      	b.n	1a000c0e <prvSampleTimeNow+0x16>
1a000c20:	100021f0 	.word	0x100021f0

1a000c24 <prvProcessExpiredTimer>:
{
1a000c24:	b570      	push	{r4, r5, r6, lr}
1a000c26:	b082      	sub	sp, #8
1a000c28:	4605      	mov	r5, r0
1a000c2a:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000c2c:	4b14      	ldr	r3, [pc, #80]	; (1a000c80 <prvProcessExpiredTimer+0x5c>)
1a000c2e:	681b      	ldr	r3, [r3, #0]
1a000c30:	68db      	ldr	r3, [r3, #12]
1a000c32:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000c34:	1d20      	adds	r0, r4, #4
1a000c36:	f000 feae 	bl	1a001996 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000c3a:	69e3      	ldr	r3, [r4, #28]
1a000c3c:	2b01      	cmp	r3, #1
1a000c3e:	d004      	beq.n	1a000c4a <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000c42:	4620      	mov	r0, r4
1a000c44:	4798      	blx	r3
}
1a000c46:	b002      	add	sp, #8
1a000c48:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a000c4a:	69a1      	ldr	r1, [r4, #24]
1a000c4c:	462b      	mov	r3, r5
1a000c4e:	4632      	mov	r2, r6
1a000c50:	4429      	add	r1, r5
1a000c52:	4620      	mov	r0, r4
1a000c54:	f7ff fed0 	bl	1a0009f8 <prvInsertTimerInActiveList>
1a000c58:	2800      	cmp	r0, #0
1a000c5a:	d0f1      	beq.n	1a000c40 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000c5c:	2100      	movs	r1, #0
1a000c5e:	9100      	str	r1, [sp, #0]
1a000c60:	460b      	mov	r3, r1
1a000c62:	462a      	mov	r2, r5
1a000c64:	4620      	mov	r0, r4
1a000c66:	f7ff ff55 	bl	1a000b14 <xTimerGenericCommand>
			configASSERT( xResult );
1a000c6a:	2800      	cmp	r0, #0
1a000c6c:	d1e8      	bne.n	1a000c40 <prvProcessExpiredTimer+0x1c>
1a000c6e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c72:	f383 8811 	msr	BASEPRI, r3
1a000c76:	f3bf 8f6f 	isb	sy
1a000c7a:	f3bf 8f4f 	dsb	sy
1a000c7e:	e7fe      	b.n	1a000c7e <prvProcessExpiredTimer+0x5a>
1a000c80:	10002120 	.word	0x10002120

1a000c84 <prvProcessTimerOrBlockTask>:
{
1a000c84:	b570      	push	{r4, r5, r6, lr}
1a000c86:	b082      	sub	sp, #8
1a000c88:	4606      	mov	r6, r0
1a000c8a:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a000c8c:	f000 fafe 	bl	1a00128c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000c90:	a801      	add	r0, sp, #4
1a000c92:	f7ff ffb1 	bl	1a000bf8 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a000c96:	9b01      	ldr	r3, [sp, #4]
1a000c98:	bb1b      	cbnz	r3, 1a000ce2 <prvProcessTimerOrBlockTask+0x5e>
1a000c9a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a000c9c:	b90c      	cbnz	r4, 1a000ca2 <prvProcessTimerOrBlockTask+0x1e>
1a000c9e:	42b0      	cmp	r0, r6
1a000ca0:	d218      	bcs.n	1a000cd4 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a000ca2:	b12c      	cbz	r4, 1a000cb0 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a000ca4:	4b11      	ldr	r3, [pc, #68]	; (1a000cec <prvProcessTimerOrBlockTask+0x68>)
1a000ca6:	681b      	ldr	r3, [r3, #0]
1a000ca8:	681c      	ldr	r4, [r3, #0]
1a000caa:	fab4 f484 	clz	r4, r4
1a000cae:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a000cb0:	4622      	mov	r2, r4
1a000cb2:	1b71      	subs	r1, r6, r5
1a000cb4:	4b0e      	ldr	r3, [pc, #56]	; (1a000cf0 <prvProcessTimerOrBlockTask+0x6c>)
1a000cb6:	6818      	ldr	r0, [r3, #0]
1a000cb8:	f001 f9a6 	bl	1a002008 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a000cbc:	f000 fb80 	bl	1a0013c0 <xTaskResumeAll>
1a000cc0:	b988      	cbnz	r0, 1a000ce6 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a000cc2:	4b0c      	ldr	r3, [pc, #48]	; (1a000cf4 <prvProcessTimerOrBlockTask+0x70>)
1a000cc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000cc8:	601a      	str	r2, [r3, #0]
1a000cca:	f3bf 8f4f 	dsb	sy
1a000cce:	f3bf 8f6f 	isb	sy
1a000cd2:	e008      	b.n	1a000ce6 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a000cd4:	f000 fb74 	bl	1a0013c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a000cd8:	4629      	mov	r1, r5
1a000cda:	4630      	mov	r0, r6
1a000cdc:	f7ff ffa2 	bl	1a000c24 <prvProcessExpiredTimer>
1a000ce0:	e001      	b.n	1a000ce6 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a000ce2:	f000 fb6d 	bl	1a0013c0 <xTaskResumeAll>
}
1a000ce6:	b002      	add	sp, #8
1a000ce8:	bd70      	pop	{r4, r5, r6, pc}
1a000cea:	bf00      	nop
1a000cec:	10002124 	.word	0x10002124
1a000cf0:	10002244 	.word	0x10002244
1a000cf4:	e000ed04 	.word	0xe000ed04

1a000cf8 <prvProcessReceivedCommands>:
{
1a000cf8:	b530      	push	{r4, r5, lr}
1a000cfa:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000cfc:	e006      	b.n	1a000d0c <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a000cfe:	9907      	ldr	r1, [sp, #28]
1a000d00:	9806      	ldr	r0, [sp, #24]
1a000d02:	9b05      	ldr	r3, [sp, #20]
1a000d04:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a000d06:	9b04      	ldr	r3, [sp, #16]
1a000d08:	2b00      	cmp	r3, #0
1a000d0a:	da0b      	bge.n	1a000d24 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a000d0c:	2200      	movs	r2, #0
1a000d0e:	a904      	add	r1, sp, #16
1a000d10:	4b37      	ldr	r3, [pc, #220]	; (1a000df0 <prvProcessReceivedCommands+0xf8>)
1a000d12:	6818      	ldr	r0, [r3, #0]
1a000d14:	f001 f8b6 	bl	1a001e84 <xQueueReceive>
1a000d18:	2800      	cmp	r0, #0
1a000d1a:	d066      	beq.n	1a000dea <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a000d1c:	9b04      	ldr	r3, [sp, #16]
1a000d1e:	2b00      	cmp	r3, #0
1a000d20:	daf1      	bge.n	1a000d06 <prvProcessReceivedCommands+0xe>
1a000d22:	e7ec      	b.n	1a000cfe <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a000d24:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a000d26:	6963      	ldr	r3, [r4, #20]
1a000d28:	b113      	cbz	r3, 1a000d30 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000d2a:	1d20      	adds	r0, r4, #4
1a000d2c:	f000 fe33 	bl	1a001996 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a000d30:	a803      	add	r0, sp, #12
1a000d32:	f7ff ff61 	bl	1a000bf8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a000d36:	9b04      	ldr	r3, [sp, #16]
1a000d38:	2b09      	cmp	r3, #9
1a000d3a:	d8e7      	bhi.n	1a000d0c <prvProcessReceivedCommands+0x14>
1a000d3c:	a201      	add	r2, pc, #4	; (adr r2, 1a000d44 <prvProcessReceivedCommands+0x4c>)
1a000d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000d42:	bf00      	nop
1a000d44:	1a000d6d 	.word	0x1a000d6d
1a000d48:	1a000d6d 	.word	0x1a000d6d
1a000d4c:	1a000d6d 	.word	0x1a000d6d
1a000d50:	1a000d0d 	.word	0x1a000d0d
1a000d54:	1a000db5 	.word	0x1a000db5
1a000d58:	1a000ddb 	.word	0x1a000ddb
1a000d5c:	1a000d6d 	.word	0x1a000d6d
1a000d60:	1a000d6d 	.word	0x1a000d6d
1a000d64:	1a000d0d 	.word	0x1a000d0d
1a000d68:	1a000db5 	.word	0x1a000db5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a000d6c:	9905      	ldr	r1, [sp, #20]
1a000d6e:	69a5      	ldr	r5, [r4, #24]
1a000d70:	460b      	mov	r3, r1
1a000d72:	4602      	mov	r2, r0
1a000d74:	4429      	add	r1, r5
1a000d76:	4620      	mov	r0, r4
1a000d78:	f7ff fe3e 	bl	1a0009f8 <prvInsertTimerInActiveList>
1a000d7c:	2800      	cmp	r0, #0
1a000d7e:	d0c5      	beq.n	1a000d0c <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000d82:	4620      	mov	r0, r4
1a000d84:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000d86:	69e3      	ldr	r3, [r4, #28]
1a000d88:	2b01      	cmp	r3, #1
1a000d8a:	d1bf      	bne.n	1a000d0c <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a000d8c:	69a2      	ldr	r2, [r4, #24]
1a000d8e:	2100      	movs	r1, #0
1a000d90:	9100      	str	r1, [sp, #0]
1a000d92:	460b      	mov	r3, r1
1a000d94:	9805      	ldr	r0, [sp, #20]
1a000d96:	4402      	add	r2, r0
1a000d98:	4620      	mov	r0, r4
1a000d9a:	f7ff febb 	bl	1a000b14 <xTimerGenericCommand>
							configASSERT( xResult );
1a000d9e:	2800      	cmp	r0, #0
1a000da0:	d1b4      	bne.n	1a000d0c <prvProcessReceivedCommands+0x14>
1a000da2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000da6:	f383 8811 	msr	BASEPRI, r3
1a000daa:	f3bf 8f6f 	isb	sy
1a000dae:	f3bf 8f4f 	dsb	sy
1a000db2:	e7fe      	b.n	1a000db2 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a000db4:	9905      	ldr	r1, [sp, #20]
1a000db6:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000db8:	b131      	cbz	r1, 1a000dc8 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a000dba:	4603      	mov	r3, r0
1a000dbc:	4602      	mov	r2, r0
1a000dbe:	4401      	add	r1, r0
1a000dc0:	4620      	mov	r0, r4
1a000dc2:	f7ff fe19 	bl	1a0009f8 <prvInsertTimerInActiveList>
					break;
1a000dc6:	e7a1      	b.n	1a000d0c <prvProcessReceivedCommands+0x14>
1a000dc8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000dcc:	f383 8811 	msr	BASEPRI, r3
1a000dd0:	f3bf 8f6f 	isb	sy
1a000dd4:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000dd8:	e7fe      	b.n	1a000dd8 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a000dda:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a000dde:	2b00      	cmp	r3, #0
1a000de0:	d194      	bne.n	1a000d0c <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
1a000de2:	4620      	mov	r0, r4
1a000de4:	f7ff fdc0 	bl	1a000968 <vPortFree>
1a000de8:	e790      	b.n	1a000d0c <prvProcessReceivedCommands+0x14>
}
1a000dea:	b009      	add	sp, #36	; 0x24
1a000dec:	bd30      	pop	{r4, r5, pc}
1a000dee:	bf00      	nop
1a000df0:	10002244 	.word	0x10002244

1a000df4 <prvTimerTask>:
{
1a000df4:	b500      	push	{lr}
1a000df6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a000df8:	a801      	add	r0, sp, #4
1a000dfa:	f7ff fded 	bl	1a0009d8 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a000dfe:	9901      	ldr	r1, [sp, #4]
1a000e00:	f7ff ff40 	bl	1a000c84 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a000e04:	f7ff ff78 	bl	1a000cf8 <prvProcessReceivedCommands>
1a000e08:	e7f6      	b.n	1a000df8 <prvTimerTask+0x4>
1a000e0a:	Address 0x1a000e0a is out of bounds.


1a000e0c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000e0c:	4b08      	ldr	r3, [pc, #32]	; (1a000e30 <prvResetNextTaskUnblockTime+0x24>)
1a000e0e:	681b      	ldr	r3, [r3, #0]
1a000e10:	681b      	ldr	r3, [r3, #0]
1a000e12:	b923      	cbnz	r3, 1a000e1e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000e14:	4b07      	ldr	r3, [pc, #28]	; (1a000e34 <prvResetNextTaskUnblockTime+0x28>)
1a000e16:	f04f 32ff 	mov.w	r2, #4294967295
1a000e1a:	601a      	str	r2, [r3, #0]
1a000e1c:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000e1e:	4b04      	ldr	r3, [pc, #16]	; (1a000e30 <prvResetNextTaskUnblockTime+0x24>)
1a000e20:	681b      	ldr	r3, [r3, #0]
1a000e22:	68db      	ldr	r3, [r3, #12]
1a000e24:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000e26:	685a      	ldr	r2, [r3, #4]
1a000e28:	4b02      	ldr	r3, [pc, #8]	; (1a000e34 <prvResetNextTaskUnblockTime+0x28>)
1a000e2a:	601a      	str	r2, [r3, #0]
	}
}
1a000e2c:	4770      	bx	lr
1a000e2e:	bf00      	nop
1a000e30:	10002250 	.word	0x10002250
1a000e34:	10002324 	.word	0x10002324

1a000e38 <prvInitialiseNewTask>:
{
1a000e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000e3c:	4681      	mov	r9, r0
1a000e3e:	460d      	mov	r5, r1
1a000e40:	4617      	mov	r7, r2
1a000e42:	469a      	mov	sl, r3
1a000e44:	9e08      	ldr	r6, [sp, #32]
1a000e46:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000e4a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000e4c:	0092      	lsls	r2, r2, #2
1a000e4e:	21a5      	movs	r1, #165	; 0xa5
1a000e50:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000e52:	f003 fb98 	bl	1a004586 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000e56:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000e58:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000e5c:	3a01      	subs	r2, #1
1a000e5e:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000e62:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000e66:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000e68:	2300      	movs	r3, #0
1a000e6a:	2b0f      	cmp	r3, #15
1a000e6c:	d806      	bhi.n	1a000e7c <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000e6e:	5cea      	ldrb	r2, [r5, r3]
1a000e70:	18e1      	adds	r1, r4, r3
1a000e72:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000e76:	b10a      	cbz	r2, 1a000e7c <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000e78:	3301      	adds	r3, #1
1a000e7a:	e7f6      	b.n	1a000e6a <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000e7c:	2300      	movs	r3, #0
1a000e7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000e82:	2e06      	cmp	r6, #6
1a000e84:	d900      	bls.n	1a000e88 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000e86:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000e88:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000e8a:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000e8c:	2500      	movs	r5, #0
1a000e8e:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000e90:	1d20      	adds	r0, r4, #4
1a000e92:	f000 fd58 	bl	1a001946 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000e96:	f104 0018 	add.w	r0, r4, #24
1a000e9a:	f000 fd54 	bl	1a001946 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000e9e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000ea0:	f1c6 0607 	rsb	r6, r6, #7
1a000ea4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000ea6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000ea8:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000eaa:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000eae:	4652      	mov	r2, sl
1a000eb0:	4649      	mov	r1, r9
1a000eb2:	4638      	mov	r0, r7
1a000eb4:	f001 f910 	bl	1a0020d8 <pxPortInitialiseStack>
1a000eb8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000eba:	f1b8 0f00 	cmp.w	r8, #0
1a000ebe:	d001      	beq.n	1a000ec4 <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000ec0:	f8c8 4000 	str.w	r4, [r8]
}
1a000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

1a000ec8 <prvInitialiseTaskLists>:
{
1a000ec8:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000eca:	2400      	movs	r4, #0
1a000ecc:	2c06      	cmp	r4, #6
1a000ece:	d808      	bhi.n	1a000ee2 <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000ed0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000ed4:	0093      	lsls	r3, r2, #2
1a000ed6:	480e      	ldr	r0, [pc, #56]	; (1a000f10 <prvInitialiseTaskLists+0x48>)
1a000ed8:	4418      	add	r0, r3
1a000eda:	f000 fd29 	bl	1a001930 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000ede:	3401      	adds	r4, #1
1a000ee0:	e7f4      	b.n	1a000ecc <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a000ee2:	4d0c      	ldr	r5, [pc, #48]	; (1a000f14 <prvInitialiseTaskLists+0x4c>)
1a000ee4:	4628      	mov	r0, r5
1a000ee6:	f000 fd23 	bl	1a001930 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000eea:	4c0b      	ldr	r4, [pc, #44]	; (1a000f18 <prvInitialiseTaskLists+0x50>)
1a000eec:	4620      	mov	r0, r4
1a000eee:	f000 fd1f 	bl	1a001930 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000ef2:	480a      	ldr	r0, [pc, #40]	; (1a000f1c <prvInitialiseTaskLists+0x54>)
1a000ef4:	f000 fd1c 	bl	1a001930 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000ef8:	4809      	ldr	r0, [pc, #36]	; (1a000f20 <prvInitialiseTaskLists+0x58>)
1a000efa:	f000 fd19 	bl	1a001930 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000efe:	4809      	ldr	r0, [pc, #36]	; (1a000f24 <prvInitialiseTaskLists+0x5c>)
1a000f00:	f000 fd16 	bl	1a001930 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000f04:	4b08      	ldr	r3, [pc, #32]	; (1a000f28 <prvInitialiseTaskLists+0x60>)
1a000f06:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000f08:	4b08      	ldr	r3, [pc, #32]	; (1a000f2c <prvInitialiseTaskLists+0x64>)
1a000f0a:	601c      	str	r4, [r3, #0]
}
1a000f0c:	bd38      	pop	{r3, r4, r5, pc}
1a000f0e:	bf00      	nop
1a000f10:	10002258 	.word	0x10002258
1a000f14:	100022fc 	.word	0x100022fc
1a000f18:	10002310 	.word	0x10002310
1a000f1c:	1000232c 	.word	0x1000232c
1a000f20:	10002358 	.word	0x10002358
1a000f24:	10002344 	.word	0x10002344
1a000f28:	10002250 	.word	0x10002250
1a000f2c:	10002254 	.word	0x10002254

1a000f30 <prvAddNewTaskToReadyList>:
{
1a000f30:	b510      	push	{r4, lr}
1a000f32:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000f34:	f001 f8fe 	bl	1a002134 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a000f38:	4a21      	ldr	r2, [pc, #132]	; (1a000fc0 <prvAddNewTaskToReadyList+0x90>)
1a000f3a:	6813      	ldr	r3, [r2, #0]
1a000f3c:	3301      	adds	r3, #1
1a000f3e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a000f40:	4b20      	ldr	r3, [pc, #128]	; (1a000fc4 <prvAddNewTaskToReadyList+0x94>)
1a000f42:	681b      	ldr	r3, [r3, #0]
1a000f44:	b15b      	cbz	r3, 1a000f5e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a000f46:	4b20      	ldr	r3, [pc, #128]	; (1a000fc8 <prvAddNewTaskToReadyList+0x98>)
1a000f48:	681b      	ldr	r3, [r3, #0]
1a000f4a:	b96b      	cbnz	r3, 1a000f68 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a000f4c:	4b1d      	ldr	r3, [pc, #116]	; (1a000fc4 <prvAddNewTaskToReadyList+0x94>)
1a000f4e:	681b      	ldr	r3, [r3, #0]
1a000f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000f52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000f54:	429a      	cmp	r2, r3
1a000f56:	d807      	bhi.n	1a000f68 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a000f58:	4b1a      	ldr	r3, [pc, #104]	; (1a000fc4 <prvAddNewTaskToReadyList+0x94>)
1a000f5a:	601c      	str	r4, [r3, #0]
1a000f5c:	e004      	b.n	1a000f68 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a000f5e:	4b19      	ldr	r3, [pc, #100]	; (1a000fc4 <prvAddNewTaskToReadyList+0x94>)
1a000f60:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a000f62:	6813      	ldr	r3, [r2, #0]
1a000f64:	2b01      	cmp	r3, #1
1a000f66:	d027      	beq.n	1a000fb8 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a000f68:	4a18      	ldr	r2, [pc, #96]	; (1a000fcc <prvAddNewTaskToReadyList+0x9c>)
1a000f6a:	6813      	ldr	r3, [r2, #0]
1a000f6c:	3301      	adds	r3, #1
1a000f6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a000f70:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a000f72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000f74:	2201      	movs	r2, #1
1a000f76:	409a      	lsls	r2, r3
1a000f78:	4915      	ldr	r1, [pc, #84]	; (1a000fd0 <prvAddNewTaskToReadyList+0xa0>)
1a000f7a:	6808      	ldr	r0, [r1, #0]
1a000f7c:	4302      	orrs	r2, r0
1a000f7e:	600a      	str	r2, [r1, #0]
1a000f80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000f84:	009a      	lsls	r2, r3, #2
1a000f86:	1d21      	adds	r1, r4, #4
1a000f88:	4812      	ldr	r0, [pc, #72]	; (1a000fd4 <prvAddNewTaskToReadyList+0xa4>)
1a000f8a:	4410      	add	r0, r2
1a000f8c:	f000 fcde 	bl	1a00194c <vListInsertEnd>
	taskEXIT_CRITICAL();
1a000f90:	f001 f8f2 	bl	1a002178 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a000f94:	4b0c      	ldr	r3, [pc, #48]	; (1a000fc8 <prvAddNewTaskToReadyList+0x98>)
1a000f96:	681b      	ldr	r3, [r3, #0]
1a000f98:	b16b      	cbz	r3, 1a000fb6 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a000f9a:	4b0a      	ldr	r3, [pc, #40]	; (1a000fc4 <prvAddNewTaskToReadyList+0x94>)
1a000f9c:	681b      	ldr	r3, [r3, #0]
1a000f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000fa0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000fa2:	429a      	cmp	r2, r3
1a000fa4:	d207      	bcs.n	1a000fb6 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a000fa6:	4b0c      	ldr	r3, [pc, #48]	; (1a000fd8 <prvAddNewTaskToReadyList+0xa8>)
1a000fa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fac:	601a      	str	r2, [r3, #0]
1a000fae:	f3bf 8f4f 	dsb	sy
1a000fb2:	f3bf 8f6f 	isb	sy
}
1a000fb6:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a000fb8:	f7ff ff86 	bl	1a000ec8 <prvInitialiseTaskLists>
1a000fbc:	e7d4      	b.n	1a000f68 <prvAddNewTaskToReadyList+0x38>
1a000fbe:	bf00      	nop
1a000fc0:	100022e4 	.word	0x100022e4
1a000fc4:	1000224c 	.word	0x1000224c
1a000fc8:	10002340 	.word	0x10002340
1a000fcc:	100022f4 	.word	0x100022f4
1a000fd0:	100022f8 	.word	0x100022f8
1a000fd4:	10002258 	.word	0x10002258
1a000fd8:	e000ed04 	.word	0xe000ed04

1a000fdc <prvDeleteTCB>:
	{
1a000fdc:	b510      	push	{r4, lr}
1a000fde:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a000fe0:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a000fe4:	b163      	cbz	r3, 1a001000 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a000fe6:	2b01      	cmp	r3, #1
1a000fe8:	d011      	beq.n	1a00100e <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a000fea:	2b02      	cmp	r3, #2
1a000fec:	d00e      	beq.n	1a00100c <prvDeleteTCB+0x30>
1a000fee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ff2:	f383 8811 	msr	BASEPRI, r3
1a000ff6:	f3bf 8f6f 	isb	sy
1a000ffa:	f3bf 8f4f 	dsb	sy
1a000ffe:	e7fe      	b.n	1a000ffe <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a001000:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001002:	f7ff fcb1 	bl	1a000968 <vPortFree>
				vPortFree( pxTCB );
1a001006:	4620      	mov	r0, r4
1a001008:	f7ff fcae 	bl	1a000968 <vPortFree>
	}
1a00100c:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a00100e:	f7ff fcab 	bl	1a000968 <vPortFree>
1a001012:	e7fb      	b.n	1a00100c <prvDeleteTCB+0x30>

1a001014 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001014:	4b0f      	ldr	r3, [pc, #60]	; (1a001054 <prvCheckTasksWaitingTermination+0x40>)
1a001016:	681b      	ldr	r3, [r3, #0]
1a001018:	b1d3      	cbz	r3, 1a001050 <prvCheckTasksWaitingTermination+0x3c>
{
1a00101a:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a00101c:	f001 f88a 	bl	1a002134 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001020:	4b0d      	ldr	r3, [pc, #52]	; (1a001058 <prvCheckTasksWaitingTermination+0x44>)
1a001022:	68db      	ldr	r3, [r3, #12]
1a001024:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001026:	1d20      	adds	r0, r4, #4
1a001028:	f000 fcb5 	bl	1a001996 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a00102c:	4a0b      	ldr	r2, [pc, #44]	; (1a00105c <prvCheckTasksWaitingTermination+0x48>)
1a00102e:	6813      	ldr	r3, [r2, #0]
1a001030:	3b01      	subs	r3, #1
1a001032:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001034:	4a07      	ldr	r2, [pc, #28]	; (1a001054 <prvCheckTasksWaitingTermination+0x40>)
1a001036:	6813      	ldr	r3, [r2, #0]
1a001038:	3b01      	subs	r3, #1
1a00103a:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a00103c:	f001 f89c 	bl	1a002178 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001040:	4620      	mov	r0, r4
1a001042:	f7ff ffcb 	bl	1a000fdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001046:	4b03      	ldr	r3, [pc, #12]	; (1a001054 <prvCheckTasksWaitingTermination+0x40>)
1a001048:	681b      	ldr	r3, [r3, #0]
1a00104a:	2b00      	cmp	r3, #0
1a00104c:	d1e6      	bne.n	1a00101c <prvCheckTasksWaitingTermination+0x8>
}
1a00104e:	bd10      	pop	{r4, pc}
1a001050:	4770      	bx	lr
1a001052:	bf00      	nop
1a001054:	100022e8 	.word	0x100022e8
1a001058:	10002358 	.word	0x10002358
1a00105c:	100022e4 	.word	0x100022e4

1a001060 <prvIdleTask>:
{
1a001060:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a001062:	f7ff ffd7 	bl	1a001014 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a001066:	4b06      	ldr	r3, [pc, #24]	; (1a001080 <prvIdleTask+0x20>)
1a001068:	681b      	ldr	r3, [r3, #0]
1a00106a:	2b01      	cmp	r3, #1
1a00106c:	d9f9      	bls.n	1a001062 <prvIdleTask+0x2>
				taskYIELD();
1a00106e:	4b05      	ldr	r3, [pc, #20]	; (1a001084 <prvIdleTask+0x24>)
1a001070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001074:	601a      	str	r2, [r3, #0]
1a001076:	f3bf 8f4f 	dsb	sy
1a00107a:	f3bf 8f6f 	isb	sy
1a00107e:	e7f0      	b.n	1a001062 <prvIdleTask+0x2>
1a001080:	10002258 	.word	0x10002258
1a001084:	e000ed04 	.word	0xe000ed04

1a001088 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001088:	b570      	push	{r4, r5, r6, lr}
1a00108a:	4604      	mov	r4, r0
1a00108c:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a00108e:	4b1d      	ldr	r3, [pc, #116]	; (1a001104 <prvAddCurrentTaskToDelayedList+0x7c>)
1a001090:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001092:	4b1d      	ldr	r3, [pc, #116]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a001094:	6818      	ldr	r0, [r3, #0]
1a001096:	3004      	adds	r0, #4
1a001098:	f000 fc7d 	bl	1a001996 <uxListRemove>
1a00109c:	b950      	cbnz	r0, 1a0010b4 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a00109e:	4b1a      	ldr	r3, [pc, #104]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a0010a0:	681b      	ldr	r3, [r3, #0]
1a0010a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0010a4:	2301      	movs	r3, #1
1a0010a6:	fa03 f202 	lsl.w	r2, r3, r2
1a0010aa:	4918      	ldr	r1, [pc, #96]	; (1a00110c <prvAddCurrentTaskToDelayedList+0x84>)
1a0010ac:	680b      	ldr	r3, [r1, #0]
1a0010ae:	ea23 0302 	bic.w	r3, r3, r2
1a0010b2:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0010b4:	f1b4 3fff 	cmp.w	r4, #4294967295
1a0010b8:	d00d      	beq.n	1a0010d6 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0010ba:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0010bc:	4b12      	ldr	r3, [pc, #72]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a0010be:	681b      	ldr	r3, [r3, #0]
1a0010c0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a0010c2:	42a5      	cmp	r5, r4
1a0010c4:	d910      	bls.n	1a0010e8 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0010c6:	4b12      	ldr	r3, [pc, #72]	; (1a001110 <prvAddCurrentTaskToDelayedList+0x88>)
1a0010c8:	6818      	ldr	r0, [r3, #0]
1a0010ca:	4b0f      	ldr	r3, [pc, #60]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a0010cc:	6819      	ldr	r1, [r3, #0]
1a0010ce:	3104      	adds	r1, #4
1a0010d0:	f000 fc47 	bl	1a001962 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a0010d4:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0010d6:	2e00      	cmp	r6, #0
1a0010d8:	d0ef      	beq.n	1a0010ba <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0010da:	4b0b      	ldr	r3, [pc, #44]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a0010dc:	6819      	ldr	r1, [r3, #0]
1a0010de:	3104      	adds	r1, #4
1a0010e0:	480c      	ldr	r0, [pc, #48]	; (1a001114 <prvAddCurrentTaskToDelayedList+0x8c>)
1a0010e2:	f000 fc33 	bl	1a00194c <vListInsertEnd>
1a0010e6:	e7f5      	b.n	1a0010d4 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0010e8:	4b0b      	ldr	r3, [pc, #44]	; (1a001118 <prvAddCurrentTaskToDelayedList+0x90>)
1a0010ea:	6818      	ldr	r0, [r3, #0]
1a0010ec:	4b06      	ldr	r3, [pc, #24]	; (1a001108 <prvAddCurrentTaskToDelayedList+0x80>)
1a0010ee:	6819      	ldr	r1, [r3, #0]
1a0010f0:	3104      	adds	r1, #4
1a0010f2:	f000 fc36 	bl	1a001962 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a0010f6:	4b09      	ldr	r3, [pc, #36]	; (1a00111c <prvAddCurrentTaskToDelayedList+0x94>)
1a0010f8:	681b      	ldr	r3, [r3, #0]
1a0010fa:	42a3      	cmp	r3, r4
1a0010fc:	d9ea      	bls.n	1a0010d4 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a0010fe:	4b07      	ldr	r3, [pc, #28]	; (1a00111c <prvAddCurrentTaskToDelayedList+0x94>)
1a001100:	601c      	str	r4, [r3, #0]
}
1a001102:	e7e7      	b.n	1a0010d4 <prvAddCurrentTaskToDelayedList+0x4c>
1a001104:	1000236c 	.word	0x1000236c
1a001108:	1000224c 	.word	0x1000224c
1a00110c:	100022f8 	.word	0x100022f8
1a001110:	10002254 	.word	0x10002254
1a001114:	10002344 	.word	0x10002344
1a001118:	10002250 	.word	0x10002250
1a00111c:	10002324 	.word	0x10002324

1a001120 <xTaskCreateStatic>:
	{
1a001120:	b570      	push	{r4, r5, r6, lr}
1a001122:	b086      	sub	sp, #24
1a001124:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001126:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001128:	b175      	cbz	r5, 1a001148 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a00112a:	b1b4      	cbz	r4, 1a00115a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a00112c:	2660      	movs	r6, #96	; 0x60
1a00112e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001130:	9e04      	ldr	r6, [sp, #16]
1a001132:	2e60      	cmp	r6, #96	; 0x60
1a001134:	d01a      	beq.n	1a00116c <xTaskCreateStatic+0x4c>
1a001136:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00113a:	f383 8811 	msr	BASEPRI, r3
1a00113e:	f3bf 8f6f 	isb	sy
1a001142:	f3bf 8f4f 	dsb	sy
1a001146:	e7fe      	b.n	1a001146 <xTaskCreateStatic+0x26>
1a001148:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00114c:	f383 8811 	msr	BASEPRI, r3
1a001150:	f3bf 8f6f 	isb	sy
1a001154:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
1a001158:	e7fe      	b.n	1a001158 <xTaskCreateStatic+0x38>
1a00115a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00115e:	f383 8811 	msr	BASEPRI, r3
1a001162:	f3bf 8f6f 	isb	sy
1a001166:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
1a00116a:	e7fe      	b.n	1a00116a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a00116c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a00116e:	2502      	movs	r5, #2
1a001170:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001174:	2500      	movs	r5, #0
1a001176:	9503      	str	r5, [sp, #12]
1a001178:	9402      	str	r4, [sp, #8]
1a00117a:	ad05      	add	r5, sp, #20
1a00117c:	9501      	str	r5, [sp, #4]
1a00117e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001180:	9500      	str	r5, [sp, #0]
1a001182:	f7ff fe59 	bl	1a000e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001186:	4620      	mov	r0, r4
1a001188:	f7ff fed2 	bl	1a000f30 <prvAddNewTaskToReadyList>
	}
1a00118c:	9805      	ldr	r0, [sp, #20]
1a00118e:	b006      	add	sp, #24
1a001190:	bd70      	pop	{r4, r5, r6, pc}

1a001192 <xTaskCreate>:
	{
1a001192:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001196:	b085      	sub	sp, #20
1a001198:	4607      	mov	r7, r0
1a00119a:	4688      	mov	r8, r1
1a00119c:	4615      	mov	r5, r2
1a00119e:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0011a0:	0090      	lsls	r0, r2, #2
1a0011a2:	f7ff fb53 	bl	1a00084c <pvPortMalloc>
			if( pxStack != NULL )
1a0011a6:	b1f8      	cbz	r0, 1a0011e8 <xTaskCreate+0x56>
1a0011a8:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a0011aa:	2060      	movs	r0, #96	; 0x60
1a0011ac:	f7ff fb4e 	bl	1a00084c <pvPortMalloc>
				if( pxNewTCB != NULL )
1a0011b0:	4604      	mov	r4, r0
1a0011b2:	b1a8      	cbz	r0, 1a0011e0 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
1a0011b4:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a0011b6:	b1e4      	cbz	r4, 1a0011f2 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0011b8:	2300      	movs	r3, #0
1a0011ba:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0011be:	9303      	str	r3, [sp, #12]
1a0011c0:	9402      	str	r4, [sp, #8]
1a0011c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a0011c4:	9301      	str	r3, [sp, #4]
1a0011c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0011c8:	9300      	str	r3, [sp, #0]
1a0011ca:	464b      	mov	r3, r9
1a0011cc:	462a      	mov	r2, r5
1a0011ce:	4641      	mov	r1, r8
1a0011d0:	4638      	mov	r0, r7
1a0011d2:	f7ff fe31 	bl	1a000e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0011d6:	4620      	mov	r0, r4
1a0011d8:	f7ff feaa 	bl	1a000f30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0011dc:	2001      	movs	r0, #1
1a0011de:	e005      	b.n	1a0011ec <xTaskCreate+0x5a>
					vPortFree( pxStack );
1a0011e0:	4630      	mov	r0, r6
1a0011e2:	f7ff fbc1 	bl	1a000968 <vPortFree>
1a0011e6:	e7e6      	b.n	1a0011b6 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0011e8:	f04f 30ff 	mov.w	r0, #4294967295
	}
1a0011ec:	b005      	add	sp, #20
1a0011ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0011f2:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
1a0011f6:	e7f9      	b.n	1a0011ec <xTaskCreate+0x5a>

1a0011f8 <vTaskStartScheduler>:
{
1a0011f8:	b510      	push	{r4, lr}
1a0011fa:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0011fc:	2400      	movs	r4, #0
1a0011fe:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001200:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001202:	aa07      	add	r2, sp, #28
1a001204:	a906      	add	r1, sp, #24
1a001206:	a805      	add	r0, sp, #20
1a001208:	f000 fb7a 	bl	1a001900 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a00120c:	9b05      	ldr	r3, [sp, #20]
1a00120e:	9302      	str	r3, [sp, #8]
1a001210:	9b06      	ldr	r3, [sp, #24]
1a001212:	9301      	str	r3, [sp, #4]
1a001214:	9400      	str	r4, [sp, #0]
1a001216:	4623      	mov	r3, r4
1a001218:	9a07      	ldr	r2, [sp, #28]
1a00121a:	4917      	ldr	r1, [pc, #92]	; (1a001278 <vTaskStartScheduler+0x80>)
1a00121c:	4817      	ldr	r0, [pc, #92]	; (1a00127c <vTaskStartScheduler+0x84>)
1a00121e:	f7ff ff7f 	bl	1a001120 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a001222:	b140      	cbz	r0, 1a001236 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001224:	f7ff fc44 	bl	1a000ab0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a001228:	2801      	cmp	r0, #1
1a00122a:	d006      	beq.n	1a00123a <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00122c:	f1b0 3fff 	cmp.w	r0, #4294967295
1a001230:	d018      	beq.n	1a001264 <vTaskStartScheduler+0x6c>
}
1a001232:	b008      	add	sp, #32
1a001234:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001236:	2000      	movs	r0, #0
1a001238:	e7f6      	b.n	1a001228 <vTaskStartScheduler+0x30>
1a00123a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00123e:	f383 8811 	msr	BASEPRI, r3
1a001242:	f3bf 8f6f 	isb	sy
1a001246:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a00124a:	4b0d      	ldr	r3, [pc, #52]	; (1a001280 <vTaskStartScheduler+0x88>)
1a00124c:	f04f 32ff 	mov.w	r2, #4294967295
1a001250:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001252:	4b0c      	ldr	r3, [pc, #48]	; (1a001284 <vTaskStartScheduler+0x8c>)
1a001254:	2201      	movs	r2, #1
1a001256:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001258:	4b0b      	ldr	r3, [pc, #44]	; (1a001288 <vTaskStartScheduler+0x90>)
1a00125a:	2200      	movs	r2, #0
1a00125c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00125e:	f001 f80b 	bl	1a002278 <xPortStartScheduler>
1a001262:	e7e6      	b.n	1a001232 <vTaskStartScheduler+0x3a>
1a001264:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001268:	f383 8811 	msr	BASEPRI, r3
1a00126c:	f3bf 8f6f 	isb	sy
1a001270:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001274:	e7fe      	b.n	1a001274 <vTaskStartScheduler+0x7c>
1a001276:	bf00      	nop
1a001278:	1a005298 	.word	0x1a005298
1a00127c:	1a001061 	.word	0x1a001061
1a001280:	10002324 	.word	0x10002324
1a001284:	10002340 	.word	0x10002340
1a001288:	1000236c 	.word	0x1000236c

1a00128c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a00128c:	4a02      	ldr	r2, [pc, #8]	; (1a001298 <vTaskSuspendAll+0xc>)
1a00128e:	6813      	ldr	r3, [r2, #0]
1a001290:	3301      	adds	r3, #1
1a001292:	6013      	str	r3, [r2, #0]
}
1a001294:	4770      	bx	lr
1a001296:	bf00      	nop
1a001298:	100022f0 	.word	0x100022f0

1a00129c <xTaskGetTickCount>:
		xTicks = xTickCount;
1a00129c:	4b01      	ldr	r3, [pc, #4]	; (1a0012a4 <xTaskGetTickCount+0x8>)
1a00129e:	6818      	ldr	r0, [r3, #0]
}
1a0012a0:	4770      	bx	lr
1a0012a2:	bf00      	nop
1a0012a4:	1000236c 	.word	0x1000236c

1a0012a8 <xTaskIncrementTick>:
{
1a0012a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0012aa:	4b3a      	ldr	r3, [pc, #232]	; (1a001394 <xTaskIncrementTick+0xec>)
1a0012ac:	681b      	ldr	r3, [r3, #0]
1a0012ae:	2b00      	cmp	r3, #0
1a0012b0:	d164      	bne.n	1a00137c <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0012b2:	4b39      	ldr	r3, [pc, #228]	; (1a001398 <xTaskIncrementTick+0xf0>)
1a0012b4:	681d      	ldr	r5, [r3, #0]
1a0012b6:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0012b8:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0012ba:	b9c5      	cbnz	r5, 1a0012ee <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0012bc:	4b37      	ldr	r3, [pc, #220]	; (1a00139c <xTaskIncrementTick+0xf4>)
1a0012be:	681b      	ldr	r3, [r3, #0]
1a0012c0:	681b      	ldr	r3, [r3, #0]
1a0012c2:	b143      	cbz	r3, 1a0012d6 <xTaskIncrementTick+0x2e>
1a0012c4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012c8:	f383 8811 	msr	BASEPRI, r3
1a0012cc:	f3bf 8f6f 	isb	sy
1a0012d0:	f3bf 8f4f 	dsb	sy
1a0012d4:	e7fe      	b.n	1a0012d4 <xTaskIncrementTick+0x2c>
1a0012d6:	4a31      	ldr	r2, [pc, #196]	; (1a00139c <xTaskIncrementTick+0xf4>)
1a0012d8:	6811      	ldr	r1, [r2, #0]
1a0012da:	4b31      	ldr	r3, [pc, #196]	; (1a0013a0 <xTaskIncrementTick+0xf8>)
1a0012dc:	6818      	ldr	r0, [r3, #0]
1a0012de:	6010      	str	r0, [r2, #0]
1a0012e0:	6019      	str	r1, [r3, #0]
1a0012e2:	4a30      	ldr	r2, [pc, #192]	; (1a0013a4 <xTaskIncrementTick+0xfc>)
1a0012e4:	6813      	ldr	r3, [r2, #0]
1a0012e6:	3301      	adds	r3, #1
1a0012e8:	6013      	str	r3, [r2, #0]
1a0012ea:	f7ff fd8f 	bl	1a000e0c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0012ee:	4b2e      	ldr	r3, [pc, #184]	; (1a0013a8 <xTaskIncrementTick+0x100>)
1a0012f0:	681b      	ldr	r3, [r3, #0]
1a0012f2:	42ab      	cmp	r3, r5
1a0012f4:	d938      	bls.n	1a001368 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a0012f6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0012f8:	4b2c      	ldr	r3, [pc, #176]	; (1a0013ac <xTaskIncrementTick+0x104>)
1a0012fa:	681b      	ldr	r3, [r3, #0]
1a0012fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0012fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001302:	009a      	lsls	r2, r3, #2
1a001304:	4b2a      	ldr	r3, [pc, #168]	; (1a0013b0 <xTaskIncrementTick+0x108>)
1a001306:	589b      	ldr	r3, [r3, r2]
1a001308:	2b01      	cmp	r3, #1
1a00130a:	d93c      	bls.n	1a001386 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a00130c:	2401      	movs	r4, #1
1a00130e:	e03a      	b.n	1a001386 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a001310:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001312:	4b22      	ldr	r3, [pc, #136]	; (1a00139c <xTaskIncrementTick+0xf4>)
1a001314:	681b      	ldr	r3, [r3, #0]
1a001316:	681b      	ldr	r3, [r3, #0]
1a001318:	b343      	cbz	r3, 1a00136c <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a00131a:	4b20      	ldr	r3, [pc, #128]	; (1a00139c <xTaskIncrementTick+0xf4>)
1a00131c:	681b      	ldr	r3, [r3, #0]
1a00131e:	68db      	ldr	r3, [r3, #12]
1a001320:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a001322:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001324:	429d      	cmp	r5, r3
1a001326:	d326      	bcc.n	1a001376 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001328:	1d37      	adds	r7, r6, #4
1a00132a:	4638      	mov	r0, r7
1a00132c:	f000 fb33 	bl	1a001996 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001330:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a001332:	b11b      	cbz	r3, 1a00133c <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001334:	f106 0018 	add.w	r0, r6, #24
1a001338:	f000 fb2d 	bl	1a001996 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00133c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00133e:	2201      	movs	r2, #1
1a001340:	409a      	lsls	r2, r3
1a001342:	491c      	ldr	r1, [pc, #112]	; (1a0013b4 <xTaskIncrementTick+0x10c>)
1a001344:	6808      	ldr	r0, [r1, #0]
1a001346:	4302      	orrs	r2, r0
1a001348:	600a      	str	r2, [r1, #0]
1a00134a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00134e:	009a      	lsls	r2, r3, #2
1a001350:	4639      	mov	r1, r7
1a001352:	4817      	ldr	r0, [pc, #92]	; (1a0013b0 <xTaskIncrementTick+0x108>)
1a001354:	4410      	add	r0, r2
1a001356:	f000 faf9 	bl	1a00194c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00135a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a00135c:	4b13      	ldr	r3, [pc, #76]	; (1a0013ac <xTaskIncrementTick+0x104>)
1a00135e:	681b      	ldr	r3, [r3, #0]
1a001360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001362:	429a      	cmp	r2, r3
1a001364:	d2d4      	bcs.n	1a001310 <xTaskIncrementTick+0x68>
1a001366:	e7d4      	b.n	1a001312 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001368:	2400      	movs	r4, #0
1a00136a:	e7d2      	b.n	1a001312 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00136c:	4b0e      	ldr	r3, [pc, #56]	; (1a0013a8 <xTaskIncrementTick+0x100>)
1a00136e:	f04f 32ff 	mov.w	r2, #4294967295
1a001372:	601a      	str	r2, [r3, #0]
					break;
1a001374:	e7c0      	b.n	1a0012f8 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001376:	4a0c      	ldr	r2, [pc, #48]	; (1a0013a8 <xTaskIncrementTick+0x100>)
1a001378:	6013      	str	r3, [r2, #0]
						break;
1a00137a:	e7bd      	b.n	1a0012f8 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a00137c:	4a0e      	ldr	r2, [pc, #56]	; (1a0013b8 <xTaskIncrementTick+0x110>)
1a00137e:	6813      	ldr	r3, [r2, #0]
1a001380:	3301      	adds	r3, #1
1a001382:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001384:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001386:	4b0d      	ldr	r3, [pc, #52]	; (1a0013bc <xTaskIncrementTick+0x114>)
1a001388:	681b      	ldr	r3, [r3, #0]
1a00138a:	b103      	cbz	r3, 1a00138e <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a00138c:	2401      	movs	r4, #1
}
1a00138e:	4620      	mov	r0, r4
1a001390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001392:	bf00      	nop
1a001394:	100022f0 	.word	0x100022f0
1a001398:	1000236c 	.word	0x1000236c
1a00139c:	10002250 	.word	0x10002250
1a0013a0:	10002254 	.word	0x10002254
1a0013a4:	10002328 	.word	0x10002328
1a0013a8:	10002324 	.word	0x10002324
1a0013ac:	1000224c 	.word	0x1000224c
1a0013b0:	10002258 	.word	0x10002258
1a0013b4:	100022f8 	.word	0x100022f8
1a0013b8:	100022ec 	.word	0x100022ec
1a0013bc:	10002370 	.word	0x10002370

1a0013c0 <xTaskResumeAll>:
{
1a0013c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0013c2:	4b35      	ldr	r3, [pc, #212]	; (1a001498 <xTaskResumeAll+0xd8>)
1a0013c4:	681b      	ldr	r3, [r3, #0]
1a0013c6:	b943      	cbnz	r3, 1a0013da <xTaskResumeAll+0x1a>
1a0013c8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013cc:	f383 8811 	msr	BASEPRI, r3
1a0013d0:	f3bf 8f6f 	isb	sy
1a0013d4:	f3bf 8f4f 	dsb	sy
1a0013d8:	e7fe      	b.n	1a0013d8 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a0013da:	f000 feab 	bl	1a002134 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a0013de:	4b2e      	ldr	r3, [pc, #184]	; (1a001498 <xTaskResumeAll+0xd8>)
1a0013e0:	681a      	ldr	r2, [r3, #0]
1a0013e2:	3a01      	subs	r2, #1
1a0013e4:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0013e6:	681b      	ldr	r3, [r3, #0]
1a0013e8:	2b00      	cmp	r3, #0
1a0013ea:	d14d      	bne.n	1a001488 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0013ec:	4b2b      	ldr	r3, [pc, #172]	; (1a00149c <xTaskResumeAll+0xdc>)
1a0013ee:	681b      	ldr	r3, [r3, #0]
1a0013f0:	b90b      	cbnz	r3, 1a0013f6 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a0013f2:	2400      	movs	r4, #0
1a0013f4:	e049      	b.n	1a00148a <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a0013f6:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0013f8:	4b29      	ldr	r3, [pc, #164]	; (1a0014a0 <xTaskResumeAll+0xe0>)
1a0013fa:	681b      	ldr	r3, [r3, #0]
1a0013fc:	b31b      	cbz	r3, 1a001446 <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0013fe:	4b28      	ldr	r3, [pc, #160]	; (1a0014a0 <xTaskResumeAll+0xe0>)
1a001400:	68db      	ldr	r3, [r3, #12]
1a001402:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001404:	f104 0018 	add.w	r0, r4, #24
1a001408:	f000 fac5 	bl	1a001996 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00140c:	1d25      	adds	r5, r4, #4
1a00140e:	4628      	mov	r0, r5
1a001410:	f000 fac1 	bl	1a001996 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001414:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001416:	2201      	movs	r2, #1
1a001418:	409a      	lsls	r2, r3
1a00141a:	4922      	ldr	r1, [pc, #136]	; (1a0014a4 <xTaskResumeAll+0xe4>)
1a00141c:	6808      	ldr	r0, [r1, #0]
1a00141e:	4302      	orrs	r2, r0
1a001420:	600a      	str	r2, [r1, #0]
1a001422:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001426:	009a      	lsls	r2, r3, #2
1a001428:	4629      	mov	r1, r5
1a00142a:	481f      	ldr	r0, [pc, #124]	; (1a0014a8 <xTaskResumeAll+0xe8>)
1a00142c:	4410      	add	r0, r2
1a00142e:	f000 fa8d 	bl	1a00194c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001432:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001434:	4b1d      	ldr	r3, [pc, #116]	; (1a0014ac <xTaskResumeAll+0xec>)
1a001436:	681b      	ldr	r3, [r3, #0]
1a001438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00143a:	429a      	cmp	r2, r3
1a00143c:	d3dc      	bcc.n	1a0013f8 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a00143e:	4b1c      	ldr	r3, [pc, #112]	; (1a0014b0 <xTaskResumeAll+0xf0>)
1a001440:	2201      	movs	r2, #1
1a001442:	601a      	str	r2, [r3, #0]
1a001444:	e7d8      	b.n	1a0013f8 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001446:	b10c      	cbz	r4, 1a00144c <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001448:	f7ff fce0 	bl	1a000e0c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a00144c:	4b19      	ldr	r3, [pc, #100]	; (1a0014b4 <xTaskResumeAll+0xf4>)
1a00144e:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001450:	b974      	cbnz	r4, 1a001470 <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a001452:	4b17      	ldr	r3, [pc, #92]	; (1a0014b0 <xTaskResumeAll+0xf0>)
1a001454:	681b      	ldr	r3, [r3, #0]
1a001456:	b1e3      	cbz	r3, 1a001492 <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a001458:	4b17      	ldr	r3, [pc, #92]	; (1a0014b8 <xTaskResumeAll+0xf8>)
1a00145a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00145e:	601a      	str	r2, [r3, #0]
1a001460:	f3bf 8f4f 	dsb	sy
1a001464:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001468:	2401      	movs	r4, #1
1a00146a:	e00e      	b.n	1a00148a <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a00146c:	3c01      	subs	r4, #1
1a00146e:	d007      	beq.n	1a001480 <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a001470:	f7ff ff1a 	bl	1a0012a8 <xTaskIncrementTick>
1a001474:	2800      	cmp	r0, #0
1a001476:	d0f9      	beq.n	1a00146c <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001478:	4b0d      	ldr	r3, [pc, #52]	; (1a0014b0 <xTaskResumeAll+0xf0>)
1a00147a:	2201      	movs	r2, #1
1a00147c:	601a      	str	r2, [r3, #0]
1a00147e:	e7f5      	b.n	1a00146c <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a001480:	4b0c      	ldr	r3, [pc, #48]	; (1a0014b4 <xTaskResumeAll+0xf4>)
1a001482:	2200      	movs	r2, #0
1a001484:	601a      	str	r2, [r3, #0]
1a001486:	e7e4      	b.n	1a001452 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001488:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00148a:	f000 fe75 	bl	1a002178 <vPortExitCritical>
}
1a00148e:	4620      	mov	r0, r4
1a001490:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a001492:	2400      	movs	r4, #0
1a001494:	e7f9      	b.n	1a00148a <xTaskResumeAll+0xca>
1a001496:	bf00      	nop
1a001498:	100022f0 	.word	0x100022f0
1a00149c:	100022e4 	.word	0x100022e4
1a0014a0:	1000232c 	.word	0x1000232c
1a0014a4:	100022f8 	.word	0x100022f8
1a0014a8:	10002258 	.word	0x10002258
1a0014ac:	1000224c 	.word	0x1000224c
1a0014b0:	10002370 	.word	0x10002370
1a0014b4:	100022ec 	.word	0x100022ec
1a0014b8:	e000ed04 	.word	0xe000ed04

1a0014bc <vTaskDelayUntil>:
	{
1a0014bc:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a0014be:	b150      	cbz	r0, 1a0014d6 <vTaskDelayUntil+0x1a>
1a0014c0:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a0014c2:	b989      	cbnz	r1, 1a0014e8 <vTaskDelayUntil+0x2c>
1a0014c4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014c8:	f383 8811 	msr	BASEPRI, r3
1a0014cc:	f3bf 8f6f 	isb	sy
1a0014d0:	f3bf 8f4f 	dsb	sy
1a0014d4:	e7fe      	b.n	1a0014d4 <vTaskDelayUntil+0x18>
1a0014d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014da:	f383 8811 	msr	BASEPRI, r3
1a0014de:	f3bf 8f6f 	isb	sy
1a0014e2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
1a0014e6:	e7fe      	b.n	1a0014e6 <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a0014e8:	4b1a      	ldr	r3, [pc, #104]	; (1a001554 <vTaskDelayUntil+0x98>)
1a0014ea:	681b      	ldr	r3, [r3, #0]
1a0014ec:	b143      	cbz	r3, 1a001500 <vTaskDelayUntil+0x44>
1a0014ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014f2:	f383 8811 	msr	BASEPRI, r3
1a0014f6:	f3bf 8f6f 	isb	sy
1a0014fa:	f3bf 8f4f 	dsb	sy
1a0014fe:	e7fe      	b.n	1a0014fe <vTaskDelayUntil+0x42>
1a001500:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a001502:	f7ff fec3 	bl	1a00128c <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a001506:	4b14      	ldr	r3, [pc, #80]	; (1a001558 <vTaskDelayUntil+0x9c>)
1a001508:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a00150a:	682a      	ldr	r2, [r5, #0]
1a00150c:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a00150e:	4282      	cmp	r2, r0
1a001510:	d909      	bls.n	1a001526 <vTaskDelayUntil+0x6a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a001512:	42a2      	cmp	r2, r4
1a001514:	d801      	bhi.n	1a00151a <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
1a001516:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001518:	e00e      	b.n	1a001538 <vTaskDelayUntil+0x7c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a00151a:	42a0      	cmp	r0, r4
1a00151c:	d301      	bcc.n	1a001522 <vTaskDelayUntil+0x66>
			*pxPreviousWakeTime = xTimeToWake;
1a00151e:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001520:	e00a      	b.n	1a001538 <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a001522:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001524:	e004      	b.n	1a001530 <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a001526:	42a2      	cmp	r2, r4
1a001528:	d801      	bhi.n	1a00152e <vTaskDelayUntil+0x72>
1a00152a:	42a0      	cmp	r0, r4
1a00152c:	d210      	bcs.n	1a001550 <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a00152e:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a001530:	2100      	movs	r1, #0
1a001532:	1a20      	subs	r0, r4, r0
1a001534:	f7ff fda8 	bl	1a001088 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
1a001538:	f7ff ff42 	bl	1a0013c0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a00153c:	b938      	cbnz	r0, 1a00154e <vTaskDelayUntil+0x92>
			portYIELD_WITHIN_API();
1a00153e:	4b07      	ldr	r3, [pc, #28]	; (1a00155c <vTaskDelayUntil+0xa0>)
1a001540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001544:	601a      	str	r2, [r3, #0]
1a001546:	f3bf 8f4f 	dsb	sy
1a00154a:	f3bf 8f6f 	isb	sy
	}
1a00154e:	bd38      	pop	{r3, r4, r5, pc}
			*pxPreviousWakeTime = xTimeToWake;
1a001550:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001552:	e7f1      	b.n	1a001538 <vTaskDelayUntil+0x7c>
1a001554:	100022f0 	.word	0x100022f0
1a001558:	1000236c 	.word	0x1000236c
1a00155c:	e000ed04 	.word	0xe000ed04

1a001560 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001560:	4b2d      	ldr	r3, [pc, #180]	; (1a001618 <vTaskSwitchContext+0xb8>)
1a001562:	681b      	ldr	r3, [r3, #0]
1a001564:	b11b      	cbz	r3, 1a00156e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001566:	4b2d      	ldr	r3, [pc, #180]	; (1a00161c <vTaskSwitchContext+0xbc>)
1a001568:	2201      	movs	r2, #1
1a00156a:	601a      	str	r2, [r3, #0]
1a00156c:	4770      	bx	lr
{
1a00156e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001570:	4b2a      	ldr	r3, [pc, #168]	; (1a00161c <vTaskSwitchContext+0xbc>)
1a001572:	2200      	movs	r2, #0
1a001574:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001576:	4b2a      	ldr	r3, [pc, #168]	; (1a001620 <vTaskSwitchContext+0xc0>)
1a001578:	681b      	ldr	r3, [r3, #0]
1a00157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a00157c:	681a      	ldr	r2, [r3, #0]
1a00157e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001582:	d103      	bne.n	1a00158c <vTaskSwitchContext+0x2c>
1a001584:	685a      	ldr	r2, [r3, #4]
1a001586:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00158a:	d01b      	beq.n	1a0015c4 <vTaskSwitchContext+0x64>
1a00158c:	4b24      	ldr	r3, [pc, #144]	; (1a001620 <vTaskSwitchContext+0xc0>)
1a00158e:	6818      	ldr	r0, [r3, #0]
1a001590:	6819      	ldr	r1, [r3, #0]
1a001592:	3134      	adds	r1, #52	; 0x34
1a001594:	f000 f9a6 	bl	1a0018e4 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001598:	4b22      	ldr	r3, [pc, #136]	; (1a001624 <vTaskSwitchContext+0xc4>)
1a00159a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a00159c:	fab3 f383 	clz	r3, r3
1a0015a0:	b2db      	uxtb	r3, r3
1a0015a2:	f1c3 031f 	rsb	r3, r3, #31
1a0015a6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0015aa:	008a      	lsls	r2, r1, #2
1a0015ac:	491e      	ldr	r1, [pc, #120]	; (1a001628 <vTaskSwitchContext+0xc8>)
1a0015ae:	588a      	ldr	r2, [r1, r2]
1a0015b0:	b98a      	cbnz	r2, 1a0015d6 <vTaskSwitchContext+0x76>
	__asm volatile
1a0015b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015b6:	f383 8811 	msr	BASEPRI, r3
1a0015ba:	f3bf 8f6f 	isb	sy
1a0015be:	f3bf 8f4f 	dsb	sy
1a0015c2:	e7fe      	b.n	1a0015c2 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0015c4:	689a      	ldr	r2, [r3, #8]
1a0015c6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0015ca:	d1df      	bne.n	1a00158c <vTaskSwitchContext+0x2c>
1a0015cc:	68db      	ldr	r3, [r3, #12]
1a0015ce:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a0015d2:	d1db      	bne.n	1a00158c <vTaskSwitchContext+0x2c>
1a0015d4:	e7e0      	b.n	1a001598 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0015d6:	4814      	ldr	r0, [pc, #80]	; (1a001628 <vTaskSwitchContext+0xc8>)
1a0015d8:	009a      	lsls	r2, r3, #2
1a0015da:	18d4      	adds	r4, r2, r3
1a0015dc:	00a1      	lsls	r1, r4, #2
1a0015de:	4401      	add	r1, r0
1a0015e0:	684c      	ldr	r4, [r1, #4]
1a0015e2:	6864      	ldr	r4, [r4, #4]
1a0015e4:	604c      	str	r4, [r1, #4]
1a0015e6:	441a      	add	r2, r3
1a0015e8:	0091      	lsls	r1, r2, #2
1a0015ea:	3108      	adds	r1, #8
1a0015ec:	4408      	add	r0, r1
1a0015ee:	4284      	cmp	r4, r0
1a0015f0:	d009      	beq.n	1a001606 <vTaskSwitchContext+0xa6>
1a0015f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0015f6:	009a      	lsls	r2, r3, #2
1a0015f8:	4b0b      	ldr	r3, [pc, #44]	; (1a001628 <vTaskSwitchContext+0xc8>)
1a0015fa:	4413      	add	r3, r2
1a0015fc:	685b      	ldr	r3, [r3, #4]
1a0015fe:	68da      	ldr	r2, [r3, #12]
1a001600:	4b07      	ldr	r3, [pc, #28]	; (1a001620 <vTaskSwitchContext+0xc0>)
1a001602:	601a      	str	r2, [r3, #0]
}
1a001604:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001606:	6860      	ldr	r0, [r4, #4]
1a001608:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a00160c:	0091      	lsls	r1, r2, #2
1a00160e:	4a06      	ldr	r2, [pc, #24]	; (1a001628 <vTaskSwitchContext+0xc8>)
1a001610:	440a      	add	r2, r1
1a001612:	6050      	str	r0, [r2, #4]
1a001614:	e7ed      	b.n	1a0015f2 <vTaskSwitchContext+0x92>
1a001616:	bf00      	nop
1a001618:	100022f0 	.word	0x100022f0
1a00161c:	10002370 	.word	0x10002370
1a001620:	1000224c 	.word	0x1000224c
1a001624:	100022f8 	.word	0x100022f8
1a001628:	10002258 	.word	0x10002258

1a00162c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a00162c:	b158      	cbz	r0, 1a001646 <vTaskPlaceOnEventList+0x1a>
{
1a00162e:	b510      	push	{r4, lr}
1a001630:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001632:	4b09      	ldr	r3, [pc, #36]	; (1a001658 <vTaskPlaceOnEventList+0x2c>)
1a001634:	6819      	ldr	r1, [r3, #0]
1a001636:	3118      	adds	r1, #24
1a001638:	f000 f993 	bl	1a001962 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a00163c:	2101      	movs	r1, #1
1a00163e:	4620      	mov	r0, r4
1a001640:	f7ff fd22 	bl	1a001088 <prvAddCurrentTaskToDelayedList>
}
1a001644:	bd10      	pop	{r4, pc}
1a001646:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00164a:	f383 8811 	msr	BASEPRI, r3
1a00164e:	f3bf 8f6f 	isb	sy
1a001652:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a001656:	e7fe      	b.n	1a001656 <vTaskPlaceOnEventList+0x2a>
1a001658:	1000224c 	.word	0x1000224c

1a00165c <vTaskPlaceOnEventListRestricted>:
	{
1a00165c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a00165e:	b170      	cbz	r0, 1a00167e <vTaskPlaceOnEventListRestricted+0x22>
1a001660:	460c      	mov	r4, r1
1a001662:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001664:	4a0a      	ldr	r2, [pc, #40]	; (1a001690 <vTaskPlaceOnEventListRestricted+0x34>)
1a001666:	6811      	ldr	r1, [r2, #0]
1a001668:	3118      	adds	r1, #24
1a00166a:	f000 f96f 	bl	1a00194c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a00166e:	b10d      	cbz	r5, 1a001674 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a001670:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001674:	4629      	mov	r1, r5
1a001676:	4620      	mov	r0, r4
1a001678:	f7ff fd06 	bl	1a001088 <prvAddCurrentTaskToDelayedList>
	}
1a00167c:	bd38      	pop	{r3, r4, r5, pc}
1a00167e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001682:	f383 8811 	msr	BASEPRI, r3
1a001686:	f3bf 8f6f 	isb	sy
1a00168a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a00168e:	e7fe      	b.n	1a00168e <vTaskPlaceOnEventListRestricted+0x32>
1a001690:	1000224c 	.word	0x1000224c

1a001694 <xTaskRemoveFromEventList>:
{
1a001694:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001696:	68c3      	ldr	r3, [r0, #12]
1a001698:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a00169a:	b324      	cbz	r4, 1a0016e6 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00169c:	f104 0518 	add.w	r5, r4, #24
1a0016a0:	4628      	mov	r0, r5
1a0016a2:	f000 f978 	bl	1a001996 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0016a6:	4b18      	ldr	r3, [pc, #96]	; (1a001708 <xTaskRemoveFromEventList+0x74>)
1a0016a8:	681b      	ldr	r3, [r3, #0]
1a0016aa:	bb2b      	cbnz	r3, 1a0016f8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0016ac:	1d25      	adds	r5, r4, #4
1a0016ae:	4628      	mov	r0, r5
1a0016b0:	f000 f971 	bl	1a001996 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0016b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0016b6:	2201      	movs	r2, #1
1a0016b8:	409a      	lsls	r2, r3
1a0016ba:	4914      	ldr	r1, [pc, #80]	; (1a00170c <xTaskRemoveFromEventList+0x78>)
1a0016bc:	6808      	ldr	r0, [r1, #0]
1a0016be:	4302      	orrs	r2, r0
1a0016c0:	600a      	str	r2, [r1, #0]
1a0016c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0016c6:	009a      	lsls	r2, r3, #2
1a0016c8:	4629      	mov	r1, r5
1a0016ca:	4811      	ldr	r0, [pc, #68]	; (1a001710 <xTaskRemoveFromEventList+0x7c>)
1a0016cc:	4410      	add	r0, r2
1a0016ce:	f000 f93d 	bl	1a00194c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a0016d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0016d4:	4b0f      	ldr	r3, [pc, #60]	; (1a001714 <xTaskRemoveFromEventList+0x80>)
1a0016d6:	681b      	ldr	r3, [r3, #0]
1a0016d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0016da:	429a      	cmp	r2, r3
1a0016dc:	d911      	bls.n	1a001702 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a0016de:	2001      	movs	r0, #1
1a0016e0:	4b0d      	ldr	r3, [pc, #52]	; (1a001718 <xTaskRemoveFromEventList+0x84>)
1a0016e2:	6018      	str	r0, [r3, #0]
1a0016e4:	e00e      	b.n	1a001704 <xTaskRemoveFromEventList+0x70>
1a0016e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016ea:	f383 8811 	msr	BASEPRI, r3
1a0016ee:	f3bf 8f6f 	isb	sy
1a0016f2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a0016f6:	e7fe      	b.n	1a0016f6 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0016f8:	4629      	mov	r1, r5
1a0016fa:	4808      	ldr	r0, [pc, #32]	; (1a00171c <xTaskRemoveFromEventList+0x88>)
1a0016fc:	f000 f926 	bl	1a00194c <vListInsertEnd>
1a001700:	e7e7      	b.n	1a0016d2 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a001702:	2000      	movs	r0, #0
}
1a001704:	bd38      	pop	{r3, r4, r5, pc}
1a001706:	bf00      	nop
1a001708:	100022f0 	.word	0x100022f0
1a00170c:	100022f8 	.word	0x100022f8
1a001710:	10002258 	.word	0x10002258
1a001714:	1000224c 	.word	0x1000224c
1a001718:	10002370 	.word	0x10002370
1a00171c:	1000232c 	.word	0x1000232c

1a001720 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001720:	4b03      	ldr	r3, [pc, #12]	; (1a001730 <vTaskInternalSetTimeOutState+0x10>)
1a001722:	681b      	ldr	r3, [r3, #0]
1a001724:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001726:	4b03      	ldr	r3, [pc, #12]	; (1a001734 <vTaskInternalSetTimeOutState+0x14>)
1a001728:	681b      	ldr	r3, [r3, #0]
1a00172a:	6043      	str	r3, [r0, #4]
}
1a00172c:	4770      	bx	lr
1a00172e:	bf00      	nop
1a001730:	10002328 	.word	0x10002328
1a001734:	1000236c 	.word	0x1000236c

1a001738 <xTaskCheckForTimeOut>:
{
1a001738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a00173a:	b1c8      	cbz	r0, 1a001770 <xTaskCheckForTimeOut+0x38>
1a00173c:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a00173e:	b301      	cbz	r1, 1a001782 <xTaskCheckForTimeOut+0x4a>
1a001740:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001742:	f000 fcf7 	bl	1a002134 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001746:	4b1b      	ldr	r3, [pc, #108]	; (1a0017b4 <xTaskCheckForTimeOut+0x7c>)
1a001748:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a00174a:	686b      	ldr	r3, [r5, #4]
1a00174c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a00174e:	6822      	ldr	r2, [r4, #0]
1a001750:	f1b2 3fff 	cmp.w	r2, #4294967295
1a001754:	d026      	beq.n	1a0017a4 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001756:	682f      	ldr	r7, [r5, #0]
1a001758:	4e17      	ldr	r6, [pc, #92]	; (1a0017b8 <xTaskCheckForTimeOut+0x80>)
1a00175a:	6836      	ldr	r6, [r6, #0]
1a00175c:	42b7      	cmp	r7, r6
1a00175e:	d001      	beq.n	1a001764 <xTaskCheckForTimeOut+0x2c>
1a001760:	428b      	cmp	r3, r1
1a001762:	d924      	bls.n	1a0017ae <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001764:	4282      	cmp	r2, r0
1a001766:	d815      	bhi.n	1a001794 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001768:	2300      	movs	r3, #0
1a00176a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a00176c:	2401      	movs	r4, #1
1a00176e:	e01a      	b.n	1a0017a6 <xTaskCheckForTimeOut+0x6e>
1a001770:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001774:	f383 8811 	msr	BASEPRI, r3
1a001778:	f3bf 8f6f 	isb	sy
1a00177c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a001780:	e7fe      	b.n	1a001780 <xTaskCheckForTimeOut+0x48>
1a001782:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001786:	f383 8811 	msr	BASEPRI, r3
1a00178a:	f3bf 8f6f 	isb	sy
1a00178e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a001792:	e7fe      	b.n	1a001792 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a001794:	1a5b      	subs	r3, r3, r1
1a001796:	4413      	add	r3, r2
1a001798:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a00179a:	4628      	mov	r0, r5
1a00179c:	f7ff ffc0 	bl	1a001720 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0017a0:	2400      	movs	r4, #0
1a0017a2:	e000      	b.n	1a0017a6 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a0017a4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0017a6:	f000 fce7 	bl	1a002178 <vPortExitCritical>
}
1a0017aa:	4620      	mov	r0, r4
1a0017ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a0017ae:	2401      	movs	r4, #1
1a0017b0:	e7f9      	b.n	1a0017a6 <xTaskCheckForTimeOut+0x6e>
1a0017b2:	bf00      	nop
1a0017b4:	1000236c 	.word	0x1000236c
1a0017b8:	10002328 	.word	0x10002328

1a0017bc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0017bc:	4b01      	ldr	r3, [pc, #4]	; (1a0017c4 <vTaskMissedYield+0x8>)
1a0017be:	2201      	movs	r2, #1
1a0017c0:	601a      	str	r2, [r3, #0]
}
1a0017c2:	4770      	bx	lr
1a0017c4:	10002370 	.word	0x10002370

1a0017c8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a0017c8:	4b05      	ldr	r3, [pc, #20]	; (1a0017e0 <xTaskGetSchedulerState+0x18>)
1a0017ca:	681b      	ldr	r3, [r3, #0]
1a0017cc:	b133      	cbz	r3, 1a0017dc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0017ce:	4b05      	ldr	r3, [pc, #20]	; (1a0017e4 <xTaskGetSchedulerState+0x1c>)
1a0017d0:	681b      	ldr	r3, [r3, #0]
1a0017d2:	b10b      	cbz	r3, 1a0017d8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a0017d4:	2000      	movs	r0, #0
	}
1a0017d6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a0017d8:	2002      	movs	r0, #2
1a0017da:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a0017dc:	2001      	movs	r0, #1
1a0017de:	4770      	bx	lr
1a0017e0:	10002340 	.word	0x10002340
1a0017e4:	100022f0 	.word	0x100022f0

1a0017e8 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a0017e8:	2800      	cmp	r0, #0
1a0017ea:	d04c      	beq.n	1a001886 <xTaskPriorityDisinherit+0x9e>
	{
1a0017ec:	b538      	push	{r3, r4, r5, lr}
1a0017ee:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a0017f0:	4a27      	ldr	r2, [pc, #156]	; (1a001890 <xTaskPriorityDisinherit+0xa8>)
1a0017f2:	6812      	ldr	r2, [r2, #0]
1a0017f4:	4282      	cmp	r2, r0
1a0017f6:	d008      	beq.n	1a00180a <xTaskPriorityDisinherit+0x22>
1a0017f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017fc:	f383 8811 	msr	BASEPRI, r3
1a001800:	f3bf 8f6f 	isb	sy
1a001804:	f3bf 8f4f 	dsb	sy
1a001808:	e7fe      	b.n	1a001808 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a00180a:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a00180c:	b942      	cbnz	r2, 1a001820 <xTaskPriorityDisinherit+0x38>
1a00180e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001812:	f383 8811 	msr	BASEPRI, r3
1a001816:	f3bf 8f6f 	isb	sy
1a00181a:	f3bf 8f4f 	dsb	sy
1a00181e:	e7fe      	b.n	1a00181e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001820:	3a01      	subs	r2, #1
1a001822:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001824:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001826:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001828:	4288      	cmp	r0, r1
1a00182a:	d02e      	beq.n	1a00188a <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a00182c:	b10a      	cbz	r2, 1a001832 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a00182e:	2000      	movs	r0, #0
	}
1a001830:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001832:	1d25      	adds	r5, r4, #4
1a001834:	4628      	mov	r0, r5
1a001836:	f000 f8ae 	bl	1a001996 <uxListRemove>
1a00183a:	b970      	cbnz	r0, 1a00185a <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00183c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00183e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001842:	008b      	lsls	r3, r1, #2
1a001844:	4913      	ldr	r1, [pc, #76]	; (1a001894 <xTaskPriorityDisinherit+0xac>)
1a001846:	58cb      	ldr	r3, [r1, r3]
1a001848:	b93b      	cbnz	r3, 1a00185a <xTaskPriorityDisinherit+0x72>
1a00184a:	2301      	movs	r3, #1
1a00184c:	fa03 f202 	lsl.w	r2, r3, r2
1a001850:	4911      	ldr	r1, [pc, #68]	; (1a001898 <xTaskPriorityDisinherit+0xb0>)
1a001852:	680b      	ldr	r3, [r1, #0]
1a001854:	ea23 0302 	bic.w	r3, r3, r2
1a001858:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a00185a:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a00185c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00185e:	f1c3 0207 	rsb	r2, r3, #7
1a001862:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001864:	2401      	movs	r4, #1
1a001866:	fa04 f203 	lsl.w	r2, r4, r3
1a00186a:	490b      	ldr	r1, [pc, #44]	; (1a001898 <xTaskPriorityDisinherit+0xb0>)
1a00186c:	6808      	ldr	r0, [r1, #0]
1a00186e:	4302      	orrs	r2, r0
1a001870:	600a      	str	r2, [r1, #0]
1a001872:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001876:	009a      	lsls	r2, r3, #2
1a001878:	4629      	mov	r1, r5
1a00187a:	4806      	ldr	r0, [pc, #24]	; (1a001894 <xTaskPriorityDisinherit+0xac>)
1a00187c:	4410      	add	r0, r2
1a00187e:	f000 f865 	bl	1a00194c <vListInsertEnd>
					xReturn = pdTRUE;
1a001882:	4620      	mov	r0, r4
1a001884:	e7d4      	b.n	1a001830 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a001886:	2000      	movs	r0, #0
	}
1a001888:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a00188a:	2000      	movs	r0, #0
1a00188c:	e7d0      	b.n	1a001830 <xTaskPriorityDisinherit+0x48>
1a00188e:	bf00      	nop
1a001890:	1000224c 	.word	0x1000224c
1a001894:	10002258 	.word	0x10002258
1a001898:	100022f8 	.word	0x100022f8

1a00189c <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a00189c:	b510      	push	{r4, lr}
1a00189e:	b082      	sub	sp, #8
1a0018a0:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a0018a2:	9001      	str	r0, [sp, #4]
1a0018a4:	2300      	movs	r3, #0
1a0018a6:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a0018a8:	f000 fc44 	bl	1a002134 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a0018ac:	9901      	ldr	r1, [sp, #4]
1a0018ae:	4622      	mov	r2, r4
1a0018b0:	4804      	ldr	r0, [pc, #16]	; (1a0018c4 <vAssertCalled+0x28>)
1a0018b2:	f003 f9f5 	bl	1a004ca0 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a0018b6:	9b00      	ldr	r3, [sp, #0]
1a0018b8:	2b00      	cmp	r3, #0
1a0018ba:	d0fc      	beq.n	1a0018b6 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a0018bc:	f000 fc5c 	bl	1a002178 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a0018c0:	b002      	add	sp, #8
1a0018c2:	bd10      	pop	{r4, pc}
1a0018c4:	1a005314 	.word	0x1a005314

1a0018c8 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a0018c8:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a0018ca:	4804      	ldr	r0, [pc, #16]	; (1a0018dc <vApplicationMallocFailedHook+0x14>)
1a0018cc:	f003 fa6e 	bl	1a004dac <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a0018d0:	4903      	ldr	r1, [pc, #12]	; (1a0018e0 <vApplicationMallocFailedHook+0x18>)
1a0018d2:	202c      	movs	r0, #44	; 0x2c
1a0018d4:	f7ff ffe2 	bl	1a00189c <vAssertCalled>
}
1a0018d8:	bd08      	pop	{r3, pc}
1a0018da:	bf00      	nop
1a0018dc:	1a0052a0 	.word	0x1a0052a0
1a0018e0:	1a0052c4 	.word	0x1a0052c4

1a0018e4 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a0018e4:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a0018e6:	4804      	ldr	r0, [pc, #16]	; (1a0018f8 <vApplicationStackOverflowHook+0x14>)
1a0018e8:	f003 f9da 	bl	1a004ca0 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a0018ec:	4903      	ldr	r1, [pc, #12]	; (1a0018fc <vApplicationStackOverflowHook+0x18>)
1a0018ee:	2050      	movs	r0, #80	; 0x50
1a0018f0:	f7ff ffd4 	bl	1a00189c <vAssertCalled>
}
1a0018f4:	bd08      	pop	{r3, pc}
1a0018f6:	bf00      	nop
1a0018f8:	1a0052e4 	.word	0x1a0052e4
1a0018fc:	1a0052c4 	.word	0x1a0052c4

1a001900 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001900:	4b03      	ldr	r3, [pc, #12]	; (1a001910 <vApplicationGetIdleTaskMemory+0x10>)
1a001902:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001904:	4b03      	ldr	r3, [pc, #12]	; (1a001914 <vApplicationGetIdleTaskMemory+0x14>)
1a001906:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001908:	235a      	movs	r3, #90	; 0x5a
1a00190a:	6013      	str	r3, [r2, #0]
}
1a00190c:	4770      	bx	lr
1a00190e:	bf00      	nop
1a001910:	10002a7c 	.word	0x10002a7c
1a001914:	10002374 	.word	0x10002374

1a001918 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001918:	4b03      	ldr	r3, [pc, #12]	; (1a001928 <vApplicationGetTimerTaskMemory+0x10>)
1a00191a:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a00191c:	4b03      	ldr	r3, [pc, #12]	; (1a00192c <vApplicationGetTimerTaskMemory+0x14>)
1a00191e:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001920:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a001924:	6013      	str	r3, [r2, #0]
1a001926:	4770      	bx	lr
1a001928:	10002adc 	.word	0x10002adc
1a00192c:	100024dc 	.word	0x100024dc

1a001930 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001930:	f100 0308 	add.w	r3, r0, #8
1a001934:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001936:	f04f 32ff 	mov.w	r2, #4294967295
1a00193a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00193c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00193e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001940:	2300      	movs	r3, #0
1a001942:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a001944:	4770      	bx	lr

1a001946 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001946:	2300      	movs	r3, #0
1a001948:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a00194a:	4770      	bx	lr

1a00194c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a00194c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a00194e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001950:	689a      	ldr	r2, [r3, #8]
1a001952:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a001954:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a001956:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001958:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00195a:	6803      	ldr	r3, [r0, #0]
1a00195c:	3301      	adds	r3, #1
1a00195e:	6003      	str	r3, [r0, #0]
}
1a001960:	4770      	bx	lr

1a001962 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a001962:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a001964:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a001966:	f1b5 3fff 	cmp.w	r5, #4294967295
1a00196a:	d002      	beq.n	1a001972 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00196c:	f100 0208 	add.w	r2, r0, #8
1a001970:	e002      	b.n	1a001978 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a001972:	6902      	ldr	r2, [r0, #16]
1a001974:	e004      	b.n	1a001980 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001976:	461a      	mov	r2, r3
1a001978:	6853      	ldr	r3, [r2, #4]
1a00197a:	681c      	ldr	r4, [r3, #0]
1a00197c:	42ac      	cmp	r4, r5
1a00197e:	d9fa      	bls.n	1a001976 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001980:	6853      	ldr	r3, [r2, #4]
1a001982:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001984:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001986:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a001988:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00198a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00198c:	6803      	ldr	r3, [r0, #0]
1a00198e:	3301      	adds	r3, #1
1a001990:	6003      	str	r3, [r0, #0]
}
1a001992:	bc30      	pop	{r4, r5}
1a001994:	4770      	bx	lr

1a001996 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a001996:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a001998:	6841      	ldr	r1, [r0, #4]
1a00199a:	6882      	ldr	r2, [r0, #8]
1a00199c:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a00199e:	6841      	ldr	r1, [r0, #4]
1a0019a0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0019a2:	685a      	ldr	r2, [r3, #4]
1a0019a4:	4282      	cmp	r2, r0
1a0019a6:	d006      	beq.n	1a0019b6 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0019a8:	2200      	movs	r2, #0
1a0019aa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a0019ac:	681a      	ldr	r2, [r3, #0]
1a0019ae:	3a01      	subs	r2, #1
1a0019b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0019b2:	6818      	ldr	r0, [r3, #0]
}
1a0019b4:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a0019b6:	6882      	ldr	r2, [r0, #8]
1a0019b8:	605a      	str	r2, [r3, #4]
1a0019ba:	e7f5      	b.n	1a0019a8 <uxListRemove+0x12>

1a0019bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a0019bc:	b510      	push	{r4, lr}
1a0019be:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0019c0:	f000 fbb8 	bl	1a002134 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0019c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0019c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0019c8:	429a      	cmp	r2, r3
1a0019ca:	d004      	beq.n	1a0019d6 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a0019cc:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0019ce:	f000 fbd3 	bl	1a002178 <vPortExitCritical>

	return xReturn;
}
1a0019d2:	4620      	mov	r0, r4
1a0019d4:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0019d6:	2401      	movs	r4, #1
1a0019d8:	e7f9      	b.n	1a0019ce <prvIsQueueFull+0x12>

1a0019da <prvIsQueueEmpty>:
{
1a0019da:	b510      	push	{r4, lr}
1a0019dc:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0019de:	f000 fba9 	bl	1a002134 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0019e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0019e4:	b923      	cbnz	r3, 1a0019f0 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a0019e6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a0019e8:	f000 fbc6 	bl	1a002178 <vPortExitCritical>
}
1a0019ec:	4620      	mov	r0, r4
1a0019ee:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a0019f0:	2400      	movs	r4, #0
1a0019f2:	e7f9      	b.n	1a0019e8 <prvIsQueueEmpty+0xe>

1a0019f4 <prvCopyDataToQueue>:
{
1a0019f4:	b570      	push	{r4, r5, r6, lr}
1a0019f6:	4604      	mov	r4, r0
1a0019f8:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0019fa:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a0019fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0019fe:	b95a      	cbnz	r2, 1a001a18 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001a00:	6803      	ldr	r3, [r0, #0]
1a001a02:	b11b      	cbz	r3, 1a001a0c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a001a04:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a001a06:	3501      	adds	r5, #1
1a001a08:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a001a0a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a001a0c:	6840      	ldr	r0, [r0, #4]
1a001a0e:	f7ff feeb 	bl	1a0017e8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a001a12:	2300      	movs	r3, #0
1a001a14:	6063      	str	r3, [r4, #4]
1a001a16:	e7f6      	b.n	1a001a06 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a001a18:	b96e      	cbnz	r6, 1a001a36 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a001a1a:	6880      	ldr	r0, [r0, #8]
1a001a1c:	f002 fda5 	bl	1a00456a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a001a20:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001a22:	68a3      	ldr	r3, [r4, #8]
1a001a24:	4413      	add	r3, r2
1a001a26:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001a28:	6862      	ldr	r2, [r4, #4]
1a001a2a:	4293      	cmp	r3, r2
1a001a2c:	d319      	bcc.n	1a001a62 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a001a2e:	6823      	ldr	r3, [r4, #0]
1a001a30:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a001a32:	2000      	movs	r0, #0
1a001a34:	e7e7      	b.n	1a001a06 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001a36:	68c0      	ldr	r0, [r0, #12]
1a001a38:	f002 fd97 	bl	1a00456a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a001a3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a001a3e:	4252      	negs	r2, r2
1a001a40:	68e3      	ldr	r3, [r4, #12]
1a001a42:	4413      	add	r3, r2
1a001a44:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a001a46:	6821      	ldr	r1, [r4, #0]
1a001a48:	428b      	cmp	r3, r1
1a001a4a:	d202      	bcs.n	1a001a52 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a001a4c:	6863      	ldr	r3, [r4, #4]
1a001a4e:	441a      	add	r2, r3
1a001a50:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a001a52:	2e02      	cmp	r6, #2
1a001a54:	d001      	beq.n	1a001a5a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a001a56:	2000      	movs	r0, #0
1a001a58:	e7d5      	b.n	1a001a06 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001a5a:	b125      	cbz	r5, 1a001a66 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a001a5c:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a001a5e:	2000      	movs	r0, #0
1a001a60:	e7d1      	b.n	1a001a06 <prvCopyDataToQueue+0x12>
1a001a62:	2000      	movs	r0, #0
1a001a64:	e7cf      	b.n	1a001a06 <prvCopyDataToQueue+0x12>
1a001a66:	2000      	movs	r0, #0
1a001a68:	e7cd      	b.n	1a001a06 <prvCopyDataToQueue+0x12>

1a001a6a <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a001a6a:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001a6c:	b172      	cbz	r2, 1a001a8c <prvCopyDataFromQueue+0x22>
{
1a001a6e:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a001a70:	68c3      	ldr	r3, [r0, #12]
1a001a72:	4413      	add	r3, r2
1a001a74:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a001a76:	6844      	ldr	r4, [r0, #4]
1a001a78:	42a3      	cmp	r3, r4
1a001a7a:	d301      	bcc.n	1a001a80 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a001a7c:	6803      	ldr	r3, [r0, #0]
1a001a7e:	60c3      	str	r3, [r0, #12]
1a001a80:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a001a82:	68c1      	ldr	r1, [r0, #12]
1a001a84:	4620      	mov	r0, r4
1a001a86:	f002 fd70 	bl	1a00456a <memcpy>
}
1a001a8a:	bd10      	pop	{r4, pc}
1a001a8c:	4770      	bx	lr

1a001a8e <prvUnlockQueue>:
{
1a001a8e:	b538      	push	{r3, r4, r5, lr}
1a001a90:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a001a92:	f000 fb4f 	bl	1a002134 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a001a96:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a001a9a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001a9c:	e003      	b.n	1a001aa6 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a001a9e:	f7ff fe8d 	bl	1a0017bc <vTaskMissedYield>
			--cTxLock;
1a001aa2:	3c01      	subs	r4, #1
1a001aa4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001aa6:	2c00      	cmp	r4, #0
1a001aa8:	dd08      	ble.n	1a001abc <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001aaa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a001aac:	b133      	cbz	r3, 1a001abc <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001aae:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a001ab2:	f7ff fdef 	bl	1a001694 <xTaskRemoveFromEventList>
1a001ab6:	2800      	cmp	r0, #0
1a001ab8:	d0f3      	beq.n	1a001aa2 <prvUnlockQueue+0x14>
1a001aba:	e7f0      	b.n	1a001a9e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a001abc:	23ff      	movs	r3, #255	; 0xff
1a001abe:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a001ac2:	f000 fb59 	bl	1a002178 <vPortExitCritical>
	taskENTER_CRITICAL();
1a001ac6:	f000 fb35 	bl	1a002134 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a001aca:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a001ace:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001ad0:	e003      	b.n	1a001ada <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a001ad2:	f7ff fe73 	bl	1a0017bc <vTaskMissedYield>
				--cRxLock;
1a001ad6:	3c01      	subs	r4, #1
1a001ad8:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001ada:	2c00      	cmp	r4, #0
1a001adc:	dd08      	ble.n	1a001af0 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001ade:	692b      	ldr	r3, [r5, #16]
1a001ae0:	b133      	cbz	r3, 1a001af0 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001ae2:	f105 0010 	add.w	r0, r5, #16
1a001ae6:	f7ff fdd5 	bl	1a001694 <xTaskRemoveFromEventList>
1a001aea:	2800      	cmp	r0, #0
1a001aec:	d0f3      	beq.n	1a001ad6 <prvUnlockQueue+0x48>
1a001aee:	e7f0      	b.n	1a001ad2 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a001af0:	23ff      	movs	r3, #255	; 0xff
1a001af2:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a001af6:	f000 fb3f 	bl	1a002178 <vPortExitCritical>
}
1a001afa:	bd38      	pop	{r3, r4, r5, pc}

1a001afc <xQueueGenericReset>:
{
1a001afc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a001afe:	b1e0      	cbz	r0, 1a001b3a <xQueueGenericReset+0x3e>
1a001b00:	4604      	mov	r4, r0
1a001b02:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a001b04:	f000 fb16 	bl	1a002134 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a001b08:	6821      	ldr	r1, [r4, #0]
1a001b0a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001b0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001b0e:	fb03 1002 	mla	r0, r3, r2, r1
1a001b12:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a001b14:	2000      	movs	r0, #0
1a001b16:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a001b18:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a001b1a:	3a01      	subs	r2, #1
1a001b1c:	fb02 1303 	mla	r3, r2, r3, r1
1a001b20:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a001b22:	23ff      	movs	r3, #255	; 0xff
1a001b24:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a001b28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a001b2c:	b9ed      	cbnz	r5, 1a001b6a <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001b2e:	6923      	ldr	r3, [r4, #16]
1a001b30:	b963      	cbnz	r3, 1a001b4c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a001b32:	f000 fb21 	bl	1a002178 <vPortExitCritical>
}
1a001b36:	2001      	movs	r0, #1
1a001b38:	bd38      	pop	{r3, r4, r5, pc}
1a001b3a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b3e:	f383 8811 	msr	BASEPRI, r3
1a001b42:	f3bf 8f6f 	isb	sy
1a001b46:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001b4a:	e7fe      	b.n	1a001b4a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001b4c:	f104 0010 	add.w	r0, r4, #16
1a001b50:	f7ff fda0 	bl	1a001694 <xTaskRemoveFromEventList>
1a001b54:	2800      	cmp	r0, #0
1a001b56:	d0ec      	beq.n	1a001b32 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a001b58:	4b08      	ldr	r3, [pc, #32]	; (1a001b7c <xQueueGenericReset+0x80>)
1a001b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001b5e:	601a      	str	r2, [r3, #0]
1a001b60:	f3bf 8f4f 	dsb	sy
1a001b64:	f3bf 8f6f 	isb	sy
1a001b68:	e7e3      	b.n	1a001b32 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a001b6a:	f104 0010 	add.w	r0, r4, #16
1a001b6e:	f7ff fedf 	bl	1a001930 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a001b72:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001b76:	f7ff fedb 	bl	1a001930 <vListInitialise>
1a001b7a:	e7da      	b.n	1a001b32 <xQueueGenericReset+0x36>
1a001b7c:	e000ed04 	.word	0xe000ed04

1a001b80 <prvInitialiseNewQueue>:
{
1a001b80:	b538      	push	{r3, r4, r5, lr}
1a001b82:	461d      	mov	r5, r3
1a001b84:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a001b86:	460b      	mov	r3, r1
1a001b88:	b949      	cbnz	r1, 1a001b9e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a001b8a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a001b8c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a001b8e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a001b90:	2101      	movs	r1, #1
1a001b92:	4620      	mov	r0, r4
1a001b94:	f7ff ffb2 	bl	1a001afc <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a001b98:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a001b9c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a001b9e:	6022      	str	r2, [r4, #0]
1a001ba0:	e7f4      	b.n	1a001b8c <prvInitialiseNewQueue+0xc>

1a001ba2 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a001ba2:	b940      	cbnz	r0, 1a001bb6 <xQueueGenericCreateStatic+0x14>
1a001ba4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ba8:	f383 8811 	msr	BASEPRI, r3
1a001bac:	f3bf 8f6f 	isb	sy
1a001bb0:	f3bf 8f4f 	dsb	sy
1a001bb4:	e7fe      	b.n	1a001bb4 <xQueueGenericCreateStatic+0x12>
	{
1a001bb6:	b510      	push	{r4, lr}
1a001bb8:	b084      	sub	sp, #16
1a001bba:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a001bbc:	b153      	cbz	r3, 1a001bd4 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a001bbe:	b192      	cbz	r2, 1a001be6 <xQueueGenericCreateStatic+0x44>
1a001bc0:	b989      	cbnz	r1, 1a001be6 <xQueueGenericCreateStatic+0x44>
1a001bc2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bc6:	f383 8811 	msr	BASEPRI, r3
1a001bca:	f3bf 8f6f 	isb	sy
1a001bce:	f3bf 8f4f 	dsb	sy
1a001bd2:	e7fe      	b.n	1a001bd2 <xQueueGenericCreateStatic+0x30>
1a001bd4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bd8:	f383 8811 	msr	BASEPRI, r3
1a001bdc:	f3bf 8f6f 	isb	sy
1a001be0:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
1a001be4:	e7fe      	b.n	1a001be4 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001be6:	b16a      	cbz	r2, 1a001c04 <xQueueGenericCreateStatic+0x62>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a001be8:	2050      	movs	r0, #80	; 0x50
1a001bea:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a001bec:	9803      	ldr	r0, [sp, #12]
1a001bee:	2850      	cmp	r0, #80	; 0x50
1a001bf0:	d013      	beq.n	1a001c1a <xQueueGenericCreateStatic+0x78>
1a001bf2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bf6:	f383 8811 	msr	BASEPRI, r3
1a001bfa:	f3bf 8f6f 	isb	sy
1a001bfe:	f3bf 8f4f 	dsb	sy
1a001c02:	e7fe      	b.n	1a001c02 <xQueueGenericCreateStatic+0x60>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a001c04:	2900      	cmp	r1, #0
1a001c06:	d0ef      	beq.n	1a001be8 <xQueueGenericCreateStatic+0x46>
1a001c08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c0c:	f383 8811 	msr	BASEPRI, r3
1a001c10:	f3bf 8f6f 	isb	sy
1a001c14:	f3bf 8f4f 	dsb	sy
1a001c18:	e7fe      	b.n	1a001c18 <xQueueGenericCreateStatic+0x76>
1a001c1a:	4620      	mov	r0, r4
1a001c1c:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a001c1e:	2301      	movs	r3, #1
1a001c20:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a001c24:	9400      	str	r4, [sp, #0]
1a001c26:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a001c2a:	f7ff ffa9 	bl	1a001b80 <prvInitialiseNewQueue>
	}
1a001c2e:	4620      	mov	r0, r4
1a001c30:	b004      	add	sp, #16
1a001c32:	bd10      	pop	{r4, pc}

1a001c34 <xQueueGenericSend>:
{
1a001c34:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001c36:	b085      	sub	sp, #20
1a001c38:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a001c3a:	b178      	cbz	r0, 1a001c5c <xQueueGenericSend+0x28>
1a001c3c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001c3e:	b1b1      	cbz	r1, 1a001c6e <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001c40:	2b02      	cmp	r3, #2
1a001c42:	d120      	bne.n	1a001c86 <xQueueGenericSend+0x52>
1a001c44:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001c46:	2a01      	cmp	r2, #1
1a001c48:	d01d      	beq.n	1a001c86 <xQueueGenericSend+0x52>
1a001c4a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c4e:	f383 8811 	msr	BASEPRI, r3
1a001c52:	f3bf 8f6f 	isb	sy
1a001c56:	f3bf 8f4f 	dsb	sy
1a001c5a:	e7fe      	b.n	1a001c5a <xQueueGenericSend+0x26>
1a001c5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c60:	f383 8811 	msr	BASEPRI, r3
1a001c64:	f3bf 8f6f 	isb	sy
1a001c68:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001c6c:	e7fe      	b.n	1a001c6c <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001c6e:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001c70:	2a00      	cmp	r2, #0
1a001c72:	d0e5      	beq.n	1a001c40 <xQueueGenericSend+0xc>
1a001c74:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c78:	f383 8811 	msr	BASEPRI, r3
1a001c7c:	f3bf 8f6f 	isb	sy
1a001c80:	f3bf 8f4f 	dsb	sy
1a001c84:	e7fe      	b.n	1a001c84 <xQueueGenericSend+0x50>
1a001c86:	461e      	mov	r6, r3
1a001c88:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001c8a:	f7ff fd9d 	bl	1a0017c8 <xTaskGetSchedulerState>
1a001c8e:	b950      	cbnz	r0, 1a001ca6 <xQueueGenericSend+0x72>
1a001c90:	9b01      	ldr	r3, [sp, #4]
1a001c92:	b153      	cbz	r3, 1a001caa <xQueueGenericSend+0x76>
1a001c94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c98:	f383 8811 	msr	BASEPRI, r3
1a001c9c:	f3bf 8f6f 	isb	sy
1a001ca0:	f3bf 8f4f 	dsb	sy
1a001ca4:	e7fe      	b.n	1a001ca4 <xQueueGenericSend+0x70>
1a001ca6:	2500      	movs	r5, #0
1a001ca8:	e03b      	b.n	1a001d22 <xQueueGenericSend+0xee>
1a001caa:	2500      	movs	r5, #0
1a001cac:	e039      	b.n	1a001d22 <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001cae:	4632      	mov	r2, r6
1a001cb0:	4639      	mov	r1, r7
1a001cb2:	4620      	mov	r0, r4
1a001cb4:	f7ff fe9e 	bl	1a0019f4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001cba:	b96b      	cbnz	r3, 1a001cd8 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a001cbc:	b138      	cbz	r0, 1a001cce <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a001cbe:	4b3c      	ldr	r3, [pc, #240]	; (1a001db0 <xQueueGenericSend+0x17c>)
1a001cc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001cc4:	601a      	str	r2, [r3, #0]
1a001cc6:	f3bf 8f4f 	dsb	sy
1a001cca:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a001cce:	f000 fa53 	bl	1a002178 <vPortExitCritical>
				return pdPASS;
1a001cd2:	2001      	movs	r0, #1
}
1a001cd4:	b005      	add	sp, #20
1a001cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001cd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001cdc:	f7ff fcda 	bl	1a001694 <xTaskRemoveFromEventList>
1a001ce0:	2800      	cmp	r0, #0
1a001ce2:	d0f4      	beq.n	1a001cce <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a001ce4:	4b32      	ldr	r3, [pc, #200]	; (1a001db0 <xQueueGenericSend+0x17c>)
1a001ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001cea:	601a      	str	r2, [r3, #0]
1a001cec:	f3bf 8f4f 	dsb	sy
1a001cf0:	f3bf 8f6f 	isb	sy
1a001cf4:	e7eb      	b.n	1a001cce <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a001cf6:	f000 fa3f 	bl	1a002178 <vPortExitCritical>
					return errQUEUE_FULL;
1a001cfa:	2000      	movs	r0, #0
1a001cfc:	e7ea      	b.n	1a001cd4 <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001cfe:	a802      	add	r0, sp, #8
1a001d00:	f7ff fd0e 	bl	1a001720 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001d04:	2501      	movs	r5, #1
1a001d06:	e019      	b.n	1a001d3c <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a001d08:	2300      	movs	r3, #0
1a001d0a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001d0e:	e021      	b.n	1a001d54 <xQueueGenericSend+0x120>
1a001d10:	2300      	movs	r3, #0
1a001d12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001d16:	e023      	b.n	1a001d60 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a001d18:	4620      	mov	r0, r4
1a001d1a:	f7ff feb8 	bl	1a001a8e <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001d1e:	f7ff fb4f 	bl	1a0013c0 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a001d22:	f000 fa07 	bl	1a002134 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001d26:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001d28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001d2a:	429a      	cmp	r2, r3
1a001d2c:	d3bf      	bcc.n	1a001cae <xQueueGenericSend+0x7a>
1a001d2e:	2e02      	cmp	r6, #2
1a001d30:	d0bd      	beq.n	1a001cae <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001d32:	9b01      	ldr	r3, [sp, #4]
1a001d34:	2b00      	cmp	r3, #0
1a001d36:	d0de      	beq.n	1a001cf6 <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a001d38:	2d00      	cmp	r5, #0
1a001d3a:	d0e0      	beq.n	1a001cfe <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a001d3c:	f000 fa1c 	bl	1a002178 <vPortExitCritical>
		vTaskSuspendAll();
1a001d40:	f7ff faa4 	bl	1a00128c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001d44:	f000 f9f6 	bl	1a002134 <vPortEnterCritical>
1a001d48:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001d4c:	b25b      	sxtb	r3, r3
1a001d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001d52:	d0d9      	beq.n	1a001d08 <xQueueGenericSend+0xd4>
1a001d54:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001d58:	b25b      	sxtb	r3, r3
1a001d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001d5e:	d0d7      	beq.n	1a001d10 <xQueueGenericSend+0xdc>
1a001d60:	f000 fa0a 	bl	1a002178 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001d64:	a901      	add	r1, sp, #4
1a001d66:	a802      	add	r0, sp, #8
1a001d68:	f7ff fce6 	bl	1a001738 <xTaskCheckForTimeOut>
1a001d6c:	b9c8      	cbnz	r0, 1a001da2 <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a001d6e:	4620      	mov	r0, r4
1a001d70:	f7ff fe24 	bl	1a0019bc <prvIsQueueFull>
1a001d74:	2800      	cmp	r0, #0
1a001d76:	d0cf      	beq.n	1a001d18 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a001d78:	9901      	ldr	r1, [sp, #4]
1a001d7a:	f104 0010 	add.w	r0, r4, #16
1a001d7e:	f7ff fc55 	bl	1a00162c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001d82:	4620      	mov	r0, r4
1a001d84:	f7ff fe83 	bl	1a001a8e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001d88:	f7ff fb1a 	bl	1a0013c0 <xTaskResumeAll>
1a001d8c:	2800      	cmp	r0, #0
1a001d8e:	d1c8      	bne.n	1a001d22 <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a001d90:	4b07      	ldr	r3, [pc, #28]	; (1a001db0 <xQueueGenericSend+0x17c>)
1a001d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001d96:	601a      	str	r2, [r3, #0]
1a001d98:	f3bf 8f4f 	dsb	sy
1a001d9c:	f3bf 8f6f 	isb	sy
1a001da0:	e7bf      	b.n	1a001d22 <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a001da2:	4620      	mov	r0, r4
1a001da4:	f7ff fe73 	bl	1a001a8e <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001da8:	f7ff fb0a 	bl	1a0013c0 <xTaskResumeAll>
			return errQUEUE_FULL;
1a001dac:	2000      	movs	r0, #0
1a001dae:	e791      	b.n	1a001cd4 <xQueueGenericSend+0xa0>
1a001db0:	e000ed04 	.word	0xe000ed04

1a001db4 <xQueueGenericSendFromISR>:
{
1a001db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a001db8:	b178      	cbz	r0, 1a001dda <xQueueGenericSendFromISR+0x26>
1a001dba:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001dbc:	b1b1      	cbz	r1, 1a001dec <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a001dbe:	2b02      	cmp	r3, #2
1a001dc0:	d120      	bne.n	1a001e04 <xQueueGenericSendFromISR+0x50>
1a001dc2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001dc4:	2801      	cmp	r0, #1
1a001dc6:	d01d      	beq.n	1a001e04 <xQueueGenericSendFromISR+0x50>
1a001dc8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dcc:	f383 8811 	msr	BASEPRI, r3
1a001dd0:	f3bf 8f6f 	isb	sy
1a001dd4:	f3bf 8f4f 	dsb	sy
1a001dd8:	e7fe      	b.n	1a001dd8 <xQueueGenericSendFromISR+0x24>
1a001dda:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dde:	f383 8811 	msr	BASEPRI, r3
1a001de2:	f3bf 8f6f 	isb	sy
1a001de6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001dea:	e7fe      	b.n	1a001dea <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001dec:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a001dee:	2800      	cmp	r0, #0
1a001df0:	d0e5      	beq.n	1a001dbe <xQueueGenericSendFromISR+0xa>
1a001df2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001df6:	f383 8811 	msr	BASEPRI, r3
1a001dfa:	f3bf 8f6f 	isb	sy
1a001dfe:	f3bf 8f4f 	dsb	sy
1a001e02:	e7fe      	b.n	1a001e02 <xQueueGenericSendFromISR+0x4e>
1a001e04:	461f      	mov	r7, r3
1a001e06:	4690      	mov	r8, r2
1a001e08:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001e0a:	f000 fabd 	bl	1a002388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a001e0e:	f3ef 8611 	mrs	r6, BASEPRI
1a001e12:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e16:	f383 8811 	msr	BASEPRI, r3
1a001e1a:	f3bf 8f6f 	isb	sy
1a001e1e:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001e22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001e24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001e26:	429a      	cmp	r2, r3
1a001e28:	d306      	bcc.n	1a001e38 <xQueueGenericSendFromISR+0x84>
1a001e2a:	2f02      	cmp	r7, #2
1a001e2c:	d004      	beq.n	1a001e38 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a001e2e:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a001e30:	f386 8811 	msr	BASEPRI, r6
}
1a001e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a001e38:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001e3c:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001e3e:	463a      	mov	r2, r7
1a001e40:	4649      	mov	r1, r9
1a001e42:	4620      	mov	r0, r4
1a001e44:	f7ff fdd6 	bl	1a0019f4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a001e48:	f1b5 3fff 	cmp.w	r5, #4294967295
1a001e4c:	d005      	beq.n	1a001e5a <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a001e4e:	1c6b      	adds	r3, r5, #1
1a001e50:	b25b      	sxtb	r3, r3
1a001e52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a001e56:	2001      	movs	r0, #1
1a001e58:	e7ea      	b.n	1a001e30 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001e5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001e5c:	b90b      	cbnz	r3, 1a001e62 <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a001e5e:	2001      	movs	r0, #1
1a001e60:	e7e6      	b.n	1a001e30 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001e62:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001e66:	f7ff fc15 	bl	1a001694 <xTaskRemoveFromEventList>
1a001e6a:	b130      	cbz	r0, 1a001e7a <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a001e6c:	f1b8 0f00 	cmp.w	r8, #0
1a001e70:	d005      	beq.n	1a001e7e <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001e72:	2001      	movs	r0, #1
1a001e74:	f8c8 0000 	str.w	r0, [r8]
1a001e78:	e7da      	b.n	1a001e30 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a001e7a:	2001      	movs	r0, #1
1a001e7c:	e7d8      	b.n	1a001e30 <xQueueGenericSendFromISR+0x7c>
1a001e7e:	2001      	movs	r0, #1
1a001e80:	e7d6      	b.n	1a001e30 <xQueueGenericSendFromISR+0x7c>
1a001e82:	Address 0x1a001e82 is out of bounds.


1a001e84 <xQueueReceive>:
{
1a001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001e86:	b085      	sub	sp, #20
1a001e88:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a001e8a:	b180      	cbz	r0, 1a001eae <xQueueReceive+0x2a>
1a001e8c:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001e8e:	b1b9      	cbz	r1, 1a001ec0 <xQueueReceive+0x3c>
1a001e90:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001e92:	f7ff fc99 	bl	1a0017c8 <xTaskGetSchedulerState>
1a001e96:	b9f8      	cbnz	r0, 1a001ed8 <xQueueReceive+0x54>
1a001e98:	9b01      	ldr	r3, [sp, #4]
1a001e9a:	b1fb      	cbz	r3, 1a001edc <xQueueReceive+0x58>
	__asm volatile
1a001e9c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ea0:	f383 8811 	msr	BASEPRI, r3
1a001ea4:	f3bf 8f6f 	isb	sy
1a001ea8:	f3bf 8f4f 	dsb	sy
1a001eac:	e7fe      	b.n	1a001eac <xQueueReceive+0x28>
1a001eae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001eb2:	f383 8811 	msr	BASEPRI, r3
1a001eb6:	f3bf 8f6f 	isb	sy
1a001eba:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a001ebe:	e7fe      	b.n	1a001ebe <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001ec0:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001ec2:	2b00      	cmp	r3, #0
1a001ec4:	d0e4      	beq.n	1a001e90 <xQueueReceive+0xc>
1a001ec6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001eca:	f383 8811 	msr	BASEPRI, r3
1a001ece:	f3bf 8f6f 	isb	sy
1a001ed2:	f3bf 8f4f 	dsb	sy
1a001ed6:	e7fe      	b.n	1a001ed6 <xQueueReceive+0x52>
1a001ed8:	2600      	movs	r6, #0
1a001eda:	e03e      	b.n	1a001f5a <xQueueReceive+0xd6>
1a001edc:	2600      	movs	r6, #0
1a001ede:	e03c      	b.n	1a001f5a <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001ee0:	4639      	mov	r1, r7
1a001ee2:	4620      	mov	r0, r4
1a001ee4:	f7ff fdc1 	bl	1a001a6a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001ee8:	3d01      	subs	r5, #1
1a001eea:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001eec:	6923      	ldr	r3, [r4, #16]
1a001eee:	b923      	cbnz	r3, 1a001efa <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a001ef0:	f000 f942 	bl	1a002178 <vPortExitCritical>
				return pdPASS;
1a001ef4:	2001      	movs	r0, #1
}
1a001ef6:	b005      	add	sp, #20
1a001ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001efa:	f104 0010 	add.w	r0, r4, #16
1a001efe:	f7ff fbc9 	bl	1a001694 <xTaskRemoveFromEventList>
1a001f02:	2800      	cmp	r0, #0
1a001f04:	d0f4      	beq.n	1a001ef0 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a001f06:	4b35      	ldr	r3, [pc, #212]	; (1a001fdc <xQueueReceive+0x158>)
1a001f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001f0c:	601a      	str	r2, [r3, #0]
1a001f0e:	f3bf 8f4f 	dsb	sy
1a001f12:	f3bf 8f6f 	isb	sy
1a001f16:	e7eb      	b.n	1a001ef0 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a001f18:	f000 f92e 	bl	1a002178 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001f1c:	2000      	movs	r0, #0
1a001f1e:	e7ea      	b.n	1a001ef6 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001f20:	a802      	add	r0, sp, #8
1a001f22:	f7ff fbfd 	bl	1a001720 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001f26:	2601      	movs	r6, #1
1a001f28:	e021      	b.n	1a001f6e <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a001f2a:	2300      	movs	r3, #0
1a001f2c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001f30:	e029      	b.n	1a001f86 <xQueueReceive+0x102>
1a001f32:	2300      	movs	r3, #0
1a001f34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001f38:	e02b      	b.n	1a001f92 <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a001f3a:	4620      	mov	r0, r4
1a001f3c:	f7ff fda7 	bl	1a001a8e <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001f40:	f7ff fa3e 	bl	1a0013c0 <xTaskResumeAll>
1a001f44:	e009      	b.n	1a001f5a <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a001f46:	4620      	mov	r0, r4
1a001f48:	f7ff fda1 	bl	1a001a8e <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001f4c:	f7ff fa38 	bl	1a0013c0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001f50:	4620      	mov	r0, r4
1a001f52:	f7ff fd42 	bl	1a0019da <prvIsQueueEmpty>
1a001f56:	2800      	cmp	r0, #0
1a001f58:	d13d      	bne.n	1a001fd6 <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a001f5a:	f000 f8eb 	bl	1a002134 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001f5e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001f60:	2d00      	cmp	r5, #0
1a001f62:	d1bd      	bne.n	1a001ee0 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001f64:	9b01      	ldr	r3, [sp, #4]
1a001f66:	2b00      	cmp	r3, #0
1a001f68:	d0d6      	beq.n	1a001f18 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a001f6a:	2e00      	cmp	r6, #0
1a001f6c:	d0d8      	beq.n	1a001f20 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a001f6e:	f000 f903 	bl	1a002178 <vPortExitCritical>
		vTaskSuspendAll();
1a001f72:	f7ff f98b 	bl	1a00128c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001f76:	f000 f8dd 	bl	1a002134 <vPortEnterCritical>
1a001f7a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001f7e:	b25b      	sxtb	r3, r3
1a001f80:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001f84:	d0d1      	beq.n	1a001f2a <xQueueReceive+0xa6>
1a001f86:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001f8a:	b25b      	sxtb	r3, r3
1a001f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001f90:	d0cf      	beq.n	1a001f32 <xQueueReceive+0xae>
1a001f92:	f000 f8f1 	bl	1a002178 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001f96:	a901      	add	r1, sp, #4
1a001f98:	a802      	add	r0, sp, #8
1a001f9a:	f7ff fbcd 	bl	1a001738 <xTaskCheckForTimeOut>
1a001f9e:	2800      	cmp	r0, #0
1a001fa0:	d1d1      	bne.n	1a001f46 <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001fa2:	4620      	mov	r0, r4
1a001fa4:	f7ff fd19 	bl	1a0019da <prvIsQueueEmpty>
1a001fa8:	2800      	cmp	r0, #0
1a001faa:	d0c6      	beq.n	1a001f3a <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a001fac:	9901      	ldr	r1, [sp, #4]
1a001fae:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001fb2:	f7ff fb3b 	bl	1a00162c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001fb6:	4620      	mov	r0, r4
1a001fb8:	f7ff fd69 	bl	1a001a8e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001fbc:	f7ff fa00 	bl	1a0013c0 <xTaskResumeAll>
1a001fc0:	2800      	cmp	r0, #0
1a001fc2:	d1ca      	bne.n	1a001f5a <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a001fc4:	4b05      	ldr	r3, [pc, #20]	; (1a001fdc <xQueueReceive+0x158>)
1a001fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001fca:	601a      	str	r2, [r3, #0]
1a001fcc:	f3bf 8f4f 	dsb	sy
1a001fd0:	f3bf 8f6f 	isb	sy
1a001fd4:	e7c1      	b.n	1a001f5a <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a001fd6:	2000      	movs	r0, #0
1a001fd8:	e78d      	b.n	1a001ef6 <xQueueReceive+0x72>
1a001fda:	bf00      	nop
1a001fdc:	e000ed04 	.word	0xe000ed04

1a001fe0 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001fe0:	2300      	movs	r3, #0
1a001fe2:	2b07      	cmp	r3, #7
1a001fe4:	d80c      	bhi.n	1a002000 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a001fe6:	4a07      	ldr	r2, [pc, #28]	; (1a002004 <vQueueAddToRegistry+0x24>)
1a001fe8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001fec:	b10a      	cbz	r2, 1a001ff2 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001fee:	3301      	adds	r3, #1
1a001ff0:	e7f7      	b.n	1a001fe2 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001ff2:	4a04      	ldr	r2, [pc, #16]	; (1a002004 <vQueueAddToRegistry+0x24>)
1a001ff4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001ff8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001ffc:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001ffe:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a002000:	4770      	bx	lr
1a002002:	bf00      	nop
1a002004:	10002b94 	.word	0x10002b94

1a002008 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a002008:	b570      	push	{r4, r5, r6, lr}
1a00200a:	4604      	mov	r4, r0
1a00200c:	460d      	mov	r5, r1
1a00200e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a002010:	f000 f890 	bl	1a002134 <vPortEnterCritical>
1a002014:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002018:	b25b      	sxtb	r3, r3
1a00201a:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00201e:	d00d      	beq.n	1a00203c <vQueueWaitForMessageRestricted+0x34>
1a002020:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a002024:	b25b      	sxtb	r3, r3
1a002026:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00202a:	d00b      	beq.n	1a002044 <vQueueWaitForMessageRestricted+0x3c>
1a00202c:	f000 f8a4 	bl	1a002178 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a002030:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a002032:	b15b      	cbz	r3, 1a00204c <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a002034:	4620      	mov	r0, r4
1a002036:	f7ff fd2a 	bl	1a001a8e <prvUnlockQueue>
	}
1a00203a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a00203c:	2300      	movs	r3, #0
1a00203e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002042:	e7ed      	b.n	1a002020 <vQueueWaitForMessageRestricted+0x18>
1a002044:	2300      	movs	r3, #0
1a002046:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00204a:	e7ef      	b.n	1a00202c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a00204c:	4632      	mov	r2, r6
1a00204e:	4629      	mov	r1, r5
1a002050:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002054:	f7ff fb02 	bl	1a00165c <vTaskPlaceOnEventListRestricted>
1a002058:	e7ec      	b.n	1a002034 <vQueueWaitForMessageRestricted+0x2c>
1a00205a:	Address 0x1a00205a is out of bounds.


1a00205c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a00205c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a00205e:	2300      	movs	r3, #0
1a002060:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a002062:	4b0d      	ldr	r3, [pc, #52]	; (1a002098 <prvTaskExitError+0x3c>)
1a002064:	681b      	ldr	r3, [r3, #0]
1a002066:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00206a:	d008      	beq.n	1a00207e <prvTaskExitError+0x22>
1a00206c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002070:	f383 8811 	msr	BASEPRI, r3
1a002074:	f3bf 8f6f 	isb	sy
1a002078:	f3bf 8f4f 	dsb	sy
1a00207c:	e7fe      	b.n	1a00207c <prvTaskExitError+0x20>
1a00207e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002082:	f383 8811 	msr	BASEPRI, r3
1a002086:	f3bf 8f6f 	isb	sy
1a00208a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a00208e:	9b01      	ldr	r3, [sp, #4]
1a002090:	2b00      	cmp	r3, #0
1a002092:	d0fc      	beq.n	1a00208e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a002094:	b002      	add	sp, #8
1a002096:	4770      	bx	lr
1a002098:	10000048 	.word	0x10000048

1a00209c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a00209c:	4808      	ldr	r0, [pc, #32]	; (1a0020c0 <prvPortStartFirstTask+0x24>)
1a00209e:	6800      	ldr	r0, [r0, #0]
1a0020a0:	6800      	ldr	r0, [r0, #0]
1a0020a2:	f380 8808 	msr	MSP, r0
1a0020a6:	f04f 0000 	mov.w	r0, #0
1a0020aa:	f380 8814 	msr	CONTROL, r0
1a0020ae:	b662      	cpsie	i
1a0020b0:	b661      	cpsie	f
1a0020b2:	f3bf 8f4f 	dsb	sy
1a0020b6:	f3bf 8f6f 	isb	sy
1a0020ba:	df00      	svc	0
1a0020bc:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a0020be:	0000      	.short	0x0000
1a0020c0:	e000ed08 	.word	0xe000ed08

1a0020c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a0020c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a0020d4 <vPortEnableVFP+0x10>
1a0020c8:	6801      	ldr	r1, [r0, #0]
1a0020ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a0020ce:	6001      	str	r1, [r0, #0]
1a0020d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a0020d2:	0000      	.short	0x0000
1a0020d4:	e000ed88 	.word	0xe000ed88

1a0020d8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a0020d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a0020dc:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a0020e0:	f021 0101 	bic.w	r1, r1, #1
1a0020e4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a0020e8:	4b05      	ldr	r3, [pc, #20]	; (1a002100 <pxPortInitialiseStack+0x28>)
1a0020ea:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a0020ee:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a0020f2:	f06f 0302 	mvn.w	r3, #2
1a0020f6:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a0020fa:	3844      	subs	r0, #68	; 0x44
1a0020fc:	4770      	bx	lr
1a0020fe:	bf00      	nop
1a002100:	1a00205d 	.word	0x1a00205d
1a002104:	ffffffff 	.word	0xffffffff
1a002108:	ffffffff 	.word	0xffffffff
1a00210c:	ffffffff 	.word	0xffffffff

1a002110 <SVC_Handler>:
	__asm volatile (
1a002110:	4b07      	ldr	r3, [pc, #28]	; (1a002130 <pxCurrentTCBConst2>)
1a002112:	6819      	ldr	r1, [r3, #0]
1a002114:	6808      	ldr	r0, [r1, #0]
1a002116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00211a:	f380 8809 	msr	PSP, r0
1a00211e:	f3bf 8f6f 	isb	sy
1a002122:	f04f 0000 	mov.w	r0, #0
1a002126:	f380 8811 	msr	BASEPRI, r0
1a00212a:	4770      	bx	lr
1a00212c:	f3af 8000 	nop.w

1a002130 <pxCurrentTCBConst2>:
1a002130:	1000224c 	.word	0x1000224c

1a002134 <vPortEnterCritical>:
1a002134:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002138:	f383 8811 	msr	BASEPRI, r3
1a00213c:	f3bf 8f6f 	isb	sy
1a002140:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002144:	4a0a      	ldr	r2, [pc, #40]	; (1a002170 <vPortEnterCritical+0x3c>)
1a002146:	6813      	ldr	r3, [r2, #0]
1a002148:	3301      	adds	r3, #1
1a00214a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a00214c:	2b01      	cmp	r3, #1
1a00214e:	d000      	beq.n	1a002152 <vPortEnterCritical+0x1e>
}
1a002150:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002152:	4b08      	ldr	r3, [pc, #32]	; (1a002174 <vPortEnterCritical+0x40>)
1a002154:	681b      	ldr	r3, [r3, #0]
1a002156:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00215a:	d0f9      	beq.n	1a002150 <vPortEnterCritical+0x1c>
1a00215c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002160:	f383 8811 	msr	BASEPRI, r3
1a002164:	f3bf 8f6f 	isb	sy
1a002168:	f3bf 8f4f 	dsb	sy
1a00216c:	e7fe      	b.n	1a00216c <vPortEnterCritical+0x38>
1a00216e:	bf00      	nop
1a002170:	10000048 	.word	0x10000048
1a002174:	e000ed04 	.word	0xe000ed04

1a002178 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002178:	4b09      	ldr	r3, [pc, #36]	; (1a0021a0 <vPortExitCritical+0x28>)
1a00217a:	681b      	ldr	r3, [r3, #0]
1a00217c:	b943      	cbnz	r3, 1a002190 <vPortExitCritical+0x18>
1a00217e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002182:	f383 8811 	msr	BASEPRI, r3
1a002186:	f3bf 8f6f 	isb	sy
1a00218a:	f3bf 8f4f 	dsb	sy
1a00218e:	e7fe      	b.n	1a00218e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002190:	3b01      	subs	r3, #1
1a002192:	4a03      	ldr	r2, [pc, #12]	; (1a0021a0 <vPortExitCritical+0x28>)
1a002194:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002196:	b90b      	cbnz	r3, 1a00219c <vPortExitCritical+0x24>
	__asm volatile
1a002198:	f383 8811 	msr	BASEPRI, r3
}
1a00219c:	4770      	bx	lr
1a00219e:	bf00      	nop
1a0021a0:	10000048 	.word	0x10000048
1a0021a4:	ffffffff 	.word	0xffffffff
1a0021a8:	ffffffff 	.word	0xffffffff
1a0021ac:	ffffffff 	.word	0xffffffff

1a0021b0 <PendSV_Handler>:
	__asm volatile
1a0021b0:	f3ef 8009 	mrs	r0, PSP
1a0021b4:	f3bf 8f6f 	isb	sy
1a0021b8:	4b15      	ldr	r3, [pc, #84]	; (1a002210 <pxCurrentTCBConst>)
1a0021ba:	681a      	ldr	r2, [r3, #0]
1a0021bc:	f01e 0f10 	tst.w	lr, #16
1a0021c0:	bf08      	it	eq
1a0021c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a0021c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0021ca:	6010      	str	r0, [r2, #0]
1a0021cc:	e92d 0009 	stmdb	sp!, {r0, r3}
1a0021d0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a0021d4:	f380 8811 	msr	BASEPRI, r0
1a0021d8:	f3bf 8f4f 	dsb	sy
1a0021dc:	f3bf 8f6f 	isb	sy
1a0021e0:	f7ff f9be 	bl	1a001560 <vTaskSwitchContext>
1a0021e4:	f04f 0000 	mov.w	r0, #0
1a0021e8:	f380 8811 	msr	BASEPRI, r0
1a0021ec:	bc09      	pop	{r0, r3}
1a0021ee:	6819      	ldr	r1, [r3, #0]
1a0021f0:	6808      	ldr	r0, [r1, #0]
1a0021f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0021f6:	f01e 0f10 	tst.w	lr, #16
1a0021fa:	bf08      	it	eq
1a0021fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002200:	f380 8809 	msr	PSP, r0
1a002204:	f3bf 8f6f 	isb	sy
1a002208:	4770      	bx	lr
1a00220a:	bf00      	nop
1a00220c:	f3af 8000 	nop.w

1a002210 <pxCurrentTCBConst>:
1a002210:	1000224c 	.word	0x1000224c

1a002214 <SysTick_Handler>:
{
1a002214:	b508      	push	{r3, lr}
	__asm volatile
1a002216:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00221a:	f383 8811 	msr	BASEPRI, r3
1a00221e:	f3bf 8f6f 	isb	sy
1a002222:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a002226:	f7ff f83f 	bl	1a0012a8 <xTaskIncrementTick>
1a00222a:	b118      	cbz	r0, 1a002234 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a00222c:	4b03      	ldr	r3, [pc, #12]	; (1a00223c <SysTick_Handler+0x28>)
1a00222e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002232:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002234:	2300      	movs	r3, #0
1a002236:	f383 8811 	msr	BASEPRI, r3
}
1a00223a:	bd08      	pop	{r3, pc}
1a00223c:	e000ed04 	.word	0xe000ed04

1a002240 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002240:	4a08      	ldr	r2, [pc, #32]	; (1a002264 <vPortSetupTimerInterrupt+0x24>)
1a002242:	2300      	movs	r3, #0
1a002244:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002246:	4908      	ldr	r1, [pc, #32]	; (1a002268 <vPortSetupTimerInterrupt+0x28>)
1a002248:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00224a:	4b08      	ldr	r3, [pc, #32]	; (1a00226c <vPortSetupTimerInterrupt+0x2c>)
1a00224c:	681b      	ldr	r3, [r3, #0]
1a00224e:	4908      	ldr	r1, [pc, #32]	; (1a002270 <vPortSetupTimerInterrupt+0x30>)
1a002250:	fba1 1303 	umull	r1, r3, r1, r3
1a002254:	099b      	lsrs	r3, r3, #6
1a002256:	3b01      	subs	r3, #1
1a002258:	4906      	ldr	r1, [pc, #24]	; (1a002274 <vPortSetupTimerInterrupt+0x34>)
1a00225a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00225c:	2307      	movs	r3, #7
1a00225e:	6013      	str	r3, [r2, #0]
}
1a002260:	4770      	bx	lr
1a002262:	bf00      	nop
1a002264:	e000e010 	.word	0xe000e010
1a002268:	e000e018 	.word	0xe000e018
1a00226c:	10002bd4 	.word	0x10002bd4
1a002270:	10624dd3 	.word	0x10624dd3
1a002274:	e000e014 	.word	0xe000e014

1a002278 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002278:	4b3a      	ldr	r3, [pc, #232]	; (1a002364 <xPortStartScheduler+0xec>)
1a00227a:	681a      	ldr	r2, [r3, #0]
1a00227c:	4b3a      	ldr	r3, [pc, #232]	; (1a002368 <xPortStartScheduler+0xf0>)
1a00227e:	429a      	cmp	r2, r3
1a002280:	d029      	beq.n	1a0022d6 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002282:	4b38      	ldr	r3, [pc, #224]	; (1a002364 <xPortStartScheduler+0xec>)
1a002284:	681a      	ldr	r2, [r3, #0]
1a002286:	4b39      	ldr	r3, [pc, #228]	; (1a00236c <xPortStartScheduler+0xf4>)
1a002288:	429a      	cmp	r2, r3
1a00228a:	d02d      	beq.n	1a0022e8 <xPortStartScheduler+0x70>
{
1a00228c:	b510      	push	{r4, lr}
1a00228e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002290:	4b37      	ldr	r3, [pc, #220]	; (1a002370 <xPortStartScheduler+0xf8>)
1a002292:	781a      	ldrb	r2, [r3, #0]
1a002294:	b2d2      	uxtb	r2, r2
1a002296:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002298:	22ff      	movs	r2, #255	; 0xff
1a00229a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a00229c:	781b      	ldrb	r3, [r3, #0]
1a00229e:	b2db      	uxtb	r3, r3
1a0022a0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a0022a4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0022a8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0022ac:	4a31      	ldr	r2, [pc, #196]	; (1a002374 <xPortStartScheduler+0xfc>)
1a0022ae:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a0022b0:	4b31      	ldr	r3, [pc, #196]	; (1a002378 <xPortStartScheduler+0x100>)
1a0022b2:	2207      	movs	r2, #7
1a0022b4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0022b6:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0022ba:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0022be:	d01c      	beq.n	1a0022fa <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a0022c0:	4a2d      	ldr	r2, [pc, #180]	; (1a002378 <xPortStartScheduler+0x100>)
1a0022c2:	6813      	ldr	r3, [r2, #0]
1a0022c4:	3b01      	subs	r3, #1
1a0022c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0022c8:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0022cc:	005b      	lsls	r3, r3, #1
1a0022ce:	b2db      	uxtb	r3, r3
1a0022d0:	f88d 3003 	strb.w	r3, [sp, #3]
1a0022d4:	e7ef      	b.n	1a0022b6 <xPortStartScheduler+0x3e>
	__asm volatile
1a0022d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022da:	f383 8811 	msr	BASEPRI, r3
1a0022de:	f3bf 8f6f 	isb	sy
1a0022e2:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0022e6:	e7fe      	b.n	1a0022e6 <xPortStartScheduler+0x6e>
1a0022e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022ec:	f383 8811 	msr	BASEPRI, r3
1a0022f0:	f3bf 8f6f 	isb	sy
1a0022f4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0022f8:	e7fe      	b.n	1a0022f8 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0022fa:	4b1f      	ldr	r3, [pc, #124]	; (1a002378 <xPortStartScheduler+0x100>)
1a0022fc:	681b      	ldr	r3, [r3, #0]
1a0022fe:	2b04      	cmp	r3, #4
1a002300:	d008      	beq.n	1a002314 <xPortStartScheduler+0x9c>
1a002302:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002306:	f383 8811 	msr	BASEPRI, r3
1a00230a:	f3bf 8f6f 	isb	sy
1a00230e:	f3bf 8f4f 	dsb	sy
1a002312:	e7fe      	b.n	1a002312 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002314:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a00231a:	4a17      	ldr	r2, [pc, #92]	; (1a002378 <xPortStartScheduler+0x100>)
1a00231c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a00231e:	9b01      	ldr	r3, [sp, #4]
1a002320:	b2db      	uxtb	r3, r3
1a002322:	4a13      	ldr	r2, [pc, #76]	; (1a002370 <xPortStartScheduler+0xf8>)
1a002324:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002326:	4b15      	ldr	r3, [pc, #84]	; (1a00237c <xPortStartScheduler+0x104>)
1a002328:	681a      	ldr	r2, [r3, #0]
1a00232a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a00232e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002330:	681a      	ldr	r2, [r3, #0]
1a002332:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002336:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002338:	f7ff ff82 	bl	1a002240 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00233c:	2400      	movs	r4, #0
1a00233e:	4b10      	ldr	r3, [pc, #64]	; (1a002380 <xPortStartScheduler+0x108>)
1a002340:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002342:	f7ff febf 	bl	1a0020c4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002346:	4a0f      	ldr	r2, [pc, #60]	; (1a002384 <xPortStartScheduler+0x10c>)
1a002348:	6813      	ldr	r3, [r2, #0]
1a00234a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00234e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002350:	f7ff fea4 	bl	1a00209c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002354:	f7ff f904 	bl	1a001560 <vTaskSwitchContext>
	prvTaskExitError();
1a002358:	f7ff fe80 	bl	1a00205c <prvTaskExitError>
}
1a00235c:	4620      	mov	r0, r4
1a00235e:	b002      	add	sp, #8
1a002360:	bd10      	pop	{r4, pc}
1a002362:	bf00      	nop
1a002364:	e000ed00 	.word	0xe000ed00
1a002368:	410fc271 	.word	0x410fc271
1a00236c:	410fc270 	.word	0x410fc270
1a002370:	e000e400 	.word	0xe000e400
1a002374:	10002b3c 	.word	0x10002b3c
1a002378:	10002b40 	.word	0x10002b40
1a00237c:	e000ed20 	.word	0xe000ed20
1a002380:	10000048 	.word	0x10000048
1a002384:	e000ef34 	.word	0xe000ef34

1a002388 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002388:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00238c:	2b0f      	cmp	r3, #15
1a00238e:	d90f      	bls.n	1a0023b0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002390:	4a10      	ldr	r2, [pc, #64]	; (1a0023d4 <vPortValidateInterruptPriority+0x4c>)
1a002392:	5c9b      	ldrb	r3, [r3, r2]
1a002394:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002396:	4a10      	ldr	r2, [pc, #64]	; (1a0023d8 <vPortValidateInterruptPriority+0x50>)
1a002398:	7812      	ldrb	r2, [r2, #0]
1a00239a:	429a      	cmp	r2, r3
1a00239c:	d908      	bls.n	1a0023b0 <vPortValidateInterruptPriority+0x28>
1a00239e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023a2:	f383 8811 	msr	BASEPRI, r3
1a0023a6:	f3bf 8f6f 	isb	sy
1a0023aa:	f3bf 8f4f 	dsb	sy
1a0023ae:	e7fe      	b.n	1a0023ae <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a0023b0:	4b0a      	ldr	r3, [pc, #40]	; (1a0023dc <vPortValidateInterruptPriority+0x54>)
1a0023b2:	681b      	ldr	r3, [r3, #0]
1a0023b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0023b8:	4a09      	ldr	r2, [pc, #36]	; (1a0023e0 <vPortValidateInterruptPriority+0x58>)
1a0023ba:	6812      	ldr	r2, [r2, #0]
1a0023bc:	4293      	cmp	r3, r2
1a0023be:	d908      	bls.n	1a0023d2 <vPortValidateInterruptPriority+0x4a>
1a0023c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023c4:	f383 8811 	msr	BASEPRI, r3
1a0023c8:	f3bf 8f6f 	isb	sy
1a0023cc:	f3bf 8f4f 	dsb	sy
1a0023d0:	e7fe      	b.n	1a0023d0 <vPortValidateInterruptPriority+0x48>
	}
1a0023d2:	4770      	bx	lr
1a0023d4:	e000e3f0 	.word	0xe000e3f0
1a0023d8:	10002b3c 	.word	0x10002b3c
1a0023dc:	e000ed0c 	.word	0xe000ed0c
1a0023e0:	10002b40 	.word	0x10002b40

1a0023e4 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0023e4:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0023e6:	4b05      	ldr	r3, [pc, #20]	; (1a0023fc <DAC_IRQHandler+0x18>)
1a0023e8:	2201      	movs	r2, #1
1a0023ea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0023ee:	4b04      	ldr	r3, [pc, #16]	; (1a002400 <DAC_IRQHandler+0x1c>)
1a0023f0:	681b      	ldr	r3, [r3, #0]
1a0023f2:	b113      	cbz	r3, 1a0023fa <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0023f4:	4b02      	ldr	r3, [pc, #8]	; (1a002400 <DAC_IRQHandler+0x1c>)
1a0023f6:	681b      	ldr	r3, [r3, #0]
1a0023f8:	4798      	blx	r3
   }
}
1a0023fa:	bd08      	pop	{r3, pc}
1a0023fc:	e000e100 	.word	0xe000e100
1a002400:	10002b44 	.word	0x10002b44

1a002404 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002404:	2300      	movs	r3, #0
1a002406:	2b1c      	cmp	r3, #28
1a002408:	d812      	bhi.n	1a002430 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00240a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00240c:	4a09      	ldr	r2, [pc, #36]	; (1a002434 <Board_SetupMuxing+0x30>)
1a00240e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002412:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002416:	784a      	ldrb	r2, [r1, #1]
1a002418:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00241a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00241e:	4906      	ldr	r1, [pc, #24]	; (1a002438 <Board_SetupMuxing+0x34>)
1a002420:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002424:	3301      	adds	r3, #1
1a002426:	2b1c      	cmp	r3, #28
1a002428:	d9f0      	bls.n	1a00240c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00242a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00242e:	4770      	bx	lr
1a002430:	4770      	bx	lr
1a002432:	bf00      	nop
1a002434:	1a005358 	.word	0x1a005358
1a002438:	40086000 	.word	0x40086000

1a00243c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a00243c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00243e:	4a17      	ldr	r2, [pc, #92]	; (1a00249c <Board_SetupClocking+0x60>)
1a002440:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002444:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002448:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00244c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002450:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002454:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002458:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00245c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002460:	2201      	movs	r2, #1
1a002462:	490f      	ldr	r1, [pc, #60]	; (1a0024a0 <Board_SetupClocking+0x64>)
1a002464:	2006      	movs	r0, #6
1a002466:	f000 fa9d 	bl	1a0029a4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00246a:	2400      	movs	r4, #0
1a00246c:	b14c      	cbz	r4, 1a002482 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00246e:	4b0b      	ldr	r3, [pc, #44]	; (1a00249c <Board_SetupClocking+0x60>)
1a002470:	685a      	ldr	r2, [r3, #4]
1a002472:	f022 020c 	bic.w	r2, r2, #12
1a002476:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002478:	685a      	ldr	r2, [r3, #4]
1a00247a:	f042 0203 	orr.w	r2, r2, #3
1a00247e:	605a      	str	r2, [r3, #4]
}
1a002480:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002482:	4808      	ldr	r0, [pc, #32]	; (1a0024a4 <Board_SetupClocking+0x68>)
1a002484:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002488:	2301      	movs	r3, #1
1a00248a:	788a      	ldrb	r2, [r1, #2]
1a00248c:	7849      	ldrb	r1, [r1, #1]
1a00248e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002492:	f000 fd93 	bl	1a002fbc <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002496:	3401      	adds	r4, #1
1a002498:	e7e8      	b.n	1a00246c <Board_SetupClocking+0x30>
1a00249a:	bf00      	nop
1a00249c:	40043000 	.word	0x40043000
1a0024a0:	0c28cb00 	.word	0x0c28cb00
1a0024a4:	1a005354 	.word	0x1a005354

1a0024a8 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0024a8:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0024aa:	f7ff ffab 	bl	1a002404 <Board_SetupMuxing>
    Board_SetupClocking();
1a0024ae:	f7ff ffc5 	bl	1a00243c <Board_SetupClocking>
}
1a0024b2:	bd08      	pop	{r3, pc}

1a0024b4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0024b4:	2200      	movs	r2, #0
1a0024b6:	2a05      	cmp	r2, #5
1a0024b8:	d819      	bhi.n	1a0024ee <Board_LED_Init+0x3a>
{
1a0024ba:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0024bc:	490c      	ldr	r1, [pc, #48]	; (1a0024f0 <Board_LED_Init+0x3c>)
1a0024be:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0024c2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0024c6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0024c8:	4b0a      	ldr	r3, [pc, #40]	; (1a0024f4 <Board_LED_Init+0x40>)
1a0024ca:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0024ce:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0024d2:	2001      	movs	r0, #1
1a0024d4:	40a0      	lsls	r0, r4
1a0024d6:	4301      	orrs	r1, r0
1a0024d8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0024dc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0024e0:	2100      	movs	r1, #0
1a0024e2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0024e4:	3201      	adds	r2, #1
1a0024e6:	2a05      	cmp	r2, #5
1a0024e8:	d9e8      	bls.n	1a0024bc <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0024ea:	bc70      	pop	{r4, r5, r6}
1a0024ec:	4770      	bx	lr
1a0024ee:	4770      	bx	lr
1a0024f0:	1a0053d8 	.word	0x1a0053d8
1a0024f4:	400f4000 	.word	0x400f4000

1a0024f8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0024f8:	2300      	movs	r3, #0
1a0024fa:	2b03      	cmp	r3, #3
1a0024fc:	d816      	bhi.n	1a00252c <Board_TEC_Init+0x34>
{
1a0024fe:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002500:	490b      	ldr	r1, [pc, #44]	; (1a002530 <Board_TEC_Init+0x38>)
1a002502:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002506:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00250a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00250c:	4c09      	ldr	r4, [pc, #36]	; (1a002534 <Board_TEC_Init+0x3c>)
1a00250e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002512:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002516:	2001      	movs	r0, #1
1a002518:	40a8      	lsls	r0, r5
1a00251a:	ea21 0100 	bic.w	r1, r1, r0
1a00251e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002522:	3301      	adds	r3, #1
1a002524:	2b03      	cmp	r3, #3
1a002526:	d9eb      	bls.n	1a002500 <Board_TEC_Init+0x8>
   }
}
1a002528:	bc30      	pop	{r4, r5}
1a00252a:	4770      	bx	lr
1a00252c:	4770      	bx	lr
1a00252e:	bf00      	nop
1a002530:	1a0053d0 	.word	0x1a0053d0
1a002534:	400f4000 	.word	0x400f4000

1a002538 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002538:	2300      	movs	r3, #0
1a00253a:	2b08      	cmp	r3, #8
1a00253c:	d816      	bhi.n	1a00256c <Board_GPIO_Init+0x34>
{
1a00253e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002540:	490b      	ldr	r1, [pc, #44]	; (1a002570 <Board_GPIO_Init+0x38>)
1a002542:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002546:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00254a:	784d      	ldrb	r5, [r1, #1]
1a00254c:	4c09      	ldr	r4, [pc, #36]	; (1a002574 <Board_GPIO_Init+0x3c>)
1a00254e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002552:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002556:	2001      	movs	r0, #1
1a002558:	40a8      	lsls	r0, r5
1a00255a:	ea21 0100 	bic.w	r1, r1, r0
1a00255e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002562:	3301      	adds	r3, #1
1a002564:	2b08      	cmp	r3, #8
1a002566:	d9eb      	bls.n	1a002540 <Board_GPIO_Init+0x8>
   }
}
1a002568:	bc30      	pop	{r4, r5}
1a00256a:	4770      	bx	lr
1a00256c:	4770      	bx	lr
1a00256e:	bf00      	nop
1a002570:	1a0053e4 	.word	0x1a0053e4
1a002574:	400f4000 	.word	0x400f4000

1a002578 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002578:	b510      	push	{r4, lr}
1a00257a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00257c:	4c08      	ldr	r4, [pc, #32]	; (1a0025a0 <Board_ADC_Init+0x28>)
1a00257e:	4669      	mov	r1, sp
1a002580:	4620      	mov	r0, r4
1a002582:	f000 f95f 	bl	1a002844 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002586:	4a07      	ldr	r2, [pc, #28]	; (1a0025a4 <Board_ADC_Init+0x2c>)
1a002588:	4669      	mov	r1, sp
1a00258a:	4620      	mov	r0, r4
1a00258c:	f000 f9c5 	bl	1a00291a <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002590:	2200      	movs	r2, #0
1a002592:	4669      	mov	r1, sp
1a002594:	4620      	mov	r0, r4
1a002596:	f000 f9d9 	bl	1a00294c <Chip_ADC_SetResolution>
}
1a00259a:	b002      	add	sp, #8
1a00259c:	bd10      	pop	{r4, pc}
1a00259e:	bf00      	nop
1a0025a0:	400e3000 	.word	0x400e3000
1a0025a4:	00061a80 	.word	0x00061a80

1a0025a8 <Board_SPI_Init>:
{
1a0025a8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0025aa:	4c0b      	ldr	r4, [pc, #44]	; (1a0025d8 <Board_SPI_Init+0x30>)
1a0025ac:	4620      	mov	r0, r4
1a0025ae:	f000 f8b7 	bl	1a002720 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0025b2:	6863      	ldr	r3, [r4, #4]
1a0025b4:	f023 0304 	bic.w	r3, r3, #4
1a0025b8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0025ba:	6823      	ldr	r3, [r4, #0]
1a0025bc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0025c0:	f043 0307 	orr.w	r3, r3, #7
1a0025c4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0025c6:	4905      	ldr	r1, [pc, #20]	; (1a0025dc <Board_SPI_Init+0x34>)
1a0025c8:	4620      	mov	r0, r4
1a0025ca:	f000 f88a 	bl	1a0026e2 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0025ce:	6863      	ldr	r3, [r4, #4]
1a0025d0:	f043 0302 	orr.w	r3, r3, #2
1a0025d4:	6063      	str	r3, [r4, #4]
}
1a0025d6:	bd10      	pop	{r4, pc}
1a0025d8:	400c5000 	.word	0x400c5000
1a0025dc:	000186a0 	.word	0x000186a0

1a0025e0 <Board_I2C_Init>:
{
1a0025e0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0025e2:	2000      	movs	r0, #0
1a0025e4:	f000 f8c8 	bl	1a002778 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0025e8:	4b04      	ldr	r3, [pc, #16]	; (1a0025fc <Board_I2C_Init+0x1c>)
1a0025ea:	f640 0208 	movw	r2, #2056	; 0x808
1a0025ee:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0025f2:	4903      	ldr	r1, [pc, #12]	; (1a002600 <Board_I2C_Init+0x20>)
1a0025f4:	2000      	movs	r0, #0
1a0025f6:	f000 f8d1 	bl	1a00279c <Chip_I2C_SetClockRate>
}
1a0025fa:	bd08      	pop	{r3, pc}
1a0025fc:	40086000 	.word	0x40086000
1a002600:	000f4240 	.word	0x000f4240

1a002604 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002604:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002606:	4c07      	ldr	r4, [pc, #28]	; (1a002624 <Board_Debug_Init+0x20>)
1a002608:	4620      	mov	r0, r4
1a00260a:	f000 fde9 	bl	1a0031e0 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00260e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002612:	4620      	mov	r0, r4
1a002614:	f000 fe42 	bl	1a00329c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002618:	2303      	movs	r3, #3
1a00261a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00261c:	2301      	movs	r3, #1
1a00261e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002620:	bd10      	pop	{r4, pc}
1a002622:	bf00      	nop
1a002624:	400c1000 	.word	0x400c1000

1a002628 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002628:	4b03      	ldr	r3, [pc, #12]	; (1a002638 <Board_UARTPutChar+0x10>)
1a00262a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00262c:	f013 0f20 	tst.w	r3, #32
1a002630:	d0fa      	beq.n	1a002628 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002632:	4b01      	ldr	r3, [pc, #4]	; (1a002638 <Board_UARTPutChar+0x10>)
1a002634:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002636:	4770      	bx	lr
1a002638:	400c1000 	.word	0x400c1000

1a00263c <Board_UARTGetChar>:
	return pUART->LSR;
1a00263c:	4b05      	ldr	r3, [pc, #20]	; (1a002654 <Board_UARTGetChar+0x18>)
1a00263e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002640:	f013 0f01 	tst.w	r3, #1
1a002644:	d003      	beq.n	1a00264e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002646:	4b03      	ldr	r3, [pc, #12]	; (1a002654 <Board_UARTGetChar+0x18>)
1a002648:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00264a:	b2c0      	uxtb	r0, r0
1a00264c:	4770      	bx	lr
   }
   return EOF;
1a00264e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a002652:	4770      	bx	lr
1a002654:	400c1000 	.word	0x400c1000

1a002658 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002658:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00265a:	f7ff ffd3 	bl	1a002604 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00265e:	4809      	ldr	r0, [pc, #36]	; (1a002684 <Board_Init+0x2c>)
1a002660:	f000 f8b8 	bl	1a0027d4 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002664:	f7ff ff68 	bl	1a002538 <Board_GPIO_Init>
   Board_ADC_Init();
1a002668:	f7ff ff86 	bl	1a002578 <Board_ADC_Init>
   Board_SPI_Init();
1a00266c:	f7ff ff9c 	bl	1a0025a8 <Board_SPI_Init>
   Board_I2C_Init();
1a002670:	f7ff ffb6 	bl	1a0025e0 <Board_I2C_Init>

   Board_LED_Init();
1a002674:	f7ff ff1e 	bl	1a0024b4 <Board_LED_Init>
   Board_TEC_Init();
1a002678:	f7ff ff3e 	bl	1a0024f8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00267c:	f000 fa72 	bl	1a002b64 <SystemCoreClockUpdate>
}
1a002680:	bd08      	pop	{r3, pc}
1a002682:	bf00      	nop
1a002684:	400f4000 	.word	0x400f4000

1a002688 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002688:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00268a:	b2c0      	uxtb	r0, r0
1a00268c:	f7ff ffcc 	bl	1a002628 <Board_UARTPutChar>
}
1a002690:	bd08      	pop	{r3, pc}

1a002692 <__stdio_getchar>:

int __stdio_getchar()
{
1a002692:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002694:	f7ff ffd2 	bl	1a00263c <Board_UARTGetChar>
}
1a002698:	bd08      	pop	{r3, pc}

1a00269a <__stdio_init>:

void __stdio_init()
{
1a00269a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00269c:	f7ff ffb2 	bl	1a002604 <Board_Debug_Init>
1a0026a0:	bd08      	pop	{r3, pc}
1a0026a2:	Address 0x1a0026a2 is out of bounds.


1a0026a4 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0026a4:	4b03      	ldr	r3, [pc, #12]	; (1a0026b4 <Chip_SSP_GetClockIndex+0x10>)
1a0026a6:	4298      	cmp	r0, r3
1a0026a8:	d001      	beq.n	1a0026ae <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0026aa:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0026ac:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0026ae:	20a5      	movs	r0, #165	; 0xa5
1a0026b0:	4770      	bx	lr
1a0026b2:	bf00      	nop
1a0026b4:	400c5000 	.word	0x400c5000

1a0026b8 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0026b8:	4b04      	ldr	r3, [pc, #16]	; (1a0026cc <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0026ba:	4298      	cmp	r0, r3
1a0026bc:	d002      	beq.n	1a0026c4 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0026be:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0026c2:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0026c4:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0026c8:	4770      	bx	lr
1a0026ca:	bf00      	nop
1a0026cc:	400c5000 	.word	0x400c5000

1a0026d0 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0026d0:	6803      	ldr	r3, [r0, #0]
1a0026d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0026d6:	0209      	lsls	r1, r1, #8
1a0026d8:	b289      	uxth	r1, r1
1a0026da:	4319      	orrs	r1, r3
1a0026dc:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0026de:	6102      	str	r2, [r0, #16]
}
1a0026e0:	4770      	bx	lr

1a0026e2 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0026e2:	b570      	push	{r4, r5, r6, lr}
1a0026e4:	4606      	mov	r6, r0
1a0026e6:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0026e8:	f7ff ffe6 	bl	1a0026b8 <Chip_SSP_GetPeriphClockIndex>
1a0026ec:	f000 fd0a 	bl	1a003104 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0026f0:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0026f2:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a0026f6:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0026f8:	e000      	b.n	1a0026fc <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0026fa:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0026fc:	42ab      	cmp	r3, r5
1a0026fe:	d90b      	bls.n	1a002718 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002700:	1c4c      	adds	r4, r1, #1
1a002702:	fb02 f304 	mul.w	r3, r2, r4
1a002706:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00270a:	429d      	cmp	r5, r3
1a00270c:	d2f6      	bcs.n	1a0026fc <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a00270e:	2cff      	cmp	r4, #255	; 0xff
1a002710:	d9f3      	bls.n	1a0026fa <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002712:	3202      	adds	r2, #2
				cr0_div = 0;
1a002714:	2100      	movs	r1, #0
1a002716:	e7f1      	b.n	1a0026fc <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002718:	4630      	mov	r0, r6
1a00271a:	f7ff ffd9 	bl	1a0026d0 <Chip_SSP_SetClockRate>
}
1a00271e:	bd70      	pop	{r4, r5, r6, pc}

1a002720 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002720:	b510      	push	{r4, lr}
1a002722:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002724:	f7ff ffbe 	bl	1a0026a4 <Chip_SSP_GetClockIndex>
1a002728:	f000 fcb8 	bl	1a00309c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00272c:	4620      	mov	r0, r4
1a00272e:	f7ff ffc3 	bl	1a0026b8 <Chip_SSP_GetPeriphClockIndex>
1a002732:	f000 fcb3 	bl	1a00309c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002736:	6863      	ldr	r3, [r4, #4]
1a002738:	f023 0304 	bic.w	r3, r3, #4
1a00273c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00273e:	6823      	ldr	r3, [r4, #0]
1a002740:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002744:	f043 0307 	orr.w	r3, r3, #7
1a002748:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00274a:	4902      	ldr	r1, [pc, #8]	; (1a002754 <Chip_SSP_Init+0x34>)
1a00274c:	4620      	mov	r0, r4
1a00274e:	f7ff ffc8 	bl	1a0026e2 <Chip_SSP_SetBitRate>
}
1a002752:	bd10      	pop	{r4, pc}
1a002754:	000186a0 	.word	0x000186a0

1a002758 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002758:	2901      	cmp	r1, #1
1a00275a:	d109      	bne.n	1a002770 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a00275c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002760:	0082      	lsls	r2, r0, #2
1a002762:	4b04      	ldr	r3, [pc, #16]	; (1a002774 <Chip_I2C_EventHandler+0x1c>)
1a002764:	4413      	add	r3, r2
1a002766:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002768:	7d13      	ldrb	r3, [r2, #20]
1a00276a:	b2db      	uxtb	r3, r3
1a00276c:	2b04      	cmp	r3, #4
1a00276e:	d0fb      	beq.n	1a002768 <Chip_I2C_EventHandler+0x10>
}
1a002770:	4770      	bx	lr
1a002772:	bf00      	nop
1a002774:	1000004c 	.word	0x1000004c

1a002778 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002778:	b570      	push	{r4, r5, r6, lr}
1a00277a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a00277c:	4e06      	ldr	r6, [pc, #24]	; (1a002798 <Chip_I2C_Init+0x20>)
1a00277e:	00c4      	lsls	r4, r0, #3
1a002780:	1a22      	subs	r2, r4, r0
1a002782:	0093      	lsls	r3, r2, #2
1a002784:	4433      	add	r3, r6
1a002786:	8898      	ldrh	r0, [r3, #4]
1a002788:	f000 fc88 	bl	1a00309c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00278c:	1b64      	subs	r4, r4, r5
1a00278e:	00a3      	lsls	r3, r4, #2
1a002790:	58f3      	ldr	r3, [r6, r3]
1a002792:	226c      	movs	r2, #108	; 0x6c
1a002794:	619a      	str	r2, [r3, #24]
}
1a002796:	bd70      	pop	{r4, r5, r6, pc}
1a002798:	1000004c 	.word	0x1000004c

1a00279c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00279c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0027a0:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a0027a2:	4e0b      	ldr	r6, [pc, #44]	; (1a0027d0 <Chip_I2C_SetClockRate+0x34>)
1a0027a4:	00c5      	lsls	r5, r0, #3
1a0027a6:	1a2b      	subs	r3, r5, r0
1a0027a8:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0027ac:	eb06 0308 	add.w	r3, r6, r8
1a0027b0:	8898      	ldrh	r0, [r3, #4]
1a0027b2:	f000 fca7 	bl	1a003104 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0027b6:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0027ba:	f856 3008 	ldr.w	r3, [r6, r8]
1a0027be:	0842      	lsrs	r2, r0, #1
1a0027c0:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0027c2:	f856 3008 	ldr.w	r3, [r6, r8]
1a0027c6:	691a      	ldr	r2, [r3, #16]
1a0027c8:	1a80      	subs	r0, r0, r2
1a0027ca:	6158      	str	r0, [r3, #20]
}
1a0027cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0027d0:	1000004c 	.word	0x1000004c

1a0027d4 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0027d4:	4770      	bx	lr
1a0027d6:	Address 0x1a0027d6 is out of bounds.


1a0027d8 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0027d8:	4b03      	ldr	r3, [pc, #12]	; (1a0027e8 <Chip_ADC_GetClockIndex+0x10>)
1a0027da:	4298      	cmp	r0, r3
1a0027dc:	d001      	beq.n	1a0027e2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0027de:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0027e0:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0027e2:	2004      	movs	r0, #4
1a0027e4:	4770      	bx	lr
1a0027e6:	bf00      	nop
1a0027e8:	400e4000 	.word	0x400e4000

1a0027ec <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0027ec:	b570      	push	{r4, r5, r6, lr}
1a0027ee:	460d      	mov	r5, r1
1a0027f0:	4614      	mov	r4, r2
1a0027f2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0027f4:	f7ff fff0 	bl	1a0027d8 <Chip_ADC_GetClockIndex>
1a0027f8:	f000 fc84 	bl	1a003104 <Chip_Clock_GetRate>
	if (burstMode) {
1a0027fc:	b155      	cbz	r5, 1a002814 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0027fe:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002802:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002806:	0064      	lsls	r4, r4, #1
1a002808:	fbb0 f0f4 	udiv	r0, r0, r4
1a00280c:	b2c0      	uxtb	r0, r0
1a00280e:	3801      	subs	r0, #1
	return div;
}
1a002810:	b2c0      	uxtb	r0, r0
1a002812:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a002814:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002818:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a00281c:	e7f1      	b.n	1a002802 <getClkDiv+0x16>

1a00281e <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a00281e:	6803      	ldr	r3, [r0, #0]
1a002820:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a002824:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a002828:	6001      	str	r1, [r0, #0]
}
1a00282a:	4770      	bx	lr

1a00282c <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a00282c:	3104      	adds	r1, #4
1a00282e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a002832:	2b00      	cmp	r3, #0
1a002834:	da04      	bge.n	1a002840 <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a002836:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a00283a:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a00283c:	2001      	movs	r0, #1
1a00283e:	4770      	bx	lr
		return ERROR;
1a002840:	2000      	movs	r0, #0
}
1a002842:	4770      	bx	lr

1a002844 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002844:	b538      	push	{r3, r4, r5, lr}
1a002846:	4605      	mov	r5, r0
1a002848:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00284a:	f7ff ffc5 	bl	1a0027d8 <Chip_ADC_GetClockIndex>
1a00284e:	2301      	movs	r3, #1
1a002850:	461a      	mov	r2, r3
1a002852:	4619      	mov	r1, r3
1a002854:	f000 fc04 	bl	1a003060 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002858:	2100      	movs	r1, #0
1a00285a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00285c:	4a08      	ldr	r2, [pc, #32]	; (1a002880 <Chip_ADC_Init+0x3c>)
1a00285e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002860:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002862:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002864:	230b      	movs	r3, #11
1a002866:	4628      	mov	r0, r5
1a002868:	f7ff ffc0 	bl	1a0027ec <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00286c:	0200      	lsls	r0, r0, #8
1a00286e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002872:	7920      	ldrb	r0, [r4, #4]
1a002874:	0440      	lsls	r0, r0, #17
1a002876:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00287a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a00287c:	6028      	str	r0, [r5, #0]
}
1a00287e:	bd38      	pop	{r3, r4, r5, pc}
1a002880:	00061a80 	.word	0x00061a80

1a002884 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a002884:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a002886:	f44f 7280 	mov.w	r2, #256	; 0x100
1a00288a:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a00288c:	2200      	movs	r2, #0
1a00288e:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a002890:	f7ff ffa2 	bl	1a0027d8 <Chip_ADC_GetClockIndex>
1a002894:	f000 fc1c 	bl	1a0030d0 <Chip_Clock_Disable>
}
1a002898:	bd08      	pop	{r3, pc}

1a00289a <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a00289a:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a00289c:	f7ff ffc6 	bl	1a00282c <readAdcVal>
}
1a0028a0:	bd08      	pop	{r3, pc}

1a0028a2 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a0028a2:	2a01      	cmp	r2, #1
1a0028a4:	d00a      	beq.n	1a0028bc <Chip_ADC_ReadStatus+0x1a>
1a0028a6:	b11a      	cbz	r2, 1a0028b0 <Chip_ADC_ReadStatus+0xe>
1a0028a8:	2a02      	cmp	r2, #2
1a0028aa:	d00f      	beq.n	1a0028cc <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a0028ac:	2000      	movs	r0, #0
1a0028ae:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0028b0:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0028b2:	40c8      	lsrs	r0, r1
1a0028b4:	f000 0001 	and.w	r0, r0, #1
1a0028b8:	b2c0      	uxtb	r0, r0
1a0028ba:	4770      	bx	lr
		channel += 8;
1a0028bc:	3108      	adds	r1, #8
1a0028be:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0028c0:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0028c2:	40c8      	lsrs	r0, r1
1a0028c4:	f000 0001 	and.w	r0, r0, #1
1a0028c8:	b2c0      	uxtb	r0, r0
1a0028ca:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a0028cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a0028ce:	0c1b      	lsrs	r3, r3, #16
1a0028d0:	bf14      	ite	ne
1a0028d2:	2001      	movne	r0, #1
1a0028d4:	2000      	moveq	r0, #0
}
1a0028d6:	4770      	bx	lr

1a0028d8 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0028d8:	2a01      	cmp	r2, #1
1a0028da:	d006      	beq.n	1a0028ea <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a0028dc:	68c3      	ldr	r3, [r0, #12]
1a0028de:	2201      	movs	r2, #1
1a0028e0:	408a      	lsls	r2, r1
1a0028e2:	ea23 0302 	bic.w	r3, r3, r2
1a0028e6:	60c3      	str	r3, [r0, #12]
1a0028e8:	4770      	bx	lr
{
1a0028ea:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a0028ec:	68c4      	ldr	r4, [r0, #12]
1a0028ee:	408a      	lsls	r2, r1
1a0028f0:	4314      	orrs	r4, r2
1a0028f2:	60c4      	str	r4, [r0, #12]
	}
}
1a0028f4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0028f8:	4770      	bx	lr

1a0028fa <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a0028fa:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a0028fc:	2901      	cmp	r1, #1
1a0028fe:	d904      	bls.n	1a00290a <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a002900:	b132      	cbz	r2, 1a002910 <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a002902:	6803      	ldr	r3, [r0, #0]
1a002904:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a002908:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a00290a:	f7ff ff88 	bl	1a00281e <setStartMode>
}
1a00290e:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a002910:	6803      	ldr	r3, [r0, #0]
1a002912:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a002916:	6003      	str	r3, [r0, #0]
1a002918:	e7f7      	b.n	1a00290a <Chip_ADC_SetStartMode+0x10>

1a00291a <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a00291a:	b570      	push	{r4, r5, r6, lr}
1a00291c:	4605      	mov	r5, r0
1a00291e:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002920:	6804      	ldr	r4, [r0, #0]
1a002922:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002926:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a00292a:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00292c:	790b      	ldrb	r3, [r1, #4]
1a00292e:	f1c3 030b 	rsb	r3, r3, #11
1a002932:	b2db      	uxtb	r3, r3
1a002934:	7949      	ldrb	r1, [r1, #5]
1a002936:	f7ff ff59 	bl	1a0027ec <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00293a:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00293e:	7933      	ldrb	r3, [r6, #4]
1a002940:	045b      	lsls	r3, r3, #17
1a002942:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002946:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002948:	602b      	str	r3, [r5, #0]
}
1a00294a:	bd70      	pop	{r4, r5, r6, pc}

1a00294c <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00294c:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00294e:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002950:	680a      	ldr	r2, [r1, #0]
1a002952:	f7ff ffe2 	bl	1a00291a <Chip_ADC_SetSampleRate>
}
1a002956:	bd08      	pop	{r3, pc}

1a002958 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002958:	2a01      	cmp	r2, #1
1a00295a:	d00a      	beq.n	1a002972 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a00295c:	6802      	ldr	r2, [r0, #0]
1a00295e:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a002962:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a002964:	6803      	ldr	r3, [r0, #0]
1a002966:	2201      	movs	r2, #1
1a002968:	408a      	lsls	r2, r1
1a00296a:	ea23 0302 	bic.w	r3, r3, r2
1a00296e:	6003      	str	r3, [r0, #0]
1a002970:	4770      	bx	lr
{
1a002972:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a002974:	6804      	ldr	r4, [r0, #0]
1a002976:	408a      	lsls	r2, r1
1a002978:	4314      	orrs	r4, r2
1a00297a:	6004      	str	r4, [r0, #0]
	}
}
1a00297c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002980:	4770      	bx	lr

1a002982 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a002982:	b538      	push	{r3, r4, r5, lr}
1a002984:	4604      	mov	r4, r0
1a002986:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a002988:	2100      	movs	r1, #0
1a00298a:	f7ff ff48 	bl	1a00281e <setStartMode>
	
    if (NewState == DISABLE) {
1a00298e:	b925      	cbnz	r5, 1a00299a <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a002990:	6823      	ldr	r3, [r4, #0]
1a002992:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a002996:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a002998:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a00299a:	6823      	ldr	r3, [r4, #0]
1a00299c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0029a0:	6023      	str	r3, [r4, #0]
}
1a0029a2:	e7f9      	b.n	1a002998 <Chip_ADC_SetBurstCmd+0x16>

1a0029a4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0029a4:	b570      	push	{r4, r5, r6, lr}
1a0029a6:	b08a      	sub	sp, #40	; 0x28
1a0029a8:	4605      	mov	r5, r0
1a0029aa:	460e      	mov	r6, r1
1a0029ac:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0029ae:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0029b2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0029b4:	2806      	cmp	r0, #6
1a0029b6:	d018      	beq.n	1a0029ea <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0029b8:	2300      	movs	r3, #0
1a0029ba:	2201      	movs	r2, #1
1a0029bc:	4629      	mov	r1, r5
1a0029be:	2004      	movs	r0, #4
1a0029c0:	f000 fafc 	bl	1a002fbc <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0029c4:	4a4a      	ldr	r2, [pc, #296]	; (1a002af0 <Chip_SetupCoreClock+0x14c>)
1a0029c6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0029c8:	f043 0301 	orr.w	r3, r3, #1
1a0029cc:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0029ce:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0029d2:	a901      	add	r1, sp, #4
1a0029d4:	4630      	mov	r0, r6
1a0029d6:	f000 fa69 	bl	1a002eac <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0029da:	4b46      	ldr	r3, [pc, #280]	; (1a002af4 <Chip_SetupCoreClock+0x150>)
1a0029dc:	429e      	cmp	r6, r3
1a0029de:	d916      	bls.n	1a002a0e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0029e0:	9b01      	ldr	r3, [sp, #4]
1a0029e2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0029e6:	d003      	beq.n	1a0029f0 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0029e8:	e7fe      	b.n	1a0029e8 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0029ea:	f000 f9c1 	bl	1a002d70 <Chip_Clock_EnableCrystal>
1a0029ee:	e7e3      	b.n	1a0029b8 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0029f0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0029f4:	d005      	beq.n	1a002a02 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0029f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0029fa:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0029fc:	2500      	movs	r5, #0
			direct = 1;
1a0029fe:	2601      	movs	r6, #1
1a002a00:	e007      	b.n	1a002a12 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002a02:	9b04      	ldr	r3, [sp, #16]
1a002a04:	3301      	adds	r3, #1
1a002a06:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002a08:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002a0a:	2600      	movs	r6, #0
1a002a0c:	e001      	b.n	1a002a12 <Chip_SetupCoreClock+0x6e>
1a002a0e:	2500      	movs	r5, #0
1a002a10:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002a12:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002a16:	9b01      	ldr	r3, [sp, #4]
1a002a18:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002a1c:	9a05      	ldr	r2, [sp, #20]
1a002a1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002a22:	9a03      	ldr	r2, [sp, #12]
1a002a24:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002a28:	9a04      	ldr	r2, [sp, #16]
1a002a2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002a2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002a32:	4a2f      	ldr	r2, [pc, #188]	; (1a002af0 <Chip_SetupCoreClock+0x14c>)
1a002a34:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002a36:	4b2e      	ldr	r3, [pc, #184]	; (1a002af0 <Chip_SetupCoreClock+0x14c>)
1a002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002a3a:	f013 0f01 	tst.w	r3, #1
1a002a3e:	d0fa      	beq.n	1a002a36 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002a40:	2300      	movs	r3, #0
1a002a42:	2201      	movs	r2, #1
1a002a44:	2109      	movs	r1, #9
1a002a46:	2004      	movs	r0, #4
1a002a48:	f000 fab8 	bl	1a002fbc <Chip_Clock_SetBaseClock>

	if (direct) {
1a002a4c:	b306      	cbz	r6, 1a002a90 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002a4e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002a52:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002a56:	1e5a      	subs	r2, r3, #1
1a002a58:	9209      	str	r2, [sp, #36]	; 0x24
1a002a5a:	2b00      	cmp	r3, #0
1a002a5c:	d1fa      	bne.n	1a002a54 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002a5e:	9b01      	ldr	r3, [sp, #4]
1a002a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002a64:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002a66:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002a6a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002a6e:	9a05      	ldr	r2, [sp, #20]
1a002a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002a74:	9a03      	ldr	r2, [sp, #12]
1a002a76:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002a7a:	9a04      	ldr	r2, [sp, #16]
1a002a7c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002a80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002a84:	4a1a      	ldr	r2, [pc, #104]	; (1a002af0 <Chip_SetupCoreClock+0x14c>)
1a002a86:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002a88:	2c00      	cmp	r4, #0
1a002a8a:	d12e      	bne.n	1a002aea <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002a8c:	b00a      	add	sp, #40	; 0x28
1a002a8e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002a90:	2d00      	cmp	r5, #0
1a002a92:	d0f9      	beq.n	1a002a88 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002a94:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002a98:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002a9c:	1e5a      	subs	r2, r3, #1
1a002a9e:	9209      	str	r2, [sp, #36]	; 0x24
1a002aa0:	2b00      	cmp	r3, #0
1a002aa2:	d1fa      	bne.n	1a002a9a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002aa4:	9b04      	ldr	r3, [sp, #16]
1a002aa6:	1e5a      	subs	r2, r3, #1
1a002aa8:	9204      	str	r2, [sp, #16]
1a002aaa:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002aae:	9b01      	ldr	r3, [sp, #4]
1a002ab0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002ab4:	9905      	ldr	r1, [sp, #20]
1a002ab6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002aba:	9903      	ldr	r1, [sp, #12]
1a002abc:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002ac0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002ac4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002ac8:	4a09      	ldr	r2, [pc, #36]	; (1a002af0 <Chip_SetupCoreClock+0x14c>)
1a002aca:	6453      	str	r3, [r2, #68]	; 0x44
1a002acc:	e7dc      	b.n	1a002a88 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002ace:	480a      	ldr	r0, [pc, #40]	; (1a002af8 <Chip_SetupCoreClock+0x154>)
1a002ad0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002ad4:	78cb      	ldrb	r3, [r1, #3]
1a002ad6:	788a      	ldrb	r2, [r1, #2]
1a002ad8:	7849      	ldrb	r1, [r1, #1]
1a002ada:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002ade:	f000 fa6d 	bl	1a002fbc <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002ae2:	3401      	adds	r4, #1
1a002ae4:	2c11      	cmp	r4, #17
1a002ae6:	d9f2      	bls.n	1a002ace <Chip_SetupCoreClock+0x12a>
1a002ae8:	e7d0      	b.n	1a002a8c <Chip_SetupCoreClock+0xe8>
1a002aea:	2400      	movs	r4, #0
1a002aec:	e7fa      	b.n	1a002ae4 <Chip_SetupCoreClock+0x140>
1a002aee:	bf00      	nop
1a002af0:	40050000 	.word	0x40050000
1a002af4:	068e7780 	.word	0x068e7780
1a002af8:	1a0053fc 	.word	0x1a0053fc

1a002afc <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a002afc:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a002afe:	2007      	movs	r0, #7
1a002b00:	f000 f978 	bl	1a002df4 <Chip_Clock_GetClockInputHz>
1a002b04:	4b08      	ldr	r3, [pc, #32]	; (1a002b28 <Chip_USB_PllSetup+0x2c>)
1a002b06:	4298      	cmp	r0, r3
1a002b08:	d00d      	beq.n	1a002b26 <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a002b0a:	4a08      	ldr	r2, [pc, #32]	; (1a002b2c <Chip_USB_PllSetup+0x30>)
1a002b0c:	2100      	movs	r1, #0
1a002b0e:	2006      	movs	r0, #6
1a002b10:	f000 fb1e 	bl	1a003150 <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a002b14:	2000      	movs	r0, #0
1a002b16:	f000 fb3b 	bl	1a003190 <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a002b1a:	2000      	movs	r0, #0
1a002b1c:	f000 fb42 	bl	1a0031a4 <Chip_Clock_GetPLLStatus>
1a002b20:	f010 0f01 	tst.w	r0, #1
1a002b24:	d0f9      	beq.n	1a002b1a <Chip_USB_PllSetup+0x1e>
}
1a002b26:	bd08      	pop	{r3, pc}
1a002b28:	1c9c3800 	.word	0x1c9c3800
1a002b2c:	1a005444 	.word	0x1a005444

1a002b30 <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a002b30:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a002b32:	f7ff ffe3 	bl	1a002afc <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a002b36:	2301      	movs	r3, #1
1a002b38:	461a      	mov	r2, r3
1a002b3a:	2107      	movs	r1, #7
1a002b3c:	4618      	mov	r0, r3
1a002b3e:	f000 fa3d 	bl	1a002fbc <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a002b42:	2001      	movs	r0, #1
1a002b44:	f000 fa66 	bl	1a003014 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a002b48:	2301      	movs	r3, #1
1a002b4a:	461a      	mov	r2, r3
1a002b4c:	4619      	mov	r1, r3
1a002b4e:	2065      	movs	r0, #101	; 0x65
1a002b50:	f000 fa86 	bl	1a003060 <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a002b54:	4a02      	ldr	r2, [pc, #8]	; (1a002b60 <Chip_USB0_Init+0x30>)
1a002b56:	6853      	ldr	r3, [r2, #4]
1a002b58:	f023 0320 	bic.w	r3, r3, #32
1a002b5c:	6053      	str	r3, [r2, #4]
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}
1a002b5e:	bd08      	pop	{r3, pc}
1a002b60:	40043000 	.word	0x40043000

1a002b64 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002b64:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002b66:	2069      	movs	r0, #105	; 0x69
1a002b68:	f000 facc 	bl	1a003104 <Chip_Clock_GetRate>
1a002b6c:	4b01      	ldr	r3, [pc, #4]	; (1a002b74 <SystemCoreClockUpdate+0x10>)
1a002b6e:	6018      	str	r0, [r3, #0]
}
1a002b70:	bd08      	pop	{r3, pc}
1a002b72:	bf00      	nop
1a002b74:	10002bd4 	.word	0x10002bd4

1a002b78 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002b78:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002b7a:	680b      	ldr	r3, [r1, #0]
1a002b7c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002b80:	d002      	beq.n	1a002b88 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002b82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002b86:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002b88:	4607      	mov	r7, r0
1a002b8a:	2501      	movs	r5, #1
1a002b8c:	e03a      	b.n	1a002c04 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002b8e:	694b      	ldr	r3, [r1, #20]
1a002b90:	fb03 f302 	mul.w	r3, r3, r2
1a002b94:	fbb3 f3f5 	udiv	r3, r3, r5
1a002b98:	e01c      	b.n	1a002bd4 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002b9a:	461c      	mov	r4, r3
	if (val < 0)
1a002b9c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002ba0:	d427      	bmi.n	1a002bf2 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002ba2:	4567      	cmp	r7, ip
1a002ba4:	d906      	bls.n	1a002bb4 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a002ba6:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002ba8:	1c77      	adds	r7, r6, #1
1a002baa:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002bac:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002bae:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002bb0:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002bb2:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a002bb4:	3201      	adds	r2, #1
1a002bb6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002bba:	dc1d      	bgt.n	1a002bf8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a002bbc:	680c      	ldr	r4, [r1, #0]
1a002bbe:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002bc2:	d0e4      	beq.n	1a002b8e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002bc4:	1c73      	adds	r3, r6, #1
1a002bc6:	fa02 fc03 	lsl.w	ip, r2, r3
1a002bca:	694b      	ldr	r3, [r1, #20]
1a002bcc:	fb03 f30c 	mul.w	r3, r3, ip
1a002bd0:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002bd4:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a002c10 <pll_calc_divs+0x98>
1a002bd8:	4563      	cmp	r3, ip
1a002bda:	d9eb      	bls.n	1a002bb4 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002bdc:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002c14 <pll_calc_divs+0x9c>
1a002be0:	4563      	cmp	r3, ip
1a002be2:	d809      	bhi.n	1a002bf8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a002be4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002be8:	d1d7      	bne.n	1a002b9a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a002bea:	1c74      	adds	r4, r6, #1
1a002bec:	fa23 f404 	lsr.w	r4, r3, r4
1a002bf0:	e7d4      	b.n	1a002b9c <pll_calc_divs+0x24>
		return -val;
1a002bf2:	f1cc 0c00 	rsb	ip, ip, #0
1a002bf6:	e7d4      	b.n	1a002ba2 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a002bf8:	3601      	adds	r6, #1
1a002bfa:	2e03      	cmp	r6, #3
1a002bfc:	dc01      	bgt.n	1a002c02 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a002bfe:	2201      	movs	r2, #1
1a002c00:	e7d9      	b.n	1a002bb6 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a002c02:	3501      	adds	r5, #1
1a002c04:	2d04      	cmp	r5, #4
1a002c06:	dc01      	bgt.n	1a002c0c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a002c08:	2600      	movs	r6, #0
1a002c0a:	e7f6      	b.n	1a002bfa <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a002c0c:	bcf0      	pop	{r4, r5, r6, r7}
1a002c0e:	4770      	bx	lr
1a002c10:	094c5eff 	.word	0x094c5eff
1a002c14:	1312d000 	.word	0x1312d000

1a002c18 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002c18:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002c1a:	b099      	sub	sp, #100	; 0x64
1a002c1c:	4605      	mov	r5, r0
1a002c1e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002c20:	225c      	movs	r2, #92	; 0x5c
1a002c22:	2100      	movs	r1, #0
1a002c24:	a801      	add	r0, sp, #4
1a002c26:	f001 fcae 	bl	1a004586 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002c2a:	2380      	movs	r3, #128	; 0x80
1a002c2c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002c2e:	6963      	ldr	r3, [r4, #20]
1a002c30:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002c32:	7923      	ldrb	r3, [r4, #4]
1a002c34:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002c38:	4669      	mov	r1, sp
1a002c3a:	4628      	mov	r0, r5
1a002c3c:	f7ff ff9c 	bl	1a002b78 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002c40:	9b06      	ldr	r3, [sp, #24]
1a002c42:	42ab      	cmp	r3, r5
1a002c44:	d027      	beq.n	1a002c96 <pll_get_frac+0x7e>
	if (val < 0)
1a002c46:	1aeb      	subs	r3, r5, r3
1a002c48:	d42e      	bmi.n	1a002ca8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002c4a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002c4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002c4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002c52:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002c54:	6963      	ldr	r3, [r4, #20]
1a002c56:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002c58:	7923      	ldrb	r3, [r4, #4]
1a002c5a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002c5e:	a910      	add	r1, sp, #64	; 0x40
1a002c60:	4628      	mov	r0, r5
1a002c62:	f7ff ff89 	bl	1a002b78 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002c66:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002c68:	42ab      	cmp	r3, r5
1a002c6a:	d01f      	beq.n	1a002cac <pll_get_frac+0x94>
	if (val < 0)
1a002c6c:	1aeb      	subs	r3, r5, r3
1a002c6e:	d425      	bmi.n	1a002cbc <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002c70:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002c72:	4b2b      	ldr	r3, [pc, #172]	; (1a002d20 <pll_get_frac+0x108>)
1a002c74:	429d      	cmp	r5, r3
1a002c76:	d923      	bls.n	1a002cc0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002c78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002c7a:	1aed      	subs	r5, r5, r3
1a002c7c:	d433      	bmi.n	1a002ce6 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002c7e:	42ae      	cmp	r6, r5
1a002c80:	dc3b      	bgt.n	1a002cfa <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002c82:	42be      	cmp	r6, r7
1a002c84:	dc31      	bgt.n	1a002cea <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002c86:	466d      	mov	r5, sp
1a002c88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c94:	e006      	b.n	1a002ca4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002c96:	466d      	mov	r5, sp
1a002c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ca0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002ca4:	b019      	add	sp, #100	; 0x64
1a002ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002ca8:	425b      	negs	r3, r3
1a002caa:	e7ce      	b.n	1a002c4a <pll_get_frac+0x32>
		*ppll = pll[2];
1a002cac:	ad10      	add	r5, sp, #64	; 0x40
1a002cae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002cb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002cb2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002cb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002cba:	e7f3      	b.n	1a002ca4 <pll_get_frac+0x8c>
		return -val;
1a002cbc:	425b      	negs	r3, r3
1a002cbe:	e7d7      	b.n	1a002c70 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002cc0:	2340      	movs	r3, #64	; 0x40
1a002cc2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002cc4:	6963      	ldr	r3, [r4, #20]
1a002cc6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002cc8:	a908      	add	r1, sp, #32
1a002cca:	4628      	mov	r0, r5
1a002ccc:	f7ff ff54 	bl	1a002b78 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002cd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002cd2:	42ab      	cmp	r3, r5
1a002cd4:	d1d0      	bne.n	1a002c78 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002cd6:	ad08      	add	r5, sp, #32
1a002cd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002cdc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ce0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002ce4:	e7de      	b.n	1a002ca4 <pll_get_frac+0x8c>
		return -val;
1a002ce6:	426d      	negs	r5, r5
1a002ce8:	e7c9      	b.n	1a002c7e <pll_get_frac+0x66>
			*ppll = pll[2];
1a002cea:	ad10      	add	r5, sp, #64	; 0x40
1a002cec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002cee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002cf0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002cf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002cf8:	e7d4      	b.n	1a002ca4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002cfa:	42af      	cmp	r7, r5
1a002cfc:	db07      	blt.n	1a002d0e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002cfe:	ad08      	add	r5, sp, #32
1a002d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d0c:	e7ca      	b.n	1a002ca4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002d0e:	ad10      	add	r5, sp, #64	; 0x40
1a002d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002d14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002d1c:	e7c2      	b.n	1a002ca4 <pll_get_frac+0x8c>
1a002d1e:	bf00      	nop
1a002d20:	068e7780 	.word	0x068e7780

1a002d24 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002d24:	b430      	push	{r4, r5}
1a002d26:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002d28:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002d2a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002d2c:	e000      	b.n	1a002d30 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002d2e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002d30:	281c      	cmp	r0, #28
1a002d32:	d118      	bne.n	1a002d66 <Chip_Clock_FindBaseClock+0x42>
1a002d34:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002d38:	0051      	lsls	r1, r2, #1
1a002d3a:	4a0c      	ldr	r2, [pc, #48]	; (1a002d6c <Chip_Clock_FindBaseClock+0x48>)
1a002d3c:	440a      	add	r2, r1
1a002d3e:	7914      	ldrb	r4, [r2, #4]
1a002d40:	4284      	cmp	r4, r0
1a002d42:	d010      	beq.n	1a002d66 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002d44:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002d48:	004a      	lsls	r2, r1, #1
1a002d4a:	4908      	ldr	r1, [pc, #32]	; (1a002d6c <Chip_Clock_FindBaseClock+0x48>)
1a002d4c:	5a8a      	ldrh	r2, [r1, r2]
1a002d4e:	42aa      	cmp	r2, r5
1a002d50:	d8ed      	bhi.n	1a002d2e <Chip_Clock_FindBaseClock+0xa>
1a002d52:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002d56:	0051      	lsls	r1, r2, #1
1a002d58:	4a04      	ldr	r2, [pc, #16]	; (1a002d6c <Chip_Clock_FindBaseClock+0x48>)
1a002d5a:	440a      	add	r2, r1
1a002d5c:	8852      	ldrh	r2, [r2, #2]
1a002d5e:	42aa      	cmp	r2, r5
1a002d60:	d3e5      	bcc.n	1a002d2e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002d62:	4620      	mov	r0, r4
1a002d64:	e7e4      	b.n	1a002d30 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002d66:	bc30      	pop	{r4, r5}
1a002d68:	4770      	bx	lr
1a002d6a:	bf00      	nop
1a002d6c:	1a005464 	.word	0x1a005464

1a002d70 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002d70:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002d76:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002d78:	4a0d      	ldr	r2, [pc, #52]	; (1a002db0 <Chip_Clock_EnableCrystal+0x40>)
1a002d7a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002d7c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002d80:	6992      	ldr	r2, [r2, #24]
1a002d82:	428a      	cmp	r2, r1
1a002d84:	d001      	beq.n	1a002d8a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002d86:	4a0a      	ldr	r2, [pc, #40]	; (1a002db0 <Chip_Clock_EnableCrystal+0x40>)
1a002d88:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002d8a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002d8e:	4a09      	ldr	r2, [pc, #36]	; (1a002db4 <Chip_Clock_EnableCrystal+0x44>)
1a002d90:	6811      	ldr	r1, [r2, #0]
1a002d92:	4a09      	ldr	r2, [pc, #36]	; (1a002db8 <Chip_Clock_EnableCrystal+0x48>)
1a002d94:	4291      	cmp	r1, r2
1a002d96:	d901      	bls.n	1a002d9c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002d98:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002d9c:	4a04      	ldr	r2, [pc, #16]	; (1a002db0 <Chip_Clock_EnableCrystal+0x40>)
1a002d9e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002da0:	9b01      	ldr	r3, [sp, #4]
1a002da2:	1e5a      	subs	r2, r3, #1
1a002da4:	9201      	str	r2, [sp, #4]
1a002da6:	2b00      	cmp	r3, #0
1a002da8:	d1fa      	bne.n	1a002da0 <Chip_Clock_EnableCrystal+0x30>
}
1a002daa:	b002      	add	sp, #8
1a002dac:	4770      	bx	lr
1a002dae:	bf00      	nop
1a002db0:	40050000 	.word	0x40050000
1a002db4:	1a0053f8 	.word	0x1a0053f8
1a002db8:	01312cff 	.word	0x01312cff

1a002dbc <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002dbc:	3012      	adds	r0, #18
1a002dbe:	4b05      	ldr	r3, [pc, #20]	; (1a002dd4 <Chip_Clock_GetDividerSource+0x18>)
1a002dc0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002dc4:	f010 0f01 	tst.w	r0, #1
1a002dc8:	d102      	bne.n	1a002dd0 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002dca:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002dce:	4770      	bx	lr
		return CLKINPUT_PD;
1a002dd0:	2011      	movs	r0, #17
}
1a002dd2:	4770      	bx	lr
1a002dd4:	40050000 	.word	0x40050000

1a002dd8 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002dd8:	f100 0212 	add.w	r2, r0, #18
1a002ddc:	4b03      	ldr	r3, [pc, #12]	; (1a002dec <Chip_Clock_GetDividerDivisor+0x14>)
1a002dde:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002de2:	4b03      	ldr	r3, [pc, #12]	; (1a002df0 <Chip_Clock_GetDividerDivisor+0x18>)
1a002de4:	5c18      	ldrb	r0, [r3, r0]
}
1a002de6:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002dea:	4770      	bx	lr
1a002dec:	40050000 	.word	0x40050000
1a002df0:	1a00545c 	.word	0x1a00545c

1a002df4 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002df4:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002df6:	2810      	cmp	r0, #16
1a002df8:	d80a      	bhi.n	1a002e10 <Chip_Clock_GetClockInputHz+0x1c>
1a002dfa:	e8df f000 	tbb	[pc, r0]
1a002dfe:	0b44      	.short	0x0b44
1a002e00:	0921180d 	.word	0x0921180d
1a002e04:	2d2a2724 	.word	0x2d2a2724
1a002e08:	34300909 	.word	0x34300909
1a002e0c:	3c38      	.short	0x3c38
1a002e0e:	40          	.byte	0x40
1a002e0f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002e10:	2000      	movs	r0, #0
1a002e12:	e03a      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002e14:	481e      	ldr	r0, [pc, #120]	; (1a002e90 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002e16:	e038      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002e18:	4b1e      	ldr	r3, [pc, #120]	; (1a002e94 <Chip_Clock_GetClockInputHz+0xa0>)
1a002e1a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002e1e:	f003 0307 	and.w	r3, r3, #7
1a002e22:	2b04      	cmp	r3, #4
1a002e24:	d001      	beq.n	1a002e2a <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002e26:	481c      	ldr	r0, [pc, #112]	; (1a002e98 <Chip_Clock_GetClockInputHz+0xa4>)
1a002e28:	e02f      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a002e2a:	2000      	movs	r0, #0
1a002e2c:	e02d      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002e2e:	4b19      	ldr	r3, [pc, #100]	; (1a002e94 <Chip_Clock_GetClockInputHz+0xa0>)
1a002e30:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002e34:	f003 0307 	and.w	r3, r3, #7
1a002e38:	2b04      	cmp	r3, #4
1a002e3a:	d027      	beq.n	1a002e8c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002e3c:	4816      	ldr	r0, [pc, #88]	; (1a002e98 <Chip_Clock_GetClockInputHz+0xa4>)
1a002e3e:	e024      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002e40:	4b16      	ldr	r3, [pc, #88]	; (1a002e9c <Chip_Clock_GetClockInputHz+0xa8>)
1a002e42:	6818      	ldr	r0, [r3, #0]
		break;
1a002e44:	e021      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002e46:	4b16      	ldr	r3, [pc, #88]	; (1a002ea0 <Chip_Clock_GetClockInputHz+0xac>)
1a002e48:	6818      	ldr	r0, [r3, #0]
		break;
1a002e4a:	e01e      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002e4c:	4b15      	ldr	r3, [pc, #84]	; (1a002ea4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002e4e:	6818      	ldr	r0, [r3, #0]
		break;
1a002e50:	e01b      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002e52:	4b14      	ldr	r3, [pc, #80]	; (1a002ea4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002e54:	6858      	ldr	r0, [r3, #4]
		break;
1a002e56:	e018      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002e58:	f000 f868 	bl	1a002f2c <Chip_Clock_GetMainPLLHz>
		break;
1a002e5c:	e015      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002e5e:	2100      	movs	r1, #0
1a002e60:	f000 f89a 	bl	1a002f98 <Chip_Clock_GetDivRate>
		break;
1a002e64:	e011      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002e66:	2101      	movs	r1, #1
1a002e68:	f000 f896 	bl	1a002f98 <Chip_Clock_GetDivRate>
		break;
1a002e6c:	e00d      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002e6e:	2102      	movs	r1, #2
1a002e70:	f000 f892 	bl	1a002f98 <Chip_Clock_GetDivRate>
		break;
1a002e74:	e009      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002e76:	2103      	movs	r1, #3
1a002e78:	f000 f88e 	bl	1a002f98 <Chip_Clock_GetDivRate>
		break;
1a002e7c:	e005      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002e7e:	2104      	movs	r1, #4
1a002e80:	f000 f88a 	bl	1a002f98 <Chip_Clock_GetDivRate>
		break;
1a002e84:	e001      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a002e86:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002e8a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002e8c:	4806      	ldr	r0, [pc, #24]	; (1a002ea8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002e8e:	e7fc      	b.n	1a002e8a <Chip_Clock_GetClockInputHz+0x96>
1a002e90:	00b71b00 	.word	0x00b71b00
1a002e94:	40043000 	.word	0x40043000
1a002e98:	017d7840 	.word	0x017d7840
1a002e9c:	1a0053cc 	.word	0x1a0053cc
1a002ea0:	1a0053f8 	.word	0x1a0053f8
1a002ea4:	10002b48 	.word	0x10002b48
1a002ea8:	02faf080 	.word	0x02faf080

1a002eac <Chip_Clock_CalcMainPLLValue>:
{
1a002eac:	b538      	push	{r3, r4, r5, lr}
1a002eae:	4605      	mov	r5, r0
1a002eb0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002eb2:	7908      	ldrb	r0, [r1, #4]
1a002eb4:	f7ff ff9e 	bl	1a002df4 <Chip_Clock_GetClockInputHz>
1a002eb8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002eba:	4b19      	ldr	r3, [pc, #100]	; (1a002f20 <Chip_Clock_CalcMainPLLValue+0x74>)
1a002ebc:	442b      	add	r3, r5
1a002ebe:	4a19      	ldr	r2, [pc, #100]	; (1a002f24 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002ec0:	4293      	cmp	r3, r2
1a002ec2:	d821      	bhi.n	1a002f08 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002ec4:	b318      	cbz	r0, 1a002f0e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002ec6:	2380      	movs	r3, #128	; 0x80
1a002ec8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002eca:	2300      	movs	r3, #0
1a002ecc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002ece:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002ed0:	fbb5 f3f0 	udiv	r3, r5, r0
1a002ed4:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002ed6:	4a14      	ldr	r2, [pc, #80]	; (1a002f28 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002ed8:	4295      	cmp	r5, r2
1a002eda:	d903      	bls.n	1a002ee4 <Chip_Clock_CalcMainPLLValue+0x38>
1a002edc:	fb03 f000 	mul.w	r0, r3, r0
1a002ee0:	42a8      	cmp	r0, r5
1a002ee2:	d007      	beq.n	1a002ef4 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002ee4:	4621      	mov	r1, r4
1a002ee6:	4628      	mov	r0, r5
1a002ee8:	f7ff fe96 	bl	1a002c18 <pll_get_frac>
		if (!ppll->nsel) {
1a002eec:	68a3      	ldr	r3, [r4, #8]
1a002eee:	b18b      	cbz	r3, 1a002f14 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002ef0:	3b01      	subs	r3, #1
1a002ef2:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002ef4:	6923      	ldr	r3, [r4, #16]
1a002ef6:	b183      	cbz	r3, 1a002f1a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002ef8:	68e2      	ldr	r2, [r4, #12]
1a002efa:	b10a      	cbz	r2, 1a002f00 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002efc:	3a01      	subs	r2, #1
1a002efe:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002f00:	3b01      	subs	r3, #1
1a002f02:	6123      	str	r3, [r4, #16]
	return 0;
1a002f04:	2000      	movs	r0, #0
}
1a002f06:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002f08:	f04f 30ff 	mov.w	r0, #4294967295
1a002f0c:	e7fb      	b.n	1a002f06 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002f0e:	f04f 30ff 	mov.w	r0, #4294967295
1a002f12:	e7f8      	b.n	1a002f06 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002f14:	f04f 30ff 	mov.w	r0, #4294967295
1a002f18:	e7f5      	b.n	1a002f06 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002f1a:	f04f 30ff 	mov.w	r0, #4294967295
1a002f1e:	e7f2      	b.n	1a002f06 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002f20:	ff6b3a10 	.word	0xff6b3a10
1a002f24:	0b940510 	.word	0x0b940510
1a002f28:	094c5eff 	.word	0x094c5eff

1a002f2c <Chip_Clock_GetMainPLLHz>:
{
1a002f2c:	b530      	push	{r4, r5, lr}
1a002f2e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002f30:	4d17      	ldr	r5, [pc, #92]	; (1a002f90 <Chip_Clock_GetMainPLLHz+0x64>)
1a002f32:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002f34:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002f38:	f7ff ff5c 	bl	1a002df4 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002f3c:	4b15      	ldr	r3, [pc, #84]	; (1a002f94 <Chip_Clock_GetMainPLLHz+0x68>)
1a002f3e:	681b      	ldr	r3, [r3, #0]
1a002f40:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002f42:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002f44:	f013 0f01 	tst.w	r3, #1
1a002f48:	d020      	beq.n	1a002f8c <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a002f4a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002f4e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002f52:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002f56:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002f5a:	3301      	adds	r3, #1
	n = nsel + 1;
1a002f5c:	3201      	adds	r2, #1
	p = ptab[psel];
1a002f5e:	f10d 0c08 	add.w	ip, sp, #8
1a002f62:	4461      	add	r1, ip
1a002f64:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002f68:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002f6c:	d108      	bne.n	1a002f80 <Chip_Clock_GetMainPLLHz+0x54>
1a002f6e:	b93d      	cbnz	r5, 1a002f80 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002f70:	0049      	lsls	r1, r1, #1
1a002f72:	fbb3 f3f1 	udiv	r3, r3, r1
1a002f76:	fbb0 f0f2 	udiv	r0, r0, r2
1a002f7a:	fb00 f003 	mul.w	r0, r0, r3
1a002f7e:	e003      	b.n	1a002f88 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a002f80:	fbb0 f0f2 	udiv	r0, r0, r2
1a002f84:	fb03 f000 	mul.w	r0, r3, r0
}
1a002f88:	b003      	add	sp, #12
1a002f8a:	bd30      	pop	{r4, r5, pc}
		return 0;
1a002f8c:	2000      	movs	r0, #0
1a002f8e:	e7fb      	b.n	1a002f88 <Chip_Clock_GetMainPLLHz+0x5c>
1a002f90:	40050000 	.word	0x40050000
1a002f94:	1a005458 	.word	0x1a005458

1a002f98 <Chip_Clock_GetDivRate>:
{
1a002f98:	b538      	push	{r3, r4, r5, lr}
1a002f9a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002f9c:	4608      	mov	r0, r1
1a002f9e:	f7ff ff0d 	bl	1a002dbc <Chip_Clock_GetDividerSource>
1a002fa2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002fa4:	4620      	mov	r0, r4
1a002fa6:	f7ff ff17 	bl	1a002dd8 <Chip_Clock_GetDividerDivisor>
1a002faa:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002fac:	4628      	mov	r0, r5
1a002fae:	f7ff ff21 	bl	1a002df4 <Chip_Clock_GetClockInputHz>
1a002fb2:	3401      	adds	r4, #1
}
1a002fb4:	fbb0 f0f4 	udiv	r0, r0, r4
1a002fb8:	bd38      	pop	{r3, r4, r5, pc}
1a002fba:	Address 0x1a002fba is out of bounds.


1a002fbc <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002fbc:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002fbe:	f100 0416 	add.w	r4, r0, #22
1a002fc2:	00a4      	lsls	r4, r4, #2
1a002fc4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002fc8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002fcc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002fce:	281b      	cmp	r0, #27
1a002fd0:	d813      	bhi.n	1a002ffa <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002fd2:	2911      	cmp	r1, #17
1a002fd4:	d01a      	beq.n	1a00300c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002fd6:	4d0e      	ldr	r5, [pc, #56]	; (1a003010 <Chip_Clock_SetBaseClock+0x54>)
1a002fd8:	4025      	ands	r5, r4

			if (autoblocken) {
1a002fda:	b10a      	cbz	r2, 1a002fe0 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002fdc:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002fe0:	b10b      	cbz	r3, 1a002fe6 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002fe2:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002fe6:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002fea:	3016      	adds	r0, #22
1a002fec:	0080      	lsls	r0, r0, #2
1a002fee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002ff2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002ff6:	6045      	str	r5, [r0, #4]
1a002ff8:	e008      	b.n	1a00300c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002ffa:	f044 0401 	orr.w	r4, r4, #1
1a002ffe:	3016      	adds	r0, #22
1a003000:	0080      	lsls	r0, r0, #2
1a003002:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003006:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00300a:	6044      	str	r4, [r0, #4]
	}
}
1a00300c:	bc30      	pop	{r4, r5}
1a00300e:	4770      	bx	lr
1a003010:	e0fff7fe 	.word	0xe0fff7fe

1a003014 <Chip_Clock_EnableBaseClock>:
}

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a003014:	281b      	cmp	r0, #27
1a003016:	d809      	bhi.n	1a00302c <Chip_Clock_EnableBaseClock+0x18>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a003018:	3016      	adds	r0, #22
1a00301a:	0080      	lsls	r0, r0, #2
1a00301c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003020:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003024:	6843      	ldr	r3, [r0, #4]
1a003026:	f023 0301 	bic.w	r3, r3, #1
1a00302a:	6043      	str	r3, [r0, #4]
	}
}
1a00302c:	4770      	bx	lr

1a00302e <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00302e:	281b      	cmp	r0, #27
1a003030:	d80c      	bhi.n	1a00304c <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a003032:	3016      	adds	r0, #22
1a003034:	0080      	lsls	r0, r0, #2
1a003036:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00303a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00303e:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a003040:	f010 0f01 	tst.w	r0, #1
1a003044:	d104      	bne.n	1a003050 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a003046:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00304a:	4770      	bx	lr
		return CLKINPUT_PD;
1a00304c:	2011      	movs	r0, #17
1a00304e:	4770      	bx	lr
		return CLKINPUT_PD;
1a003050:	2011      	movs	r0, #17
}
1a003052:	4770      	bx	lr

1a003054 <Chip_Clock_GetBaseClocktHz>:
{
1a003054:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a003056:	f7ff ffea 	bl	1a00302e <Chip_Clock_GetBaseClock>
1a00305a:	f7ff fecb 	bl	1a002df4 <Chip_Clock_GetClockInputHz>
}
1a00305e:	bd08      	pop	{r3, pc}

1a003060 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a003060:	b971      	cbnz	r1, 1a003080 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a003062:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a003064:	b10a      	cbz	r2, 1a00306a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a003066:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00306a:	2b02      	cmp	r3, #2
1a00306c:	d00a      	beq.n	1a003084 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00306e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003072:	d30a      	bcc.n	1a00308a <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a003074:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003078:	4b06      	ldr	r3, [pc, #24]	; (1a003094 <Chip_Clock_EnableOpts+0x34>)
1a00307a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00307e:	4770      	bx	lr
		reg |= (1 << 1);
1a003080:	2103      	movs	r1, #3
1a003082:	e7ef      	b.n	1a003064 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a003084:	f041 0120 	orr.w	r1, r1, #32
1a003088:	e7f1      	b.n	1a00306e <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a00308a:	3020      	adds	r0, #32
1a00308c:	4b02      	ldr	r3, [pc, #8]	; (1a003098 <Chip_Clock_EnableOpts+0x38>)
1a00308e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a003092:	4770      	bx	lr
1a003094:	40052000 	.word	0x40052000
1a003098:	40051000 	.word	0x40051000

1a00309c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00309c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0030a0:	d309      	bcc.n	1a0030b6 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0030a2:	4a09      	ldr	r2, [pc, #36]	; (1a0030c8 <Chip_Clock_Enable+0x2c>)
1a0030a4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0030a8:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0030ac:	f043 0301 	orr.w	r3, r3, #1
1a0030b0:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0030b4:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0030b6:	4a05      	ldr	r2, [pc, #20]	; (1a0030cc <Chip_Clock_Enable+0x30>)
1a0030b8:	3020      	adds	r0, #32
1a0030ba:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0030be:	f043 0301 	orr.w	r3, r3, #1
1a0030c2:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0030c6:	4770      	bx	lr
1a0030c8:	40052000 	.word	0x40052000
1a0030cc:	40051000 	.word	0x40051000

1a0030d0 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a0030d0:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0030d4:	d309      	bcc.n	1a0030ea <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a0030d6:	4a09      	ldr	r2, [pc, #36]	; (1a0030fc <Chip_Clock_Disable+0x2c>)
1a0030d8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0030dc:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0030e0:	f023 0301 	bic.w	r3, r3, #1
1a0030e4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0030e8:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a0030ea:	4a05      	ldr	r2, [pc, #20]	; (1a003100 <Chip_Clock_Disable+0x30>)
1a0030ec:	3020      	adds	r0, #32
1a0030ee:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0030f2:	f023 0301 	bic.w	r3, r3, #1
1a0030f6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0030fa:	4770      	bx	lr
1a0030fc:	40052000 	.word	0x40052000
1a003100:	40051000 	.word	0x40051000

1a003104 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003104:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003106:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00310a:	d309      	bcc.n	1a003120 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00310c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003110:	4a0d      	ldr	r2, [pc, #52]	; (1a003148 <Chip_Clock_GetRate+0x44>)
1a003112:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003116:	f014 0f01 	tst.w	r4, #1
1a00311a:	d107      	bne.n	1a00312c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00311c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00311e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003120:	f100 0320 	add.w	r3, r0, #32
1a003124:	4a09      	ldr	r2, [pc, #36]	; (1a00314c <Chip_Clock_GetRate+0x48>)
1a003126:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00312a:	e7f4      	b.n	1a003116 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a00312c:	f7ff fdfa 	bl	1a002d24 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003130:	f7ff ff90 	bl	1a003054 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003134:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003138:	d103      	bne.n	1a003142 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00313a:	2301      	movs	r3, #1
		rate = rate / div;
1a00313c:	fbb0 f0f3 	udiv	r0, r0, r3
1a003140:	e7ed      	b.n	1a00311e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a003142:	2302      	movs	r3, #2
1a003144:	e7fa      	b.n	1a00313c <Chip_Clock_GetRate+0x38>
1a003146:	bf00      	nop
1a003148:	40052000 	.word	0x40052000
1a00314c:	40051000 	.word	0x40051000

1a003150 <Chip_Clock_SetupPLL>:
}

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a003150:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a003152:	6813      	ldr	r3, [r2, #0]
1a003154:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a003158:	4b0b      	ldr	r3, [pc, #44]	; (1a003188 <Chip_Clock_SetupPLL+0x38>)
1a00315a:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a00315e:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a003160:	6850      	ldr	r0, [r2, #4]
1a003162:	1c8c      	adds	r4, r1, #2
1a003164:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a003168:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a00316a:	6890      	ldr	r0, [r2, #8]
1a00316c:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a00316e:	2901      	cmp	r1, #1
1a003170:	d006      	beq.n	1a003180 <Chip_Clock_SetupPLL+0x30>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a003172:	6912      	ldr	r2, [r2, #16]
1a003174:	4b05      	ldr	r3, [pc, #20]	; (1a00318c <Chip_Clock_SetupPLL+0x3c>)
1a003176:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a00317a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00317e:	4770      	bx	lr
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a003180:	68d0      	ldr	r0, [r2, #12]
1a003182:	4b01      	ldr	r3, [pc, #4]	; (1a003188 <Chip_Clock_SetupPLL+0x38>)
1a003184:	63d8      	str	r0, [r3, #60]	; 0x3c
1a003186:	e7f4      	b.n	1a003172 <Chip_Clock_SetupPLL+0x22>
1a003188:	40050000 	.word	0x40050000
1a00318c:	10002b48 	.word	0x10002b48

1a003190 <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a003190:	0100      	lsls	r0, r0, #4
1a003192:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003196:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00319a:	6a03      	ldr	r3, [r0, #32]
1a00319c:	f023 0301 	bic.w	r3, r3, #1
1a0031a0:	6203      	str	r3, [r0, #32]
}
1a0031a2:	4770      	bx	lr

1a0031a4 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a0031a4:	0100      	lsls	r0, r0, #4
1a0031a6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0031aa:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0031ae:	69c0      	ldr	r0, [r0, #28]
}
1a0031b0:	4770      	bx	lr
1a0031b2:	Address 0x1a0031b2 is out of bounds.


1a0031b4 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0031b4:	4b09      	ldr	r3, [pc, #36]	; (1a0031dc <Chip_UART_GetIndex+0x28>)
1a0031b6:	4298      	cmp	r0, r3
1a0031b8:	d009      	beq.n	1a0031ce <Chip_UART_GetIndex+0x1a>
1a0031ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0031be:	4298      	cmp	r0, r3
1a0031c0:	d007      	beq.n	1a0031d2 <Chip_UART_GetIndex+0x1e>
1a0031c2:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0031c6:	4298      	cmp	r0, r3
1a0031c8:	d005      	beq.n	1a0031d6 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0031ca:	2000      	movs	r0, #0
1a0031cc:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0031ce:	2002      	movs	r0, #2
1a0031d0:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0031d2:	2003      	movs	r0, #3
1a0031d4:	4770      	bx	lr
			return 1;
1a0031d6:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0031d8:	4770      	bx	lr
1a0031da:	bf00      	nop
1a0031dc:	400c1000 	.word	0x400c1000

1a0031e0 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0031e0:	b530      	push	{r4, r5, lr}
1a0031e2:	b083      	sub	sp, #12
1a0031e4:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0031e6:	f7ff ffe5 	bl	1a0031b4 <Chip_UART_GetIndex>
1a0031ea:	2301      	movs	r3, #1
1a0031ec:	461a      	mov	r2, r3
1a0031ee:	4619      	mov	r1, r3
1a0031f0:	4d0e      	ldr	r5, [pc, #56]	; (1a00322c <Chip_UART_Init+0x4c>)
1a0031f2:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0031f6:	f7ff ff33 	bl	1a003060 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0031fa:	2307      	movs	r3, #7
1a0031fc:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0031fe:	2300      	movs	r3, #0
1a003200:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a003202:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a003204:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a003206:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a003208:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00320a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a00320c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00320e:	4b08      	ldr	r3, [pc, #32]	; (1a003230 <Chip_UART_Init+0x50>)
1a003210:	429c      	cmp	r4, r3
1a003212:	d006      	beq.n	1a003222 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a003214:	2303      	movs	r3, #3
1a003216:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a003218:	2310      	movs	r3, #16
1a00321a:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a00321c:	9b01      	ldr	r3, [sp, #4]
}
1a00321e:	b003      	add	sp, #12
1a003220:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a003222:	2300      	movs	r3, #0
1a003224:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a003226:	69a3      	ldr	r3, [r4, #24]
1a003228:	9301      	str	r3, [sp, #4]
1a00322a:	e7f3      	b.n	1a003214 <Chip_UART_Init+0x34>
1a00322c:	1a0054d8 	.word	0x1a0054d8
1a003230:	40082000 	.word	0x40082000

1a003234 <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int sent = 0;
1a003234:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a003236:	4293      	cmp	r3, r2
1a003238:	da0e      	bge.n	1a003258 <Chip_UART_Send+0x24>
{
1a00323a:	b410      	push	{r4}
	return pUART->LSR;
1a00323c:	6944      	ldr	r4, [r0, #20]
	while ((sent < numBytes) &&
1a00323e:	f014 0f20 	tst.w	r4, #32
1a003242:	d005      	beq.n	1a003250 <Chip_UART_Send+0x1c>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a003244:	f811 4b01 	ldrb.w	r4, [r1], #1
	pUART->THR = (uint32_t) data;
1a003248:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a00324a:	3301      	adds	r3, #1
	while ((sent < numBytes) &&
1a00324c:	4293      	cmp	r3, r2
1a00324e:	dbf5      	blt.n	1a00323c <Chip_UART_Send+0x8>
	}

	return sent;
}
1a003250:	4618      	mov	r0, r3
1a003252:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003256:	4770      	bx	lr
1a003258:	4618      	mov	r0, r3
1a00325a:	4770      	bx	lr

1a00325c <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a00325c:	b538      	push	{r3, r4, r5, lr}
1a00325e:	4605      	mov	r5, r0
1a003260:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a003262:	f7ff ffa7 	bl	1a0031b4 <Chip_UART_GetIndex>
1a003266:	4b0c      	ldr	r3, [pc, #48]	; (1a003298 <Chip_UART_SetBaud+0x3c>)
1a003268:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00326c:	f7ff ff4a 	bl	1a003104 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a003270:	0123      	lsls	r3, r4, #4
1a003272:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a003276:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a003278:	68ea      	ldr	r2, [r5, #12]
1a00327a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00327e:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a003280:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a003282:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a003286:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a003288:	68ea      	ldr	r2, [r5, #12]
1a00328a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00328e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a003290:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a003294:	0900      	lsrs	r0, r0, #4
1a003296:	bd38      	pop	{r3, r4, r5, pc}
1a003298:	1a0054d0 	.word	0x1a0054d0

1a00329c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00329c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0032a0:	b083      	sub	sp, #12
1a0032a2:	9001      	str	r0, [sp, #4]
1a0032a4:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0032a6:	f7ff ff85 	bl	1a0031b4 <Chip_UART_GetIndex>
1a0032aa:	4b32      	ldr	r3, [pc, #200]	; (1a003374 <Chip_UART_SetBaudFDR+0xd8>)
1a0032ac:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0032b0:	f7ff ff28 	bl	1a003104 <Chip_Clock_GetRate>
1a0032b4:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0032b6:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0032ba:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0032bc:	f04f 0b00 	mov.w	fp, #0
1a0032c0:	46a2      	mov	sl, r4
1a0032c2:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0032c4:	e02a      	b.n	1a00331c <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0032c6:	4242      	negs	r2, r0
				div ++;
1a0032c8:	1c4b      	adds	r3, r1, #1
1a0032ca:	e017      	b.n	1a0032fc <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0032cc:	b30a      	cbz	r2, 1a003312 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0032ce:	4617      	mov	r7, r2
			sd = d;
1a0032d0:	46ab      	mov	fp, r5
			sm = m;
1a0032d2:	46a2      	mov	sl, r4
			sdiv = div;
1a0032d4:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0032d6:	3501      	adds	r5, #1
1a0032d8:	42ac      	cmp	r4, r5
1a0032da:	d91e      	bls.n	1a00331a <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0032dc:	0933      	lsrs	r3, r6, #4
1a0032de:	0730      	lsls	r0, r6, #28
1a0032e0:	fba4 0100 	umull	r0, r1, r4, r0
1a0032e4:	fb04 1103 	mla	r1, r4, r3, r1
1a0032e8:	1962      	adds	r2, r4, r5
1a0032ea:	fb08 f202 	mul.w	r2, r8, r2
1a0032ee:	2300      	movs	r3, #0
1a0032f0:	f000 fddc 	bl	1a003eac <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0032f4:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0032f6:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0032f8:	2800      	cmp	r0, #0
1a0032fa:	dbe4      	blt.n	1a0032c6 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0032fc:	4297      	cmp	r7, r2
1a0032fe:	d3ea      	bcc.n	1a0032d6 <Chip_UART_SetBaudFDR+0x3a>
1a003300:	2b00      	cmp	r3, #0
1a003302:	d0e8      	beq.n	1a0032d6 <Chip_UART_SetBaudFDR+0x3a>
1a003304:	0c19      	lsrs	r1, r3, #16
1a003306:	d1e6      	bne.n	1a0032d6 <Chip_UART_SetBaudFDR+0x3a>
1a003308:	2b02      	cmp	r3, #2
1a00330a:	d8df      	bhi.n	1a0032cc <Chip_UART_SetBaudFDR+0x30>
1a00330c:	2d00      	cmp	r5, #0
1a00330e:	d0dd      	beq.n	1a0032cc <Chip_UART_SetBaudFDR+0x30>
1a003310:	e7e1      	b.n	1a0032d6 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a003312:	4617      	mov	r7, r2
			sd = d;
1a003314:	46ab      	mov	fp, r5
			sm = m;
1a003316:	46a2      	mov	sl, r4
			sdiv = div;
1a003318:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00331a:	3401      	adds	r4, #1
1a00331c:	b11f      	cbz	r7, 1a003326 <Chip_UART_SetBaudFDR+0x8a>
1a00331e:	2c0f      	cmp	r4, #15
1a003320:	d801      	bhi.n	1a003326 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a003322:	2500      	movs	r5, #0
1a003324:	e7d8      	b.n	1a0032d8 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a003326:	f1b9 0f00 	cmp.w	r9, #0
1a00332a:	d01e      	beq.n	1a00336a <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00332c:	9a01      	ldr	r2, [sp, #4]
1a00332e:	4611      	mov	r1, r2
1a003330:	68d3      	ldr	r3, [r2, #12]
1a003332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003336:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a003338:	fa5f f389 	uxtb.w	r3, r9
1a00333c:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a00333e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a003342:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a003344:	68d3      	ldr	r3, [r2, #12]
1a003346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00334a:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a00334c:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a003350:	b2db      	uxtb	r3, r3
1a003352:	f00b 020f 	and.w	r2, fp, #15
1a003356:	4313      	orrs	r3, r2
1a003358:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00335a:	0933      	lsrs	r3, r6, #4
1a00335c:	fb0a f303 	mul.w	r3, sl, r3
1a003360:	44da      	add	sl, fp
1a003362:	fb09 f90a 	mul.w	r9, r9, sl
1a003366:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00336a:	4648      	mov	r0, r9
1a00336c:	b003      	add	sp, #12
1a00336e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003372:	bf00      	nop
1a003374:	1a0054d0 	.word	0x1a0054d0

1a003378 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003378:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00337a:	4a0b      	ldr	r2, [pc, #44]	; (1a0033a8 <SystemInit+0x30>)
1a00337c:	4b0b      	ldr	r3, [pc, #44]	; (1a0033ac <SystemInit+0x34>)
1a00337e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003380:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003384:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003386:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00338a:	2b20      	cmp	r3, #32
1a00338c:	d004      	beq.n	1a003398 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00338e:	f7ff f88b 	bl	1a0024a8 <Board_SystemInit>
   Board_Init();
1a003392:	f7ff f961 	bl	1a002658 <Board_Init>
}
1a003396:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003398:	4a04      	ldr	r2, [pc, #16]	; (1a0033ac <SystemInit+0x34>)
1a00339a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00339e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0033a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0033a6:	e7f2      	b.n	1a00338e <SystemInit+0x16>
1a0033a8:	1a000000 	.word	0x1a000000
1a0033ac:	e000ed00 	.word	0xe000ed00

1a0033b0 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0033b0:	4b04      	ldr	r3, [pc, #16]	; (1a0033c4 <cyclesCounterInit+0x14>)
1a0033b2:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0033b4:	4a04      	ldr	r2, [pc, #16]	; (1a0033c8 <cyclesCounterInit+0x18>)
1a0033b6:	6813      	ldr	r3, [r2, #0]
1a0033b8:	f043 0301 	orr.w	r3, r3, #1
1a0033bc:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0033be:	2001      	movs	r0, #1
1a0033c0:	4770      	bx	lr
1a0033c2:	bf00      	nop
1a0033c4:	10000084 	.word	0x10000084
1a0033c8:	e0001000 	.word	0xe0001000

1a0033cc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0033cc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0033ce:	4d0b      	ldr	r5, [pc, #44]	; (1a0033fc <gpioObtainPinInit+0x30>)
1a0033d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0033d4:	182c      	adds	r4, r5, r0
1a0033d6:	5628      	ldrsb	r0, [r5, r0]
1a0033d8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0033da:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0033de:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0033e0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0033e4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0033e6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0033ea:	9b02      	ldr	r3, [sp, #8]
1a0033ec:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0033ee:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0033f2:	9b03      	ldr	r3, [sp, #12]
1a0033f4:	701a      	strb	r2, [r3, #0]
}
1a0033f6:	bc30      	pop	{r4, r5}
1a0033f8:	4770      	bx	lr
1a0033fa:	bf00      	nop
1a0033fc:	1a0054e0 	.word	0x1a0054e0

1a003400 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a003400:	f110 0f02 	cmn.w	r0, #2
1a003404:	f000 80c7 	beq.w	1a003596 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a003408:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00340c:	f000 80c5 	beq.w	1a00359a <gpioInit+0x19a>
{
1a003410:	b570      	push	{r4, r5, r6, lr}
1a003412:	b084      	sub	sp, #16
1a003414:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003416:	2300      	movs	r3, #0
1a003418:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00341c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003420:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003424:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003428:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00342c:	f10d 030b 	add.w	r3, sp, #11
1a003430:	9301      	str	r3, [sp, #4]
1a003432:	ab03      	add	r3, sp, #12
1a003434:	9300      	str	r3, [sp, #0]
1a003436:	f10d 030d 	add.w	r3, sp, #13
1a00343a:	f10d 020e 	add.w	r2, sp, #14
1a00343e:	f10d 010f 	add.w	r1, sp, #15
1a003442:	f7ff ffc3 	bl	1a0033cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a003446:	2c05      	cmp	r4, #5
1a003448:	f200 80a9 	bhi.w	1a00359e <gpioInit+0x19e>
1a00344c:	e8df f004 	tbb	[pc, r4]
1a003450:	45278109 	.word	0x45278109
1a003454:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a003456:	4853      	ldr	r0, [pc, #332]	; (1a0035a4 <gpioInit+0x1a4>)
1a003458:	f7ff f9bc 	bl	1a0027d4 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a00345c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00345e:	b004      	add	sp, #16
1a003460:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a003462:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003466:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00346a:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00346e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003472:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003476:	494c      	ldr	r1, [pc, #304]	; (1a0035a8 <gpioInit+0x1a8>)
1a003478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00347c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003480:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003484:	2001      	movs	r0, #1
1a003486:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00348a:	4c46      	ldr	r4, [pc, #280]	; (1a0035a4 <gpioInit+0x1a4>)
1a00348c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003490:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003494:	ea22 0201 	bic.w	r2, r2, r1
1a003498:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00349c:	e7df      	b.n	1a00345e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00349e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0034a2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0034a6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0034aa:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0034ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0034b2:	493d      	ldr	r1, [pc, #244]	; (1a0035a8 <gpioInit+0x1a8>)
1a0034b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0034b8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0034bc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0034c0:	2001      	movs	r0, #1
1a0034c2:	fa00 f102 	lsl.w	r1, r0, r2
1a0034c6:	4c37      	ldr	r4, [pc, #220]	; (1a0035a4 <gpioInit+0x1a4>)
1a0034c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0034cc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0034d0:	ea22 0201 	bic.w	r2, r2, r1
1a0034d4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0034d8:	e7c1      	b.n	1a00345e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0034da:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0034de:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0034e2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0034e6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0034ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0034ee:	492e      	ldr	r1, [pc, #184]	; (1a0035a8 <gpioInit+0x1a8>)
1a0034f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0034f4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0034f8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0034fc:	2001      	movs	r0, #1
1a0034fe:	fa00 f102 	lsl.w	r1, r0, r2
1a003502:	4c28      	ldr	r4, [pc, #160]	; (1a0035a4 <gpioInit+0x1a4>)
1a003504:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003508:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00350c:	ea22 0201 	bic.w	r2, r2, r1
1a003510:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003514:	e7a3      	b.n	1a00345e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003516:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00351a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00351e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003522:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a003526:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00352a:	491f      	ldr	r1, [pc, #124]	; (1a0035a8 <gpioInit+0x1a8>)
1a00352c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003530:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003534:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003538:	2001      	movs	r0, #1
1a00353a:	fa00 f102 	lsl.w	r1, r0, r2
1a00353e:	4c19      	ldr	r4, [pc, #100]	; (1a0035a4 <gpioInit+0x1a4>)
1a003540:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003544:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003548:	ea22 0201 	bic.w	r2, r2, r1
1a00354c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003550:	e785      	b.n	1a00345e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003552:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003556:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00355a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00355e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003562:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003566:	4910      	ldr	r1, [pc, #64]	; (1a0035a8 <gpioInit+0x1a8>)
1a003568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00356c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003570:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003574:	2001      	movs	r0, #1
1a003576:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00357a:	4b0a      	ldr	r3, [pc, #40]	; (1a0035a4 <gpioInit+0x1a4>)
1a00357c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003580:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003584:	4331      	orrs	r1, r6
1a003586:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00358a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00358c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003590:	2100      	movs	r1, #0
1a003592:	5499      	strb	r1, [r3, r2]
1a003594:	e763      	b.n	1a00345e <gpioInit+0x5e>
	  return FALSE;
1a003596:	2000      	movs	r0, #0
1a003598:	4770      	bx	lr
	  return FALSE;
1a00359a:	2000      	movs	r0, #0
}
1a00359c:	4770      	bx	lr
      ret_val = 0;
1a00359e:	2000      	movs	r0, #0
1a0035a0:	e75d      	b.n	1a00345e <gpioInit+0x5e>
1a0035a2:	bf00      	nop
1a0035a4:	400f4000 	.word	0x400f4000
1a0035a8:	40086000 	.word	0x40086000

1a0035ac <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a0035ac:	f110 0f02 	cmn.w	r0, #2
1a0035b0:	d02d      	beq.n	1a00360e <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a0035b2:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0035b6:	d02c      	beq.n	1a003612 <gpioWrite+0x66>
{
1a0035b8:	b510      	push	{r4, lr}
1a0035ba:	b084      	sub	sp, #16
1a0035bc:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0035be:	2300      	movs	r3, #0
1a0035c0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0035c4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0035c8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0035cc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0035d0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0035d4:	f10d 030b 	add.w	r3, sp, #11
1a0035d8:	9301      	str	r3, [sp, #4]
1a0035da:	ab03      	add	r3, sp, #12
1a0035dc:	9300      	str	r3, [sp, #0]
1a0035de:	f10d 030d 	add.w	r3, sp, #13
1a0035e2:	f10d 020e 	add.w	r2, sp, #14
1a0035e6:	f10d 010f 	add.w	r1, sp, #15
1a0035ea:	f7ff feef 	bl	1a0033cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0035ee:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0035f2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0035f6:	1c21      	adds	r1, r4, #0
1a0035f8:	bf18      	it	ne
1a0035fa:	2101      	movne	r1, #1
1a0035fc:	015b      	lsls	r3, r3, #5
1a0035fe:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003602:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003606:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003608:	2001      	movs	r0, #1
}
1a00360a:	b004      	add	sp, #16
1a00360c:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00360e:	2000      	movs	r0, #0
1a003610:	4770      	bx	lr
	  return FALSE;
1a003612:	2000      	movs	r0, #0
}
1a003614:	4770      	bx	lr

1a003616 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003616:	f110 0f02 	cmn.w	r0, #2
1a00361a:	d02c      	beq.n	1a003676 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a00361c:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003620:	d02b      	beq.n	1a00367a <gpioRead+0x64>
{
1a003622:	b500      	push	{lr}
1a003624:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003626:	2300      	movs	r3, #0
1a003628:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00362c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003630:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003634:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003638:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00363c:	f10d 030b 	add.w	r3, sp, #11
1a003640:	9301      	str	r3, [sp, #4]
1a003642:	ab03      	add	r3, sp, #12
1a003644:	9300      	str	r3, [sp, #0]
1a003646:	f10d 030d 	add.w	r3, sp, #13
1a00364a:	f10d 020e 	add.w	r2, sp, #14
1a00364e:	f10d 010f 	add.w	r1, sp, #15
1a003652:	f7ff febb 	bl	1a0033cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003656:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a00365a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00365e:	015b      	lsls	r3, r3, #5
1a003660:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003664:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003668:	5c98      	ldrb	r0, [r3, r2]
1a00366a:	3000      	adds	r0, #0
1a00366c:	bf18      	it	ne
1a00366e:	2001      	movne	r0, #1

   return ret_val;
}
1a003670:	b005      	add	sp, #20
1a003672:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a003676:	2001      	movs	r0, #1
1a003678:	4770      	bx	lr
      return FALSE;
1a00367a:	2000      	movs	r0, #0
}
1a00367c:	4770      	bx	lr
1a00367e:	Address 0x1a00367e is out of bounds.


1a003680 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a003680:	b530      	push	{r4, r5, lr}
1a003682:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a003684:	b118      	cbz	r0, 1a00368e <adcInit+0xe>
1a003686:	2801      	cmp	r0, #1
1a003688:	d04a      	beq.n	1a003720 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a00368a:	b003      	add	sp, #12
1a00368c:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a00368e:	4b26      	ldr	r3, [pc, #152]	; (1a003728 <adcInit+0xa8>)
1a003690:	466d      	mov	r5, sp
1a003692:	e893 0003 	ldmia.w	r3, {r0, r1}
1a003696:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a00369a:	4c24      	ldr	r4, [pc, #144]	; (1a00372c <adcInit+0xac>)
1a00369c:	4629      	mov	r1, r5
1a00369e:	4620      	mov	r0, r4
1a0036a0:	f7ff f8d0 	bl	1a002844 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a0036a4:	2100      	movs	r1, #0
1a0036a6:	4620      	mov	r0, r4
1a0036a8:	f7ff f96b 	bl	1a002982 <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a0036ac:	4a20      	ldr	r2, [pc, #128]	; (1a003730 <adcInit+0xb0>)
1a0036ae:	4629      	mov	r1, r5
1a0036b0:	4620      	mov	r0, r4
1a0036b2:	f7ff f932 	bl	1a00291a <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a0036b6:	2200      	movs	r2, #0
1a0036b8:	2101      	movs	r1, #1
1a0036ba:	4620      	mov	r0, r4
1a0036bc:	f7ff f94c 	bl	1a002958 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a0036c0:	2200      	movs	r2, #0
1a0036c2:	2101      	movs	r1, #1
1a0036c4:	4620      	mov	r0, r4
1a0036c6:	f7ff f907 	bl	1a0028d8 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a0036ca:	2200      	movs	r2, #0
1a0036cc:	2102      	movs	r1, #2
1a0036ce:	4620      	mov	r0, r4
1a0036d0:	f7ff f942 	bl	1a002958 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a0036d4:	2200      	movs	r2, #0
1a0036d6:	2102      	movs	r1, #2
1a0036d8:	4620      	mov	r0, r4
1a0036da:	f7ff f8fd 	bl	1a0028d8 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a0036de:	2200      	movs	r2, #0
1a0036e0:	2103      	movs	r1, #3
1a0036e2:	4620      	mov	r0, r4
1a0036e4:	f7ff f938 	bl	1a002958 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a0036e8:	2200      	movs	r2, #0
1a0036ea:	2103      	movs	r1, #3
1a0036ec:	4620      	mov	r0, r4
1a0036ee:	f7ff f8f3 	bl	1a0028d8 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a0036f2:	2200      	movs	r2, #0
1a0036f4:	2104      	movs	r1, #4
1a0036f6:	4620      	mov	r0, r4
1a0036f8:	f7ff f92e 	bl	1a002958 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a0036fc:	2200      	movs	r2, #0
1a0036fe:	2104      	movs	r1, #4
1a003700:	4620      	mov	r0, r4
1a003702:	f7ff f8e9 	bl	1a0028d8 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a003706:	4a0b      	ldr	r2, [pc, #44]	; (1a003734 <adcInit+0xb4>)
1a003708:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a00370c:	f043 0310 	orr.w	r3, r3, #16
1a003710:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a003714:	2200      	movs	r2, #0
1a003716:	2105      	movs	r1, #5
1a003718:	4620      	mov	r0, r4
1a00371a:	f7ff f8dd 	bl	1a0028d8 <Chip_ADC_Int_SetChannelCmd>
      break;
1a00371e:	e7b4      	b.n	1a00368a <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a003720:	4802      	ldr	r0, [pc, #8]	; (1a00372c <adcInit+0xac>)
1a003722:	f7ff f8af 	bl	1a002884 <Chip_ADC_DeInit>
}
1a003726:	e7b0      	b.n	1a00368a <adcInit+0xa>
1a003728:	1a0055c8 	.word	0x1a0055c8
1a00372c:	400e3000 	.word	0x400e3000
1a003730:	00030d40 	.word	0x00030d40
1a003734:	40086000 	.word	0x40086000

1a003738 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a003738:	b570      	push	{r4, r5, r6, lr}
1a00373a:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a00373c:	3001      	adds	r0, #1
1a00373e:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a003740:	2600      	movs	r6, #0
1a003742:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a003746:	4d11      	ldr	r5, [pc, #68]	; (1a00378c <adcRead+0x54>)
1a003748:	2201      	movs	r2, #1
1a00374a:	4621      	mov	r1, r4
1a00374c:	4628      	mov	r0, r5
1a00374e:	f7ff f903 	bl	1a002958 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a003752:	4632      	mov	r2, r6
1a003754:	2101      	movs	r1, #1
1a003756:	4628      	mov	r0, r5
1a003758:	f7ff f8cf 	bl	1a0028fa <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a00375c:	2200      	movs	r2, #0
1a00375e:	4621      	mov	r1, r4
1a003760:	480a      	ldr	r0, [pc, #40]	; (1a00378c <adcRead+0x54>)
1a003762:	f7ff f89e 	bl	1a0028a2 <Chip_ADC_ReadStatus>
   while(
1a003766:	2801      	cmp	r0, #1
1a003768:	d1f8      	bne.n	1a00375c <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a00376a:	4d08      	ldr	r5, [pc, #32]	; (1a00378c <adcRead+0x54>)
1a00376c:	f10d 0206 	add.w	r2, sp, #6
1a003770:	4621      	mov	r1, r4
1a003772:	4628      	mov	r0, r5
1a003774:	f7ff f891 	bl	1a00289a <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a003778:	2200      	movs	r2, #0
1a00377a:	4621      	mov	r1, r4
1a00377c:	4628      	mov	r0, r5
1a00377e:	f7ff f8eb 	bl	1a002958 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a003782:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a003786:	b002      	add	sp, #8
1a003788:	bd70      	pop	{r4, r5, r6, pc}
1a00378a:	bf00      	nop
1a00378c:	400e3000 	.word	0x400e3000

1a003790 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a003790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003794:	4680      	mov	r8, r0
1a003796:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003798:	4c19      	ldr	r4, [pc, #100]	; (1a003800 <uartInit+0x70>)
1a00379a:	0045      	lsls	r5, r0, #1
1a00379c:	182a      	adds	r2, r5, r0
1a00379e:	0093      	lsls	r3, r2, #2
1a0037a0:	18e6      	adds	r6, r4, r3
1a0037a2:	58e7      	ldr	r7, [r4, r3]
1a0037a4:	4638      	mov	r0, r7
1a0037a6:	f7ff fd1b 	bl	1a0031e0 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0037aa:	4649      	mov	r1, r9
1a0037ac:	4638      	mov	r0, r7
1a0037ae:	f7ff fd55 	bl	1a00325c <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a0037b2:	2307      	movs	r3, #7
1a0037b4:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0037b6:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a0037b8:	2301      	movs	r3, #1
1a0037ba:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0037bc:	7930      	ldrb	r0, [r6, #4]
1a0037be:	7973      	ldrb	r3, [r6, #5]
1a0037c0:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0037c2:	f042 0218 	orr.w	r2, r2, #24
1a0037c6:	490f      	ldr	r1, [pc, #60]	; (1a003804 <uartInit+0x74>)
1a0037c8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0037cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0037d0:	79f0      	ldrb	r0, [r6, #7]
1a0037d2:	7a33      	ldrb	r3, [r6, #8]
1a0037d4:	7a72      	ldrb	r2, [r6, #9]
1a0037d6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0037da:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0037de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a0037e2:	f1b8 0f01 	cmp.w	r8, #1
1a0037e6:	d001      	beq.n	1a0037ec <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a0037e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0037ec:	4a06      	ldr	r2, [pc, #24]	; (1a003808 <uartInit+0x78>)
1a0037ee:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0037f0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0037f4:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0037f6:	221a      	movs	r2, #26
1a0037f8:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0037fc:	e7f4      	b.n	1a0037e8 <uartInit+0x58>
1a0037fe:	bf00      	nop
1a003800:	1a0055d0 	.word	0x1a0055d0
1a003804:	40086000 	.word	0x40086000
1a003808:	40081000 	.word	0x40081000

1a00380c <CDC_ep0_override_hdlr>:
	return LPC_OK;
}

/* CDC EP0_patch part of WORKAROUND for artf42016. */
static ErrorCode_t CDC_ep0_override_hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a00380c:	b538      	push	{r3, r4, r5, lr}
1a00380e:	4604      	mov	r4, r0
1a003810:	4608      	mov	r0, r1
	USB_CDC0_CTRL_T *pCdc0Ctrl = (USB_CDC0_CTRL_T *) data;
	uint8_t cif_num, dif_num;
	CIC_SetRequest_t setReq;
	ErrorCode_t ret = ERR_USBD_UNHANDLED;

	if ( (event == USB_EVT_OUT) &&
1a003812:	2a02      	cmp	r2, #2
1a003814:	d007      	beq.n	1a003826 <CDC_ep0_override_hdlr+0x1a>
			}
		}

	}
	else {
		ret = g_defaultCdcHdlr(hUsb, data, event);
1a003816:	4b1b      	ldr	r3, [pc, #108]	; (1a003884 <CDC_ep0_override_hdlr+0x78>)
1a003818:	681b      	ldr	r3, [r3, #0]
1a00381a:	4601      	mov	r1, r0
1a00381c:	4620      	mov	r0, r4
1a00381e:	4798      	blx	r3
1a003820:	4605      	mov	r5, r0
	}
	return ret;
}
1a003822:	4628      	mov	r0, r5
1a003824:	bd38      	pop	{r3, r4, r5, pc}
		 (pCtrl->SetupPacket.bmRequestType.BM.Type == REQUEST_CLASS) &&
1a003826:	f894 3174 	ldrb.w	r3, [r4, #372]	; 0x174
1a00382a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1a00382e:	2b21      	cmp	r3, #33	; 0x21
1a003830:	d1f1      	bne.n	1a003816 <CDC_ep0_override_hdlr+0xa>
		if ((pCdcCtrl->epin_num & 0x80) == 0) {
1a003832:	f991 301a 	ldrsb.w	r3, [r1, #26]
1a003836:	2b00      	cmp	r3, #0
1a003838:	db0a      	blt.n	1a003850 <CDC_ep0_override_hdlr+0x44>
			cif_num = pCdc0Ctrl->cif_num;
1a00383a:	7dca      	ldrb	r2, [r1, #23]
			dif_num = pCdc0Ctrl->dif_num;
1a00383c:	7e09      	ldrb	r1, [r1, #24]
			setReq = pCdc0Ctrl->CIC_SetRequest;
1a00383e:	6c05      	ldr	r5, [r0, #64]	; 0x40
		if (((pCtrl->SetupPacket.wIndex.WB.L == cif_num)  ||
1a003840:	f894 3178 	ldrb.w	r3, [r4, #376]	; 0x178
1a003844:	4293      	cmp	r3, r2
1a003846:	d007      	beq.n	1a003858 <CDC_ep0_override_hdlr+0x4c>
1a003848:	428b      	cmp	r3, r1
1a00384a:	d005      	beq.n	1a003858 <CDC_ep0_override_hdlr+0x4c>
	ErrorCode_t ret = ERR_USBD_UNHANDLED;
1a00384c:	4d0e      	ldr	r5, [pc, #56]	; (1a003888 <CDC_ep0_override_hdlr+0x7c>)
	return ret;
1a00384e:	e7e8      	b.n	1a003822 <CDC_ep0_override_hdlr+0x16>
			cif_num = pCdcCtrl->cif_num;
1a003850:	7e0a      	ldrb	r2, [r1, #24]
			dif_num = pCdcCtrl->dif_num;
1a003852:	7e49      	ldrb	r1, [r1, #25]
			setReq = pCdcCtrl->CIC_SetRequest;
1a003854:	6c45      	ldr	r5, [r0, #68]	; 0x44
1a003856:	e7f3      	b.n	1a003840 <CDC_ep0_override_hdlr+0x34>
			pCtrl->EP0Data.pData -= pCtrl->SetupPacket.wLength;
1a003858:	f8b4 317a 	ldrh.w	r3, [r4, #378]	; 0x17a
1a00385c:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
1a003860:	1ad2      	subs	r2, r2, r3
1a003862:	f8c4 212c 	str.w	r2, [r4, #300]	; 0x12c
			ret = setReq(pCdcCtrl, &pCtrl->SetupPacket, &pCtrl->EP0Data.pData,
1a003866:	f504 7296 	add.w	r2, r4, #300	; 0x12c
1a00386a:	f504 71ba 	add.w	r1, r4, #372	; 0x174
1a00386e:	47a8      	blx	r5
			if ( ret == LPC_OK) {
1a003870:	4605      	mov	r5, r0
1a003872:	2800      	cmp	r0, #0
1a003874:	d1d5      	bne.n	1a003822 <CDC_ep0_override_hdlr+0x16>
				USBD_API->core->StatusInStage(pCtrl);
1a003876:	4b05      	ldr	r3, [pc, #20]	; (1a00388c <CDC_ep0_override_hdlr+0x80>)
1a003878:	681b      	ldr	r3, [r3, #0]
1a00387a:	685b      	ldr	r3, [r3, #4]
1a00387c:	695b      	ldr	r3, [r3, #20]
1a00387e:	4620      	mov	r0, r4
1a003880:	4798      	blx	r3
1a003882:	e7ce      	b.n	1a003822 <CDC_ep0_override_hdlr+0x16>
1a003884:	10002b50 	.word	0x10002b50
1a003888:	00040002 	.word	0x00040002
1a00388c:	10002bd8 	.word	0x10002bd8

1a003890 <UCOM_bulk_hdlr>:
{
1a003890:	b570      	push	{r4, r5, r6, lr}
1a003892:	460c      	mov	r4, r1
	switch (event) {
1a003894:	2a03      	cmp	r2, #3
1a003896:	d005      	beq.n	1a0038a4 <UCOM_bulk_hdlr+0x14>
1a003898:	2a04      	cmp	r2, #4
1a00389a:	d022      	beq.n	1a0038e2 <UCOM_bulk_hdlr+0x52>
1a00389c:	2a02      	cmp	r2, #2
1a00389e:	d02f      	beq.n	1a003900 <UCOM_bulk_hdlr+0x70>
}
1a0038a0:	2000      	movs	r0, #0
1a0038a2:	bd70      	pop	{r4, r5, r6, pc}
		if (pUcom->rxBuf_uartIndex < pUcom->rxBuf_usbIndex) {
1a0038a4:	7d0a      	ldrb	r2, [r1, #20]
1a0038a6:	7d4b      	ldrb	r3, [r1, #21]
1a0038a8:	429a      	cmp	r2, r3
1a0038aa:	d215      	bcs.n	1a0038d8 <UCOM_bulk_hdlr+0x48>
			count = UCOM_RXBUF_SZ - pUcom->rxBuf_usbIndex;
1a0038ac:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
		if (count) {
1a0038b0:	b1a3      	cbz	r3, 1a0038dc <UCOM_bulk_hdlr+0x4c>
			pUcom->usbTxBusy = 1;
1a0038b2:	2201      	movs	r2, #1
1a0038b4:	75a2      	strb	r2, [r4, #22]
			count = USBD_API->hw->WriteEP(pUcom->hUsb, USB_CDC_IN_EP, &pUcom->rxBuf[g_uCOM.rxBuf_usbIndex], count);
1a0038b6:	4a23      	ldr	r2, [pc, #140]	; (1a003944 <UCOM_bulk_hdlr+0xb4>)
1a0038b8:	6812      	ldr	r2, [r2, #0]
1a0038ba:	6812      	ldr	r2, [r2, #0]
1a0038bc:	6d16      	ldr	r6, [r2, #80]	; 0x50
1a0038be:	68a1      	ldr	r1, [r4, #8]
1a0038c0:	4d21      	ldr	r5, [pc, #132]	; (1a003948 <UCOM_bulk_hdlr+0xb8>)
1a0038c2:	7d6a      	ldrb	r2, [r5, #21]
1a0038c4:	440a      	add	r2, r1
1a0038c6:	2181      	movs	r1, #129	; 0x81
1a0038c8:	6820      	ldr	r0, [r4, #0]
1a0038ca:	47b0      	blx	r6
			g_uCOM.rxBuf_usbIndex = (g_uCOM.rxBuf_usbIndex + count) & (UCOM_RXBUF_SZ - 1);
1a0038cc:	7d6b      	ldrb	r3, [r5, #21]
1a0038ce:	4418      	add	r0, r3
1a0038d0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
1a0038d4:	7568      	strb	r0, [r5, #21]
1a0038d6:	e7e3      	b.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
			count = pUcom->rxBuf_uartIndex - pUcom->rxBuf_usbIndex;
1a0038d8:	1ad3      	subs	r3, r2, r3
1a0038da:	e7e9      	b.n	1a0038b0 <UCOM_bulk_hdlr+0x20>
			pUcom->usbTxBusy = 0;
1a0038dc:	2300      	movs	r3, #0
1a0038de:	75a3      	strb	r3, [r4, #22]
1a0038e0:	e7de      	b.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
		if (pUcom->uartTxBusy == 0) {
1a0038e2:	7dcb      	ldrb	r3, [r1, #23]
1a0038e4:	2b00      	cmp	r3, #0
1a0038e6:	d1db      	bne.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
			USBD_API->hw->ReadReqEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0], UCOM_TXBUF_SZ);
1a0038e8:	4b16      	ldr	r3, [pc, #88]	; (1a003944 <UCOM_bulk_hdlr+0xb4>)
1a0038ea:	681b      	ldr	r3, [r3, #0]
1a0038ec:	681b      	ldr	r3, [r3, #0]
1a0038ee:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a0038f0:	f44f 7300 	mov.w	r3, #512	; 0x200
1a0038f4:	68ca      	ldr	r2, [r1, #12]
1a0038f6:	2101      	movs	r1, #1
1a0038f8:	47a8      	blx	r5
			pUcom->uartTxBusy = 1;
1a0038fa:	2301      	movs	r3, #1
1a0038fc:	75e3      	strb	r3, [r4, #23]
1a0038fe:	e7cf      	b.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
	return pUART->IER;
1a003900:	4b12      	ldr	r3, [pc, #72]	; (1a00394c <UCOM_bulk_hdlr+0xbc>)
1a003902:	685b      	ldr	r3, [r3, #4]
		if ((Chip_UART_GetIntsEnabled(LPC_UART) & UART_IER_THREINT) == 0) {
1a003904:	f013 0f02 	tst.w	r3, #2
1a003908:	d1ca      	bne.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
			pUcom->txBuf_count = USBD_API->hw->ReadEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0]);
1a00390a:	4b0e      	ldr	r3, [pc, #56]	; (1a003944 <UCOM_bulk_hdlr+0xb4>)
1a00390c:	681b      	ldr	r3, [r3, #0]
1a00390e:	681b      	ldr	r3, [r3, #0]
1a003910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a003912:	68ca      	ldr	r2, [r1, #12]
1a003914:	2101      	movs	r1, #1
1a003916:	4798      	blx	r3
1a003918:	b202      	sxth	r2, r0
1a00391a:	8262      	strh	r2, [r4, #18]
			pUcom->txBuf_uartIndex = 0;
1a00391c:	2300      	movs	r3, #0
1a00391e:	8223      	strh	r3, [r4, #16]
													&pUcom->txBuf[g_uCOM.txBuf_uartIndex],
1a003920:	68e1      	ldr	r1, [r4, #12]
1a003922:	4b09      	ldr	r3, [pc, #36]	; (1a003948 <UCOM_bulk_hdlr+0xb8>)
1a003924:	8a1b      	ldrh	r3, [r3, #16]
			pUcom->txBuf_uartIndex = Chip_UART_Send(LPC_UART,
1a003926:	4d09      	ldr	r5, [pc, #36]	; (1a00394c <UCOM_bulk_hdlr+0xbc>)
1a003928:	4419      	add	r1, r3
1a00392a:	4628      	mov	r0, r5
1a00392c:	f7ff fc82 	bl	1a003234 <Chip_UART_Send>
1a003930:	b280      	uxth	r0, r0
1a003932:	8220      	strh	r0, [r4, #16]
			pUcom->txBuf_count -= pUcom->txBuf_uartIndex;
1a003934:	8a63      	ldrh	r3, [r4, #18]
1a003936:	1a1b      	subs	r3, r3, r0
1a003938:	8263      	strh	r3, [r4, #18]
	pUART->IER |= intMask;
1a00393a:	686b      	ldr	r3, [r5, #4]
1a00393c:	f043 0302 	orr.w	r3, r3, #2
1a003940:	606b      	str	r3, [r5, #4]
1a003942:	e7ad      	b.n	1a0038a0 <UCOM_bulk_hdlr+0x10>
1a003944:	10002bd8 	.word	0x10002bd8
1a003948:	10002b54 	.word	0x10002b54
1a00394c:	400c1000 	.word	0x400c1000

1a003950 <UCOM_SetLineCode>:
{
1a003950:	b510      	push	{r4, lr}
	switch (line_coding->bDataBits) {
1a003952:	798b      	ldrb	r3, [r1, #6]
1a003954:	2b06      	cmp	r3, #6
1a003956:	d011      	beq.n	1a00397c <UCOM_SetLineCode+0x2c>
1a003958:	2b07      	cmp	r3, #7
1a00395a:	d011      	beq.n	1a003980 <UCOM_SetLineCode+0x30>
1a00395c:	2b05      	cmp	r3, #5
1a00395e:	d011      	beq.n	1a003984 <UCOM_SetLineCode+0x34>
		config_data |= UART_LCR_WLEN8;
1a003960:	2403      	movs	r4, #3
	switch (line_coding->bCharFormat) {
1a003962:	790a      	ldrb	r2, [r1, #4]
1a003964:	2a01      	cmp	r2, #1
1a003966:	d00f      	beq.n	1a003988 <UCOM_SetLineCode+0x38>
1a003968:	2a02      	cmp	r2, #2
1a00396a:	d012      	beq.n	1a003992 <UCOM_SetLineCode+0x42>
	switch (line_coding->bParityType) {
1a00396c:	794b      	ldrb	r3, [r1, #5]
1a00396e:	3b01      	subs	r3, #1
1a003970:	2b03      	cmp	r3, #3
1a003972:	d815      	bhi.n	1a0039a0 <UCOM_SetLineCode+0x50>
1a003974:	e8df f003 	tbb	[pc, r3]
1a003978:	221f1c12 	.word	0x221f1c12
		config_data |= UART_LCR_WLEN6;
1a00397c:	2401      	movs	r4, #1
1a00397e:	e7f0      	b.n	1a003962 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN7;
1a003980:	2402      	movs	r4, #2
1a003982:	e7ee      	b.n	1a003962 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN5;
1a003984:	2400      	movs	r4, #0
1a003986:	e7ec      	b.n	1a003962 <UCOM_SetLineCode+0x12>
		if (line_coding->bDataBits == 5) {
1a003988:	2b05      	cmp	r3, #5
1a00398a:	d11e      	bne.n	1a0039ca <UCOM_SetLineCode+0x7a>
			config_data |= UART_LCR_SBS_2BIT;
1a00398c:	f044 0404 	orr.w	r4, r4, #4
		break;
1a003990:	e7ec      	b.n	1a00396c <UCOM_SetLineCode+0x1c>
		if (line_coding->bDataBits != 5) {
1a003992:	2b05      	cmp	r3, #5
1a003994:	d01b      	beq.n	1a0039ce <UCOM_SetLineCode+0x7e>
			config_data |= UART_LCR_SBS_2BIT;
1a003996:	f044 0404 	orr.w	r4, r4, #4
		break;
1a00399a:	e7e7      	b.n	1a00396c <UCOM_SetLineCode+0x1c>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_ODD);
1a00399c:	f044 0408 	orr.w	r4, r4, #8
	if (line_coding->dwDTERate < 3125000) {
1a0039a0:	6809      	ldr	r1, [r1, #0]
1a0039a2:	4b0c      	ldr	r3, [pc, #48]	; (1a0039d4 <UCOM_SetLineCode+0x84>)
1a0039a4:	4299      	cmp	r1, r3
1a0039a6:	d90c      	bls.n	1a0039c2 <UCOM_SetLineCode+0x72>
	pUART->LCR = config;
1a0039a8:	4b0b      	ldr	r3, [pc, #44]	; (1a0039d8 <UCOM_SetLineCode+0x88>)
1a0039aa:	60dc      	str	r4, [r3, #12]
	return LPC_OK;
1a0039ac:	2000      	movs	r0, #0
}
1a0039ae:	bd10      	pop	{r4, pc}
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN);
1a0039b0:	f044 0418 	orr.w	r4, r4, #24
		break;
1a0039b4:	e7f4      	b.n	1a0039a0 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_1);
1a0039b6:	f044 0428 	orr.w	r4, r4, #40	; 0x28
		break;
1a0039ba:	e7f1      	b.n	1a0039a0 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_0);
1a0039bc:	f044 0438 	orr.w	r4, r4, #56	; 0x38
		break;
1a0039c0:	e7ee      	b.n	1a0039a0 <UCOM_SetLineCode+0x50>
		Chip_UART_SetBaud(LPC_UART, line_coding->dwDTERate);
1a0039c2:	4805      	ldr	r0, [pc, #20]	; (1a0039d8 <UCOM_SetLineCode+0x88>)
1a0039c4:	f7ff fc4a 	bl	1a00325c <Chip_UART_SetBaud>
1a0039c8:	e7ee      	b.n	1a0039a8 <UCOM_SetLineCode+0x58>
			return ERR_USBD_UNHANDLED;
1a0039ca:	4804      	ldr	r0, [pc, #16]	; (1a0039dc <UCOM_SetLineCode+0x8c>)
1a0039cc:	e7ef      	b.n	1a0039ae <UCOM_SetLineCode+0x5e>
			return ERR_USBD_UNHANDLED;
1a0039ce:	4803      	ldr	r0, [pc, #12]	; (1a0039dc <UCOM_SetLineCode+0x8c>)
1a0039d0:	e7ed      	b.n	1a0039ae <UCOM_SetLineCode+0x5e>
1a0039d2:	bf00      	nop
1a0039d4:	002faf07 	.word	0x002faf07
1a0039d8:	400c1000 	.word	0x400c1000
1a0039dc:	00040002 	.word	0x00040002

1a0039e0 <cdcUartLpcInit>:
//
//}

/* UART to USB com port init routine */
ErrorCode_t cdcUartLpcInit( USBD_HANDLE_T hUsb, USB_CORE_DESCS_T *pDesc,
                         USBD_API_INIT_PARAM_T *pUsbParam ){
1a0039e0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0039e2:	b093      	sub	sp, #76	; 0x4c
1a0039e4:	4604      	mov	r4, r0
1a0039e6:	460f      	mov	r7, r1
1a0039e8:	4615      	mov	r5, r2
	uint32_t ep_indx;
	USB_CDC_CTRL_T *pCDC;
	USB_CORE_CTRL_T *pCtrl = (USB_CORE_CTRL_T *) hUsb;

	/* Store USB stack handle for future use. */
	g_uCOM.hUsb = hUsb;
1a0039ea:	4e2e      	ldr	r6, [pc, #184]	; (1a003aa4 <cdcUartLpcInit+0xc4>)
1a0039ec:	f846 0b04 	str.w	r0, [r6], #4
	/* Initi CDC params */
	memset((void *) &cdc_param, 0, sizeof(USBD_CDC_INIT_PARAM_T));
1a0039f0:	2248      	movs	r2, #72	; 0x48
1a0039f2:	2100      	movs	r1, #0
1a0039f4:	4668      	mov	r0, sp
1a0039f6:	f000 fdc6 	bl	1a004586 <memset>
	cdc_param.mem_base = pUsbParam->mem_base;
1a0039fa:	686b      	ldr	r3, [r5, #4]
1a0039fc:	9300      	str	r3, [sp, #0]
	cdc_param.mem_size = pUsbParam->mem_size;
1a0039fe:	68ab      	ldr	r3, [r5, #8]
1a003a00:	9301      	str	r3, [sp, #4]
	cdc_param.cif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_COMMUNICATION_INTERFACE_CLASS);
1a003a02:	2102      	movs	r1, #2
1a003a04:	68f8      	ldr	r0, [r7, #12]
1a003a06:	f000 f997 	bl	1a003d38 <find_IntfDesc>
1a003a0a:	9002      	str	r0, [sp, #8]
	cdc_param.dif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_DATA_INTERFACE_CLASS);
1a003a0c:	210a      	movs	r1, #10
1a003a0e:	68f8      	ldr	r0, [r7, #12]
1a003a10:	f000 f992 	bl	1a003d38 <find_IntfDesc>
1a003a14:	9003      	str	r0, [sp, #12]
	cdc_param.SetLineCode = UCOM_SetLineCode;
1a003a16:	4b24      	ldr	r3, [pc, #144]	; (1a003aa8 <cdcUartLpcInit+0xc8>)
1a003a18:	930f      	str	r3, [sp, #60]	; 0x3c

	/* Init CDC interface */
	ret = USBD_API->cdc->init(hUsb, &cdc_param, &g_uCOM.hCdc);
1a003a1a:	4b24      	ldr	r3, [pc, #144]	; (1a003aac <cdcUartLpcInit+0xcc>)
1a003a1c:	681b      	ldr	r3, [r3, #0]
1a003a1e:	695b      	ldr	r3, [r3, #20]
1a003a20:	685b      	ldr	r3, [r3, #4]
1a003a22:	4632      	mov	r2, r6
1a003a24:	4669      	mov	r1, sp
1a003a26:	4620      	mov	r0, r4
1a003a28:	4798      	blx	r3

	if (ret == LPC_OK) {
1a003a2a:	4603      	mov	r3, r0
1a003a2c:	2800      	cmp	r0, #0
1a003a2e:	d135      	bne.n	1a003a9c <cdcUartLpcInit+0xbc>
		/* allocate transfer buffers */
		g_uCOM.txBuf = (uint8_t *) cdc_param.mem_base;
1a003a30:	9a00      	ldr	r2, [sp, #0]
1a003a32:	4b1c      	ldr	r3, [pc, #112]	; (1a003aa4 <cdcUartLpcInit+0xc4>)
1a003a34:	60da      	str	r2, [r3, #12]
		cdc_param.mem_base += UCOM_TXBUF_SZ;
1a003a36:	f502 7100 	add.w	r1, r2, #512	; 0x200
		cdc_param.mem_size -= UCOM_TXBUF_SZ;
		g_uCOM.rxBuf = (uint8_t *) cdc_param.mem_base;
1a003a3a:	6099      	str	r1, [r3, #8]
		cdc_param.mem_base += UCOM_RXBUF_SZ;
1a003a3c:	f502 7210 	add.w	r2, r2, #576	; 0x240
1a003a40:	9200      	str	r2, [sp, #0]
		cdc_param.mem_size -= UCOM_RXBUF_SZ;
1a003a42:	9a01      	ldr	r2, [sp, #4]
1a003a44:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
1a003a48:	9201      	str	r2, [sp, #4]

		/* register endpoint interrupt handler */
		ep_indx = (((USB_CDC_IN_EP & 0x0F) << 1) + 1);
		ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a003a4a:	4a18      	ldr	r2, [pc, #96]	; (1a003aac <cdcUartLpcInit+0xcc>)
1a003a4c:	6812      	ldr	r2, [r2, #0]
1a003a4e:	6852      	ldr	r2, [r2, #4]
1a003a50:	6856      	ldr	r6, [r2, #4]
1a003a52:	4a17      	ldr	r2, [pc, #92]	; (1a003ab0 <cdcUartLpcInit+0xd0>)
1a003a54:	2103      	movs	r1, #3
1a003a56:	4620      	mov	r0, r4
1a003a58:	47b0      	blx	r6

		if (ret == LPC_OK) {
1a003a5a:	4603      	mov	r3, r0
1a003a5c:	b9d0      	cbnz	r0, 1a003a94 <cdcUartLpcInit+0xb4>
			    sending proper handshake after processing SET_REQUEST messages targeted
			    to CDC interfaces. The workaround will send the proper handshake to host.
			    Due to this bug some terminal applications such as Putty have problem
			    establishing connection.
			 */
			g_defaultCdcHdlr = pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1];
1a003a5e:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
1a003a62:	332d      	adds	r3, #45	; 0x2d
1a003a64:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1a003a68:	4a12      	ldr	r2, [pc, #72]	; (1a003ab4 <cdcUartLpcInit+0xd4>)
1a003a6a:	6011      	str	r1, [r2, #0]
			/* store the default CDC handler and replace it with ours */
			pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1] = CDC_ep0_override_hdlr;
1a003a6c:	4a12      	ldr	r2, [pc, #72]	; (1a003ab8 <cdcUartLpcInit+0xd8>)
1a003a6e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

			/* register endpoint interrupt handler */
			ep_indx = ((USB_CDC_OUT_EP & 0x0F) << 1);
			ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a003a72:	4b0e      	ldr	r3, [pc, #56]	; (1a003aac <cdcUartLpcInit+0xcc>)
1a003a74:	681b      	ldr	r3, [r3, #0]
1a003a76:	685b      	ldr	r3, [r3, #4]
1a003a78:	685f      	ldr	r7, [r3, #4]
1a003a7a:	4e0a      	ldr	r6, [pc, #40]	; (1a003aa4 <cdcUartLpcInit+0xc4>)
1a003a7c:	4633      	mov	r3, r6
1a003a7e:	4a0c      	ldr	r2, [pc, #48]	; (1a003ab0 <cdcUartLpcInit+0xd0>)
1a003a80:	2102      	movs	r1, #2
1a003a82:	4620      	mov	r0, r4
1a003a84:	47b8      	blx	r7
1a003a86:	4603      	mov	r3, r0
         
//			UCOM_UartInit();


			/* Set the line coding values as per UART Settings */
			pCDC = (USB_CDC_CTRL_T *) g_uCOM.hCdc;
1a003a88:	6872      	ldr	r2, [r6, #4]
			pCDC->line_coding.dwDTERate = 115200;
1a003a8a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a003a8e:	6111      	str	r1, [r2, #16]
			pCDC->line_coding.bDataBits = 8;
1a003a90:	2108      	movs	r1, #8
1a003a92:	7591      	strb	r1, [r2, #22]
		}

		/* update mem_base and size variables for cascading calls. */
		pUsbParam->mem_base = cdc_param.mem_base;
1a003a94:	9a00      	ldr	r2, [sp, #0]
1a003a96:	606a      	str	r2, [r5, #4]
		pUsbParam->mem_size = cdc_param.mem_size;
1a003a98:	9a01      	ldr	r2, [sp, #4]
1a003a9a:	60aa      	str	r2, [r5, #8]
	}

	return ret;
}
1a003a9c:	4618      	mov	r0, r3
1a003a9e:	b013      	add	sp, #76	; 0x4c
1a003aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003aa2:	bf00      	nop
1a003aa4:	10002b54 	.word	0x10002b54
1a003aa8:	1a003951 	.word	0x1a003951
1a003aac:	10002bd8 	.word	0x10002bd8
1a003ab0:	1a003891 	.word	0x1a003891
1a003ab4:	10002b50 	.word	0x10002b50
1a003ab8:	1a00380d 	.word	0x1a00380d

1a003abc <Keyboard_EpIN_Hdlr>:

/* HID interrupt IN endpoint handler */
static ErrorCode_t Keyboard_EpIN_Hdlr( USBD_HANDLE_T hUsb,
                                       void *data,
                                       uint32_t event ){
   switch (event) {
1a003abc:	2a03      	cmp	r2, #3
1a003abe:	d001      	beq.n	1a003ac4 <Keyboard_EpIN_Hdlr+0x8>
      case USB_EVT_IN:
         g_keyBoard.tx_busy = 0;
         break;
   }
   return LPC_OK;
}
1a003ac0:	2000      	movs	r0, #0
1a003ac2:	4770      	bx	lr
         g_keyBoard.tx_busy = 0;
1a003ac4:	4b01      	ldr	r3, [pc, #4]	; (1a003acc <Keyboard_EpIN_Hdlr+0x10>)
1a003ac6:	2200      	movs	r2, #0
1a003ac8:	731a      	strb	r2, [r3, #12]
         break;
1a003aca:	e7f9      	b.n	1a003ac0 <Keyboard_EpIN_Hdlr+0x4>
1a003acc:	10002b6c 	.word	0x10002b6c

1a003ad0 <Keyboard_UpdateReport>:
static void Keyboard_UpdateReport(void){
1a003ad0:	b508      	push	{r3, lr}
   HID_KEYBOARD_CLEAR_REPORT(&g_keyBoard.report[0]);
1a003ad2:	4a05      	ldr	r2, [pc, #20]	; (1a003ae8 <Keyboard_UpdateReport+0x18>)
1a003ad4:	2300      	movs	r3, #0
1a003ad6:	6053      	str	r3, [r2, #4]
1a003ad8:	6093      	str	r3, [r2, #8]
   if( (keyboardCheckKeysFunction != NULL) ) {
1a003ada:	4b04      	ldr	r3, [pc, #16]	; (1a003aec <Keyboard_UpdateReport+0x1c>)
1a003adc:	681b      	ldr	r3, [r3, #0]
1a003ade:	b10b      	cbz	r3, 1a003ae4 <Keyboard_UpdateReport+0x14>
      (* keyboardCheckKeysFunction )( NULL );
1a003ae0:	2000      	movs	r0, #0
1a003ae2:	4798      	blx	r3
}
1a003ae4:	bd08      	pop	{r3, pc}
1a003ae6:	bf00      	nop
1a003ae8:	10002b6c 	.word	0x10002b6c
1a003aec:	10002b7c 	.word	0x10002b7c

1a003af0 <Keyboard_SetReport>:
   if (length == 0) {
1a003af0:	b1d3      	cbz	r3, 1a003b28 <Keyboard_SetReport+0x38>
                                       uint16_t length){
1a003af2:	b508      	push	{r3, lr}
   switch (pSetup->wValue.WB.H){
1a003af4:	78cb      	ldrb	r3, [r1, #3]
1a003af6:	2b02      	cmp	r3, #2
1a003af8:	d005      	beq.n	1a003b06 <Keyboard_SetReport+0x16>
1a003afa:	2b03      	cmp	r3, #3
1a003afc:	d016      	beq.n	1a003b2c <Keyboard_SetReport+0x3c>
1a003afe:	2b01      	cmp	r3, #1
1a003b00:	d016      	beq.n	1a003b30 <Keyboard_SetReport+0x40>
   return LPC_OK;
1a003b02:	2000      	movs	r0, #0
}
1a003b04:	bd08      	pop	{r3, pc}
         if (**pBuffer & 0x01) {
1a003b06:	6813      	ldr	r3, [r2, #0]
1a003b08:	781b      	ldrb	r3, [r3, #0]
1a003b0a:	f013 0f01 	tst.w	r3, #1
1a003b0e:	d005      	beq.n	1a003b1c <Keyboard_SetReport+0x2c>
            gpioWrite( LED, ON );
1a003b10:	2101      	movs	r1, #1
1a003b12:	202a      	movs	r0, #42	; 0x2a
1a003b14:	f7ff fd4a 	bl	1a0035ac <gpioWrite>
   return LPC_OK;
1a003b18:	2000      	movs	r0, #0
1a003b1a:	e7f3      	b.n	1a003b04 <Keyboard_SetReport+0x14>
            gpioWrite( LED, OFF);
1a003b1c:	2100      	movs	r1, #0
1a003b1e:	202a      	movs	r0, #42	; 0x2a
1a003b20:	f7ff fd44 	bl	1a0035ac <gpioWrite>
   return LPC_OK;
1a003b24:	2000      	movs	r0, #0
1a003b26:	e7ed      	b.n	1a003b04 <Keyboard_SetReport+0x14>
      return LPC_OK;
1a003b28:	2000      	movs	r0, #0
}
1a003b2a:	4770      	bx	lr
         return ERR_USBD_STALL;
1a003b2c:	4801      	ldr	r0, [pc, #4]	; (1a003b34 <Keyboard_SetReport+0x44>)
1a003b2e:	e7e9      	b.n	1a003b04 <Keyboard_SetReport+0x14>
1a003b30:	4800      	ldr	r0, [pc, #0]	; (1a003b34 <Keyboard_SetReport+0x44>)
1a003b32:	e7e7      	b.n	1a003b04 <Keyboard_SetReport+0x14>
1a003b34:	00040003 	.word	0x00040003

1a003b38 <Keyboard_GetReport>:
                                       uint16_t *plength ){
1a003b38:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a003b3a:	78c9      	ldrb	r1, [r1, #3]
1a003b3c:	2901      	cmp	r1, #1
1a003b3e:	d005      	beq.n	1a003b4c <Keyboard_GetReport+0x14>
1a003b40:	b24b      	sxtb	r3, r1
1a003b42:	b183      	cbz	r3, 1a003b66 <Keyboard_GetReport+0x2e>
1a003b44:	2903      	cmp	r1, #3
1a003b46:	d810      	bhi.n	1a003b6a <Keyboard_GetReport+0x32>
         return ERR_USBD_STALL;
1a003b48:	4809      	ldr	r0, [pc, #36]	; (1a003b70 <Keyboard_GetReport+0x38>)
}
1a003b4a:	bd38      	pop	{r3, r4, r5, pc}
1a003b4c:	461c      	mov	r4, r3
1a003b4e:	4615      	mov	r5, r2
         Keyboard_UpdateReport();
1a003b50:	f7ff ffbe 	bl	1a003ad0 <Keyboard_UpdateReport>
         memcpy(*pBuffer, &g_keyBoard.report[0], KEYBOARD_REPORT_SIZE);
1a003b54:	682a      	ldr	r2, [r5, #0]
1a003b56:	4b07      	ldr	r3, [pc, #28]	; (1a003b74 <Keyboard_GetReport+0x3c>)
1a003b58:	cb03      	ldmia	r3!, {r0, r1}
1a003b5a:	6010      	str	r0, [r2, #0]
1a003b5c:	6051      	str	r1, [r2, #4]
         *plength = KEYBOARD_REPORT_SIZE;
1a003b5e:	2308      	movs	r3, #8
1a003b60:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a003b62:	2000      	movs	r0, #0
      break;
1a003b64:	e7f1      	b.n	1a003b4a <Keyboard_GetReport+0x12>
	return LPC_OK;
1a003b66:	2000      	movs	r0, #0
1a003b68:	e7ef      	b.n	1a003b4a <Keyboard_GetReport+0x12>
1a003b6a:	2000      	movs	r0, #0
1a003b6c:	e7ed      	b.n	1a003b4a <Keyboard_GetReport+0x12>
1a003b6e:	bf00      	nop
1a003b70:	00040003 	.word	0x00040003
1a003b74:	10002b70 	.word	0x10002b70

1a003b78 <usbDeviceKeyboardInit>:
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;

   /* Do a quick check of if the interface descriptor passed is the right one. */
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a003b78:	2900      	cmp	r1, #0
1a003b7a:	d036      	beq.n	1a003bea <usbDeviceKeyboardInit+0x72>
{
1a003b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a003b7e:	b091      	sub	sp, #68	; 0x44
1a003b80:	460c      	mov	r4, r1
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a003b82:	7949      	ldrb	r1, [r1, #5]
1a003b84:	2903      	cmp	r1, #3
1a003b86:	d133      	bne.n	1a003bf0 <usbDeviceKeyboardInit+0x78>
1a003b88:	461f      	mov	r7, r3
1a003b8a:	4616      	mov	r6, r2
1a003b8c:	4605      	mov	r5, r0
       != USB_DEVICE_CLASS_HUMAN_INTERFACE)) {
      return ERR_FAILED;
   }

   /* Init HID params */
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a003b8e:	2238      	movs	r2, #56	; 0x38
1a003b90:	2100      	movs	r1, #0
1a003b92:	a802      	add	r0, sp, #8
1a003b94:	f000 fcf7 	bl	1a004586 <memset>
   hid_param.max_reports = 1;
1a003b98:	2301      	movs	r3, #1
1a003b9a:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a003b9e:	6833      	ldr	r3, [r6, #0]
1a003ba0:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a003ba2:	683b      	ldr	r3, [r7, #0]
1a003ba4:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a003ba6:	9405      	str	r4, [sp, #20]

   /* user defined functions */
   hid_param.HID_GetReport = Keyboard_GetReport;
1a003ba8:	4b13      	ldr	r3, [pc, #76]	; (1a003bf8 <usbDeviceKeyboardInit+0x80>)
1a003baa:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Keyboard_SetReport;
1a003bac:	4b13      	ldr	r3, [pc, #76]	; (1a003bfc <usbDeviceKeyboardInit+0x84>)
1a003bae:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr  = Keyboard_EpIN_Hdlr;
1a003bb0:	4b13      	ldr	r3, [pc, #76]	; (1a003c00 <usbDeviceKeyboardInit+0x88>)
1a003bb2:	930c      	str	r3, [sp, #48]	; 0x30

   /* Init reports_data */
   reports_data[0].len = Keyboard_ReportDescSize;
1a003bb4:	4b13      	ldr	r3, [pc, #76]	; (1a003c04 <usbDeviceKeyboardInit+0x8c>)
1a003bb6:	881b      	ldrh	r3, [r3, #0]
1a003bb8:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a003bbc:	2400      	movs	r4, #0
1a003bbe:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Keyboard_ReportDescriptor[0];
1a003bc2:	4b11      	ldr	r3, [pc, #68]	; (1a003c08 <usbDeviceKeyboardInit+0x90>)
1a003bc4:	9301      	str	r3, [sp, #4]
   hid_param.report_data  = reports_data;
1a003bc6:	f8cd d018 	str.w	sp, [sp, #24]

   ret = USBD_API->hid->init(hUsb, &hid_param);
1a003bca:	4b10      	ldr	r3, [pc, #64]	; (1a003c0c <usbDeviceKeyboardInit+0x94>)
1a003bcc:	681b      	ldr	r3, [r3, #0]
1a003bce:	691b      	ldr	r3, [r3, #16]
1a003bd0:	685b      	ldr	r3, [r3, #4]
1a003bd2:	a902      	add	r1, sp, #8
1a003bd4:	4628      	mov	r0, r5
1a003bd6:	4798      	blx	r3

   /* update memory variables */
   *mem_base = hid_param.mem_base;
1a003bd8:	9b02      	ldr	r3, [sp, #8]
1a003bda:	6033      	str	r3, [r6, #0]
   *mem_size = hid_param.mem_size;
1a003bdc:	9b03      	ldr	r3, [sp, #12]
1a003bde:	603b      	str	r3, [r7, #0]

   /* store stack handle for later use. */
   g_keyBoard.hUsb = hUsb;
1a003be0:	4b0b      	ldr	r3, [pc, #44]	; (1a003c10 <usbDeviceKeyboardInit+0x98>)
1a003be2:	601d      	str	r5, [r3, #0]
   g_keyBoard.tx_busy = 0;
1a003be4:	731c      	strb	r4, [r3, #12]

   return ret;
}
1a003be6:	b011      	add	sp, #68	; 0x44
1a003be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERR_FAILED;
1a003bea:	f04f 30ff 	mov.w	r0, #4294967295
}
1a003bee:	4770      	bx	lr
      return ERR_FAILED;
1a003bf0:	f04f 30ff 	mov.w	r0, #4294967295
1a003bf4:	e7f7      	b.n	1a003be6 <usbDeviceKeyboardInit+0x6e>
1a003bf6:	bf00      	nop
1a003bf8:	1a003b39 	.word	0x1a003b39
1a003bfc:	1a003af1 	.word	0x1a003af1
1a003c00:	1a003abd 	.word	0x1a003abd
1a003c04:	1a00523a 	.word	0x1a00523a
1a003c08:	1a00523c 	.word	0x1a00523c
1a003c0c:	10002bd8 	.word	0x10002bd8
1a003c10:	10002b6c 	.word	0x10002b6c

1a003c14 <EP0_patch>:
 * Private functions
 ****************************************************************************/

/* EP0_patch part of WORKAROUND for artf45032. */
ErrorCode_t EP0_patch(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a003c14:	b510      	push	{r4, lr}
   switch (event) {
1a003c16:	4613      	mov	r3, r2
1a003c18:	b16a      	cbz	r2, 1a003c36 <EP0_patch+0x22>
1a003c1a:	2a02      	cmp	r2, #2
1a003c1c:	d908      	bls.n	1a003c30 <EP0_patch+0x1c>
1a003c1e:	2a04      	cmp	r2, #4
1a003c20:	d109      	bne.n	1a003c36 <EP0_patch+0x22>
   case USB_EVT_OUT_NAK:
      if (g_ep0RxBusy) {
1a003c22:	4a08      	ldr	r2, [pc, #32]	; (1a003c44 <EP0_patch+0x30>)
1a003c24:	6812      	ldr	r2, [r2, #0]
1a003c26:	b95a      	cbnz	r2, 1a003c40 <EP0_patch+0x2c>
         /* we already queued the buffer so ignore this NAK event. */
         return LPC_OK;
      }
      else {
         /* Mark EP0_RX buffer as busy and allow base handler to queue the buffer. */
         g_ep0RxBusy = 1;
1a003c28:	4a06      	ldr	r2, [pc, #24]	; (1a003c44 <EP0_patch+0x30>)
1a003c2a:	2401      	movs	r4, #1
1a003c2c:	6014      	str	r4, [r2, #0]
      }
      break;
1a003c2e:	e002      	b.n	1a003c36 <EP0_patch+0x22>

   case USB_EVT_SETUP:  /* reset the flag when new setup sequence starts */
   case USB_EVT_OUT:
      /* we received the packet so clear the flag. */
      g_ep0RxBusy = 0;
1a003c30:	4a04      	ldr	r2, [pc, #16]	; (1a003c44 <EP0_patch+0x30>)
1a003c32:	2400      	movs	r4, #0
1a003c34:	6014      	str	r4, [r2, #0]
      break;
1a003c36:	461a      	mov	r2, r3
   }
   return g_Ep0BaseHdlr(hUsb, data, event);
1a003c38:	4b03      	ldr	r3, [pc, #12]	; (1a003c48 <EP0_patch+0x34>)
1a003c3a:	681b      	ldr	r3, [r3, #0]
1a003c3c:	4798      	blx	r3
}
1a003c3e:	bd10      	pop	{r4, pc}
         return LPC_OK;
1a003c40:	2000      	movs	r0, #0
1a003c42:	e7fc      	b.n	1a003c3e <EP0_patch+0x2a>
1a003c44:	10002b84 	.word	0x10002b84
1a003c48:	10002b80 	.word	0x10002b80

1a003c4c <usbDeviceLpcInterruptPrioritySet>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003c4c:	0140      	lsls	r0, r0, #5
1a003c4e:	b2c0      	uxtb	r0, r0
1a003c50:	4b01      	ldr	r3, [pc, #4]	; (1a003c58 <usbDeviceLpcInterruptPrioritySet+0xc>)
1a003c52:	f883 0308 	strb.w	r0, [r3, #776]	; 0x308
   return ret;
}

static void usbDeviceLpcInterruptPrioritySet( uint32_t priority ){
   NVIC_SetPriority( LPC_USB_IRQ, priority );
}
1a003c56:	4770      	bx	lr
1a003c58:	e000e100 	.word	0xe000e100

1a003c5c <usbDeviceLpcInterruptInit>:

static void usbDeviceLpcInterruptInit( void ){
1a003c5c:	b508      	push	{r3, lr}
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003c5e:	4b06      	ldr	r3, [pc, #24]	; (1a003c78 <usbDeviceLpcInterruptInit+0x1c>)
1a003c60:	f44f 7280 	mov.w	r2, #256	; 0x100
1a003c64:	601a      	str	r2, [r3, #0]
    /*  enable USB interrupts */
   NVIC_EnableIRQ( LPC_USB_IRQ );
   /* now connect */
   USBD_API->hw->Connect( g_hUsb, 1 );
1a003c66:	4b05      	ldr	r3, [pc, #20]	; (1a003c7c <usbDeviceLpcInterruptInit+0x20>)
1a003c68:	681b      	ldr	r3, [r3, #0]
1a003c6a:	681b      	ldr	r3, [r3, #0]
1a003c6c:	689b      	ldr	r3, [r3, #8]
1a003c6e:	2101      	movs	r1, #1
1a003c70:	4a03      	ldr	r2, [pc, #12]	; (1a003c80 <usbDeviceLpcInterruptInit+0x24>)
1a003c72:	6810      	ldr	r0, [r2, #0]
1a003c74:	4798      	blx	r3
}
1a003c76:	bd08      	pop	{r3, pc}
1a003c78:	e000e100 	.word	0xe000e100
1a003c7c:	10002bd8 	.word	0x10002bd8
1a003c80:	10002b88 	.word	0x10002b88

1a003c84 <usbDeviceLpcInit>:
                                    USBD_API_INIT_PARAM_T* usb_param){
1a003c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003c86:	4604      	mov	r4, r0
1a003c88:	460d      	mov	r5, r1
   USB_init_pin_clk();
1a003c8a:	f7fe ff51 	bl	1a002b30 <Chip_USB0_Init>
   g_pUsbApi = (const USBD_API_T *) LPC_ROM_API->usbdApiBase;
1a003c8e:	4b18      	ldr	r3, [pc, #96]	; (1a003cf0 <usbDeviceLpcInit+0x6c>)
1a003c90:	69db      	ldr	r3, [r3, #28]
1a003c92:	4e18      	ldr	r6, [pc, #96]	; (1a003cf4 <usbDeviceLpcInit+0x70>)
1a003c94:	6033      	str	r3, [r6, #0]
   uint8_t max_num_ep = usb_param->max_num_ep;
1a003c96:	4628      	mov	r0, r5
1a003c98:	f810 7f0c 	ldrb.w	r7, [r0, #12]!
   memset((void *) usb_param, 0, sizeof(USBD_API_INIT_PARAM_T));   
1a003c9c:	2238      	movs	r2, #56	; 0x38
1a003c9e:	2100      	movs	r1, #0
1a003ca0:	f000 fc71 	bl	1a004586 <memset>
   usb_param->usb_reg_base = LPC_USB_BASE;
1a003ca4:	4b14      	ldr	r3, [pc, #80]	; (1a003cf8 <usbDeviceLpcInit+0x74>)
1a003ca6:	602b      	str	r3, [r5, #0]
   usb_param->mem_base = USB_STACK_MEM_BASE;
1a003ca8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
1a003cac:	606b      	str	r3, [r5, #4]
   usb_param->mem_size = USB_STACK_MEM_SIZE;   
1a003cae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a003cb2:	60ab      	str	r3, [r5, #8]
   usb_param->max_num_ep = max_num_ep;
1a003cb4:	732f      	strb	r7, [r5, #12]
   desc->device_desc = (uint8_t *) USB_DeviceDescriptor;
1a003cb6:	4b11      	ldr	r3, [pc, #68]	; (1a003cfc <usbDeviceLpcInit+0x78>)
1a003cb8:	6023      	str	r3, [r4, #0]
   desc->string_desc = (uint8_t *) USB_StringDescriptor;
1a003cba:	4b11      	ldr	r3, [pc, #68]	; (1a003d00 <usbDeviceLpcInit+0x7c>)
1a003cbc:	6063      	str	r3, [r4, #4]
      desc->high_speed_desc = USB_HsConfigDescriptor;
1a003cbe:	4b11      	ldr	r3, [pc, #68]	; (1a003d04 <usbDeviceLpcInit+0x80>)
1a003cc0:	60e3      	str	r3, [r4, #12]
      desc->full_speed_desc = USB_FsConfigDescriptor;
1a003cc2:	4b11      	ldr	r3, [pc, #68]	; (1a003d08 <usbDeviceLpcInit+0x84>)
1a003cc4:	60a3      	str	r3, [r4, #8]
      desc->device_qualifier = (uint8_t *) USB_DeviceQualifier;
1a003cc6:	4b11      	ldr	r3, [pc, #68]	; (1a003d0c <usbDeviceLpcInit+0x88>)
1a003cc8:	6123      	str	r3, [r4, #16]
   ret = USBD_API->hw->Init(&g_hUsb, desc, usb_param);
1a003cca:	6833      	ldr	r3, [r6, #0]
1a003ccc:	681b      	ldr	r3, [r3, #0]
1a003cce:	685b      	ldr	r3, [r3, #4]
1a003cd0:	462a      	mov	r2, r5
1a003cd2:	4621      	mov	r1, r4
1a003cd4:	480e      	ldr	r0, [pc, #56]	; (1a003d10 <usbDeviceLpcInit+0x8c>)
1a003cd6:	4798      	blx	r3
   if (ret == LPC_OK) {      
1a003cd8:	4603      	mov	r3, r0
1a003cda:	b930      	cbnz	r0, 1a003cea <usbDeviceLpcInit+0x66>
      pCtrl = (USB_CORE_CTRL_T *) g_hUsb; /* convert the handle to control structure */
1a003cdc:	4a0c      	ldr	r2, [pc, #48]	; (1a003d10 <usbDeviceLpcInit+0x8c>)
1a003cde:	6812      	ldr	r2, [r2, #0]
      g_Ep0BaseHdlr = pCtrl->ep_event_hdlr[0];/* retrieve the default EP0_OUT handler */
1a003ce0:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a003ce2:	490c      	ldr	r1, [pc, #48]	; (1a003d14 <usbDeviceLpcInit+0x90>)
1a003ce4:	6008      	str	r0, [r1, #0]
      pCtrl->ep_event_hdlr[0] = EP0_patch;/* set our patch routine as EP0_OUT handler */
1a003ce6:	490c      	ldr	r1, [pc, #48]	; (1a003d18 <usbDeviceLpcInit+0x94>)
1a003ce8:	6591      	str	r1, [r2, #88]	; 0x58
}
1a003cea:	4618      	mov	r0, r3
1a003cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003cee:	bf00      	nop
1a003cf0:	10400100 	.word	0x10400100
1a003cf4:	10002bd8 	.word	0x10002bd8
1a003cf8:	40006000 	.word	0x40006000
1a003cfc:	1a005198 	.word	0x1a005198
1a003d00:	1a0051b8 	.word	0x1a0051b8
1a003d04:	10000024 	.word	0x10000024
1a003d08:	10000000 	.word	0x10000000
1a003d0c:	1a0051ac 	.word	0x1a0051ac
1a003d10:	10002b88 	.word	0x10002b88
1a003d14:	10002b80 	.word	0x10002b80
1a003d18:	1a003c15 	.word	0x1a003c15

1a003d1c <USB0_IRQHandler>:
void USB_IRQHandler(void){
1a003d1c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003d1e:	4b04      	ldr	r3, [pc, #16]	; (1a003d30 <USB0_IRQHandler+0x14>)
1a003d20:	681b      	ldr	r3, [r3, #0]
1a003d22:	681b      	ldr	r3, [r3, #0]
1a003d24:	68db      	ldr	r3, [r3, #12]
1a003d26:	4a03      	ldr	r2, [pc, #12]	; (1a003d34 <USB0_IRQHandler+0x18>)
1a003d28:	6810      	ldr	r0, [r2, #0]
1a003d2a:	4798      	blx	r3
}
1a003d2c:	bd08      	pop	{r3, pc}
1a003d2e:	bf00      	nop
1a003d30:	10002bd8 	.word	0x10002bd8
1a003d34:	10002b88 	.word	0x10002b88

1a003d38 <find_IntfDesc>:
   while (pD->bLength) {
1a003d38:	e000      	b.n	1a003d3c <find_IntfDesc+0x4>
      next_desc_adr = (uint32_t) pD + pD->bLength;
1a003d3a:	4418      	add	r0, r3
   while (pD->bLength) {
1a003d3c:	7803      	ldrb	r3, [r0, #0]
1a003d3e:	b133      	cbz	r3, 1a003d4e <find_IntfDesc+0x16>
      if (pD->bDescriptorType == USB_INTERFACE_DESCRIPTOR_TYPE) {
1a003d40:	7842      	ldrb	r2, [r0, #1]
1a003d42:	2a04      	cmp	r2, #4
1a003d44:	d1f9      	bne.n	1a003d3a <find_IntfDesc+0x2>
         if (pIntfDesc->bInterfaceClass == intfClass) {
1a003d46:	7942      	ldrb	r2, [r0, #5]
1a003d48:	428a      	cmp	r2, r1
1a003d4a:	d1f6      	bne.n	1a003d3a <find_IntfDesc+0x2>
1a003d4c:	e000      	b.n	1a003d50 <find_IntfDesc+0x18>
1a003d4e:	2000      	movs	r0, #0
}
1a003d50:	4770      	bx	lr
1a003d52:	Address 0x1a003d52 is out of bounds.


1a003d54 <usbDeviceInit>:
bool_t usbDeviceInit( UsbSubClass_t subclass ){
1a003d54:	b500      	push	{lr}
1a003d56:	b097      	sub	sp, #92	; 0x5c
   switch(subclass){
1a003d58:	2805      	cmp	r0, #5
1a003d5a:	d85c      	bhi.n	1a003e16 <usbDeviceInit+0xc2>
1a003d5c:	e8df f000 	tbb	[pc, r0]
1a003d60:	37220a03 	.word	0x37220a03
1a003d64:	563c      	.short	0x563c
         printf("USB_HID_MOUSE\r\n");
1a003d66:	482e      	ldr	r0, [pc, #184]	; (1a003e20 <usbDeviceInit+0xcc>)
1a003d68:	f001 f820 	bl	1a004dac <puts>
   return FALSE;
1a003d6c:	2000      	movs	r0, #0
}
1a003d6e:	b017      	add	sp, #92	; 0x5c
1a003d70:	f85d fb04 	ldr.w	pc, [sp], #4
         printf("USB_HID_KEYBOARD\r\n");
1a003d74:	482b      	ldr	r0, [pc, #172]	; (1a003e24 <usbDeviceInit+0xd0>)
1a003d76:	f001 f819 	bl	1a004dac <puts>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a003d7a:	2302      	movs	r3, #2
1a003d7c:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003d80:	a905      	add	r1, sp, #20
1a003d82:	4668      	mov	r0, sp
1a003d84:	f7ff ff7e 	bl	1a003c84 <usbDeviceLpcInit>
         ret = usbDeviceKeyboardInit(
1a003d88:	ab07      	add	r3, sp, #28
1a003d8a:	aa06      	add	r2, sp, #24
1a003d8c:	4926      	ldr	r1, [pc, #152]	; (1a003e28 <usbDeviceInit+0xd4>)
1a003d8e:	4827      	ldr	r0, [pc, #156]	; (1a003e2c <usbDeviceInit+0xd8>)
1a003d90:	6800      	ldr	r0, [r0, #0]
1a003d92:	f7ff fef1 	bl	1a003b78 <usbDeviceKeyboardInit>
         if (ret == LPC_OK) {
1a003d96:	b108      	cbz	r0, 1a003d9c <usbDeviceInit+0x48>
   return FALSE;
1a003d98:	2000      	movs	r0, #0
1a003d9a:	e7e8      	b.n	1a003d6e <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a003d9c:	f7ff ff5e 	bl	1a003c5c <usbDeviceLpcInterruptInit>
            return TRUE;
1a003da0:	2001      	movs	r0, #1
1a003da2:	e7e4      	b.n	1a003d6e <usbDeviceInit+0x1a>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a003da4:	2302      	movs	r3, #2
1a003da6:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003daa:	a905      	add	r1, sp, #20
1a003dac:	4668      	mov	r0, sp
1a003dae:	f7ff ff69 	bl	1a003c84 <usbDeviceLpcInit>
         ret = usbDeviceGamepadInit(
1a003db2:	ab07      	add	r3, sp, #28
1a003db4:	aa06      	add	r2, sp, #24
1a003db6:	491c      	ldr	r1, [pc, #112]	; (1a003e28 <usbDeviceInit+0xd4>)
1a003db8:	481c      	ldr	r0, [pc, #112]	; (1a003e2c <usbDeviceInit+0xd8>)
1a003dba:	6800      	ldr	r0, [r0, #0]
1a003dbc:	f7fc fadc 	bl	1a000378 <usbDeviceGamepadInit>
         if (ret == LPC_OK) {
1a003dc0:	b108      	cbz	r0, 1a003dc6 <usbDeviceInit+0x72>
   return FALSE;
1a003dc2:	2000      	movs	r0, #0
1a003dc4:	e7d3      	b.n	1a003d6e <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a003dc6:	f7ff ff49 	bl	1a003c5c <usbDeviceLpcInterruptInit>
            return TRUE;
1a003dca:	2001      	movs	r0, #1
1a003dcc:	e7cf      	b.n	1a003d6e <usbDeviceInit+0x1a>
         printf("USB_HID_GENERIC\r\n");
1a003dce:	4818      	ldr	r0, [pc, #96]	; (1a003e30 <usbDeviceInit+0xdc>)
1a003dd0:	f000 ffec 	bl	1a004dac <puts>
   return FALSE;
1a003dd4:	2000      	movs	r0, #0
      break;
1a003dd6:	e7ca      	b.n	1a003d6e <usbDeviceInit+0x1a>
         printf("USB_CDC_UART\r\n");
1a003dd8:	4816      	ldr	r0, [pc, #88]	; (1a003e34 <usbDeviceInit+0xe0>)
1a003dda:	f000 ffe7 	bl	1a004dac <puts>
         usb_param.max_num_ep = 4; // CDC Uart has 4 endpoints
1a003dde:	2304      	movs	r3, #4
1a003de0:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a003de4:	a905      	add	r1, sp, #20
1a003de6:	4668      	mov	r0, sp
1a003de8:	f7ff ff4c 	bl	1a003c84 <usbDeviceLpcInit>
         ret = cdcUartLpcInit(g_hUsb, &desc, &usb_param);
1a003dec:	aa05      	add	r2, sp, #20
1a003dee:	4669      	mov	r1, sp
1a003df0:	4b0e      	ldr	r3, [pc, #56]	; (1a003e2c <usbDeviceInit+0xd8>)
1a003df2:	6818      	ldr	r0, [r3, #0]
1a003df4:	f7ff fdf4 	bl	1a0039e0 <cdcUartLpcInit>
         if (ret == LPC_OK) {
1a003df8:	b108      	cbz	r0, 1a003dfe <usbDeviceInit+0xaa>
   return FALSE;
1a003dfa:	2000      	movs	r0, #0
1a003dfc:	e7b7      	b.n	1a003d6e <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptPrioritySet(5); // FreeRTOS Requiere prioridad>=5
1a003dfe:	2005      	movs	r0, #5
1a003e00:	f7ff ff24 	bl	1a003c4c <usbDeviceLpcInterruptPrioritySet>
            usbDeviceLpcInterruptInit();      
1a003e04:	f7ff ff2a 	bl	1a003c5c <usbDeviceLpcInterruptInit>
            return TRUE;   
1a003e08:	2001      	movs	r0, #1
1a003e0a:	e7b0      	b.n	1a003d6e <usbDeviceInit+0x1a>
         printf("USB_MSC_DRIVE\r\n");
1a003e0c:	480a      	ldr	r0, [pc, #40]	; (1a003e38 <usbDeviceInit+0xe4>)
1a003e0e:	f000 ffcd 	bl	1a004dac <puts>
         return TRUE;
1a003e12:	2001      	movs	r0, #1
1a003e14:	e7ab      	b.n	1a003d6e <usbDeviceInit+0x1a>
         printf("Error, you must use a valid USB device class\r\n");
1a003e16:	4809      	ldr	r0, [pc, #36]	; (1a003e3c <usbDeviceInit+0xe8>)
1a003e18:	f000 ffc8 	bl	1a004dac <puts>
         return TRUE;
1a003e1c:	2001      	movs	r0, #1
1a003e1e:	e7a6      	b.n	1a003d6e <usbDeviceInit+0x1a>
1a003e20:	1a005618 	.word	0x1a005618
1a003e24:	1a005628 	.word	0x1a005628
1a003e28:	10000009 	.word	0x10000009
1a003e2c:	10002b88 	.word	0x10002b88
1a003e30:	1a00563c 	.word	0x1a00563c
1a003e34:	1a005650 	.word	0x1a005650
1a003e38:	1a005660 	.word	0x1a005660
1a003e3c:	1a005670 	.word	0x1a005670

1a003e40 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003e40:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003e42:	f7fe fe8f 	bl	1a002b64 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003e46:	4b18      	ldr	r3, [pc, #96]	; (1a003ea8 <boardInit+0x68>)
1a003e48:	6818      	ldr	r0, [r3, #0]
1a003e4a:	f7ff fab1 	bl	1a0033b0 <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a003e4e:	2105      	movs	r1, #5
1a003e50:	2000      	movs	r0, #0
1a003e52:	f7ff fad5 	bl	1a003400 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a003e56:	2100      	movs	r1, #0
1a003e58:	2024      	movs	r0, #36	; 0x24
1a003e5a:	f7ff fad1 	bl	1a003400 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a003e5e:	2100      	movs	r1, #0
1a003e60:	2025      	movs	r0, #37	; 0x25
1a003e62:	f7ff facd 	bl	1a003400 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a003e66:	2100      	movs	r1, #0
1a003e68:	2026      	movs	r0, #38	; 0x26
1a003e6a:	f7ff fac9 	bl	1a003400 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a003e6e:	2100      	movs	r1, #0
1a003e70:	2027      	movs	r0, #39	; 0x27
1a003e72:	f7ff fac5 	bl	1a003400 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a003e76:	2101      	movs	r1, #1
1a003e78:	2028      	movs	r0, #40	; 0x28
1a003e7a:	f7ff fac1 	bl	1a003400 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a003e7e:	2101      	movs	r1, #1
1a003e80:	2029      	movs	r0, #41	; 0x29
1a003e82:	f7ff fabd 	bl	1a003400 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a003e86:	2101      	movs	r1, #1
1a003e88:	202a      	movs	r0, #42	; 0x2a
1a003e8a:	f7ff fab9 	bl	1a003400 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a003e8e:	2101      	movs	r1, #1
1a003e90:	202b      	movs	r0, #43	; 0x2b
1a003e92:	f7ff fab5 	bl	1a003400 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a003e96:	2101      	movs	r1, #1
1a003e98:	202c      	movs	r0, #44	; 0x2c
1a003e9a:	f7ff fab1 	bl	1a003400 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a003e9e:	2101      	movs	r1, #1
1a003ea0:	202d      	movs	r0, #45	; 0x2d
1a003ea2:	f7ff faad 	bl	1a003400 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a003ea6:	bd08      	pop	{r3, pc}
1a003ea8:	10002bd4 	.word	0x10002bd4

1a003eac <__aeabi_uldivmod>:
1a003eac:	b953      	cbnz	r3, 1a003ec4 <__aeabi_uldivmod+0x18>
1a003eae:	b94a      	cbnz	r2, 1a003ec4 <__aeabi_uldivmod+0x18>
1a003eb0:	2900      	cmp	r1, #0
1a003eb2:	bf08      	it	eq
1a003eb4:	2800      	cmpeq	r0, #0
1a003eb6:	bf1c      	itt	ne
1a003eb8:	f04f 31ff 	movne.w	r1, #4294967295
1a003ebc:	f04f 30ff 	movne.w	r0, #4294967295
1a003ec0:	f000 b974 	b.w	1a0041ac <__aeabi_idiv0>
1a003ec4:	f1ad 0c08 	sub.w	ip, sp, #8
1a003ec8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a003ecc:	f000 f806 	bl	1a003edc <__udivmoddi4>
1a003ed0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003ed4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003ed8:	b004      	add	sp, #16
1a003eda:	4770      	bx	lr

1a003edc <__udivmoddi4>:
1a003edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003ee0:	9e08      	ldr	r6, [sp, #32]
1a003ee2:	4604      	mov	r4, r0
1a003ee4:	4688      	mov	r8, r1
1a003ee6:	2b00      	cmp	r3, #0
1a003ee8:	f040 8085 	bne.w	1a003ff6 <__udivmoddi4+0x11a>
1a003eec:	428a      	cmp	r2, r1
1a003eee:	4615      	mov	r5, r2
1a003ef0:	d948      	bls.n	1a003f84 <__udivmoddi4+0xa8>
1a003ef2:	fab2 f282 	clz	r2, r2
1a003ef6:	b14a      	cbz	r2, 1a003f0c <__udivmoddi4+0x30>
1a003ef8:	f1c2 0720 	rsb	r7, r2, #32
1a003efc:	fa01 f302 	lsl.w	r3, r1, r2
1a003f00:	fa20 f707 	lsr.w	r7, r0, r7
1a003f04:	4095      	lsls	r5, r2
1a003f06:	ea47 0803 	orr.w	r8, r7, r3
1a003f0a:	4094      	lsls	r4, r2
1a003f0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003f10:	0c23      	lsrs	r3, r4, #16
1a003f12:	fbb8 f7fe 	udiv	r7, r8, lr
1a003f16:	fa1f fc85 	uxth.w	ip, r5
1a003f1a:	fb0e 8817 	mls	r8, lr, r7, r8
1a003f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a003f22:	fb07 f10c 	mul.w	r1, r7, ip
1a003f26:	4299      	cmp	r1, r3
1a003f28:	d909      	bls.n	1a003f3e <__udivmoddi4+0x62>
1a003f2a:	18eb      	adds	r3, r5, r3
1a003f2c:	f107 30ff 	add.w	r0, r7, #4294967295
1a003f30:	f080 80e3 	bcs.w	1a0040fa <__udivmoddi4+0x21e>
1a003f34:	4299      	cmp	r1, r3
1a003f36:	f240 80e0 	bls.w	1a0040fa <__udivmoddi4+0x21e>
1a003f3a:	3f02      	subs	r7, #2
1a003f3c:	442b      	add	r3, r5
1a003f3e:	1a5b      	subs	r3, r3, r1
1a003f40:	b2a4      	uxth	r4, r4
1a003f42:	fbb3 f0fe 	udiv	r0, r3, lr
1a003f46:	fb0e 3310 	mls	r3, lr, r0, r3
1a003f4a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003f4e:	fb00 fc0c 	mul.w	ip, r0, ip
1a003f52:	45a4      	cmp	ip, r4
1a003f54:	d909      	bls.n	1a003f6a <__udivmoddi4+0x8e>
1a003f56:	192c      	adds	r4, r5, r4
1a003f58:	f100 33ff 	add.w	r3, r0, #4294967295
1a003f5c:	f080 80cb 	bcs.w	1a0040f6 <__udivmoddi4+0x21a>
1a003f60:	45a4      	cmp	ip, r4
1a003f62:	f240 80c8 	bls.w	1a0040f6 <__udivmoddi4+0x21a>
1a003f66:	3802      	subs	r0, #2
1a003f68:	442c      	add	r4, r5
1a003f6a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003f6e:	eba4 040c 	sub.w	r4, r4, ip
1a003f72:	2700      	movs	r7, #0
1a003f74:	b11e      	cbz	r6, 1a003f7e <__udivmoddi4+0xa2>
1a003f76:	40d4      	lsrs	r4, r2
1a003f78:	2300      	movs	r3, #0
1a003f7a:	e9c6 4300 	strd	r4, r3, [r6]
1a003f7e:	4639      	mov	r1, r7
1a003f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003f84:	2a00      	cmp	r2, #0
1a003f86:	d053      	beq.n	1a004030 <__udivmoddi4+0x154>
1a003f88:	fab2 f282 	clz	r2, r2
1a003f8c:	2a00      	cmp	r2, #0
1a003f8e:	f040 80b6 	bne.w	1a0040fe <__udivmoddi4+0x222>
1a003f92:	1b49      	subs	r1, r1, r5
1a003f94:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003f98:	fa1f f885 	uxth.w	r8, r5
1a003f9c:	2701      	movs	r7, #1
1a003f9e:	fbb1 fcfe 	udiv	ip, r1, lr
1a003fa2:	0c23      	lsrs	r3, r4, #16
1a003fa4:	fb0e 111c 	mls	r1, lr, ip, r1
1a003fa8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003fac:	fb08 f10c 	mul.w	r1, r8, ip
1a003fb0:	4299      	cmp	r1, r3
1a003fb2:	d907      	bls.n	1a003fc4 <__udivmoddi4+0xe8>
1a003fb4:	18eb      	adds	r3, r5, r3
1a003fb6:	f10c 30ff 	add.w	r0, ip, #4294967295
1a003fba:	d202      	bcs.n	1a003fc2 <__udivmoddi4+0xe6>
1a003fbc:	4299      	cmp	r1, r3
1a003fbe:	f200 80ec 	bhi.w	1a00419a <__udivmoddi4+0x2be>
1a003fc2:	4684      	mov	ip, r0
1a003fc4:	1a59      	subs	r1, r3, r1
1a003fc6:	b2a3      	uxth	r3, r4
1a003fc8:	fbb1 f0fe 	udiv	r0, r1, lr
1a003fcc:	fb0e 1410 	mls	r4, lr, r0, r1
1a003fd0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a003fd4:	fb08 f800 	mul.w	r8, r8, r0
1a003fd8:	45a0      	cmp	r8, r4
1a003fda:	d907      	bls.n	1a003fec <__udivmoddi4+0x110>
1a003fdc:	192c      	adds	r4, r5, r4
1a003fde:	f100 33ff 	add.w	r3, r0, #4294967295
1a003fe2:	d202      	bcs.n	1a003fea <__udivmoddi4+0x10e>
1a003fe4:	45a0      	cmp	r8, r4
1a003fe6:	f200 80dc 	bhi.w	1a0041a2 <__udivmoddi4+0x2c6>
1a003fea:	4618      	mov	r0, r3
1a003fec:	eba4 0408 	sub.w	r4, r4, r8
1a003ff0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a003ff4:	e7be      	b.n	1a003f74 <__udivmoddi4+0x98>
1a003ff6:	428b      	cmp	r3, r1
1a003ff8:	d908      	bls.n	1a00400c <__udivmoddi4+0x130>
1a003ffa:	2e00      	cmp	r6, #0
1a003ffc:	d078      	beq.n	1a0040f0 <__udivmoddi4+0x214>
1a003ffe:	2700      	movs	r7, #0
1a004000:	e9c6 0100 	strd	r0, r1, [r6]
1a004004:	4638      	mov	r0, r7
1a004006:	4639      	mov	r1, r7
1a004008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00400c:	fab3 f783 	clz	r7, r3
1a004010:	b97f      	cbnz	r7, 1a004032 <__udivmoddi4+0x156>
1a004012:	428b      	cmp	r3, r1
1a004014:	d302      	bcc.n	1a00401c <__udivmoddi4+0x140>
1a004016:	4282      	cmp	r2, r0
1a004018:	f200 80bd 	bhi.w	1a004196 <__udivmoddi4+0x2ba>
1a00401c:	1a84      	subs	r4, r0, r2
1a00401e:	eb61 0303 	sbc.w	r3, r1, r3
1a004022:	2001      	movs	r0, #1
1a004024:	4698      	mov	r8, r3
1a004026:	2e00      	cmp	r6, #0
1a004028:	d0a9      	beq.n	1a003f7e <__udivmoddi4+0xa2>
1a00402a:	e9c6 4800 	strd	r4, r8, [r6]
1a00402e:	e7a6      	b.n	1a003f7e <__udivmoddi4+0xa2>
1a004030:	deff      	udf	#255	; 0xff
1a004032:	f1c7 0520 	rsb	r5, r7, #32
1a004036:	40bb      	lsls	r3, r7
1a004038:	fa22 fc05 	lsr.w	ip, r2, r5
1a00403c:	ea4c 0c03 	orr.w	ip, ip, r3
1a004040:	fa01 f407 	lsl.w	r4, r1, r7
1a004044:	fa20 f805 	lsr.w	r8, r0, r5
1a004048:	fa21 f305 	lsr.w	r3, r1, r5
1a00404c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a004050:	ea48 0404 	orr.w	r4, r8, r4
1a004054:	fbb3 f9fe 	udiv	r9, r3, lr
1a004058:	0c21      	lsrs	r1, r4, #16
1a00405a:	fb0e 3319 	mls	r3, lr, r9, r3
1a00405e:	fa1f f88c 	uxth.w	r8, ip
1a004062:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a004066:	fb09 fa08 	mul.w	sl, r9, r8
1a00406a:	459a      	cmp	sl, r3
1a00406c:	fa02 f207 	lsl.w	r2, r2, r7
1a004070:	fa00 f107 	lsl.w	r1, r0, r7
1a004074:	d90b      	bls.n	1a00408e <__udivmoddi4+0x1b2>
1a004076:	eb1c 0303 	adds.w	r3, ip, r3
1a00407a:	f109 30ff 	add.w	r0, r9, #4294967295
1a00407e:	f080 8088 	bcs.w	1a004192 <__udivmoddi4+0x2b6>
1a004082:	459a      	cmp	sl, r3
1a004084:	f240 8085 	bls.w	1a004192 <__udivmoddi4+0x2b6>
1a004088:	f1a9 0902 	sub.w	r9, r9, #2
1a00408c:	4463      	add	r3, ip
1a00408e:	eba3 030a 	sub.w	r3, r3, sl
1a004092:	b2a4      	uxth	r4, r4
1a004094:	fbb3 f0fe 	udiv	r0, r3, lr
1a004098:	fb0e 3310 	mls	r3, lr, r0, r3
1a00409c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0040a0:	fb00 f808 	mul.w	r8, r0, r8
1a0040a4:	45a0      	cmp	r8, r4
1a0040a6:	d908      	bls.n	1a0040ba <__udivmoddi4+0x1de>
1a0040a8:	eb1c 0404 	adds.w	r4, ip, r4
1a0040ac:	f100 33ff 	add.w	r3, r0, #4294967295
1a0040b0:	d26b      	bcs.n	1a00418a <__udivmoddi4+0x2ae>
1a0040b2:	45a0      	cmp	r8, r4
1a0040b4:	d969      	bls.n	1a00418a <__udivmoddi4+0x2ae>
1a0040b6:	3802      	subs	r0, #2
1a0040b8:	4464      	add	r4, ip
1a0040ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0040be:	eba4 0408 	sub.w	r4, r4, r8
1a0040c2:	fba0 8902 	umull	r8, r9, r0, r2
1a0040c6:	454c      	cmp	r4, r9
1a0040c8:	46c6      	mov	lr, r8
1a0040ca:	464b      	mov	r3, r9
1a0040cc:	d354      	bcc.n	1a004178 <__udivmoddi4+0x29c>
1a0040ce:	d051      	beq.n	1a004174 <__udivmoddi4+0x298>
1a0040d0:	2e00      	cmp	r6, #0
1a0040d2:	d069      	beq.n	1a0041a8 <__udivmoddi4+0x2cc>
1a0040d4:	ebb1 020e 	subs.w	r2, r1, lr
1a0040d8:	eb64 0403 	sbc.w	r4, r4, r3
1a0040dc:	fa04 f505 	lsl.w	r5, r4, r5
1a0040e0:	fa22 f307 	lsr.w	r3, r2, r7
1a0040e4:	40fc      	lsrs	r4, r7
1a0040e6:	431d      	orrs	r5, r3
1a0040e8:	e9c6 5400 	strd	r5, r4, [r6]
1a0040ec:	2700      	movs	r7, #0
1a0040ee:	e746      	b.n	1a003f7e <__udivmoddi4+0xa2>
1a0040f0:	4637      	mov	r7, r6
1a0040f2:	4630      	mov	r0, r6
1a0040f4:	e743      	b.n	1a003f7e <__udivmoddi4+0xa2>
1a0040f6:	4618      	mov	r0, r3
1a0040f8:	e737      	b.n	1a003f6a <__udivmoddi4+0x8e>
1a0040fa:	4607      	mov	r7, r0
1a0040fc:	e71f      	b.n	1a003f3e <__udivmoddi4+0x62>
1a0040fe:	f1c2 0320 	rsb	r3, r2, #32
1a004102:	fa20 f703 	lsr.w	r7, r0, r3
1a004106:	4095      	lsls	r5, r2
1a004108:	fa01 f002 	lsl.w	r0, r1, r2
1a00410c:	fa21 f303 	lsr.w	r3, r1, r3
1a004110:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004114:	4338      	orrs	r0, r7
1a004116:	0c01      	lsrs	r1, r0, #16
1a004118:	fbb3 f7fe 	udiv	r7, r3, lr
1a00411c:	fa1f f885 	uxth.w	r8, r5
1a004120:	fb0e 3317 	mls	r3, lr, r7, r3
1a004124:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004128:	fb07 f308 	mul.w	r3, r7, r8
1a00412c:	428b      	cmp	r3, r1
1a00412e:	fa04 f402 	lsl.w	r4, r4, r2
1a004132:	d907      	bls.n	1a004144 <__udivmoddi4+0x268>
1a004134:	1869      	adds	r1, r5, r1
1a004136:	f107 3cff 	add.w	ip, r7, #4294967295
1a00413a:	d228      	bcs.n	1a00418e <__udivmoddi4+0x2b2>
1a00413c:	428b      	cmp	r3, r1
1a00413e:	d926      	bls.n	1a00418e <__udivmoddi4+0x2b2>
1a004140:	3f02      	subs	r7, #2
1a004142:	4429      	add	r1, r5
1a004144:	1acb      	subs	r3, r1, r3
1a004146:	b281      	uxth	r1, r0
1a004148:	fbb3 f0fe 	udiv	r0, r3, lr
1a00414c:	fb0e 3310 	mls	r3, lr, r0, r3
1a004150:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004154:	fb00 f308 	mul.w	r3, r0, r8
1a004158:	428b      	cmp	r3, r1
1a00415a:	d907      	bls.n	1a00416c <__udivmoddi4+0x290>
1a00415c:	1869      	adds	r1, r5, r1
1a00415e:	f100 3cff 	add.w	ip, r0, #4294967295
1a004162:	d210      	bcs.n	1a004186 <__udivmoddi4+0x2aa>
1a004164:	428b      	cmp	r3, r1
1a004166:	d90e      	bls.n	1a004186 <__udivmoddi4+0x2aa>
1a004168:	3802      	subs	r0, #2
1a00416a:	4429      	add	r1, r5
1a00416c:	1ac9      	subs	r1, r1, r3
1a00416e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a004172:	e714      	b.n	1a003f9e <__udivmoddi4+0xc2>
1a004174:	4541      	cmp	r1, r8
1a004176:	d2ab      	bcs.n	1a0040d0 <__udivmoddi4+0x1f4>
1a004178:	ebb8 0e02 	subs.w	lr, r8, r2
1a00417c:	eb69 020c 	sbc.w	r2, r9, ip
1a004180:	3801      	subs	r0, #1
1a004182:	4613      	mov	r3, r2
1a004184:	e7a4      	b.n	1a0040d0 <__udivmoddi4+0x1f4>
1a004186:	4660      	mov	r0, ip
1a004188:	e7f0      	b.n	1a00416c <__udivmoddi4+0x290>
1a00418a:	4618      	mov	r0, r3
1a00418c:	e795      	b.n	1a0040ba <__udivmoddi4+0x1de>
1a00418e:	4667      	mov	r7, ip
1a004190:	e7d8      	b.n	1a004144 <__udivmoddi4+0x268>
1a004192:	4681      	mov	r9, r0
1a004194:	e77b      	b.n	1a00408e <__udivmoddi4+0x1b2>
1a004196:	4638      	mov	r0, r7
1a004198:	e745      	b.n	1a004026 <__udivmoddi4+0x14a>
1a00419a:	f1ac 0c02 	sub.w	ip, ip, #2
1a00419e:	442b      	add	r3, r5
1a0041a0:	e710      	b.n	1a003fc4 <__udivmoddi4+0xe8>
1a0041a2:	3802      	subs	r0, #2
1a0041a4:	442c      	add	r4, r5
1a0041a6:	e721      	b.n	1a003fec <__udivmoddi4+0x110>
1a0041a8:	4637      	mov	r7, r6
1a0041aa:	e6e8      	b.n	1a003f7e <__udivmoddi4+0xa2>

1a0041ac <__aeabi_idiv0>:
1a0041ac:	4770      	bx	lr
1a0041ae:	bf00      	nop

1a0041b0 <__sflush_r>:
1a0041b0:	898a      	ldrh	r2, [r1, #12]
1a0041b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0041b6:	4605      	mov	r5, r0
1a0041b8:	0710      	lsls	r0, r2, #28
1a0041ba:	460c      	mov	r4, r1
1a0041bc:	d458      	bmi.n	1a004270 <__sflush_r+0xc0>
1a0041be:	684b      	ldr	r3, [r1, #4]
1a0041c0:	2b00      	cmp	r3, #0
1a0041c2:	dc05      	bgt.n	1a0041d0 <__sflush_r+0x20>
1a0041c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0041c6:	2b00      	cmp	r3, #0
1a0041c8:	dc02      	bgt.n	1a0041d0 <__sflush_r+0x20>
1a0041ca:	2000      	movs	r0, #0
1a0041cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0041d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0041d2:	2e00      	cmp	r6, #0
1a0041d4:	d0f9      	beq.n	1a0041ca <__sflush_r+0x1a>
1a0041d6:	2300      	movs	r3, #0
1a0041d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0041dc:	682f      	ldr	r7, [r5, #0]
1a0041de:	602b      	str	r3, [r5, #0]
1a0041e0:	d032      	beq.n	1a004248 <__sflush_r+0x98>
1a0041e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0041e4:	89a3      	ldrh	r3, [r4, #12]
1a0041e6:	075a      	lsls	r2, r3, #29
1a0041e8:	d505      	bpl.n	1a0041f6 <__sflush_r+0x46>
1a0041ea:	6863      	ldr	r3, [r4, #4]
1a0041ec:	1ac0      	subs	r0, r0, r3
1a0041ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0041f0:	b10b      	cbz	r3, 1a0041f6 <__sflush_r+0x46>
1a0041f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0041f4:	1ac0      	subs	r0, r0, r3
1a0041f6:	2300      	movs	r3, #0
1a0041f8:	4602      	mov	r2, r0
1a0041fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0041fc:	6a21      	ldr	r1, [r4, #32]
1a0041fe:	4628      	mov	r0, r5
1a004200:	47b0      	blx	r6
1a004202:	1c43      	adds	r3, r0, #1
1a004204:	89a3      	ldrh	r3, [r4, #12]
1a004206:	d106      	bne.n	1a004216 <__sflush_r+0x66>
1a004208:	6829      	ldr	r1, [r5, #0]
1a00420a:	291d      	cmp	r1, #29
1a00420c:	d849      	bhi.n	1a0042a2 <__sflush_r+0xf2>
1a00420e:	4a2a      	ldr	r2, [pc, #168]	; (1a0042b8 <__sflush_r+0x108>)
1a004210:	40ca      	lsrs	r2, r1
1a004212:	07d6      	lsls	r6, r2, #31
1a004214:	d545      	bpl.n	1a0042a2 <__sflush_r+0xf2>
1a004216:	2200      	movs	r2, #0
1a004218:	6062      	str	r2, [r4, #4]
1a00421a:	04d9      	lsls	r1, r3, #19
1a00421c:	6922      	ldr	r2, [r4, #16]
1a00421e:	6022      	str	r2, [r4, #0]
1a004220:	d504      	bpl.n	1a00422c <__sflush_r+0x7c>
1a004222:	1c42      	adds	r2, r0, #1
1a004224:	d101      	bne.n	1a00422a <__sflush_r+0x7a>
1a004226:	682b      	ldr	r3, [r5, #0]
1a004228:	b903      	cbnz	r3, 1a00422c <__sflush_r+0x7c>
1a00422a:	6560      	str	r0, [r4, #84]	; 0x54
1a00422c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00422e:	602f      	str	r7, [r5, #0]
1a004230:	2900      	cmp	r1, #0
1a004232:	d0ca      	beq.n	1a0041ca <__sflush_r+0x1a>
1a004234:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004238:	4299      	cmp	r1, r3
1a00423a:	d002      	beq.n	1a004242 <__sflush_r+0x92>
1a00423c:	4628      	mov	r0, r5
1a00423e:	f000 f9ab 	bl	1a004598 <_free_r>
1a004242:	2000      	movs	r0, #0
1a004244:	6360      	str	r0, [r4, #52]	; 0x34
1a004246:	e7c1      	b.n	1a0041cc <__sflush_r+0x1c>
1a004248:	6a21      	ldr	r1, [r4, #32]
1a00424a:	2301      	movs	r3, #1
1a00424c:	4628      	mov	r0, r5
1a00424e:	47b0      	blx	r6
1a004250:	1c41      	adds	r1, r0, #1
1a004252:	d1c7      	bne.n	1a0041e4 <__sflush_r+0x34>
1a004254:	682b      	ldr	r3, [r5, #0]
1a004256:	2b00      	cmp	r3, #0
1a004258:	d0c4      	beq.n	1a0041e4 <__sflush_r+0x34>
1a00425a:	2b1d      	cmp	r3, #29
1a00425c:	d001      	beq.n	1a004262 <__sflush_r+0xb2>
1a00425e:	2b16      	cmp	r3, #22
1a004260:	d101      	bne.n	1a004266 <__sflush_r+0xb6>
1a004262:	602f      	str	r7, [r5, #0]
1a004264:	e7b1      	b.n	1a0041ca <__sflush_r+0x1a>
1a004266:	89a3      	ldrh	r3, [r4, #12]
1a004268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00426c:	81a3      	strh	r3, [r4, #12]
1a00426e:	e7ad      	b.n	1a0041cc <__sflush_r+0x1c>
1a004270:	690f      	ldr	r7, [r1, #16]
1a004272:	2f00      	cmp	r7, #0
1a004274:	d0a9      	beq.n	1a0041ca <__sflush_r+0x1a>
1a004276:	0793      	lsls	r3, r2, #30
1a004278:	680e      	ldr	r6, [r1, #0]
1a00427a:	bf08      	it	eq
1a00427c:	694b      	ldreq	r3, [r1, #20]
1a00427e:	600f      	str	r7, [r1, #0]
1a004280:	bf18      	it	ne
1a004282:	2300      	movne	r3, #0
1a004284:	eba6 0807 	sub.w	r8, r6, r7
1a004288:	608b      	str	r3, [r1, #8]
1a00428a:	f1b8 0f00 	cmp.w	r8, #0
1a00428e:	dd9c      	ble.n	1a0041ca <__sflush_r+0x1a>
1a004290:	4643      	mov	r3, r8
1a004292:	463a      	mov	r2, r7
1a004294:	6a21      	ldr	r1, [r4, #32]
1a004296:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004298:	4628      	mov	r0, r5
1a00429a:	47b0      	blx	r6
1a00429c:	2800      	cmp	r0, #0
1a00429e:	dc06      	bgt.n	1a0042ae <__sflush_r+0xfe>
1a0042a0:	89a3      	ldrh	r3, [r4, #12]
1a0042a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0042a6:	81a3      	strh	r3, [r4, #12]
1a0042a8:	f04f 30ff 	mov.w	r0, #4294967295
1a0042ac:	e78e      	b.n	1a0041cc <__sflush_r+0x1c>
1a0042ae:	4407      	add	r7, r0
1a0042b0:	eba8 0800 	sub.w	r8, r8, r0
1a0042b4:	e7e9      	b.n	1a00428a <__sflush_r+0xda>
1a0042b6:	bf00      	nop
1a0042b8:	20400001 	.word	0x20400001

1a0042bc <_fflush_r>:
1a0042bc:	b538      	push	{r3, r4, r5, lr}
1a0042be:	690b      	ldr	r3, [r1, #16]
1a0042c0:	4605      	mov	r5, r0
1a0042c2:	460c      	mov	r4, r1
1a0042c4:	b913      	cbnz	r3, 1a0042cc <_fflush_r+0x10>
1a0042c6:	2500      	movs	r5, #0
1a0042c8:	4628      	mov	r0, r5
1a0042ca:	bd38      	pop	{r3, r4, r5, pc}
1a0042cc:	b118      	cbz	r0, 1a0042d6 <_fflush_r+0x1a>
1a0042ce:	6983      	ldr	r3, [r0, #24]
1a0042d0:	b90b      	cbnz	r3, 1a0042d6 <_fflush_r+0x1a>
1a0042d2:	f000 f887 	bl	1a0043e4 <__sinit>
1a0042d6:	4b14      	ldr	r3, [pc, #80]	; (1a004328 <_fflush_r+0x6c>)
1a0042d8:	429c      	cmp	r4, r3
1a0042da:	d11b      	bne.n	1a004314 <_fflush_r+0x58>
1a0042dc:	686c      	ldr	r4, [r5, #4]
1a0042de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0042e2:	2b00      	cmp	r3, #0
1a0042e4:	d0ef      	beq.n	1a0042c6 <_fflush_r+0xa>
1a0042e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a0042e8:	07d0      	lsls	r0, r2, #31
1a0042ea:	d404      	bmi.n	1a0042f6 <_fflush_r+0x3a>
1a0042ec:	0599      	lsls	r1, r3, #22
1a0042ee:	d402      	bmi.n	1a0042f6 <_fflush_r+0x3a>
1a0042f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0042f2:	f000 f938 	bl	1a004566 <__retarget_lock_acquire_recursive>
1a0042f6:	4628      	mov	r0, r5
1a0042f8:	4621      	mov	r1, r4
1a0042fa:	f7ff ff59 	bl	1a0041b0 <__sflush_r>
1a0042fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004300:	07da      	lsls	r2, r3, #31
1a004302:	4605      	mov	r5, r0
1a004304:	d4e0      	bmi.n	1a0042c8 <_fflush_r+0xc>
1a004306:	89a3      	ldrh	r3, [r4, #12]
1a004308:	059b      	lsls	r3, r3, #22
1a00430a:	d4dd      	bmi.n	1a0042c8 <_fflush_r+0xc>
1a00430c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00430e:	f000 f92b 	bl	1a004568 <__retarget_lock_release_recursive>
1a004312:	e7d9      	b.n	1a0042c8 <_fflush_r+0xc>
1a004314:	4b05      	ldr	r3, [pc, #20]	; (1a00432c <_fflush_r+0x70>)
1a004316:	429c      	cmp	r4, r3
1a004318:	d101      	bne.n	1a00431e <_fflush_r+0x62>
1a00431a:	68ac      	ldr	r4, [r5, #8]
1a00431c:	e7df      	b.n	1a0042de <_fflush_r+0x22>
1a00431e:	4b04      	ldr	r3, [pc, #16]	; (1a004330 <_fflush_r+0x74>)
1a004320:	429c      	cmp	r4, r3
1a004322:	bf08      	it	eq
1a004324:	68ec      	ldreq	r4, [r5, #12]
1a004326:	e7da      	b.n	1a0042de <_fflush_r+0x22>
1a004328:	1a0056c0 	.word	0x1a0056c0
1a00432c:	1a0056e0 	.word	0x1a0056e0
1a004330:	1a0056a0 	.word	0x1a0056a0

1a004334 <std>:
1a004334:	2300      	movs	r3, #0
1a004336:	b510      	push	{r4, lr}
1a004338:	4604      	mov	r4, r0
1a00433a:	e9c0 3300 	strd	r3, r3, [r0]
1a00433e:	6083      	str	r3, [r0, #8]
1a004340:	8181      	strh	r1, [r0, #12]
1a004342:	6643      	str	r3, [r0, #100]	; 0x64
1a004344:	81c2      	strh	r2, [r0, #14]
1a004346:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00434a:	6183      	str	r3, [r0, #24]
1a00434c:	4619      	mov	r1, r3
1a00434e:	2208      	movs	r2, #8
1a004350:	305c      	adds	r0, #92	; 0x5c
1a004352:	f000 f918 	bl	1a004586 <memset>
1a004356:	4b05      	ldr	r3, [pc, #20]	; (1a00436c <std+0x38>)
1a004358:	6263      	str	r3, [r4, #36]	; 0x24
1a00435a:	4b05      	ldr	r3, [pc, #20]	; (1a004370 <std+0x3c>)
1a00435c:	62a3      	str	r3, [r4, #40]	; 0x28
1a00435e:	4b05      	ldr	r3, [pc, #20]	; (1a004374 <std+0x40>)
1a004360:	62e3      	str	r3, [r4, #44]	; 0x2c
1a004362:	4b05      	ldr	r3, [pc, #20]	; (1a004378 <std+0x44>)
1a004364:	6224      	str	r4, [r4, #32]
1a004366:	6323      	str	r3, [r4, #48]	; 0x30
1a004368:	bd10      	pop	{r4, pc}
1a00436a:	bf00      	nop
1a00436c:	1a004dbd 	.word	0x1a004dbd
1a004370:	1a004ddf 	.word	0x1a004ddf
1a004374:	1a004e17 	.word	0x1a004e17
1a004378:	1a004e3b 	.word	0x1a004e3b

1a00437c <_cleanup_r>:
1a00437c:	4901      	ldr	r1, [pc, #4]	; (1a004384 <_cleanup_r+0x8>)
1a00437e:	f000 b8af 	b.w	1a0044e0 <_fwalk_reent>
1a004382:	bf00      	nop
1a004384:	1a0042bd 	.word	0x1a0042bd

1a004388 <__sfmoreglue>:
1a004388:	b570      	push	{r4, r5, r6, lr}
1a00438a:	1e4a      	subs	r2, r1, #1
1a00438c:	2568      	movs	r5, #104	; 0x68
1a00438e:	4355      	muls	r5, r2
1a004390:	460e      	mov	r6, r1
1a004392:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a004396:	f000 f94d 	bl	1a004634 <_malloc_r>
1a00439a:	4604      	mov	r4, r0
1a00439c:	b140      	cbz	r0, 1a0043b0 <__sfmoreglue+0x28>
1a00439e:	2100      	movs	r1, #0
1a0043a0:	e9c0 1600 	strd	r1, r6, [r0]
1a0043a4:	300c      	adds	r0, #12
1a0043a6:	60a0      	str	r0, [r4, #8]
1a0043a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0043ac:	f000 f8eb 	bl	1a004586 <memset>
1a0043b0:	4620      	mov	r0, r4
1a0043b2:	bd70      	pop	{r4, r5, r6, pc}

1a0043b4 <__sfp_lock_acquire>:
1a0043b4:	4801      	ldr	r0, [pc, #4]	; (1a0043bc <__sfp_lock_acquire+0x8>)
1a0043b6:	f000 b8d6 	b.w	1a004566 <__retarget_lock_acquire_recursive>
1a0043ba:	bf00      	nop
1a0043bc:	10002be4 	.word	0x10002be4

1a0043c0 <__sfp_lock_release>:
1a0043c0:	4801      	ldr	r0, [pc, #4]	; (1a0043c8 <__sfp_lock_release+0x8>)
1a0043c2:	f000 b8d1 	b.w	1a004568 <__retarget_lock_release_recursive>
1a0043c6:	bf00      	nop
1a0043c8:	10002be4 	.word	0x10002be4

1a0043cc <__sinit_lock_acquire>:
1a0043cc:	4801      	ldr	r0, [pc, #4]	; (1a0043d4 <__sinit_lock_acquire+0x8>)
1a0043ce:	f000 b8ca 	b.w	1a004566 <__retarget_lock_acquire_recursive>
1a0043d2:	bf00      	nop
1a0043d4:	10002bdf 	.word	0x10002bdf

1a0043d8 <__sinit_lock_release>:
1a0043d8:	4801      	ldr	r0, [pc, #4]	; (1a0043e0 <__sinit_lock_release+0x8>)
1a0043da:	f000 b8c5 	b.w	1a004568 <__retarget_lock_release_recursive>
1a0043de:	bf00      	nop
1a0043e0:	10002bdf 	.word	0x10002bdf

1a0043e4 <__sinit>:
1a0043e4:	b510      	push	{r4, lr}
1a0043e6:	4604      	mov	r4, r0
1a0043e8:	f7ff fff0 	bl	1a0043cc <__sinit_lock_acquire>
1a0043ec:	69a3      	ldr	r3, [r4, #24]
1a0043ee:	b11b      	cbz	r3, 1a0043f8 <__sinit+0x14>
1a0043f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0043f4:	f7ff bff0 	b.w	1a0043d8 <__sinit_lock_release>
1a0043f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a0043fc:	6523      	str	r3, [r4, #80]	; 0x50
1a0043fe:	4b13      	ldr	r3, [pc, #76]	; (1a00444c <__sinit+0x68>)
1a004400:	4a13      	ldr	r2, [pc, #76]	; (1a004450 <__sinit+0x6c>)
1a004402:	681b      	ldr	r3, [r3, #0]
1a004404:	62a2      	str	r2, [r4, #40]	; 0x28
1a004406:	42a3      	cmp	r3, r4
1a004408:	bf04      	itt	eq
1a00440a:	2301      	moveq	r3, #1
1a00440c:	61a3      	streq	r3, [r4, #24]
1a00440e:	4620      	mov	r0, r4
1a004410:	f000 f820 	bl	1a004454 <__sfp>
1a004414:	6060      	str	r0, [r4, #4]
1a004416:	4620      	mov	r0, r4
1a004418:	f000 f81c 	bl	1a004454 <__sfp>
1a00441c:	60a0      	str	r0, [r4, #8]
1a00441e:	4620      	mov	r0, r4
1a004420:	f000 f818 	bl	1a004454 <__sfp>
1a004424:	2200      	movs	r2, #0
1a004426:	60e0      	str	r0, [r4, #12]
1a004428:	2104      	movs	r1, #4
1a00442a:	6860      	ldr	r0, [r4, #4]
1a00442c:	f7ff ff82 	bl	1a004334 <std>
1a004430:	2201      	movs	r2, #1
1a004432:	2109      	movs	r1, #9
1a004434:	68a0      	ldr	r0, [r4, #8]
1a004436:	f7ff ff7d 	bl	1a004334 <std>
1a00443a:	2202      	movs	r2, #2
1a00443c:	2112      	movs	r1, #18
1a00443e:	68e0      	ldr	r0, [r4, #12]
1a004440:	f7ff ff78 	bl	1a004334 <std>
1a004444:	2301      	movs	r3, #1
1a004446:	61a3      	str	r3, [r4, #24]
1a004448:	e7d2      	b.n	1a0043f0 <__sinit+0xc>
1a00444a:	bf00      	nop
1a00444c:	1a005700 	.word	0x1a005700
1a004450:	1a00437d 	.word	0x1a00437d

1a004454 <__sfp>:
1a004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004456:	4607      	mov	r7, r0
1a004458:	f7ff ffac 	bl	1a0043b4 <__sfp_lock_acquire>
1a00445c:	4b1e      	ldr	r3, [pc, #120]	; (1a0044d8 <__sfp+0x84>)
1a00445e:	681e      	ldr	r6, [r3, #0]
1a004460:	69b3      	ldr	r3, [r6, #24]
1a004462:	b913      	cbnz	r3, 1a00446a <__sfp+0x16>
1a004464:	4630      	mov	r0, r6
1a004466:	f7ff ffbd 	bl	1a0043e4 <__sinit>
1a00446a:	3648      	adds	r6, #72	; 0x48
1a00446c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a004470:	3b01      	subs	r3, #1
1a004472:	d503      	bpl.n	1a00447c <__sfp+0x28>
1a004474:	6833      	ldr	r3, [r6, #0]
1a004476:	b30b      	cbz	r3, 1a0044bc <__sfp+0x68>
1a004478:	6836      	ldr	r6, [r6, #0]
1a00447a:	e7f7      	b.n	1a00446c <__sfp+0x18>
1a00447c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a004480:	b9d5      	cbnz	r5, 1a0044b8 <__sfp+0x64>
1a004482:	4b16      	ldr	r3, [pc, #88]	; (1a0044dc <__sfp+0x88>)
1a004484:	60e3      	str	r3, [r4, #12]
1a004486:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a00448a:	6665      	str	r5, [r4, #100]	; 0x64
1a00448c:	f000 f86a 	bl	1a004564 <__retarget_lock_init_recursive>
1a004490:	f7ff ff96 	bl	1a0043c0 <__sfp_lock_release>
1a004494:	6025      	str	r5, [r4, #0]
1a004496:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a00449a:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00449e:	61a5      	str	r5, [r4, #24]
1a0044a0:	2208      	movs	r2, #8
1a0044a2:	4629      	mov	r1, r5
1a0044a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a0044a8:	f000 f86d 	bl	1a004586 <memset>
1a0044ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a0044b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0044b4:	4620      	mov	r0, r4
1a0044b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0044b8:	3468      	adds	r4, #104	; 0x68
1a0044ba:	e7d9      	b.n	1a004470 <__sfp+0x1c>
1a0044bc:	2104      	movs	r1, #4
1a0044be:	4638      	mov	r0, r7
1a0044c0:	f7ff ff62 	bl	1a004388 <__sfmoreglue>
1a0044c4:	4604      	mov	r4, r0
1a0044c6:	6030      	str	r0, [r6, #0]
1a0044c8:	2800      	cmp	r0, #0
1a0044ca:	d1d5      	bne.n	1a004478 <__sfp+0x24>
1a0044cc:	f7ff ff78 	bl	1a0043c0 <__sfp_lock_release>
1a0044d0:	230c      	movs	r3, #12
1a0044d2:	603b      	str	r3, [r7, #0]
1a0044d4:	e7ee      	b.n	1a0044b4 <__sfp+0x60>
1a0044d6:	bf00      	nop
1a0044d8:	1a005700 	.word	0x1a005700
1a0044dc:	ffff0001 	.word	0xffff0001

1a0044e0 <_fwalk_reent>:
1a0044e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0044e4:	4680      	mov	r8, r0
1a0044e6:	4689      	mov	r9, r1
1a0044e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0044ec:	2600      	movs	r6, #0
1a0044ee:	b914      	cbnz	r4, 1a0044f6 <_fwalk_reent+0x16>
1a0044f0:	4630      	mov	r0, r6
1a0044f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0044f6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0044fa:	3f01      	subs	r7, #1
1a0044fc:	d501      	bpl.n	1a004502 <_fwalk_reent+0x22>
1a0044fe:	6824      	ldr	r4, [r4, #0]
1a004500:	e7f5      	b.n	1a0044ee <_fwalk_reent+0xe>
1a004502:	89ab      	ldrh	r3, [r5, #12]
1a004504:	2b01      	cmp	r3, #1
1a004506:	d907      	bls.n	1a004518 <_fwalk_reent+0x38>
1a004508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a00450c:	3301      	adds	r3, #1
1a00450e:	d003      	beq.n	1a004518 <_fwalk_reent+0x38>
1a004510:	4629      	mov	r1, r5
1a004512:	4640      	mov	r0, r8
1a004514:	47c8      	blx	r9
1a004516:	4306      	orrs	r6, r0
1a004518:	3568      	adds	r5, #104	; 0x68
1a00451a:	e7ee      	b.n	1a0044fa <_fwalk_reent+0x1a>

1a00451c <__libc_init_array>:
1a00451c:	b570      	push	{r4, r5, r6, lr}
1a00451e:	4d0d      	ldr	r5, [pc, #52]	; (1a004554 <__libc_init_array+0x38>)
1a004520:	4c0d      	ldr	r4, [pc, #52]	; (1a004558 <__libc_init_array+0x3c>)
1a004522:	1b64      	subs	r4, r4, r5
1a004524:	10a4      	asrs	r4, r4, #2
1a004526:	2600      	movs	r6, #0
1a004528:	42a6      	cmp	r6, r4
1a00452a:	d109      	bne.n	1a004540 <__libc_init_array+0x24>
1a00452c:	4d0b      	ldr	r5, [pc, #44]	; (1a00455c <__libc_init_array+0x40>)
1a00452e:	4c0c      	ldr	r4, [pc, #48]	; (1a004560 <__libc_init_array+0x44>)
1a004530:	f7fc f8c9 	bl	1a0006c6 <_init>
1a004534:	1b64      	subs	r4, r4, r5
1a004536:	10a4      	asrs	r4, r4, #2
1a004538:	2600      	movs	r6, #0
1a00453a:	42a6      	cmp	r6, r4
1a00453c:	d105      	bne.n	1a00454a <__libc_init_array+0x2e>
1a00453e:	bd70      	pop	{r4, r5, r6, pc}
1a004540:	f855 3b04 	ldr.w	r3, [r5], #4
1a004544:	4798      	blx	r3
1a004546:	3601      	adds	r6, #1
1a004548:	e7ee      	b.n	1a004528 <__libc_init_array+0xc>
1a00454a:	f855 3b04 	ldr.w	r3, [r5], #4
1a00454e:	4798      	blx	r3
1a004550:	3601      	adds	r6, #1
1a004552:	e7f2      	b.n	1a00453a <__libc_init_array+0x1e>
1a004554:	1a005738 	.word	0x1a005738
1a004558:	1a005738 	.word	0x1a005738
1a00455c:	1a005738 	.word	0x1a005738
1a004560:	1a00573c 	.word	0x1a00573c

1a004564 <__retarget_lock_init_recursive>:
1a004564:	4770      	bx	lr

1a004566 <__retarget_lock_acquire_recursive>:
1a004566:	4770      	bx	lr

1a004568 <__retarget_lock_release_recursive>:
1a004568:	4770      	bx	lr

1a00456a <memcpy>:
1a00456a:	440a      	add	r2, r1
1a00456c:	4291      	cmp	r1, r2
1a00456e:	f100 33ff 	add.w	r3, r0, #4294967295
1a004572:	d100      	bne.n	1a004576 <memcpy+0xc>
1a004574:	4770      	bx	lr
1a004576:	b510      	push	{r4, lr}
1a004578:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00457c:	f803 4f01 	strb.w	r4, [r3, #1]!
1a004580:	4291      	cmp	r1, r2
1a004582:	d1f9      	bne.n	1a004578 <memcpy+0xe>
1a004584:	bd10      	pop	{r4, pc}

1a004586 <memset>:
1a004586:	4402      	add	r2, r0
1a004588:	4603      	mov	r3, r0
1a00458a:	4293      	cmp	r3, r2
1a00458c:	d100      	bne.n	1a004590 <memset+0xa>
1a00458e:	4770      	bx	lr
1a004590:	f803 1b01 	strb.w	r1, [r3], #1
1a004594:	e7f9      	b.n	1a00458a <memset+0x4>
1a004596:	Address 0x1a004596 is out of bounds.


1a004598 <_free_r>:
1a004598:	b538      	push	{r3, r4, r5, lr}
1a00459a:	4605      	mov	r5, r0
1a00459c:	2900      	cmp	r1, #0
1a00459e:	d045      	beq.n	1a00462c <_free_r+0x94>
1a0045a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0045a4:	1f0c      	subs	r4, r1, #4
1a0045a6:	2b00      	cmp	r3, #0
1a0045a8:	bfb8      	it	lt
1a0045aa:	18e4      	addlt	r4, r4, r3
1a0045ac:	f000 fdc0 	bl	1a005130 <__malloc_lock>
1a0045b0:	4a1f      	ldr	r2, [pc, #124]	; (1a004630 <_free_r+0x98>)
1a0045b2:	6813      	ldr	r3, [r2, #0]
1a0045b4:	4610      	mov	r0, r2
1a0045b6:	b933      	cbnz	r3, 1a0045c6 <_free_r+0x2e>
1a0045b8:	6063      	str	r3, [r4, #4]
1a0045ba:	6014      	str	r4, [r2, #0]
1a0045bc:	4628      	mov	r0, r5
1a0045be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0045c2:	f000 bdbb 	b.w	1a00513c <__malloc_unlock>
1a0045c6:	42a3      	cmp	r3, r4
1a0045c8:	d90c      	bls.n	1a0045e4 <_free_r+0x4c>
1a0045ca:	6821      	ldr	r1, [r4, #0]
1a0045cc:	1862      	adds	r2, r4, r1
1a0045ce:	4293      	cmp	r3, r2
1a0045d0:	bf04      	itt	eq
1a0045d2:	681a      	ldreq	r2, [r3, #0]
1a0045d4:	685b      	ldreq	r3, [r3, #4]
1a0045d6:	6063      	str	r3, [r4, #4]
1a0045d8:	bf04      	itt	eq
1a0045da:	1852      	addeq	r2, r2, r1
1a0045dc:	6022      	streq	r2, [r4, #0]
1a0045de:	6004      	str	r4, [r0, #0]
1a0045e0:	e7ec      	b.n	1a0045bc <_free_r+0x24>
1a0045e2:	4613      	mov	r3, r2
1a0045e4:	685a      	ldr	r2, [r3, #4]
1a0045e6:	b10a      	cbz	r2, 1a0045ec <_free_r+0x54>
1a0045e8:	42a2      	cmp	r2, r4
1a0045ea:	d9fa      	bls.n	1a0045e2 <_free_r+0x4a>
1a0045ec:	6819      	ldr	r1, [r3, #0]
1a0045ee:	1858      	adds	r0, r3, r1
1a0045f0:	42a0      	cmp	r0, r4
1a0045f2:	d10b      	bne.n	1a00460c <_free_r+0x74>
1a0045f4:	6820      	ldr	r0, [r4, #0]
1a0045f6:	4401      	add	r1, r0
1a0045f8:	1858      	adds	r0, r3, r1
1a0045fa:	4282      	cmp	r2, r0
1a0045fc:	6019      	str	r1, [r3, #0]
1a0045fe:	d1dd      	bne.n	1a0045bc <_free_r+0x24>
1a004600:	6810      	ldr	r0, [r2, #0]
1a004602:	6852      	ldr	r2, [r2, #4]
1a004604:	605a      	str	r2, [r3, #4]
1a004606:	4401      	add	r1, r0
1a004608:	6019      	str	r1, [r3, #0]
1a00460a:	e7d7      	b.n	1a0045bc <_free_r+0x24>
1a00460c:	d902      	bls.n	1a004614 <_free_r+0x7c>
1a00460e:	230c      	movs	r3, #12
1a004610:	602b      	str	r3, [r5, #0]
1a004612:	e7d3      	b.n	1a0045bc <_free_r+0x24>
1a004614:	6820      	ldr	r0, [r4, #0]
1a004616:	1821      	adds	r1, r4, r0
1a004618:	428a      	cmp	r2, r1
1a00461a:	bf04      	itt	eq
1a00461c:	6811      	ldreq	r1, [r2, #0]
1a00461e:	6852      	ldreq	r2, [r2, #4]
1a004620:	6062      	str	r2, [r4, #4]
1a004622:	bf04      	itt	eq
1a004624:	1809      	addeq	r1, r1, r0
1a004626:	6021      	streq	r1, [r4, #0]
1a004628:	605c      	str	r4, [r3, #4]
1a00462a:	e7c7      	b.n	1a0045bc <_free_r+0x24>
1a00462c:	bd38      	pop	{r3, r4, r5, pc}
1a00462e:	bf00      	nop
1a004630:	10002b8c 	.word	0x10002b8c

1a004634 <_malloc_r>:
1a004634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004636:	1ccd      	adds	r5, r1, #3
1a004638:	f025 0503 	bic.w	r5, r5, #3
1a00463c:	3508      	adds	r5, #8
1a00463e:	2d0c      	cmp	r5, #12
1a004640:	bf38      	it	cc
1a004642:	250c      	movcc	r5, #12
1a004644:	2d00      	cmp	r5, #0
1a004646:	4606      	mov	r6, r0
1a004648:	db01      	blt.n	1a00464e <_malloc_r+0x1a>
1a00464a:	42a9      	cmp	r1, r5
1a00464c:	d903      	bls.n	1a004656 <_malloc_r+0x22>
1a00464e:	230c      	movs	r3, #12
1a004650:	6033      	str	r3, [r6, #0]
1a004652:	2000      	movs	r0, #0
1a004654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004656:	f000 fd6b 	bl	1a005130 <__malloc_lock>
1a00465a:	4921      	ldr	r1, [pc, #132]	; (1a0046e0 <_malloc_r+0xac>)
1a00465c:	680a      	ldr	r2, [r1, #0]
1a00465e:	4614      	mov	r4, r2
1a004660:	b99c      	cbnz	r4, 1a00468a <_malloc_r+0x56>
1a004662:	4f20      	ldr	r7, [pc, #128]	; (1a0046e4 <_malloc_r+0xb0>)
1a004664:	683b      	ldr	r3, [r7, #0]
1a004666:	b923      	cbnz	r3, 1a004672 <_malloc_r+0x3e>
1a004668:	4621      	mov	r1, r4
1a00466a:	4630      	mov	r0, r6
1a00466c:	f7fc f880 	bl	1a000770 <_sbrk_r>
1a004670:	6038      	str	r0, [r7, #0]
1a004672:	4629      	mov	r1, r5
1a004674:	4630      	mov	r0, r6
1a004676:	f7fc f87b 	bl	1a000770 <_sbrk_r>
1a00467a:	1c43      	adds	r3, r0, #1
1a00467c:	d123      	bne.n	1a0046c6 <_malloc_r+0x92>
1a00467e:	230c      	movs	r3, #12
1a004680:	6033      	str	r3, [r6, #0]
1a004682:	4630      	mov	r0, r6
1a004684:	f000 fd5a 	bl	1a00513c <__malloc_unlock>
1a004688:	e7e3      	b.n	1a004652 <_malloc_r+0x1e>
1a00468a:	6823      	ldr	r3, [r4, #0]
1a00468c:	1b5b      	subs	r3, r3, r5
1a00468e:	d417      	bmi.n	1a0046c0 <_malloc_r+0x8c>
1a004690:	2b0b      	cmp	r3, #11
1a004692:	d903      	bls.n	1a00469c <_malloc_r+0x68>
1a004694:	6023      	str	r3, [r4, #0]
1a004696:	441c      	add	r4, r3
1a004698:	6025      	str	r5, [r4, #0]
1a00469a:	e004      	b.n	1a0046a6 <_malloc_r+0x72>
1a00469c:	6863      	ldr	r3, [r4, #4]
1a00469e:	42a2      	cmp	r2, r4
1a0046a0:	bf0c      	ite	eq
1a0046a2:	600b      	streq	r3, [r1, #0]
1a0046a4:	6053      	strne	r3, [r2, #4]
1a0046a6:	4630      	mov	r0, r6
1a0046a8:	f000 fd48 	bl	1a00513c <__malloc_unlock>
1a0046ac:	f104 000b 	add.w	r0, r4, #11
1a0046b0:	1d23      	adds	r3, r4, #4
1a0046b2:	f020 0007 	bic.w	r0, r0, #7
1a0046b6:	1ac2      	subs	r2, r0, r3
1a0046b8:	d0cc      	beq.n	1a004654 <_malloc_r+0x20>
1a0046ba:	1a1b      	subs	r3, r3, r0
1a0046bc:	50a3      	str	r3, [r4, r2]
1a0046be:	e7c9      	b.n	1a004654 <_malloc_r+0x20>
1a0046c0:	4622      	mov	r2, r4
1a0046c2:	6864      	ldr	r4, [r4, #4]
1a0046c4:	e7cc      	b.n	1a004660 <_malloc_r+0x2c>
1a0046c6:	1cc4      	adds	r4, r0, #3
1a0046c8:	f024 0403 	bic.w	r4, r4, #3
1a0046cc:	42a0      	cmp	r0, r4
1a0046ce:	d0e3      	beq.n	1a004698 <_malloc_r+0x64>
1a0046d0:	1a21      	subs	r1, r4, r0
1a0046d2:	4630      	mov	r0, r6
1a0046d4:	f7fc f84c 	bl	1a000770 <_sbrk_r>
1a0046d8:	3001      	adds	r0, #1
1a0046da:	d1dd      	bne.n	1a004698 <_malloc_r+0x64>
1a0046dc:	e7cf      	b.n	1a00467e <_malloc_r+0x4a>
1a0046de:	bf00      	nop
1a0046e0:	10002b8c 	.word	0x10002b8c
1a0046e4:	10002b90 	.word	0x10002b90

1a0046e8 <__sfputc_r>:
1a0046e8:	6893      	ldr	r3, [r2, #8]
1a0046ea:	3b01      	subs	r3, #1
1a0046ec:	2b00      	cmp	r3, #0
1a0046ee:	b410      	push	{r4}
1a0046f0:	6093      	str	r3, [r2, #8]
1a0046f2:	da08      	bge.n	1a004706 <__sfputc_r+0x1e>
1a0046f4:	6994      	ldr	r4, [r2, #24]
1a0046f6:	42a3      	cmp	r3, r4
1a0046f8:	db01      	blt.n	1a0046fe <__sfputc_r+0x16>
1a0046fa:	290a      	cmp	r1, #10
1a0046fc:	d103      	bne.n	1a004706 <__sfputc_r+0x1e>
1a0046fe:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004702:	f000 bb9f 	b.w	1a004e44 <__swbuf_r>
1a004706:	6813      	ldr	r3, [r2, #0]
1a004708:	1c58      	adds	r0, r3, #1
1a00470a:	6010      	str	r0, [r2, #0]
1a00470c:	7019      	strb	r1, [r3, #0]
1a00470e:	4608      	mov	r0, r1
1a004710:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004714:	4770      	bx	lr

1a004716 <__sfputs_r>:
1a004716:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004718:	4606      	mov	r6, r0
1a00471a:	460f      	mov	r7, r1
1a00471c:	4614      	mov	r4, r2
1a00471e:	18d5      	adds	r5, r2, r3
1a004720:	42ac      	cmp	r4, r5
1a004722:	d101      	bne.n	1a004728 <__sfputs_r+0x12>
1a004724:	2000      	movs	r0, #0
1a004726:	e007      	b.n	1a004738 <__sfputs_r+0x22>
1a004728:	463a      	mov	r2, r7
1a00472a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00472e:	4630      	mov	r0, r6
1a004730:	f7ff ffda 	bl	1a0046e8 <__sfputc_r>
1a004734:	1c43      	adds	r3, r0, #1
1a004736:	d1f3      	bne.n	1a004720 <__sfputs_r+0xa>
1a004738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00473a:	Address 0x1a00473a is out of bounds.


1a00473c <_vfiprintf_r>:
1a00473c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004740:	460d      	mov	r5, r1
1a004742:	b09d      	sub	sp, #116	; 0x74
1a004744:	4614      	mov	r4, r2
1a004746:	461e      	mov	r6, r3
1a004748:	4607      	mov	r7, r0
1a00474a:	b118      	cbz	r0, 1a004754 <_vfiprintf_r+0x18>
1a00474c:	6983      	ldr	r3, [r0, #24]
1a00474e:	b90b      	cbnz	r3, 1a004754 <_vfiprintf_r+0x18>
1a004750:	f7ff fe48 	bl	1a0043e4 <__sinit>
1a004754:	4b85      	ldr	r3, [pc, #532]	; (1a00496c <_vfiprintf_r+0x230>)
1a004756:	429d      	cmp	r5, r3
1a004758:	d11b      	bne.n	1a004792 <_vfiprintf_r+0x56>
1a00475a:	687d      	ldr	r5, [r7, #4]
1a00475c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00475e:	07d9      	lsls	r1, r3, #31
1a004760:	d405      	bmi.n	1a00476e <_vfiprintf_r+0x32>
1a004762:	89ab      	ldrh	r3, [r5, #12]
1a004764:	059a      	lsls	r2, r3, #22
1a004766:	d402      	bmi.n	1a00476e <_vfiprintf_r+0x32>
1a004768:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a00476a:	f7ff fefc 	bl	1a004566 <__retarget_lock_acquire_recursive>
1a00476e:	89ab      	ldrh	r3, [r5, #12]
1a004770:	071b      	lsls	r3, r3, #28
1a004772:	d501      	bpl.n	1a004778 <_vfiprintf_r+0x3c>
1a004774:	692b      	ldr	r3, [r5, #16]
1a004776:	b9eb      	cbnz	r3, 1a0047b4 <_vfiprintf_r+0x78>
1a004778:	4629      	mov	r1, r5
1a00477a:	4638      	mov	r0, r7
1a00477c:	f000 fbb4 	bl	1a004ee8 <__swsetup_r>
1a004780:	b1c0      	cbz	r0, 1a0047b4 <_vfiprintf_r+0x78>
1a004782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a004784:	07d8      	lsls	r0, r3, #31
1a004786:	d50e      	bpl.n	1a0047a6 <_vfiprintf_r+0x6a>
1a004788:	f04f 30ff 	mov.w	r0, #4294967295
1a00478c:	b01d      	add	sp, #116	; 0x74
1a00478e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004792:	4b77      	ldr	r3, [pc, #476]	; (1a004970 <_vfiprintf_r+0x234>)
1a004794:	429d      	cmp	r5, r3
1a004796:	d101      	bne.n	1a00479c <_vfiprintf_r+0x60>
1a004798:	68bd      	ldr	r5, [r7, #8]
1a00479a:	e7df      	b.n	1a00475c <_vfiprintf_r+0x20>
1a00479c:	4b75      	ldr	r3, [pc, #468]	; (1a004974 <_vfiprintf_r+0x238>)
1a00479e:	429d      	cmp	r5, r3
1a0047a0:	bf08      	it	eq
1a0047a2:	68fd      	ldreq	r5, [r7, #12]
1a0047a4:	e7da      	b.n	1a00475c <_vfiprintf_r+0x20>
1a0047a6:	89ab      	ldrh	r3, [r5, #12]
1a0047a8:	0599      	lsls	r1, r3, #22
1a0047aa:	d4ed      	bmi.n	1a004788 <_vfiprintf_r+0x4c>
1a0047ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0047ae:	f7ff fedb 	bl	1a004568 <__retarget_lock_release_recursive>
1a0047b2:	e7e9      	b.n	1a004788 <_vfiprintf_r+0x4c>
1a0047b4:	2300      	movs	r3, #0
1a0047b6:	9309      	str	r3, [sp, #36]	; 0x24
1a0047b8:	2320      	movs	r3, #32
1a0047ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0047be:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a004978 <_vfiprintf_r+0x23c>
1a0047c2:	9603      	str	r6, [sp, #12]
1a0047c4:	2330      	movs	r3, #48	; 0x30
1a0047c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0047ca:	f04f 0a01 	mov.w	sl, #1
1a0047ce:	4623      	mov	r3, r4
1a0047d0:	461e      	mov	r6, r3
1a0047d2:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0047d6:	b10a      	cbz	r2, 1a0047dc <_vfiprintf_r+0xa0>
1a0047d8:	2a25      	cmp	r2, #37	; 0x25
1a0047da:	d1f9      	bne.n	1a0047d0 <_vfiprintf_r+0x94>
1a0047dc:	ebb6 0b04 	subs.w	fp, r6, r4
1a0047e0:	d00b      	beq.n	1a0047fa <_vfiprintf_r+0xbe>
1a0047e2:	465b      	mov	r3, fp
1a0047e4:	4622      	mov	r2, r4
1a0047e6:	4629      	mov	r1, r5
1a0047e8:	4638      	mov	r0, r7
1a0047ea:	f7ff ff94 	bl	1a004716 <__sfputs_r>
1a0047ee:	3001      	adds	r0, #1
1a0047f0:	f000 80a3 	beq.w	1a00493a <_vfiprintf_r+0x1fe>
1a0047f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0047f6:	445b      	add	r3, fp
1a0047f8:	9309      	str	r3, [sp, #36]	; 0x24
1a0047fa:	7833      	ldrb	r3, [r6, #0]
1a0047fc:	2b00      	cmp	r3, #0
1a0047fe:	f000 809c 	beq.w	1a00493a <_vfiprintf_r+0x1fe>
1a004802:	2300      	movs	r3, #0
1a004804:	f04f 32ff 	mov.w	r2, #4294967295
1a004808:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00480c:	3601      	adds	r6, #1
1a00480e:	9304      	str	r3, [sp, #16]
1a004810:	9307      	str	r3, [sp, #28]
1a004812:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004816:	931a      	str	r3, [sp, #104]	; 0x68
1a004818:	4634      	mov	r4, r6
1a00481a:	2205      	movs	r2, #5
1a00481c:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004820:	4855      	ldr	r0, [pc, #340]	; (1a004978 <_vfiprintf_r+0x23c>)
1a004822:	f000 fc35 	bl	1a005090 <memchr>
1a004826:	9b04      	ldr	r3, [sp, #16]
1a004828:	b9c0      	cbnz	r0, 1a00485c <_vfiprintf_r+0x120>
1a00482a:	06da      	lsls	r2, r3, #27
1a00482c:	bf44      	itt	mi
1a00482e:	2220      	movmi	r2, #32
1a004830:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004834:	0718      	lsls	r0, r3, #28
1a004836:	bf44      	itt	mi
1a004838:	222b      	movmi	r2, #43	; 0x2b
1a00483a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00483e:	7832      	ldrb	r2, [r6, #0]
1a004840:	2a2a      	cmp	r2, #42	; 0x2a
1a004842:	d013      	beq.n	1a00486c <_vfiprintf_r+0x130>
1a004844:	9a07      	ldr	r2, [sp, #28]
1a004846:	4634      	mov	r4, r6
1a004848:	2000      	movs	r0, #0
1a00484a:	260a      	movs	r6, #10
1a00484c:	4621      	mov	r1, r4
1a00484e:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004852:	3b30      	subs	r3, #48	; 0x30
1a004854:	2b09      	cmp	r3, #9
1a004856:	d94b      	bls.n	1a0048f0 <_vfiprintf_r+0x1b4>
1a004858:	b970      	cbnz	r0, 1a004878 <_vfiprintf_r+0x13c>
1a00485a:	e014      	b.n	1a004886 <_vfiprintf_r+0x14a>
1a00485c:	eba0 0009 	sub.w	r0, r0, r9
1a004860:	fa0a f000 	lsl.w	r0, sl, r0
1a004864:	4318      	orrs	r0, r3
1a004866:	9004      	str	r0, [sp, #16]
1a004868:	4626      	mov	r6, r4
1a00486a:	e7d5      	b.n	1a004818 <_vfiprintf_r+0xdc>
1a00486c:	9a03      	ldr	r2, [sp, #12]
1a00486e:	1d11      	adds	r1, r2, #4
1a004870:	6812      	ldr	r2, [r2, #0]
1a004872:	9103      	str	r1, [sp, #12]
1a004874:	2a00      	cmp	r2, #0
1a004876:	db01      	blt.n	1a00487c <_vfiprintf_r+0x140>
1a004878:	9207      	str	r2, [sp, #28]
1a00487a:	e004      	b.n	1a004886 <_vfiprintf_r+0x14a>
1a00487c:	4252      	negs	r2, r2
1a00487e:	f043 0302 	orr.w	r3, r3, #2
1a004882:	9207      	str	r2, [sp, #28]
1a004884:	9304      	str	r3, [sp, #16]
1a004886:	7823      	ldrb	r3, [r4, #0]
1a004888:	2b2e      	cmp	r3, #46	; 0x2e
1a00488a:	d10c      	bne.n	1a0048a6 <_vfiprintf_r+0x16a>
1a00488c:	7863      	ldrb	r3, [r4, #1]
1a00488e:	2b2a      	cmp	r3, #42	; 0x2a
1a004890:	d133      	bne.n	1a0048fa <_vfiprintf_r+0x1be>
1a004892:	9b03      	ldr	r3, [sp, #12]
1a004894:	1d1a      	adds	r2, r3, #4
1a004896:	681b      	ldr	r3, [r3, #0]
1a004898:	9203      	str	r2, [sp, #12]
1a00489a:	2b00      	cmp	r3, #0
1a00489c:	bfb8      	it	lt
1a00489e:	f04f 33ff 	movlt.w	r3, #4294967295
1a0048a2:	3402      	adds	r4, #2
1a0048a4:	9305      	str	r3, [sp, #20]
1a0048a6:	4e35      	ldr	r6, [pc, #212]	; (1a00497c <_vfiprintf_r+0x240>)
1a0048a8:	7821      	ldrb	r1, [r4, #0]
1a0048aa:	2203      	movs	r2, #3
1a0048ac:	4630      	mov	r0, r6
1a0048ae:	f000 fbef 	bl	1a005090 <memchr>
1a0048b2:	b138      	cbz	r0, 1a0048c4 <_vfiprintf_r+0x188>
1a0048b4:	2340      	movs	r3, #64	; 0x40
1a0048b6:	1b80      	subs	r0, r0, r6
1a0048b8:	fa03 f000 	lsl.w	r0, r3, r0
1a0048bc:	9b04      	ldr	r3, [sp, #16]
1a0048be:	4303      	orrs	r3, r0
1a0048c0:	3401      	adds	r4, #1
1a0048c2:	9304      	str	r3, [sp, #16]
1a0048c4:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0048c8:	482d      	ldr	r0, [pc, #180]	; (1a004980 <_vfiprintf_r+0x244>)
1a0048ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a0048ce:	2206      	movs	r2, #6
1a0048d0:	f000 fbde 	bl	1a005090 <memchr>
1a0048d4:	2800      	cmp	r0, #0
1a0048d6:	d03f      	beq.n	1a004958 <_vfiprintf_r+0x21c>
1a0048d8:	4b2a      	ldr	r3, [pc, #168]	; (1a004984 <_vfiprintf_r+0x248>)
1a0048da:	bb13      	cbnz	r3, 1a004922 <_vfiprintf_r+0x1e6>
1a0048dc:	9b03      	ldr	r3, [sp, #12]
1a0048de:	3307      	adds	r3, #7
1a0048e0:	f023 0307 	bic.w	r3, r3, #7
1a0048e4:	3308      	adds	r3, #8
1a0048e6:	9303      	str	r3, [sp, #12]
1a0048e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0048ea:	4443      	add	r3, r8
1a0048ec:	9309      	str	r3, [sp, #36]	; 0x24
1a0048ee:	e76e      	b.n	1a0047ce <_vfiprintf_r+0x92>
1a0048f0:	fb06 3202 	mla	r2, r6, r2, r3
1a0048f4:	2001      	movs	r0, #1
1a0048f6:	460c      	mov	r4, r1
1a0048f8:	e7a8      	b.n	1a00484c <_vfiprintf_r+0x110>
1a0048fa:	2300      	movs	r3, #0
1a0048fc:	3401      	adds	r4, #1
1a0048fe:	9305      	str	r3, [sp, #20]
1a004900:	4619      	mov	r1, r3
1a004902:	260a      	movs	r6, #10
1a004904:	4620      	mov	r0, r4
1a004906:	f810 2b01 	ldrb.w	r2, [r0], #1
1a00490a:	3a30      	subs	r2, #48	; 0x30
1a00490c:	2a09      	cmp	r2, #9
1a00490e:	d903      	bls.n	1a004918 <_vfiprintf_r+0x1dc>
1a004910:	2b00      	cmp	r3, #0
1a004912:	d0c8      	beq.n	1a0048a6 <_vfiprintf_r+0x16a>
1a004914:	9105      	str	r1, [sp, #20]
1a004916:	e7c6      	b.n	1a0048a6 <_vfiprintf_r+0x16a>
1a004918:	fb06 2101 	mla	r1, r6, r1, r2
1a00491c:	2301      	movs	r3, #1
1a00491e:	4604      	mov	r4, r0
1a004920:	e7f0      	b.n	1a004904 <_vfiprintf_r+0x1c8>
1a004922:	ab03      	add	r3, sp, #12
1a004924:	9300      	str	r3, [sp, #0]
1a004926:	462a      	mov	r2, r5
1a004928:	4b17      	ldr	r3, [pc, #92]	; (1a004988 <_vfiprintf_r+0x24c>)
1a00492a:	a904      	add	r1, sp, #16
1a00492c:	4638      	mov	r0, r7
1a00492e:	f3af 8000 	nop.w
1a004932:	f1b0 3fff 	cmp.w	r0, #4294967295
1a004936:	4680      	mov	r8, r0
1a004938:	d1d6      	bne.n	1a0048e8 <_vfiprintf_r+0x1ac>
1a00493a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00493c:	07d9      	lsls	r1, r3, #31
1a00493e:	d405      	bmi.n	1a00494c <_vfiprintf_r+0x210>
1a004940:	89ab      	ldrh	r3, [r5, #12]
1a004942:	059a      	lsls	r2, r3, #22
1a004944:	d402      	bmi.n	1a00494c <_vfiprintf_r+0x210>
1a004946:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a004948:	f7ff fe0e 	bl	1a004568 <__retarget_lock_release_recursive>
1a00494c:	89ab      	ldrh	r3, [r5, #12]
1a00494e:	065b      	lsls	r3, r3, #25
1a004950:	f53f af1a 	bmi.w	1a004788 <_vfiprintf_r+0x4c>
1a004954:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004956:	e719      	b.n	1a00478c <_vfiprintf_r+0x50>
1a004958:	ab03      	add	r3, sp, #12
1a00495a:	9300      	str	r3, [sp, #0]
1a00495c:	462a      	mov	r2, r5
1a00495e:	4b0a      	ldr	r3, [pc, #40]	; (1a004988 <_vfiprintf_r+0x24c>)
1a004960:	a904      	add	r1, sp, #16
1a004962:	4638      	mov	r0, r7
1a004964:	f000 f888 	bl	1a004a78 <_printf_i>
1a004968:	e7e3      	b.n	1a004932 <_vfiprintf_r+0x1f6>
1a00496a:	bf00      	nop
1a00496c:	1a0056c0 	.word	0x1a0056c0
1a004970:	1a0056e0 	.word	0x1a0056e0
1a004974:	1a0056a0 	.word	0x1a0056a0
1a004978:	1a005704 	.word	0x1a005704
1a00497c:	1a00570a 	.word	0x1a00570a
1a004980:	1a00570e 	.word	0x1a00570e
1a004984:	00000000 	.word	0x00000000
1a004988:	1a004717 	.word	0x1a004717

1a00498c <_printf_common>:
1a00498c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004990:	4691      	mov	r9, r2
1a004992:	461f      	mov	r7, r3
1a004994:	688a      	ldr	r2, [r1, #8]
1a004996:	690b      	ldr	r3, [r1, #16]
1a004998:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a00499c:	4293      	cmp	r3, r2
1a00499e:	bfb8      	it	lt
1a0049a0:	4613      	movlt	r3, r2
1a0049a2:	f8c9 3000 	str.w	r3, [r9]
1a0049a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0049aa:	4606      	mov	r6, r0
1a0049ac:	460c      	mov	r4, r1
1a0049ae:	b112      	cbz	r2, 1a0049b6 <_printf_common+0x2a>
1a0049b0:	3301      	adds	r3, #1
1a0049b2:	f8c9 3000 	str.w	r3, [r9]
1a0049b6:	6823      	ldr	r3, [r4, #0]
1a0049b8:	0699      	lsls	r1, r3, #26
1a0049ba:	bf42      	ittt	mi
1a0049bc:	f8d9 3000 	ldrmi.w	r3, [r9]
1a0049c0:	3302      	addmi	r3, #2
1a0049c2:	f8c9 3000 	strmi.w	r3, [r9]
1a0049c6:	6825      	ldr	r5, [r4, #0]
1a0049c8:	f015 0506 	ands.w	r5, r5, #6
1a0049cc:	d107      	bne.n	1a0049de <_printf_common+0x52>
1a0049ce:	f104 0a19 	add.w	sl, r4, #25
1a0049d2:	68e3      	ldr	r3, [r4, #12]
1a0049d4:	f8d9 2000 	ldr.w	r2, [r9]
1a0049d8:	1a9b      	subs	r3, r3, r2
1a0049da:	42ab      	cmp	r3, r5
1a0049dc:	dc28      	bgt.n	1a004a30 <_printf_common+0xa4>
1a0049de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a0049e2:	6822      	ldr	r2, [r4, #0]
1a0049e4:	3300      	adds	r3, #0
1a0049e6:	bf18      	it	ne
1a0049e8:	2301      	movne	r3, #1
1a0049ea:	0692      	lsls	r2, r2, #26
1a0049ec:	d42d      	bmi.n	1a004a4a <_printf_common+0xbe>
1a0049ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a0049f2:	4639      	mov	r1, r7
1a0049f4:	4630      	mov	r0, r6
1a0049f6:	47c0      	blx	r8
1a0049f8:	3001      	adds	r0, #1
1a0049fa:	d020      	beq.n	1a004a3e <_printf_common+0xb2>
1a0049fc:	6823      	ldr	r3, [r4, #0]
1a0049fe:	68e5      	ldr	r5, [r4, #12]
1a004a00:	f8d9 2000 	ldr.w	r2, [r9]
1a004a04:	f003 0306 	and.w	r3, r3, #6
1a004a08:	2b04      	cmp	r3, #4
1a004a0a:	bf08      	it	eq
1a004a0c:	1aad      	subeq	r5, r5, r2
1a004a0e:	68a3      	ldr	r3, [r4, #8]
1a004a10:	6922      	ldr	r2, [r4, #16]
1a004a12:	bf0c      	ite	eq
1a004a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004a18:	2500      	movne	r5, #0
1a004a1a:	4293      	cmp	r3, r2
1a004a1c:	bfc4      	itt	gt
1a004a1e:	1a9b      	subgt	r3, r3, r2
1a004a20:	18ed      	addgt	r5, r5, r3
1a004a22:	f04f 0900 	mov.w	r9, #0
1a004a26:	341a      	adds	r4, #26
1a004a28:	454d      	cmp	r5, r9
1a004a2a:	d11a      	bne.n	1a004a62 <_printf_common+0xd6>
1a004a2c:	2000      	movs	r0, #0
1a004a2e:	e008      	b.n	1a004a42 <_printf_common+0xb6>
1a004a30:	2301      	movs	r3, #1
1a004a32:	4652      	mov	r2, sl
1a004a34:	4639      	mov	r1, r7
1a004a36:	4630      	mov	r0, r6
1a004a38:	47c0      	blx	r8
1a004a3a:	3001      	adds	r0, #1
1a004a3c:	d103      	bne.n	1a004a46 <_printf_common+0xba>
1a004a3e:	f04f 30ff 	mov.w	r0, #4294967295
1a004a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004a46:	3501      	adds	r5, #1
1a004a48:	e7c3      	b.n	1a0049d2 <_printf_common+0x46>
1a004a4a:	18e1      	adds	r1, r4, r3
1a004a4c:	1c5a      	adds	r2, r3, #1
1a004a4e:	2030      	movs	r0, #48	; 0x30
1a004a50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004a54:	4422      	add	r2, r4
1a004a56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a004a5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004a5e:	3302      	adds	r3, #2
1a004a60:	e7c5      	b.n	1a0049ee <_printf_common+0x62>
1a004a62:	2301      	movs	r3, #1
1a004a64:	4622      	mov	r2, r4
1a004a66:	4639      	mov	r1, r7
1a004a68:	4630      	mov	r0, r6
1a004a6a:	47c0      	blx	r8
1a004a6c:	3001      	adds	r0, #1
1a004a6e:	d0e6      	beq.n	1a004a3e <_printf_common+0xb2>
1a004a70:	f109 0901 	add.w	r9, r9, #1
1a004a74:	e7d8      	b.n	1a004a28 <_printf_common+0x9c>
1a004a76:	Address 0x1a004a76 is out of bounds.


1a004a78 <_printf_i>:
1a004a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004a7c:	4606      	mov	r6, r0
1a004a7e:	460c      	mov	r4, r1
1a004a80:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a004a84:	7e09      	ldrb	r1, [r1, #24]
1a004a86:	b085      	sub	sp, #20
1a004a88:	296e      	cmp	r1, #110	; 0x6e
1a004a8a:	4698      	mov	r8, r3
1a004a8c:	4617      	mov	r7, r2
1a004a8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a004a90:	f000 80ba 	beq.w	1a004c08 <_printf_i+0x190>
1a004a94:	d824      	bhi.n	1a004ae0 <_printf_i+0x68>
1a004a96:	2963      	cmp	r1, #99	; 0x63
1a004a98:	d039      	beq.n	1a004b0e <_printf_i+0x96>
1a004a9a:	d80a      	bhi.n	1a004ab2 <_printf_i+0x3a>
1a004a9c:	2900      	cmp	r1, #0
1a004a9e:	f000 80c3 	beq.w	1a004c28 <_printf_i+0x1b0>
1a004aa2:	2958      	cmp	r1, #88	; 0x58
1a004aa4:	f000 8091 	beq.w	1a004bca <_printf_i+0x152>
1a004aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004aac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a004ab0:	e035      	b.n	1a004b1e <_printf_i+0xa6>
1a004ab2:	2964      	cmp	r1, #100	; 0x64
1a004ab4:	d001      	beq.n	1a004aba <_printf_i+0x42>
1a004ab6:	2969      	cmp	r1, #105	; 0x69
1a004ab8:	d1f6      	bne.n	1a004aa8 <_printf_i+0x30>
1a004aba:	6825      	ldr	r5, [r4, #0]
1a004abc:	681a      	ldr	r2, [r3, #0]
1a004abe:	f015 0f80 	tst.w	r5, #128	; 0x80
1a004ac2:	f102 0104 	add.w	r1, r2, #4
1a004ac6:	d02c      	beq.n	1a004b22 <_printf_i+0xaa>
1a004ac8:	6812      	ldr	r2, [r2, #0]
1a004aca:	6019      	str	r1, [r3, #0]
1a004acc:	2a00      	cmp	r2, #0
1a004ace:	da03      	bge.n	1a004ad8 <_printf_i+0x60>
1a004ad0:	232d      	movs	r3, #45	; 0x2d
1a004ad2:	4252      	negs	r2, r2
1a004ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004ad8:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a004c98 <_printf_i+0x220>
1a004adc:	230a      	movs	r3, #10
1a004ade:	e03f      	b.n	1a004b60 <_printf_i+0xe8>
1a004ae0:	2973      	cmp	r1, #115	; 0x73
1a004ae2:	f000 80a5 	beq.w	1a004c30 <_printf_i+0x1b8>
1a004ae6:	d808      	bhi.n	1a004afa <_printf_i+0x82>
1a004ae8:	296f      	cmp	r1, #111	; 0x6f
1a004aea:	d021      	beq.n	1a004b30 <_printf_i+0xb8>
1a004aec:	2970      	cmp	r1, #112	; 0x70
1a004aee:	d1db      	bne.n	1a004aa8 <_printf_i+0x30>
1a004af0:	6822      	ldr	r2, [r4, #0]
1a004af2:	f042 0220 	orr.w	r2, r2, #32
1a004af6:	6022      	str	r2, [r4, #0]
1a004af8:	e003      	b.n	1a004b02 <_printf_i+0x8a>
1a004afa:	2975      	cmp	r1, #117	; 0x75
1a004afc:	d018      	beq.n	1a004b30 <_printf_i+0xb8>
1a004afe:	2978      	cmp	r1, #120	; 0x78
1a004b00:	d1d2      	bne.n	1a004aa8 <_printf_i+0x30>
1a004b02:	2278      	movs	r2, #120	; 0x78
1a004b04:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a004b08:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a004c9c <_printf_i+0x224>
1a004b0c:	e061      	b.n	1a004bd2 <_printf_i+0x15a>
1a004b0e:	681a      	ldr	r2, [r3, #0]
1a004b10:	1d11      	adds	r1, r2, #4
1a004b12:	6019      	str	r1, [r3, #0]
1a004b14:	6813      	ldr	r3, [r2, #0]
1a004b16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004b1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004b1e:	2301      	movs	r3, #1
1a004b20:	e093      	b.n	1a004c4a <_printf_i+0x1d2>
1a004b22:	6812      	ldr	r2, [r2, #0]
1a004b24:	6019      	str	r1, [r3, #0]
1a004b26:	f015 0f40 	tst.w	r5, #64	; 0x40
1a004b2a:	bf18      	it	ne
1a004b2c:	b212      	sxthne	r2, r2
1a004b2e:	e7cd      	b.n	1a004acc <_printf_i+0x54>
1a004b30:	f8d4 c000 	ldr.w	ip, [r4]
1a004b34:	681a      	ldr	r2, [r3, #0]
1a004b36:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004b3a:	f102 0504 	add.w	r5, r2, #4
1a004b3e:	601d      	str	r5, [r3, #0]
1a004b40:	d001      	beq.n	1a004b46 <_printf_i+0xce>
1a004b42:	6812      	ldr	r2, [r2, #0]
1a004b44:	e003      	b.n	1a004b4e <_printf_i+0xd6>
1a004b46:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004b4a:	d0fa      	beq.n	1a004b42 <_printf_i+0xca>
1a004b4c:	8812      	ldrh	r2, [r2, #0]
1a004b4e:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a004c98 <_printf_i+0x220>
1a004b52:	296f      	cmp	r1, #111	; 0x6f
1a004b54:	bf0c      	ite	eq
1a004b56:	2308      	moveq	r3, #8
1a004b58:	230a      	movne	r3, #10
1a004b5a:	2100      	movs	r1, #0
1a004b5c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004b60:	6865      	ldr	r5, [r4, #4]
1a004b62:	60a5      	str	r5, [r4, #8]
1a004b64:	2d00      	cmp	r5, #0
1a004b66:	bfa2      	ittt	ge
1a004b68:	6821      	ldrge	r1, [r4, #0]
1a004b6a:	f021 0104 	bicge.w	r1, r1, #4
1a004b6e:	6021      	strge	r1, [r4, #0]
1a004b70:	b90a      	cbnz	r2, 1a004b76 <_printf_i+0xfe>
1a004b72:	2d00      	cmp	r5, #0
1a004b74:	d046      	beq.n	1a004c04 <_printf_i+0x18c>
1a004b76:	4605      	mov	r5, r0
1a004b78:	fbb2 f1f3 	udiv	r1, r2, r3
1a004b7c:	fb03 2e11 	mls	lr, r3, r1, r2
1a004b80:	4293      	cmp	r3, r2
1a004b82:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a004b86:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a004b8a:	d939      	bls.n	1a004c00 <_printf_i+0x188>
1a004b8c:	2b08      	cmp	r3, #8
1a004b8e:	d10b      	bne.n	1a004ba8 <_printf_i+0x130>
1a004b90:	6823      	ldr	r3, [r4, #0]
1a004b92:	07da      	lsls	r2, r3, #31
1a004b94:	d508      	bpl.n	1a004ba8 <_printf_i+0x130>
1a004b96:	6923      	ldr	r3, [r4, #16]
1a004b98:	6862      	ldr	r2, [r4, #4]
1a004b9a:	429a      	cmp	r2, r3
1a004b9c:	bfde      	ittt	le
1a004b9e:	2330      	movle	r3, #48	; 0x30
1a004ba0:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004ba4:	f105 35ff 	addle.w	r5, r5, #4294967295
1a004ba8:	1b40      	subs	r0, r0, r5
1a004baa:	6120      	str	r0, [r4, #16]
1a004bac:	f8cd 8000 	str.w	r8, [sp]
1a004bb0:	463b      	mov	r3, r7
1a004bb2:	aa03      	add	r2, sp, #12
1a004bb4:	4621      	mov	r1, r4
1a004bb6:	4630      	mov	r0, r6
1a004bb8:	f7ff fee8 	bl	1a00498c <_printf_common>
1a004bbc:	3001      	adds	r0, #1
1a004bbe:	d149      	bne.n	1a004c54 <_printf_i+0x1dc>
1a004bc0:	f04f 30ff 	mov.w	r0, #4294967295
1a004bc4:	b005      	add	sp, #20
1a004bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004bca:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a004c98 <_printf_i+0x220>
1a004bce:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004bd2:	681d      	ldr	r5, [r3, #0]
1a004bd4:	6821      	ldr	r1, [r4, #0]
1a004bd6:	f855 2b04 	ldr.w	r2, [r5], #4
1a004bda:	601d      	str	r5, [r3, #0]
1a004bdc:	060d      	lsls	r5, r1, #24
1a004bde:	d50b      	bpl.n	1a004bf8 <_printf_i+0x180>
1a004be0:	07cd      	lsls	r5, r1, #31
1a004be2:	bf44      	itt	mi
1a004be4:	f041 0120 	orrmi.w	r1, r1, #32
1a004be8:	6021      	strmi	r1, [r4, #0]
1a004bea:	b91a      	cbnz	r2, 1a004bf4 <_printf_i+0x17c>
1a004bec:	6823      	ldr	r3, [r4, #0]
1a004bee:	f023 0320 	bic.w	r3, r3, #32
1a004bf2:	6023      	str	r3, [r4, #0]
1a004bf4:	2310      	movs	r3, #16
1a004bf6:	e7b0      	b.n	1a004b5a <_printf_i+0xe2>
1a004bf8:	064b      	lsls	r3, r1, #25
1a004bfa:	bf48      	it	mi
1a004bfc:	b292      	uxthmi	r2, r2
1a004bfe:	e7ef      	b.n	1a004be0 <_printf_i+0x168>
1a004c00:	460a      	mov	r2, r1
1a004c02:	e7b9      	b.n	1a004b78 <_printf_i+0x100>
1a004c04:	4605      	mov	r5, r0
1a004c06:	e7c1      	b.n	1a004b8c <_printf_i+0x114>
1a004c08:	681a      	ldr	r2, [r3, #0]
1a004c0a:	f8d4 c000 	ldr.w	ip, [r4]
1a004c0e:	6961      	ldr	r1, [r4, #20]
1a004c10:	1d15      	adds	r5, r2, #4
1a004c12:	601d      	str	r5, [r3, #0]
1a004c14:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004c18:	6813      	ldr	r3, [r2, #0]
1a004c1a:	d001      	beq.n	1a004c20 <_printf_i+0x1a8>
1a004c1c:	6019      	str	r1, [r3, #0]
1a004c1e:	e003      	b.n	1a004c28 <_printf_i+0x1b0>
1a004c20:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004c24:	d0fa      	beq.n	1a004c1c <_printf_i+0x1a4>
1a004c26:	8019      	strh	r1, [r3, #0]
1a004c28:	2300      	movs	r3, #0
1a004c2a:	6123      	str	r3, [r4, #16]
1a004c2c:	4605      	mov	r5, r0
1a004c2e:	e7bd      	b.n	1a004bac <_printf_i+0x134>
1a004c30:	681a      	ldr	r2, [r3, #0]
1a004c32:	1d11      	adds	r1, r2, #4
1a004c34:	6019      	str	r1, [r3, #0]
1a004c36:	6815      	ldr	r5, [r2, #0]
1a004c38:	6862      	ldr	r2, [r4, #4]
1a004c3a:	2100      	movs	r1, #0
1a004c3c:	4628      	mov	r0, r5
1a004c3e:	f000 fa27 	bl	1a005090 <memchr>
1a004c42:	b108      	cbz	r0, 1a004c48 <_printf_i+0x1d0>
1a004c44:	1b40      	subs	r0, r0, r5
1a004c46:	6060      	str	r0, [r4, #4]
1a004c48:	6863      	ldr	r3, [r4, #4]
1a004c4a:	6123      	str	r3, [r4, #16]
1a004c4c:	2300      	movs	r3, #0
1a004c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004c52:	e7ab      	b.n	1a004bac <_printf_i+0x134>
1a004c54:	6923      	ldr	r3, [r4, #16]
1a004c56:	462a      	mov	r2, r5
1a004c58:	4639      	mov	r1, r7
1a004c5a:	4630      	mov	r0, r6
1a004c5c:	47c0      	blx	r8
1a004c5e:	3001      	adds	r0, #1
1a004c60:	d0ae      	beq.n	1a004bc0 <_printf_i+0x148>
1a004c62:	6823      	ldr	r3, [r4, #0]
1a004c64:	079b      	lsls	r3, r3, #30
1a004c66:	d413      	bmi.n	1a004c90 <_printf_i+0x218>
1a004c68:	68e0      	ldr	r0, [r4, #12]
1a004c6a:	9b03      	ldr	r3, [sp, #12]
1a004c6c:	4298      	cmp	r0, r3
1a004c6e:	bfb8      	it	lt
1a004c70:	4618      	movlt	r0, r3
1a004c72:	e7a7      	b.n	1a004bc4 <_printf_i+0x14c>
1a004c74:	2301      	movs	r3, #1
1a004c76:	464a      	mov	r2, r9
1a004c78:	4639      	mov	r1, r7
1a004c7a:	4630      	mov	r0, r6
1a004c7c:	47c0      	blx	r8
1a004c7e:	3001      	adds	r0, #1
1a004c80:	d09e      	beq.n	1a004bc0 <_printf_i+0x148>
1a004c82:	3501      	adds	r5, #1
1a004c84:	68e3      	ldr	r3, [r4, #12]
1a004c86:	9a03      	ldr	r2, [sp, #12]
1a004c88:	1a9b      	subs	r3, r3, r2
1a004c8a:	42ab      	cmp	r3, r5
1a004c8c:	dcf2      	bgt.n	1a004c74 <_printf_i+0x1fc>
1a004c8e:	e7eb      	b.n	1a004c68 <_printf_i+0x1f0>
1a004c90:	2500      	movs	r5, #0
1a004c92:	f104 0919 	add.w	r9, r4, #25
1a004c96:	e7f5      	b.n	1a004c84 <_printf_i+0x20c>
1a004c98:	1a005715 	.word	0x1a005715
1a004c9c:	1a005726 	.word	0x1a005726

1a004ca0 <iprintf>:
1a004ca0:	b40f      	push	{r0, r1, r2, r3}
1a004ca2:	4b0a      	ldr	r3, [pc, #40]	; (1a004ccc <iprintf+0x2c>)
1a004ca4:	b513      	push	{r0, r1, r4, lr}
1a004ca6:	681c      	ldr	r4, [r3, #0]
1a004ca8:	b124      	cbz	r4, 1a004cb4 <iprintf+0x14>
1a004caa:	69a3      	ldr	r3, [r4, #24]
1a004cac:	b913      	cbnz	r3, 1a004cb4 <iprintf+0x14>
1a004cae:	4620      	mov	r0, r4
1a004cb0:	f7ff fb98 	bl	1a0043e4 <__sinit>
1a004cb4:	ab05      	add	r3, sp, #20
1a004cb6:	9a04      	ldr	r2, [sp, #16]
1a004cb8:	68a1      	ldr	r1, [r4, #8]
1a004cba:	9301      	str	r3, [sp, #4]
1a004cbc:	4620      	mov	r0, r4
1a004cbe:	f7ff fd3d 	bl	1a00473c <_vfiprintf_r>
1a004cc2:	b002      	add	sp, #8
1a004cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004cc8:	b004      	add	sp, #16
1a004cca:	4770      	bx	lr
1a004ccc:	10000088 	.word	0x10000088

1a004cd0 <_puts_r>:
1a004cd0:	b570      	push	{r4, r5, r6, lr}
1a004cd2:	460e      	mov	r6, r1
1a004cd4:	4605      	mov	r5, r0
1a004cd6:	b118      	cbz	r0, 1a004ce0 <_puts_r+0x10>
1a004cd8:	6983      	ldr	r3, [r0, #24]
1a004cda:	b90b      	cbnz	r3, 1a004ce0 <_puts_r+0x10>
1a004cdc:	f7ff fb82 	bl	1a0043e4 <__sinit>
1a004ce0:	69ab      	ldr	r3, [r5, #24]
1a004ce2:	68ac      	ldr	r4, [r5, #8]
1a004ce4:	b913      	cbnz	r3, 1a004cec <_puts_r+0x1c>
1a004ce6:	4628      	mov	r0, r5
1a004ce8:	f7ff fb7c 	bl	1a0043e4 <__sinit>
1a004cec:	4b2c      	ldr	r3, [pc, #176]	; (1a004da0 <_puts_r+0xd0>)
1a004cee:	429c      	cmp	r4, r3
1a004cf0:	d120      	bne.n	1a004d34 <_puts_r+0x64>
1a004cf2:	686c      	ldr	r4, [r5, #4]
1a004cf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004cf6:	07db      	lsls	r3, r3, #31
1a004cf8:	d405      	bmi.n	1a004d06 <_puts_r+0x36>
1a004cfa:	89a3      	ldrh	r3, [r4, #12]
1a004cfc:	0598      	lsls	r0, r3, #22
1a004cfe:	d402      	bmi.n	1a004d06 <_puts_r+0x36>
1a004d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004d02:	f7ff fc30 	bl	1a004566 <__retarget_lock_acquire_recursive>
1a004d06:	89a3      	ldrh	r3, [r4, #12]
1a004d08:	0719      	lsls	r1, r3, #28
1a004d0a:	d51d      	bpl.n	1a004d48 <_puts_r+0x78>
1a004d0c:	6923      	ldr	r3, [r4, #16]
1a004d0e:	b1db      	cbz	r3, 1a004d48 <_puts_r+0x78>
1a004d10:	3e01      	subs	r6, #1
1a004d12:	68a3      	ldr	r3, [r4, #8]
1a004d14:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a004d18:	3b01      	subs	r3, #1
1a004d1a:	60a3      	str	r3, [r4, #8]
1a004d1c:	bb39      	cbnz	r1, 1a004d6e <_puts_r+0x9e>
1a004d1e:	2b00      	cmp	r3, #0
1a004d20:	da38      	bge.n	1a004d94 <_puts_r+0xc4>
1a004d22:	4622      	mov	r2, r4
1a004d24:	210a      	movs	r1, #10
1a004d26:	4628      	mov	r0, r5
1a004d28:	f000 f88c 	bl	1a004e44 <__swbuf_r>
1a004d2c:	3001      	adds	r0, #1
1a004d2e:	d011      	beq.n	1a004d54 <_puts_r+0x84>
1a004d30:	250a      	movs	r5, #10
1a004d32:	e011      	b.n	1a004d58 <_puts_r+0x88>
1a004d34:	4b1b      	ldr	r3, [pc, #108]	; (1a004da4 <_puts_r+0xd4>)
1a004d36:	429c      	cmp	r4, r3
1a004d38:	d101      	bne.n	1a004d3e <_puts_r+0x6e>
1a004d3a:	68ac      	ldr	r4, [r5, #8]
1a004d3c:	e7da      	b.n	1a004cf4 <_puts_r+0x24>
1a004d3e:	4b1a      	ldr	r3, [pc, #104]	; (1a004da8 <_puts_r+0xd8>)
1a004d40:	429c      	cmp	r4, r3
1a004d42:	bf08      	it	eq
1a004d44:	68ec      	ldreq	r4, [r5, #12]
1a004d46:	e7d5      	b.n	1a004cf4 <_puts_r+0x24>
1a004d48:	4621      	mov	r1, r4
1a004d4a:	4628      	mov	r0, r5
1a004d4c:	f000 f8cc 	bl	1a004ee8 <__swsetup_r>
1a004d50:	2800      	cmp	r0, #0
1a004d52:	d0dd      	beq.n	1a004d10 <_puts_r+0x40>
1a004d54:	f04f 35ff 	mov.w	r5, #4294967295
1a004d58:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004d5a:	07da      	lsls	r2, r3, #31
1a004d5c:	d405      	bmi.n	1a004d6a <_puts_r+0x9a>
1a004d5e:	89a3      	ldrh	r3, [r4, #12]
1a004d60:	059b      	lsls	r3, r3, #22
1a004d62:	d402      	bmi.n	1a004d6a <_puts_r+0x9a>
1a004d64:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004d66:	f7ff fbff 	bl	1a004568 <__retarget_lock_release_recursive>
1a004d6a:	4628      	mov	r0, r5
1a004d6c:	bd70      	pop	{r4, r5, r6, pc}
1a004d6e:	2b00      	cmp	r3, #0
1a004d70:	da04      	bge.n	1a004d7c <_puts_r+0xac>
1a004d72:	69a2      	ldr	r2, [r4, #24]
1a004d74:	429a      	cmp	r2, r3
1a004d76:	dc06      	bgt.n	1a004d86 <_puts_r+0xb6>
1a004d78:	290a      	cmp	r1, #10
1a004d7a:	d004      	beq.n	1a004d86 <_puts_r+0xb6>
1a004d7c:	6823      	ldr	r3, [r4, #0]
1a004d7e:	1c5a      	adds	r2, r3, #1
1a004d80:	6022      	str	r2, [r4, #0]
1a004d82:	7019      	strb	r1, [r3, #0]
1a004d84:	e7c5      	b.n	1a004d12 <_puts_r+0x42>
1a004d86:	4622      	mov	r2, r4
1a004d88:	4628      	mov	r0, r5
1a004d8a:	f000 f85b 	bl	1a004e44 <__swbuf_r>
1a004d8e:	3001      	adds	r0, #1
1a004d90:	d1bf      	bne.n	1a004d12 <_puts_r+0x42>
1a004d92:	e7df      	b.n	1a004d54 <_puts_r+0x84>
1a004d94:	6823      	ldr	r3, [r4, #0]
1a004d96:	250a      	movs	r5, #10
1a004d98:	1c5a      	adds	r2, r3, #1
1a004d9a:	6022      	str	r2, [r4, #0]
1a004d9c:	701d      	strb	r5, [r3, #0]
1a004d9e:	e7db      	b.n	1a004d58 <_puts_r+0x88>
1a004da0:	1a0056c0 	.word	0x1a0056c0
1a004da4:	1a0056e0 	.word	0x1a0056e0
1a004da8:	1a0056a0 	.word	0x1a0056a0

1a004dac <puts>:
1a004dac:	4b02      	ldr	r3, [pc, #8]	; (1a004db8 <puts+0xc>)
1a004dae:	4601      	mov	r1, r0
1a004db0:	6818      	ldr	r0, [r3, #0]
1a004db2:	f7ff bf8d 	b.w	1a004cd0 <_puts_r>
1a004db6:	bf00      	nop
1a004db8:	10000088 	.word	0x10000088

1a004dbc <__sread>:
1a004dbc:	b510      	push	{r4, lr}
1a004dbe:	460c      	mov	r4, r1
1a004dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004dc4:	f7fb fc98 	bl	1a0006f8 <_read_r>
1a004dc8:	2800      	cmp	r0, #0
1a004dca:	bfab      	itete	ge
1a004dcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a004dce:	89a3      	ldrhlt	r3, [r4, #12]
1a004dd0:	181b      	addge	r3, r3, r0
1a004dd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a004dd6:	bfac      	ite	ge
1a004dd8:	6563      	strge	r3, [r4, #84]	; 0x54
1a004dda:	81a3      	strhlt	r3, [r4, #12]
1a004ddc:	bd10      	pop	{r4, pc}

1a004dde <__swrite>:
1a004dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004de2:	461f      	mov	r7, r3
1a004de4:	898b      	ldrh	r3, [r1, #12]
1a004de6:	05db      	lsls	r3, r3, #23
1a004de8:	4605      	mov	r5, r0
1a004dea:	460c      	mov	r4, r1
1a004dec:	4616      	mov	r6, r2
1a004dee:	d505      	bpl.n	1a004dfc <__swrite+0x1e>
1a004df0:	2302      	movs	r3, #2
1a004df2:	2200      	movs	r2, #0
1a004df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004df8:	f7fb fc79 	bl	1a0006ee <_lseek_r>
1a004dfc:	89a3      	ldrh	r3, [r4, #12]
1a004dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004e02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a004e06:	81a3      	strh	r3, [r4, #12]
1a004e08:	4632      	mov	r2, r6
1a004e0a:	463b      	mov	r3, r7
1a004e0c:	4628      	mov	r0, r5
1a004e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a004e12:	f7fb bc98 	b.w	1a000746 <_write_r>

1a004e16 <__sseek>:
1a004e16:	b510      	push	{r4, lr}
1a004e18:	460c      	mov	r4, r1
1a004e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004e1e:	f7fb fc66 	bl	1a0006ee <_lseek_r>
1a004e22:	1c43      	adds	r3, r0, #1
1a004e24:	89a3      	ldrh	r3, [r4, #12]
1a004e26:	bf15      	itete	ne
1a004e28:	6560      	strne	r0, [r4, #84]	; 0x54
1a004e2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a004e2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004e32:	81a3      	strheq	r3, [r4, #12]
1a004e34:	bf18      	it	ne
1a004e36:	81a3      	strhne	r3, [r4, #12]
1a004e38:	bd10      	pop	{r4, pc}

1a004e3a <__sclose>:
1a004e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004e3e:	f7fb bc43 	b.w	1a0006c8 <_close_r>
1a004e42:	Address 0x1a004e42 is out of bounds.


1a004e44 <__swbuf_r>:
1a004e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004e46:	460e      	mov	r6, r1
1a004e48:	4614      	mov	r4, r2
1a004e4a:	4605      	mov	r5, r0
1a004e4c:	b118      	cbz	r0, 1a004e56 <__swbuf_r+0x12>
1a004e4e:	6983      	ldr	r3, [r0, #24]
1a004e50:	b90b      	cbnz	r3, 1a004e56 <__swbuf_r+0x12>
1a004e52:	f7ff fac7 	bl	1a0043e4 <__sinit>
1a004e56:	4b21      	ldr	r3, [pc, #132]	; (1a004edc <__swbuf_r+0x98>)
1a004e58:	429c      	cmp	r4, r3
1a004e5a:	d12b      	bne.n	1a004eb4 <__swbuf_r+0x70>
1a004e5c:	686c      	ldr	r4, [r5, #4]
1a004e5e:	69a3      	ldr	r3, [r4, #24]
1a004e60:	60a3      	str	r3, [r4, #8]
1a004e62:	89a3      	ldrh	r3, [r4, #12]
1a004e64:	071a      	lsls	r2, r3, #28
1a004e66:	d52f      	bpl.n	1a004ec8 <__swbuf_r+0x84>
1a004e68:	6923      	ldr	r3, [r4, #16]
1a004e6a:	b36b      	cbz	r3, 1a004ec8 <__swbuf_r+0x84>
1a004e6c:	6923      	ldr	r3, [r4, #16]
1a004e6e:	6820      	ldr	r0, [r4, #0]
1a004e70:	1ac0      	subs	r0, r0, r3
1a004e72:	6963      	ldr	r3, [r4, #20]
1a004e74:	b2f6      	uxtb	r6, r6
1a004e76:	4283      	cmp	r3, r0
1a004e78:	4637      	mov	r7, r6
1a004e7a:	dc04      	bgt.n	1a004e86 <__swbuf_r+0x42>
1a004e7c:	4621      	mov	r1, r4
1a004e7e:	4628      	mov	r0, r5
1a004e80:	f7ff fa1c 	bl	1a0042bc <_fflush_r>
1a004e84:	bb30      	cbnz	r0, 1a004ed4 <__swbuf_r+0x90>
1a004e86:	68a3      	ldr	r3, [r4, #8]
1a004e88:	3b01      	subs	r3, #1
1a004e8a:	60a3      	str	r3, [r4, #8]
1a004e8c:	6823      	ldr	r3, [r4, #0]
1a004e8e:	1c5a      	adds	r2, r3, #1
1a004e90:	6022      	str	r2, [r4, #0]
1a004e92:	701e      	strb	r6, [r3, #0]
1a004e94:	6963      	ldr	r3, [r4, #20]
1a004e96:	3001      	adds	r0, #1
1a004e98:	4283      	cmp	r3, r0
1a004e9a:	d004      	beq.n	1a004ea6 <__swbuf_r+0x62>
1a004e9c:	89a3      	ldrh	r3, [r4, #12]
1a004e9e:	07db      	lsls	r3, r3, #31
1a004ea0:	d506      	bpl.n	1a004eb0 <__swbuf_r+0x6c>
1a004ea2:	2e0a      	cmp	r6, #10
1a004ea4:	d104      	bne.n	1a004eb0 <__swbuf_r+0x6c>
1a004ea6:	4621      	mov	r1, r4
1a004ea8:	4628      	mov	r0, r5
1a004eaa:	f7ff fa07 	bl	1a0042bc <_fflush_r>
1a004eae:	b988      	cbnz	r0, 1a004ed4 <__swbuf_r+0x90>
1a004eb0:	4638      	mov	r0, r7
1a004eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004eb4:	4b0a      	ldr	r3, [pc, #40]	; (1a004ee0 <__swbuf_r+0x9c>)
1a004eb6:	429c      	cmp	r4, r3
1a004eb8:	d101      	bne.n	1a004ebe <__swbuf_r+0x7a>
1a004eba:	68ac      	ldr	r4, [r5, #8]
1a004ebc:	e7cf      	b.n	1a004e5e <__swbuf_r+0x1a>
1a004ebe:	4b09      	ldr	r3, [pc, #36]	; (1a004ee4 <__swbuf_r+0xa0>)
1a004ec0:	429c      	cmp	r4, r3
1a004ec2:	bf08      	it	eq
1a004ec4:	68ec      	ldreq	r4, [r5, #12]
1a004ec6:	e7ca      	b.n	1a004e5e <__swbuf_r+0x1a>
1a004ec8:	4621      	mov	r1, r4
1a004eca:	4628      	mov	r0, r5
1a004ecc:	f000 f80c 	bl	1a004ee8 <__swsetup_r>
1a004ed0:	2800      	cmp	r0, #0
1a004ed2:	d0cb      	beq.n	1a004e6c <__swbuf_r+0x28>
1a004ed4:	f04f 37ff 	mov.w	r7, #4294967295
1a004ed8:	e7ea      	b.n	1a004eb0 <__swbuf_r+0x6c>
1a004eda:	bf00      	nop
1a004edc:	1a0056c0 	.word	0x1a0056c0
1a004ee0:	1a0056e0 	.word	0x1a0056e0
1a004ee4:	1a0056a0 	.word	0x1a0056a0

1a004ee8 <__swsetup_r>:
1a004ee8:	4b32      	ldr	r3, [pc, #200]	; (1a004fb4 <__swsetup_r+0xcc>)
1a004eea:	b570      	push	{r4, r5, r6, lr}
1a004eec:	681d      	ldr	r5, [r3, #0]
1a004eee:	4606      	mov	r6, r0
1a004ef0:	460c      	mov	r4, r1
1a004ef2:	b125      	cbz	r5, 1a004efe <__swsetup_r+0x16>
1a004ef4:	69ab      	ldr	r3, [r5, #24]
1a004ef6:	b913      	cbnz	r3, 1a004efe <__swsetup_r+0x16>
1a004ef8:	4628      	mov	r0, r5
1a004efa:	f7ff fa73 	bl	1a0043e4 <__sinit>
1a004efe:	4b2e      	ldr	r3, [pc, #184]	; (1a004fb8 <__swsetup_r+0xd0>)
1a004f00:	429c      	cmp	r4, r3
1a004f02:	d10f      	bne.n	1a004f24 <__swsetup_r+0x3c>
1a004f04:	686c      	ldr	r4, [r5, #4]
1a004f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004f0a:	b29a      	uxth	r2, r3
1a004f0c:	0715      	lsls	r5, r2, #28
1a004f0e:	d42c      	bmi.n	1a004f6a <__swsetup_r+0x82>
1a004f10:	06d0      	lsls	r0, r2, #27
1a004f12:	d411      	bmi.n	1a004f38 <__swsetup_r+0x50>
1a004f14:	2209      	movs	r2, #9
1a004f16:	6032      	str	r2, [r6, #0]
1a004f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004f1c:	81a3      	strh	r3, [r4, #12]
1a004f1e:	f04f 30ff 	mov.w	r0, #4294967295
1a004f22:	e03e      	b.n	1a004fa2 <__swsetup_r+0xba>
1a004f24:	4b25      	ldr	r3, [pc, #148]	; (1a004fbc <__swsetup_r+0xd4>)
1a004f26:	429c      	cmp	r4, r3
1a004f28:	d101      	bne.n	1a004f2e <__swsetup_r+0x46>
1a004f2a:	68ac      	ldr	r4, [r5, #8]
1a004f2c:	e7eb      	b.n	1a004f06 <__swsetup_r+0x1e>
1a004f2e:	4b24      	ldr	r3, [pc, #144]	; (1a004fc0 <__swsetup_r+0xd8>)
1a004f30:	429c      	cmp	r4, r3
1a004f32:	bf08      	it	eq
1a004f34:	68ec      	ldreq	r4, [r5, #12]
1a004f36:	e7e6      	b.n	1a004f06 <__swsetup_r+0x1e>
1a004f38:	0751      	lsls	r1, r2, #29
1a004f3a:	d512      	bpl.n	1a004f62 <__swsetup_r+0x7a>
1a004f3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004f3e:	b141      	cbz	r1, 1a004f52 <__swsetup_r+0x6a>
1a004f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004f44:	4299      	cmp	r1, r3
1a004f46:	d002      	beq.n	1a004f4e <__swsetup_r+0x66>
1a004f48:	4630      	mov	r0, r6
1a004f4a:	f7ff fb25 	bl	1a004598 <_free_r>
1a004f4e:	2300      	movs	r3, #0
1a004f50:	6363      	str	r3, [r4, #52]	; 0x34
1a004f52:	89a3      	ldrh	r3, [r4, #12]
1a004f54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a004f58:	81a3      	strh	r3, [r4, #12]
1a004f5a:	2300      	movs	r3, #0
1a004f5c:	6063      	str	r3, [r4, #4]
1a004f5e:	6923      	ldr	r3, [r4, #16]
1a004f60:	6023      	str	r3, [r4, #0]
1a004f62:	89a3      	ldrh	r3, [r4, #12]
1a004f64:	f043 0308 	orr.w	r3, r3, #8
1a004f68:	81a3      	strh	r3, [r4, #12]
1a004f6a:	6923      	ldr	r3, [r4, #16]
1a004f6c:	b94b      	cbnz	r3, 1a004f82 <__swsetup_r+0x9a>
1a004f6e:	89a3      	ldrh	r3, [r4, #12]
1a004f70:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a004f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a004f78:	d003      	beq.n	1a004f82 <__swsetup_r+0x9a>
1a004f7a:	4621      	mov	r1, r4
1a004f7c:	4630      	mov	r0, r6
1a004f7e:	f000 f845 	bl	1a00500c <__smakebuf_r>
1a004f82:	89a2      	ldrh	r2, [r4, #12]
1a004f84:	f012 0301 	ands.w	r3, r2, #1
1a004f88:	d00c      	beq.n	1a004fa4 <__swsetup_r+0xbc>
1a004f8a:	2300      	movs	r3, #0
1a004f8c:	60a3      	str	r3, [r4, #8]
1a004f8e:	6963      	ldr	r3, [r4, #20]
1a004f90:	425b      	negs	r3, r3
1a004f92:	61a3      	str	r3, [r4, #24]
1a004f94:	6923      	ldr	r3, [r4, #16]
1a004f96:	b953      	cbnz	r3, 1a004fae <__swsetup_r+0xc6>
1a004f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004f9c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a004fa0:	d1ba      	bne.n	1a004f18 <__swsetup_r+0x30>
1a004fa2:	bd70      	pop	{r4, r5, r6, pc}
1a004fa4:	0792      	lsls	r2, r2, #30
1a004fa6:	bf58      	it	pl
1a004fa8:	6963      	ldrpl	r3, [r4, #20]
1a004faa:	60a3      	str	r3, [r4, #8]
1a004fac:	e7f2      	b.n	1a004f94 <__swsetup_r+0xac>
1a004fae:	2000      	movs	r0, #0
1a004fb0:	e7f7      	b.n	1a004fa2 <__swsetup_r+0xba>
1a004fb2:	bf00      	nop
1a004fb4:	10000088 	.word	0x10000088
1a004fb8:	1a0056c0 	.word	0x1a0056c0
1a004fbc:	1a0056e0 	.word	0x1a0056e0
1a004fc0:	1a0056a0 	.word	0x1a0056a0

1a004fc4 <__swhatbuf_r>:
1a004fc4:	b570      	push	{r4, r5, r6, lr}
1a004fc6:	460e      	mov	r6, r1
1a004fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004fcc:	2900      	cmp	r1, #0
1a004fce:	b096      	sub	sp, #88	; 0x58
1a004fd0:	4614      	mov	r4, r2
1a004fd2:	461d      	mov	r5, r3
1a004fd4:	da07      	bge.n	1a004fe6 <__swhatbuf_r+0x22>
1a004fd6:	2300      	movs	r3, #0
1a004fd8:	602b      	str	r3, [r5, #0]
1a004fda:	89b3      	ldrh	r3, [r6, #12]
1a004fdc:	061a      	lsls	r2, r3, #24
1a004fde:	d410      	bmi.n	1a005002 <__swhatbuf_r+0x3e>
1a004fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004fe4:	e00e      	b.n	1a005004 <__swhatbuf_r+0x40>
1a004fe6:	466a      	mov	r2, sp
1a004fe8:	f7fb fb73 	bl	1a0006d2 <_fstat_r>
1a004fec:	2800      	cmp	r0, #0
1a004fee:	dbf2      	blt.n	1a004fd6 <__swhatbuf_r+0x12>
1a004ff0:	9a01      	ldr	r2, [sp, #4]
1a004ff2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a004ff6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a004ffa:	425a      	negs	r2, r3
1a004ffc:	415a      	adcs	r2, r3
1a004ffe:	602a      	str	r2, [r5, #0]
1a005000:	e7ee      	b.n	1a004fe0 <__swhatbuf_r+0x1c>
1a005002:	2340      	movs	r3, #64	; 0x40
1a005004:	2000      	movs	r0, #0
1a005006:	6023      	str	r3, [r4, #0]
1a005008:	b016      	add	sp, #88	; 0x58
1a00500a:	bd70      	pop	{r4, r5, r6, pc}

1a00500c <__smakebuf_r>:
1a00500c:	898b      	ldrh	r3, [r1, #12]
1a00500e:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a005010:	079d      	lsls	r5, r3, #30
1a005012:	4606      	mov	r6, r0
1a005014:	460c      	mov	r4, r1
1a005016:	d507      	bpl.n	1a005028 <__smakebuf_r+0x1c>
1a005018:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a00501c:	6023      	str	r3, [r4, #0]
1a00501e:	6123      	str	r3, [r4, #16]
1a005020:	2301      	movs	r3, #1
1a005022:	6163      	str	r3, [r4, #20]
1a005024:	b002      	add	sp, #8
1a005026:	bd70      	pop	{r4, r5, r6, pc}
1a005028:	ab01      	add	r3, sp, #4
1a00502a:	466a      	mov	r2, sp
1a00502c:	f7ff ffca 	bl	1a004fc4 <__swhatbuf_r>
1a005030:	9900      	ldr	r1, [sp, #0]
1a005032:	4605      	mov	r5, r0
1a005034:	4630      	mov	r0, r6
1a005036:	f7ff fafd 	bl	1a004634 <_malloc_r>
1a00503a:	b948      	cbnz	r0, 1a005050 <__smakebuf_r+0x44>
1a00503c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005040:	059a      	lsls	r2, r3, #22
1a005042:	d4ef      	bmi.n	1a005024 <__smakebuf_r+0x18>
1a005044:	f023 0303 	bic.w	r3, r3, #3
1a005048:	f043 0302 	orr.w	r3, r3, #2
1a00504c:	81a3      	strh	r3, [r4, #12]
1a00504e:	e7e3      	b.n	1a005018 <__smakebuf_r+0xc>
1a005050:	4b0d      	ldr	r3, [pc, #52]	; (1a005088 <__smakebuf_r+0x7c>)
1a005052:	62b3      	str	r3, [r6, #40]	; 0x28
1a005054:	89a3      	ldrh	r3, [r4, #12]
1a005056:	6020      	str	r0, [r4, #0]
1a005058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00505c:	81a3      	strh	r3, [r4, #12]
1a00505e:	9b00      	ldr	r3, [sp, #0]
1a005060:	6163      	str	r3, [r4, #20]
1a005062:	9b01      	ldr	r3, [sp, #4]
1a005064:	6120      	str	r0, [r4, #16]
1a005066:	b15b      	cbz	r3, 1a005080 <__smakebuf_r+0x74>
1a005068:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00506c:	4630      	mov	r0, r6
1a00506e:	f7fb fb35 	bl	1a0006dc <_isatty_r>
1a005072:	b128      	cbz	r0, 1a005080 <__smakebuf_r+0x74>
1a005074:	89a3      	ldrh	r3, [r4, #12]
1a005076:	f023 0303 	bic.w	r3, r3, #3
1a00507a:	f043 0301 	orr.w	r3, r3, #1
1a00507e:	81a3      	strh	r3, [r4, #12]
1a005080:	89a3      	ldrh	r3, [r4, #12]
1a005082:	431d      	orrs	r5, r3
1a005084:	81a5      	strh	r5, [r4, #12]
1a005086:	e7cd      	b.n	1a005024 <__smakebuf_r+0x18>
1a005088:	1a00437d 	.word	0x1a00437d
1a00508c:	ffffffff 	.word	0xffffffff

1a005090 <memchr>:
1a005090:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005094:	2a10      	cmp	r2, #16
1a005096:	db2b      	blt.n	1a0050f0 <memchr+0x60>
1a005098:	f010 0f07 	tst.w	r0, #7
1a00509c:	d008      	beq.n	1a0050b0 <memchr+0x20>
1a00509e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0050a2:	3a01      	subs	r2, #1
1a0050a4:	428b      	cmp	r3, r1
1a0050a6:	d02d      	beq.n	1a005104 <memchr+0x74>
1a0050a8:	f010 0f07 	tst.w	r0, #7
1a0050ac:	b342      	cbz	r2, 1a005100 <memchr+0x70>
1a0050ae:	d1f6      	bne.n	1a00509e <memchr+0xe>
1a0050b0:	b4f0      	push	{r4, r5, r6, r7}
1a0050b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a0050b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a0050ba:	f022 0407 	bic.w	r4, r2, #7
1a0050be:	f07f 0700 	mvns.w	r7, #0
1a0050c2:	2300      	movs	r3, #0
1a0050c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a0050c8:	3c08      	subs	r4, #8
1a0050ca:	ea85 0501 	eor.w	r5, r5, r1
1a0050ce:	ea86 0601 	eor.w	r6, r6, r1
1a0050d2:	fa85 f547 	uadd8	r5, r5, r7
1a0050d6:	faa3 f587 	sel	r5, r3, r7
1a0050da:	fa86 f647 	uadd8	r6, r6, r7
1a0050de:	faa5 f687 	sel	r6, r5, r7
1a0050e2:	b98e      	cbnz	r6, 1a005108 <memchr+0x78>
1a0050e4:	d1ee      	bne.n	1a0050c4 <memchr+0x34>
1a0050e6:	bcf0      	pop	{r4, r5, r6, r7}
1a0050e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0050ec:	f002 0207 	and.w	r2, r2, #7
1a0050f0:	b132      	cbz	r2, 1a005100 <memchr+0x70>
1a0050f2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0050f6:	3a01      	subs	r2, #1
1a0050f8:	ea83 0301 	eor.w	r3, r3, r1
1a0050fc:	b113      	cbz	r3, 1a005104 <memchr+0x74>
1a0050fe:	d1f8      	bne.n	1a0050f2 <memchr+0x62>
1a005100:	2000      	movs	r0, #0
1a005102:	4770      	bx	lr
1a005104:	3801      	subs	r0, #1
1a005106:	4770      	bx	lr
1a005108:	2d00      	cmp	r5, #0
1a00510a:	bf06      	itte	eq
1a00510c:	4635      	moveq	r5, r6
1a00510e:	3803      	subeq	r0, #3
1a005110:	3807      	subne	r0, #7
1a005112:	f015 0f01 	tst.w	r5, #1
1a005116:	d107      	bne.n	1a005128 <memchr+0x98>
1a005118:	3001      	adds	r0, #1
1a00511a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00511e:	bf02      	ittt	eq
1a005120:	3001      	addeq	r0, #1
1a005122:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a005126:	3001      	addeq	r0, #1
1a005128:	bcf0      	pop	{r4, r5, r6, r7}
1a00512a:	3801      	subs	r0, #1
1a00512c:	4770      	bx	lr
1a00512e:	bf00      	nop

1a005130 <__malloc_lock>:
1a005130:	4801      	ldr	r0, [pc, #4]	; (1a005138 <__malloc_lock+0x8>)
1a005132:	f7ff ba18 	b.w	1a004566 <__retarget_lock_acquire_recursive>
1a005136:	bf00      	nop
1a005138:	10002be0 	.word	0x10002be0

1a00513c <__malloc_unlock>:
1a00513c:	4801      	ldr	r0, [pc, #4]	; (1a005144 <__malloc_unlock+0x8>)
1a00513e:	f7ff ba13 	b.w	1a004568 <__retarget_lock_release_recursive>
1a005142:	bf00      	nop
1a005144:	10002be0 	.word	0x10002be0

1a005148 <Gamepad_ReportDescSize>:
1a005148:	ffff004a                                J...

1a00514c <Gamepad_ReportDescriptor>:
1a00514c:	05090105 010501a1 31093009 34093309     .........0.1.3.4
1a00515c:	7f258115 08750495 01050681 01153909     ..%...u......9..
1a00516c:	00350825 95013b46 81087501 75029502     %.5.F;...u.....u
1a00517c:	05018108 29011909 25001507 75079501     .......)...%...u
1a00518c:	95028101 81017501 ffffc001              .....u......

1a005198 <USB_DeviceDescriptor>:
1a005198:	02000112 40000000 00861fc9 02010100     .......@........
1a0051a8:	ffff0103                                ....

1a0051ac <USB_DeviceQualifier>:
1a0051ac:	0200060a 40000000 ffff0001              .......@....

1a0051b8 <USB_StringDescriptor>:
1a0051b8:	04090304 00470326 00750072 006f0070     ....&.G.r.u.p.o.
1a0051c8:	004e0020 006f0072 0020002e 00200032      .N.r.o... .2. .
1a0051d8:	0020002d 00440054 03220050 0050004c     -. .T.D.P.".L.P.
1a0051e8:	00310043 00780038 00200078 00410047     C.1.8.x.x. .G.A.
1a0051f8:	0045004d 00410050 00200044 0041031c     M.E.P.A.D. ...A.
1a005208:	00430042 00310044 00330032 00350034     B.C.D.1.2.3.4.5.
1a005218:	00370036 00390038 0041031a 00430052     6.7.8.9...A.R.C.
1a005228:	00440041 00200045 00540053 00430049     A.D.E. .S.T.I.C.
1a005238:	                                         K.

1a00523a <Keyboard_ReportDescSize>:
1a00523a:	                                         ?.

1a00523c <Keyboard_ReportDescriptor>:
1a00523c:	06090105 070501a1 e729e019 01250015     ..........)...%.
1a00524c:	08950175 01950281 01810875 01750595     u.......u.....u.
1a00525c:	01190805 02910529 03750195 06950191     ....).....u.....
1a00526c:	00150875 07056525 65290019 ffc00081     u...%e....)e....
1a00527c:	746e6f43 656c6f72 ffff0073 51726d54     Controles...TmrQ
1a00528c:	ffffff00 20726d54 00637653 454c4449     ....Tmr Svc.IDLE
1a00529c:	ffffff00 6c707041 74616369 206e6f69     ....Application 
1a0052ac:	6c6c614d 4620636f 656c6961 6f482064     Malloc Failed Ho
1a0052bc:	0d216b6f 00000000 7362696c 6572662f     ok!.....libs/fre
1a0052cc:	6f747265 6f732f73 65637275 6f6f682f     ertos/source/hoo
1a0052dc:	632e736b ffffff00 70410a0d 63696c70     ks.c......Applic
1a0052ec:	6f697461 7453206e 206b6361 7265764f     ation Stack Over
1a0052fc:	776f6c66 6f202121 6154206e 203a6b73     flow!! on Task: 
1a00530c:	0a0d7325 ffffff00 41760a0d 72657373     %s........vAsser
1a00531c:	6c614374 2864656c 200a0d29 4c4c2020     tCalled()..   LL
1a00532c:	20656e69 626d754e 3d207265 0d642520     ine Number = %d.
1a00533c:	2020200a 656c6946 6d614e20 203d2065     .   File Name = 
1a00534c:	0a0d7325 ff000a0d                       %s......

1a005354 <InitClkStates>:
1a005354:	01010f01                                ....

1a005358 <pinmuxing>:
1a005358:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005368:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005378:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005388:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a005398:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0053a8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0053b8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0053c8:	00570206                                ..W.

1a0053cc <ExtRateIn>:
1a0053cc:	00000000                                ....

1a0053d0 <GpioButtons>:
1a0053d0:	08000400 09010900                       ........

1a0053d8 <GpioLeds>:
1a0053d8:	01050005 0e000205 0c010b01              ............

1a0053e4 <GpioPorts>:
1a0053e4:	03030003 0f050403 05031005 07030603     ................
1a0053f4:	ffff0802                                ....

1a0053f8 <OscRateIn>:
1a0053f8:	00b71b00                                ....

1a0053fc <InitClkStates>:
1a0053fc:	00010100 00010909 0001090a 01010701     ................
1a00540c:	00010902 00010906 0101090c 0001090d     ................
1a00541c:	0001090e 0001090f 00010910 00010911     ................
1a00542c:	00010912 00010913 00011114 00011119     ................
1a00543c:	0001111a 0001111b                       ........

1a005444 <usbPLLSetup>:
1a005444:	0000601d 06167ffa 00000000 00000000     .`..............
1a005454:	1c9c3800 08040201 0f0f0f03 ffff00ff     .8..............

1a005464 <periph_to_base>:
1a005464:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a005474:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005484:	000100e0 01000100 01200003 00060120     .......... . ...
1a005494:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0054a4:	01820013 00120182 01a201a2 01c20011     ................
1a0054b4:	001001c2 01e201e2 0202000f 000e0202     ................
1a0054c4:	02220222 0223000d 001c0223              "."...#.#...

1a0054d0 <UART_BClock>:
1a0054d0:	01a201c2 01620182                       ......b.

1a0054d8 <UART_PClock>:
1a0054d8:	00820081 00a200a1                       ........

1a0054e0 <gpioPinsInit>:
1a0054e0:	02000104 00050701 05010d03 04080100     ................
1a0054f0:	02020002 02000304 00000403 04070002     ................
1a005500:	030c0300 09050402 05040103 04030208     ................
1a005510:	04020305 06040504 0802000c 03000b06     ................
1a005520:	00090607 07060503 060f0504 03030004     ................
1a005530:	02000404 00050404 06040502 04060200     ................
1a005540:	0c050408 05040a04 0003010e 14010a00     ................
1a005550:	010f0000 0d000012 00001101 0010010c     ................
1a005560:	07070300 000f0300 01000001 00000000     ................
1a005570:	000a0600 08060603 06100504 04030005     ................
1a005580:	03000106 04090400 04010d05 010b0000     ................
1a005590:	0200000f 00000001 00010104 02010800     ................
1a0055a0:	01090000 09010006 05040002 04010200     ................
1a0055b0:	02020105 02020504 0e00000a 01000b02     ................
1a0055c0:	000c020b ffff0c01 00061a80 0000000a     ................

1a0055d0 <lpcUarts>:
1a0055d0:	40081000 06020406 00180205 40081000     ...@...........@
1a0055e0:	09070509 00180706 40082000 00000000     ......... .@....
1a0055f0:	00190000 400c1000 07060107 001a0602     .......@........
1a005600:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005610:	02020302 001b0204 5f425355 5f444948     ........USB_HID_
1a005620:	53554f4d 00000d45 5f425355 5f444948     MOUSE...USB_HID_
1a005630:	4259454b 4452414f 0000000d 5f425355     KEYBOARD....USB_
1a005640:	5f444948 454e4547 0d434952 00000000     HID_GENERIC.....
1a005650:	5f425355 5f434443 54524155 0000000d     USB_CDC_UART....
1a005660:	5f425355 5f43534d 56495244 00000d45     USB_MSC_DRIVE...
1a005670:	6f727245 79202c72 6d20756f 20747375     Error, you must 
1a005680:	20657375 61762061 2064696c 20425355     use a valid USB 
1a005690:	69766564 63206563 7373616c 0000000d     device class....

1a0056a0 <__sf_fake_stderr>:
	...

1a0056c0 <__sf_fake_stdin>:
	...

1a0056e0 <__sf_fake_stdout>:
	...

1a005700 <_global_impure_ptr>:
1a005700:	1000008c 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a005710:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a005720:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a005730:	64636261 ff006665                       abcdef..
