// Seed: 1632581939
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  uwire id_3 = 1 >> 1;
endmodule
module module_1 #(
    parameter id_26 = 32'd45,
    parameter id_27 = 32'd14
) (
    output tri1 id_0
    , id_22,
    input wor id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4
    , id_23,
    input uwire id_5,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    output wire id_13,
    input tri id_14,
    input tri id_15,
    input supply1 id_16,
    input wor id_17,
    output supply1 id_18,
    output tri0 id_19,
    output wor id_20
);
  wire id_24;
  always_comb @(*) begin : LABEL_0
    id_13 = id_3;
  end
  wire id_25;
  always @(posedge 1) id_23 <= 1;
  module_0 modCall_1 (
      id_24,
      id_24
  );
  assign modCall_1.id_2 = 0;
  defparam id_26.id_27 = id_27;
  wire id_28;
endmodule
