###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID lib-33034.eos.ncsu.edu)
#  Generated on:      Mon May  5 19:50:46 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin u_cortexm0ds/u_logic/Tyd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Tyd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.020
+ Phase Shift                   4.700
= Required Time                 4.856
- Arrival Time                  1.682
= Slack Time                    3.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.174 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.231 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.254 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.341 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.438 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.485 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.498 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.518 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.587 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.625 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.638 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.694 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.731 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.812 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.866 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.928 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.977 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.027 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.045 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.109 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.151 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.176 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.194 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.238 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.309 | 
     | u_cortexm0ds/u_logic/U2931               | A v -> ZN ^  | AOI221_X1 | 0.047 | 0.079 |   1.214 |    4.388 | 
     | u_cortexm0ds/u_logic/U2930               | A ^ -> ZN v  | OAI221_X1 | 0.053 | 0.078 |   1.291 |    4.466 | 
     | u_cortexm0ds/u_logic/U2929               | A v -> ZN ^  | AOI221_X1 | 0.049 | 0.081 |   1.373 |    4.547 | 
     | u_cortexm0ds/u_logic/U2928               | A ^ -> ZN v  | INV_X1    | 0.021 | 0.024 |   1.397 |    4.571 | 
     | u_cortexm0ds/u_logic/U4821               | A4 v -> ZN ^ | NOR4_X2   | 0.133 | 0.167 |   1.564 |    4.738 | 
     | u_cortexm0ds/u_logic/U2919               | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.032 |   1.595 |    4.770 | 
     | u_cortexm0ds/u_logic/FE_PHC2840_U341_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.657 |    4.831 | 
     | u_cortexm0ds/u_logic/FE_PHC3636_U341_Z_0 | A v -> Z v   | BUF_X2    | 0.006 | 0.025 |   1.682 |    4.856 | 
     | u_cortexm0ds/u_logic/Tyd3z4_reg          | D v          | DFFS_X1   | 0.006 | 0.000 |   1.682 |    4.856 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.174 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.172 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.101 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.072 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.044 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.001 | 
     | u_cortexm0ds/u_logic/Tyd3z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.176 |   -2.998 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_cortexm0ds/u_logic/B5e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/B5e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.178
- Setup                         0.020
+ Phase Shift                   4.700
= Required Time                 4.858
- Arrival Time                  1.681
= Slack Time                    3.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.176 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.233 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.256 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.343 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.440 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.487 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.500 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.520 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.589 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.627 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.640 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.696 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.733 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.814 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.868 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.930 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.979 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.029 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.047 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.111 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.153 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.178 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.196 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.240 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.311 | 
     | u_cortexm0ds/u_logic/U2931               | A v -> ZN ^  | AOI221_X1 | 0.047 | 0.079 |   1.214 |    4.390 | 
     | u_cortexm0ds/u_logic/U2930               | A ^ -> ZN v  | OAI221_X1 | 0.053 | 0.078 |   1.291 |    4.468 | 
     | u_cortexm0ds/u_logic/U2929               | A v -> ZN ^  | AOI221_X1 | 0.049 | 0.081 |   1.373 |    4.549 | 
     | u_cortexm0ds/u_logic/U2928               | A ^ -> ZN v  | INV_X1    | 0.021 | 0.024 |   1.397 |    4.573 | 
     | u_cortexm0ds/u_logic/U4821               | A4 v -> ZN ^ | NOR4_X2   | 0.133 | 0.167 |   1.564 |    4.740 | 
     | u_cortexm0ds/u_logic/U2915               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.031 |   1.595 |    4.771 | 
     | u_cortexm0ds/u_logic/FE_PHC2880_U345_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.656 |    4.832 | 
     | u_cortexm0ds/u_logic/FE_PHC3865_U345_Z_0 | A v -> Z v   | CLKBUF_X3 | 0.006 | 0.025 |   1.681 |    4.858 | 
     | u_cortexm0ds/u_logic/B5e3z4_reg          | D v          | DFFS_X1   | 0.006 | 0.000 |   1.681 |    4.858 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.176 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.174 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.103 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.073 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.046 | 
     | HCLK__L5_I19                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.003 | 
     | u_cortexm0ds/u_logic/B5e3z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.005 |   0.178 |   -2.998 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_cortexm0ds/u_logic/Hpd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hpd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.022
+ Phase Shift                   4.700
= Required Time                 4.853
- Arrival Time                  1.677
= Slack Time                    3.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.176 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.233 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.256 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.343 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.440 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.487 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.500 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.520 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.589 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.627 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.640 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.696 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.734 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.814 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.868 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.930 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.980 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.029 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.047 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.111 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.153 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.178 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.196 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.240 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.311 | 
     | u_cortexm0ds/u_logic/U2931               | A v -> ZN ^  | AOI221_X1 | 0.047 | 0.079 |   1.214 |    4.390 | 
     | u_cortexm0ds/u_logic/U2930               | A ^ -> ZN v  | OAI221_X1 | 0.053 | 0.078 |   1.291 |    4.468 | 
     | u_cortexm0ds/u_logic/U2929               | A v -> ZN ^  | AOI221_X1 | 0.049 | 0.081 |   1.373 |    4.549 | 
     | u_cortexm0ds/u_logic/U2928               | A ^ -> ZN v  | INV_X1    | 0.021 | 0.024 |   1.397 |    4.573 | 
     | u_cortexm0ds/u_logic/U4821               | A4 v -> ZN ^ | NOR4_X2   | 0.133 | 0.167 |   1.564 |    4.740 | 
     | u_cortexm0ds/u_logic/U2925               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.031 |   1.595 |    4.771 | 
     | u_cortexm0ds/u_logic/FE_PHC3799_U335_Z_0 | A v -> Z v   | CLKBUF_X3 | 0.006 | 0.032 |   1.627 |    4.803 | 
     | u_cortexm0ds/u_logic/FE_PHC2876_U335_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.050 |   1.677 |    4.853 | 
     | u_cortexm0ds/u_logic/Hpd3z4_reg          | D v          | DFFS_X1   | 0.013 | 0.000 |   1.677 |    4.853 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.176 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.174 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.103 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.074 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.046 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.003 | 
     | u_cortexm0ds/u_logic/Hpd3z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.002 |   0.175 |   -3.001 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_cortexm0ds/u_logic/Lqr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Lqr2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.854
- Arrival Time                  1.678
= Slack Time                    3.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.177 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.234 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.257 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.343 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.440 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.487 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.501 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.589 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.640 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.697 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.734 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.814 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.869 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.930 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.980 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.029 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.047 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.111 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.154 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.179 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.196 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.241 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.312 | 
     | u_cortexm0ds/u_logic/U2795               | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.379 | 
     | u_cortexm0ds/u_logic/U2794               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.396 | 
     | u_cortexm0ds/u_logic/U2793               | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.550 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118      | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.587 | 
     | u_cortexm0ds/u_logic/U2792               | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.602 | 
     | u_cortexm0ds/u_logic/U2791               | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.680 | 
     | u_cortexm0ds/u_logic/U4830               | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.760 | 
     | u_cortexm0ds/u_logic/U2778               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.034 |   1.617 |    4.794 | 
     | u_cortexm0ds/u_logic/FE_PHC2850_U379_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.678 |    4.854 | 
     | u_cortexm0ds/u_logic/Lqr2z4_reg          | D v          | DFFS_X1   | 0.013 | 0.000 |   1.678 |    4.854 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.177 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.174 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.104 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.074 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.046 | 
     | HCLK__L5_I19                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.003 | 
     | u_cortexm0ds/u_logic/Lqr2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.004 |   0.177 |   -3.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_cortexm0ds/u_logic/D923z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/D923z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.854
- Arrival Time                  1.677
= Slack Time                    3.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.177 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.234 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.257 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.344 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.441 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.501 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.589 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.641 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.697 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.734 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.814 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.869 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.931 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.980 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.029 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.048 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.112 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.154 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.179 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.197 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.241 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.312 | 
     | u_cortexm0ds/u_logic/U2795               | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.379 | 
     | u_cortexm0ds/u_logic/U2794               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.396 | 
     | u_cortexm0ds/u_logic/U2793               | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.550 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118      | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.588 | 
     | u_cortexm0ds/u_logic/U2792               | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.602 | 
     | u_cortexm0ds/u_logic/U2791               | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.680 | 
     | u_cortexm0ds/u_logic/U4830               | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.760 | 
     | u_cortexm0ds/u_logic/U2782               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.618 |    4.795 | 
     | u_cortexm0ds/u_logic/FE_PHC2825_U375_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.059 |   1.677 |    4.854 | 
     | u_cortexm0ds/u_logic/D923z4_reg          | D v          | DFFS_X1   | 0.013 | 0.000 |   1.677 |    4.854 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.177 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.175 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.104 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.074 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.047 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.005 | 
     | u_cortexm0ds/u_logic/D923z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_cortexm0ds/u_logic/Gt93z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Gt93z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.655
= Slack Time                    3.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.195 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.252 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.275 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.361 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.458 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.505 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.518 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.539 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.607 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.646 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.658 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.715 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.752 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.832 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.886 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.948 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    3.998 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.047 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.065 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.129 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.172 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.197 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.214 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.259 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.330 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.395 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.217 |    4.412 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.495 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.565 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.639 | 
     | u_cortexm0ds/u_logic/U2990               | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.035 |   1.479 |    4.674 | 
     | u_cortexm0ds/u_logic/FE_PHC2060_U318_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.540 |    4.735 | 
     | u_cortexm0ds/u_logic/FE_PHC4923_U318_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.027 |   1.567 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3523_U318_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.655 |    4.850 | 
     | u_cortexm0ds/u_logic/Gt93z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.655 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.195 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.192 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.122 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.092 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.064 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.021 | 
     | u_cortexm0ds/u_logic/Gt93z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.003 |   0.176 |   -3.019 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_cortexm0ds/u_logic/Wqd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wqd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.022
+ Phase Shift                   4.700
= Required Time                 4.854
- Arrival Time                  1.658
= Slack Time                    3.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.196 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.254 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.277 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.363 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.460 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.507 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.520 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.540 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.609 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.647 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.660 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.716 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.754 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.834 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.888 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.950 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.000 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.049 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.067 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.131 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.173 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.198 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.216 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.260 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.332 | 
     | u_cortexm0ds/u_logic/U2931               | A v -> ZN ^  | AOI221_X1 | 0.047 | 0.079 |   1.214 |    4.410 | 
     | u_cortexm0ds/u_logic/U2930               | A ^ -> ZN v  | OAI221_X1 | 0.053 | 0.078 |   1.291 |    4.488 | 
     | u_cortexm0ds/u_logic/U2929               | A v -> ZN ^  | AOI221_X1 | 0.049 | 0.081 |   1.373 |    4.569 | 
     | u_cortexm0ds/u_logic/U2928               | A ^ -> ZN v  | INV_X1    | 0.021 | 0.024 |   1.397 |    4.593 | 
     | u_cortexm0ds/u_logic/U4821               | A4 v -> ZN ^ | NOR4_X2   | 0.133 | 0.167 |   1.564 |    4.760 | 
     | u_cortexm0ds/u_logic/U2924               | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.032 |   1.596 |    4.793 | 
     | u_cortexm0ds/u_logic/FE_PHC2797_U336_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.658 |    4.854 | 
     | u_cortexm0ds/u_logic/Wqd3z4_reg          | D v          | DFFS_X1   | 0.013 | 0.000 |   1.658 |    4.854 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.196 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.194 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.124 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.094 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.066 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.023 | 
     | u_cortexm0ds/u_logic/Wqd3z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.003 |   0.177 |   -3.020 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_cortexm0ds/u_logic/Zu43z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Zu43z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.848
- Arrival Time                  1.651
= Slack Time                    3.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.197 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.254 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.277 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.364 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.461 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.508 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.610 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.648 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.661 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.717 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.754 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.835 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.889 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.951 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.000 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.050 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.068 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.132 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.174 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.199 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.217 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.261 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.332 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.398 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.217 |    4.415 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.498 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.567 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.641 | 
     | u_cortexm0ds/u_logic/U2985               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.479 |    4.676 | 
     | u_cortexm0ds/u_logic/FE_PHC2056_U323_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.059 |   1.538 |    4.735 | 
     | u_cortexm0ds/u_logic/FE_PHC4944_U323_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.026 |   1.564 |    4.761 | 
     | u_cortexm0ds/u_logic/FE_PHC3522_U323_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.651 |    4.848 | 
     | u_cortexm0ds/u_logic/Zu43z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.651 |    4.848 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.197 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.195 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.124 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.095 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.067 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.024 | 
     | u_cortexm0ds/u_logic/Zu43z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.001 |   0.174 |   -3.023 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_cortexm0ds/u_logic/Uuf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Uuf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.847
- Arrival Time                  1.648
= Slack Time                    3.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.199 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.256 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.279 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.365 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.463 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.509 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.523 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.543 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.611 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.650 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.662 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.719 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.756 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.836 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.891 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.953 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.002 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.051 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.069 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.134 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.176 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.201 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.218 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.318 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.385 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.401 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.478 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.568 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.638 | 
     | u_cortexm0ds/u_logic/U3382               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.036 |   1.475 |    4.674 | 
     | u_cortexm0ds/u_logic/FE_PHC1741_U247_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.536 |    4.735 | 
     | u_cortexm0ds/u_logic/FE_PHC5131_U247_Z_0 | A v -> Z v   | BUF_X1    | 0.007 | 0.025 |   1.561 |    4.760 | 
     | u_cortexm0ds/u_logic/FE_PHC3535_U247_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.648 |    4.847 | 
     | u_cortexm0ds/u_logic/Uuf3z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.648 |    4.847 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.199 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.196 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.126 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.096 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.069 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.028 | 
     | u_cortexm0ds/u_logic/Uuf3z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.003 |   0.173 |   -3.026 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_cortexm0ds/u_logic/Ql33z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ql33z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.648
= Slack Time                    3.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.201 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.259 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.282 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.368 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.465 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.512 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.525 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.545 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.614 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.652 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.665 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.721 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.759 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.839 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.893 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.955 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.005 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.054 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.072 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.136 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.178 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.203 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.221 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.266 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.337 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.402 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.218 |    4.419 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.502 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.572 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.646 | 
     | u_cortexm0ds/u_logic/U2984               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.033 |   1.477 |    4.678 | 
     | u_cortexm0ds/u_logic/FE_PHC2072_U324_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.059 |   1.536 |    4.737 | 
     | u_cortexm0ds/u_logic/FE_PHC4960_U324_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.025 |   1.561 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3525_U324_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.648 |    4.849 | 
     | u_cortexm0ds/u_logic/Ql33z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.648 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.201 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |   -3.199 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.129 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.099 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.071 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.028 | 
     | u_cortexm0ds/u_logic/Ql33z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.002 |   0.175 |   -3.026 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_cortexm0ds/u_logic/Yg23z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Yg23z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.647
= Slack Time                    3.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.203 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.261 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.284 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.370 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.467 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.514 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.527 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.547 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.616 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.655 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.667 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.724 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.761 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.841 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.895 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.957 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.007 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.056 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.074 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.138 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.181 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.205 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.223 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.268 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.339 | 
     | u_cortexm0ds/u_logic/U3272               | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   1.203 |    4.406 | 
     | u_cortexm0ds/u_logic/U3271               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.219 |    4.422 | 
     | u_cortexm0ds/u_logic/U3270               | A v -> ZN ^  | AOI221_X1 | 0.140 | 0.171 |   1.389 |    4.593 | 
     | u_cortexm0ds/u_logic/U4796               | A1 ^ -> ZN ^ | AND3_X4   | 0.042 | 0.084 |   1.473 |    4.677 | 
     | u_cortexm0ds/u_logic/U3235               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.508 |    4.711 | 
     | u_cortexm0ds/u_logic/FE_PHC4196_U275_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.031 |   1.539 |    4.742 | 
     | u_cortexm0ds/u_logic/FE_PHC5084_U275_Z_0 | A v -> Z v   | CLKBUF_X2 | 0.005 | 0.021 |   1.560 |    4.763 | 
     | u_cortexm0ds/u_logic/FE_PHC2861_U275_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.647 |    4.850 | 
     | u_cortexm0ds/u_logic/Yg23z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.647 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.203 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.201 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.131 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.101 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.073 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.030 | 
     | u_cortexm0ds/u_logic/Yg23z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.176 |   -3.028 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_cortexm0ds/u_logic/Arh3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Arh3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.645
= Slack Time                    3.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.204 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.262 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.285 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.371 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.468 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.515 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.528 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.548 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.617 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.656 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.668 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.725 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.762 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.842 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.896 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.958 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.008 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.057 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.075 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.139 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.182 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.206 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.224 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.269 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.340 | 
     | u_cortexm0ds/u_logic/U3359               | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   1.202 |    4.407 | 
     | u_cortexm0ds/u_logic/U3358               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.015 |   1.218 |    4.422 | 
     | u_cortexm0ds/u_logic/U3357               | A v -> ZN ^  | AOI221_X1 | 0.127 | 0.155 |   1.373 |    4.577 | 
     | u_cortexm0ds/u_logic/U4783               | A1 ^ -> ZN ^ | AND3_X4   | 0.043 | 0.087 |   1.460 |    4.664 | 
     | u_cortexm0ds/u_logic/U3323               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.492 |    4.697 | 
     | u_cortexm0ds/u_logic/FE_PHC3842_U263_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.042 |   1.535 |    4.739 | 
     | u_cortexm0ds/u_logic/FE_PHC4900_U263_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.023 |   1.558 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC2823_U263_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.645 |    4.850 | 
     | u_cortexm0ds/u_logic/Arh3z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.645 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.204 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.202 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.132 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.102 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.074 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.031 | 
     | u_cortexm0ds/u_logic/Arh3z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.002 |   0.176 |   -3.029 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_cortexm0ds/u_logic/O723z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/O723z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.851
- Arrival Time                  1.641
= Slack Time                    3.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.210 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.267 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.290 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.377 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.474 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.534 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.623 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.661 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.674 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.730 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.768 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.848 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.902 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.964 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.014 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.063 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.081 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.145 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.187 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.212 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.230 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.274 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.345 | 
     | u_cortexm0ds/u_logic/U2712               | A v -> ZN ^  | AOI221_X1 | 0.039 | 0.069 |   1.204 |    4.414 | 
     | u_cortexm0ds/u_logic/U2711               | A ^ -> ZN v  | OAI221_X1 | 0.060 | 0.084 |   1.288 |    4.498 | 
     | u_cortexm0ds/u_logic/U2710               | A v -> ZN ^  | AOI221_X1 | 0.060 | 0.092 |   1.380 |    4.590 | 
     | u_cortexm0ds/u_logic/U4831               | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.078 |   1.458 |    4.668 | 
     | u_cortexm0ds/u_logic/U2701               | B1 ^ -> ZN v | OAI22_X1  | 0.026 | 0.034 |   1.492 |    4.702 | 
     | u_cortexm0ds/u_logic/FE_PHC3797_U391_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.059 |   1.551 |    4.761 | 
     | u_cortexm0ds/u_logic/FE_PHC2813_U391_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.641 |    4.851 | 
     | u_cortexm0ds/u_logic/O723z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.641 |    4.851 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.210 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.208 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.137 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.108 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.080 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.038 | 
     | u_cortexm0ds/u_logic/O723z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.033 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_cortexm0ds/u_logic/Rd73z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Rd73z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.630
= Slack Time                    3.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.219 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.277 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.300 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.386 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.483 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.530 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.543 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.563 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.632 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.671 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.683 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.740 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.777 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.857 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.911 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.973 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.023 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.072 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.090 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.154 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.197 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.221 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.239 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.284 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.355 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.420 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.218 |    4.437 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.520 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.590 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.664 | 
     | u_cortexm0ds/u_logic/U2987               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.036 |   1.480 |    4.699 | 
     | u_cortexm0ds/u_logic/FE_PHC2099_U321_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.540 |    4.760 | 
     | u_cortexm0ds/u_logic/FE_PHC3539_U321_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.630 |    4.849 | 
     | u_cortexm0ds/u_logic/Rd73z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.630 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.219 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.217 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.147 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.117 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.089 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.046 | 
     | u_cortexm0ds/u_logic/Rd73z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.002 |   0.175 |   -3.044 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_cortexm0ds/u_logic/K7s2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/K7s2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.851
- Arrival Time                  1.631
= Slack Time                    3.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.219 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.277 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.300 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.386 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.483 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.530 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.543 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.563 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.632 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.671 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.683 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.740 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.777 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.857 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.911 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.973 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.023 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.072 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.090 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.154 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.197 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.221 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.239 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.284 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.355 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.420 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.218 |    4.437 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.520 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.590 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.664 | 
     | u_cortexm0ds/u_logic/U2989               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.036 |   1.480 |    4.700 | 
     | u_cortexm0ds/u_logic/FE_PHC1751_U319_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.541 |    4.761 | 
     | u_cortexm0ds/u_logic/FE_PHC3546_U319_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.631 |    4.851 | 
     | u_cortexm0ds/u_logic/K7s2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.631 |    4.851 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.220 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.217 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.147 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.117 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.089 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.046 | 
     | u_cortexm0ds/u_logic/K7s2z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.176 |   -3.043 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_cortexm0ds/u_logic/Q2q2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Q2q2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.853
- Arrival Time                  1.633
= Slack Time                    3.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.220 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.277 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.300 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.386 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.483 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.530 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.632 | 
     | memctl_v4/U_hiu/U_rbuf_U31               | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.462 |    3.682 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.476 |    3.696 | 
     | ahb/U227                                 | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.034 |   0.510 |    3.729 | 
     | ahb/U109                                 | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.565 |    3.785 | 
     | u_cortexm0ds/u_logic/U3719               | B1 ^ -> ZN v | AOI221_X1 | 0.049 | 0.058 |   0.623 |    3.843 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A v -> Z v   | BUF_X16   | 0.014 | 0.070 |   0.693 |    3.913 | 
     | u_cortexm0ds/u_logic/U3718               | A3 v -> ZN ^ | NAND3_X1  | 0.069 | 0.084 |   0.777 |    3.997 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A ^ -> Z ^   | BUF_X4    | 0.014 | 0.041 |   0.818 |    4.038 | 
     | u_cortexm0ds/u_logic/U3704               | B1 ^ -> ZN v | AOI22_X1  | 0.031 | 0.030 |   0.849 |    4.068 | 
     | u_cortexm0ds/u_logic/U3702               | B2 v -> ZN ^ | OAI21_X1  | 0.028 | 0.038 |   0.887 |    4.107 | 
     | u_cortexm0ds/u_logic/U3698               | A2 ^ -> ZN v | AOI222_X1 | 0.036 | 0.027 |   0.915 |    4.134 | 
     | u_cortexm0ds/u_logic/U3697               | A4 v -> ZN ^ | NAND4_X1  | 0.048 | 0.073 |   0.988 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344               | A ^ -> ZN v  | INV_X4    | 0.015 | 0.013 |   1.000 |    4.220 | 
     | u_cortexm0ds/u_logic/U3362               | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   1.027 |    4.247 | 
     | u_cortexm0ds/u_logic/U3361               | B ^ -> ZN v  | OAI211_X1 | 0.027 | 0.034 |   1.061 |    4.281 | 
     | u_cortexm0ds/u_logic/U3360               | A v -> ZN ^  | INV_X1    | 0.076 | 0.094 |   1.155 |    4.375 | 
     | u_cortexm0ds/u_logic/U2712               | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   1.197 |    4.416 | 
     | u_cortexm0ds/u_logic/U2711               | A v -> ZN ^  | OAI221_X1 | 0.112 | 0.104 |   1.300 |    4.520 | 
     | u_cortexm0ds/u_logic/U2710               | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.361 |    4.581 | 
     | u_cortexm0ds/u_logic/U4831               | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.464 |    4.684 | 
     | u_cortexm0ds/u_logic/U2697               | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.048 |   1.512 |    4.732 | 
     | u_cortexm0ds/u_logic/FE_PHC3976_U395_Z_0 | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.027 |   1.539 |    4.759 | 
     | u_cortexm0ds/u_logic/FE_PHC4927_U395_Z_0 | A ^ -> Z ^   | BUF_X1    | 0.009 | 0.022 |   1.561 |    4.781 | 
     | u_cortexm0ds/u_logic/FE_PHC2856_U395_Z_0 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   1.633 |    4.853 | 
     | u_cortexm0ds/u_logic/Q2q2z4_reg          | D ^          | DFFS_X1   | 0.018 | 0.000 |   1.633 |    4.853 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.220 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.217 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.147 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.117 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.089 | 
     | HCLK__L5_I19                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.046 | 
     | u_cortexm0ds/u_logic/Q2q2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.004 |   0.177 |   -3.042 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_cortexm0ds/u_logic/Ldf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ldf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.171
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.625
= Slack Time                    3.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.220 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.277 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.300 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.387 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.484 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.531 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.632 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.671 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.684 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.740 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.777 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.857 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.912 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.974 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.023 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.072 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.091 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.155 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.197 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.222 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.239 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.339 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.407 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.422 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.499 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.590 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.659 | 
     | u_cortexm0ds/u_logic/U3426               | B1 ^ -> ZN v | OAI22_X1  | 0.028 | 0.033 |   1.472 |    4.692 | 
     | u_cortexm0ds/u_logic/FE_PHC3877_U234_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.042 |   1.514 |    4.734 | 
     | u_cortexm0ds/u_logic/FE_PHC4991_U234_Z_0 | A v -> Z v   | BUF_X1    | 0.008 | 0.024 |   1.538 |    4.758 | 
     | u_cortexm0ds/u_logic/FE_PHC2241_U234_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.625 |    4.845 | 
     | u_cortexm0ds/u_logic/Ldf3z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.625 |    4.845 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.220 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.218 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.147 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.117 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.090 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.050 | 
     | u_cortexm0ds/u_logic/Ldf3z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.001 |   0.171 |   -3.049 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_cortexm0ds/u_logic/Bqf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Bqf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.847
- Arrival Time                  1.626
= Slack Time                    3.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.220 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.277 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.300 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.387 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.484 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.531 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.633 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.671 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.684 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.740 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.778 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.858 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.912 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.974 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.024 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.073 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.091 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.155 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.197 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.222 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.239 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.339 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.407 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.422 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.499 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.590 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.659 | 
     | u_cortexm0ds/u_logic/U3398               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.035 |   1.473 |    4.694 | 
     | u_cortexm0ds/u_logic/FE_PHC3787_U242_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.042 |   1.516 |    4.736 | 
     | u_cortexm0ds/u_logic/FE_PHC4820_U242_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.023 |   1.539 |    4.759 | 
     | u_cortexm0ds/u_logic/FE_PHC2215_U242_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.626 |    4.847 | 
     | u_cortexm0ds/u_logic/Bqf3z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.626 |    4.847 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.220 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.218 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.147 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.118 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.090 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.050 | 
     | u_cortexm0ds/u_logic/Bqf3z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.003 |   0.173 |   -3.048 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_cortexm0ds/u_logic/Cvr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Cvr2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.630
= Slack Time                    3.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.221 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.278 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.301 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.387 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.484 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.531 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.565 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.633 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.672 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.684 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.741 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.778 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.858 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.912 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.974 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.024 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.073 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.091 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.155 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.198 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.223 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.240 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.285 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.356 | 
     | u_cortexm0ds/u_logic/U3272               | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   1.203 |    4.423 | 
     | u_cortexm0ds/u_logic/U3271               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.218 |    4.439 | 
     | u_cortexm0ds/u_logic/U3270               | A v -> ZN ^  | AOI221_X1 | 0.140 | 0.171 |   1.389 |    4.610 | 
     | u_cortexm0ds/u_logic/U4796               | A1 ^ -> ZN ^ | AND3_X4   | 0.042 | 0.084 |   1.473 |    4.694 | 
     | u_cortexm0ds/u_logic/U3231               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.035 |   1.508 |    4.729 | 
     | u_cortexm0ds/u_logic/FE_PHC4326_U279_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.009 | 0.033 |   1.542 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC2869_U279_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.630 |    4.850 | 
     | u_cortexm0ds/u_logic/Cvr2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.630 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.221 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.218 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.148 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.118 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.090 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.047 | 
     | u_cortexm0ds/u_logic/Cvr2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.003 |   0.176 |   -3.044 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_cortexm0ds/u_logic/Aff3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Aff3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.172
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.623
= Slack Time                    3.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.223 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.280 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.303 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.389 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.486 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.533 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.547 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.567 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.635 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.674 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.686 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.743 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.780 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.860 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.915 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.976 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.026 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.075 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.093 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.157 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.200 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.225 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.242 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.341 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.409 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.425 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.501 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.592 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.661 | 
     | u_cortexm0ds/u_logic/U3422               | B1 ^ -> ZN v | OAI22_X1  | 0.028 | 0.035 |   1.473 |    4.696 | 
     | u_cortexm0ds/u_logic/FE_PHC2109_U235_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.533 |    4.756 | 
     | u_cortexm0ds/u_logic/FE_PHC3540_U235_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.623 |    4.845 | 
     | u_cortexm0ds/u_logic/Aff3z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.623 |    4.845 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.223 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.220 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.150 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.120 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.092 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.053 | 
     | u_cortexm0ds/u_logic/Aff3z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.002 |   0.172 |   -3.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_cortexm0ds/u_logic/H2m2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/H2m2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.626
= Slack Time                    3.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.223 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.280 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.303 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.390 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.487 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.534 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.547 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.567 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.635 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.674 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.687 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.743 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.780 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.860 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.915 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.977 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.026 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.075 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.094 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.158 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.200 | 
     | u_cortexm0ds/u_logic/U3075               | A1 v -> ZN v | AND4_X1   | 0.047 | 0.095 |   1.072 |    4.295 | 
     | u_cortexm0ds/u_logic/FE_OFC509_n2012     | A v -> Z v   | BUF_X4    | 0.009 | 0.044 |   1.116 |    4.339 | 
     | u_cortexm0ds/u_logic/U2329               | A v -> ZN ^  | AOI221_X1 | 0.034 | 0.053 |   1.169 |    4.392 | 
     | u_cortexm0ds/u_logic/U2328               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.016 |   1.184 |    4.407 | 
     | u_cortexm0ds/u_logic/U2327               | A v -> ZN ^  | AOI221_X1 | 0.039 | 0.056 |   1.240 |    4.463 | 
     | u_cortexm0ds/u_logic/FE_PHC3055_n166     | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.028 |   1.268 |    4.491 | 
     | u_cortexm0ds/u_logic/FE_PHC693_n166      | A ^ -> Z ^   | CLKBUF_X1 | 0.049 | 0.066 |   1.334 |    4.557 | 
     | u_cortexm0ds/u_logic/U4848               | A1 ^ -> ZN ^ | AND3_X4   | 0.046 | 0.081 |   1.415 |    4.638 | 
     | u_cortexm0ds/u_logic/U2299               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.038 |   1.452 |    4.675 | 
     | u_cortexm0ds/u_logic/FE_PHC2057_U528_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.514 |    4.737 | 
     | u_cortexm0ds/u_logic/FE_PHC5119_U528_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.025 |   1.539 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3532_U528_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.626 |    4.849 | 
     | u_cortexm0ds/u_logic/H2m2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.626 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.223 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.221 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.150 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.120 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.093 | 
     | HCLK__L5_I19                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.050 | 
     | u_cortexm0ds/u_logic/H2m2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.002 |   0.175 |   -3.048 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_cortexm0ds/u_logic/M4j2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/M4j2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.626
= Slack Time                    3.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.224 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.281 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.304 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.390 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.534 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.548 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.568 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.636 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.675 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.687 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.744 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.781 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.861 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.916 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.978 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.027 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.076 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.094 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.159 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.201 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.226 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.243 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.343 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.410 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.426 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.503 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.594 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.663 | 
     | u_cortexm0ds/u_logic/U3385               | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.036 |   1.475 |    4.699 | 
     | u_cortexm0ds/u_logic/FE_PHC2101_U246_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.061 |   1.536 |    4.760 | 
     | u_cortexm0ds/u_logic/FE_PHC3552_U246_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.626 |    4.850 | 
     | u_cortexm0ds/u_logic/M4j2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.626 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.224 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.221 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.151 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.121 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.094 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.052 | 
     | u_cortexm0ds/u_logic/M4j2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.004 |   0.176 |   -3.048 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_cortexm0ds/u_logic/Isi2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Isi2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.625
= Slack Time                    3.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.224 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.281 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.304 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.391 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.535 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.548 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.568 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.637 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.675 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.688 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.744 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.782 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.862 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.916 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.978 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.028 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.077 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.095 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.159 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.201 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.226 | 
     | u_cortexm0ds/u_logic/U2341               | B ^ -> ZN v  | AOI211_X2 | 0.038 | 0.045 |   1.047 |    4.271 | 
     | u_cortexm0ds/u_logic/U3694               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.062 |   1.109 |    4.333 | 
     | u_cortexm0ds/u_logic/U3693               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.017 |   1.125 |    4.349 | 
     | u_cortexm0ds/u_logic/U3692               | A v -> ZN ^  | AOI221_X1 | 0.044 | 0.064 |   1.189 |    4.413 | 
     | u_cortexm0ds/u_logic/FE_PHC711_n28       | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.084 |   1.273 |    4.497 | 
     | u_cortexm0ds/u_logic/U3691               | A ^ -> ZN v  | INV_X1    | 0.027 | 0.038 |   1.311 |    4.535 | 
     | u_cortexm0ds/u_logic/U3943               | A1 v -> ZN ^ | NOR2_X2   | 0.114 | 0.134 |   1.445 |    4.670 | 
     | u_cortexm0ds/u_logic/U1742               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.479 |    4.703 | 
     | u_cortexm0ds/u_logic/FE_PHC3887_U712_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.009 | 0.034 |   1.512 |    4.737 | 
     | u_cortexm0ds/u_logic/FE_PHC4844_U712_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.025 |   1.537 |    4.761 | 
     | u_cortexm0ds/u_logic/FE_PHC2834_U712_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.625 |    4.849 | 
     | u_cortexm0ds/u_logic/Isi2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.625 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.224 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.222 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.151 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.122 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.094 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.054 | 
     | u_cortexm0ds/u_logic/Isi2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.175 |   -3.049 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_cortexm0ds/u_logic/Hi83z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hi83z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.847
- Arrival Time                  1.623
= Slack Time                    3.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.225 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.282 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.305 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.391 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.535 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.549 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.569 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.637 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.676 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.688 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.745 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.782 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.862 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.917 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.978 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.028 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.077 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.095 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.159 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.202 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.227 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.244 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.289 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.360 | 
     | u_cortexm0ds/u_logic/U2712               | A v -> ZN ^  | AOI221_X1 | 0.039 | 0.069 |   1.204 |    4.428 | 
     | u_cortexm0ds/u_logic/U2711               | A ^ -> ZN v  | OAI221_X1 | 0.060 | 0.084 |   1.288 |    4.513 | 
     | u_cortexm0ds/u_logic/U2710               | A v -> ZN ^  | AOI221_X1 | 0.060 | 0.092 |   1.380 |    4.604 | 
     | u_cortexm0ds/u_logic/U4831               | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.078 |   1.458 |    4.683 | 
     | u_cortexm0ds/u_logic/U2706               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.035 |   1.493 |    4.718 | 
     | u_cortexm0ds/u_logic/FE_PHC3900_U386_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.042 |   1.535 |    4.760 | 
     | u_cortexm0ds/u_logic/FE_PHC2828_U386_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.623 |    4.847 | 
     | u_cortexm0ds/u_logic/Hi83z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.623 |    4.847 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.225 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.222 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.152 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.122 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.095 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.055 | 
     | u_cortexm0ds/u_logic/Hi83z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.004 |   0.174 |   -3.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_cortexm0ds/u_logic/Na73z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Na73z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.621
= Slack Time                    3.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.225 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.282 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.305 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.392 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.489 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.536 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.549 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.569 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.637 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.676 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.688 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.745 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.782 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.862 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.917 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.979 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.028 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.077 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.095 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.160 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.202 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.227 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.245 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.289 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.360 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.427 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.444 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.598 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.635 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.650 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.728 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.808 | 
     | u_cortexm0ds/u_logic/U2786            | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.038 |   1.620 |    4.845 | 
     | u_cortexm0ds/u_logic/Na73z4_reg       | D v          | DFFS_X1   | 0.031 | 0.000 |   1.621 |    4.845 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.225 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.222 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.152 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.122 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.095 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.055 | 
     | u_cortexm0ds/u_logic/Na73z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.004 |   0.174 |   -3.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_cortexm0ds/u_logic/Wnv2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wnv2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.619
= Slack Time                    3.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.226 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.283 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.306 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.393 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.490 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.537 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.550 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.570 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.639 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.677 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.690 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.746 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.783 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.864 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.918 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.980 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.029 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.079 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.097 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.161 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.203 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.228 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.246 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.290 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.361 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.428 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.445 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.599 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.637 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.651 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.729 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.809 | 
     | u_cortexm0ds/u_logic/U2781            | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.036 |   1.619 |    4.845 | 
     | u_cortexm0ds/u_logic/Wnv2z4_reg       | D v          | DFFS_X1   | 0.031 | 0.000 |   1.619 |    4.845 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.226 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.224 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.153 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.123 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.096 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.056 | 
     | u_cortexm0ds/u_logic/Wnv2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.003 |   0.173 |   -3.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_cortexm0ds/u_logic/Orj2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Orj2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.848
- Arrival Time                  1.621
= Slack Time                    3.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.226 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.284 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.307 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.393 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.490 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.537 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.550 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.570 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.639 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.678 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.690 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.747 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.784 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.864 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.918 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.980 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.030 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.079 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.097 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.161 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.204 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.228 | 
     | u_cortexm0ds/u_logic/U3466               | A1 ^ -> ZN v | NOR3_X1   | 0.018 | 0.017 |   1.019 |    4.245 | 
     | u_cortexm0ds/u_logic/U3465               | A4 v -> ZN v | AND4_X1   | 0.045 | 0.100 |   1.119 |    4.345 | 
     | u_cortexm0ds/u_logic/U3464               | A v -> ZN ^  | AOI221_X1 | 0.043 | 0.068 |   1.187 |    4.413 | 
     | u_cortexm0ds/u_logic/U3463               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.202 |    4.429 | 
     | u_cortexm0ds/u_logic/U3462               | A v -> ZN ^  | AOI221_X1 | 0.055 | 0.077 |   1.279 |    4.505 | 
     | u_cortexm0ds/u_logic/FE_PHC703_n44       | A ^ -> Z ^   | BUF_X32   | 0.019 | 0.091 |   1.370 |    4.596 | 
     | u_cortexm0ds/u_logic/U4782               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.069 |   1.439 |    4.665 | 
     | u_cortexm0ds/u_logic/U3430               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.471 |    4.698 | 
     | u_cortexm0ds/u_logic/FE_PHC3763_U233_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.531 |    4.758 | 
     | u_cortexm0ds/u_logic/FE_PHC2212_U233_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.090 |   1.621 |    4.848 | 
     | u_cortexm0ds/u_logic/Orj2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.621 |    4.848 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.226 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.224 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.153 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.124 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.096 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.056 | 
     | u_cortexm0ds/u_logic/Orj2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.004 |   0.174 |   -3.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_cortexm0ds/u_logic/Mi23z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Mi23z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.623
= Slack Time                    3.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.227 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.284 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.307 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.394 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.491 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.538 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.551 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.571 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.639 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.678 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.691 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.747 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.784 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.864 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.919 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.981 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.030 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.079 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.098 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.162 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.204 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.229 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.247 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.291 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.362 | 
     | u_cortexm0ds/u_logic/U3359               | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   1.203 |    4.430 | 
     | u_cortexm0ds/u_logic/U3358               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.015 |   1.218 |    4.445 | 
     | u_cortexm0ds/u_logic/U3357               | A v -> ZN ^  | AOI221_X1 | 0.127 | 0.155 |   1.373 |    4.600 | 
     | u_cortexm0ds/u_logic/U4783               | A1 ^ -> ZN ^ | AND3_X4   | 0.043 | 0.087 |   1.460 |    4.687 | 
     | u_cortexm0ds/u_logic/U3330               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.494 |    4.721 | 
     | u_cortexm0ds/u_logic/FE_PHC4047_U257_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.041 |   1.536 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC2836_U257_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.623 |    4.850 | 
     | u_cortexm0ds/u_logic/Mi23z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.623 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.227 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.224 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.154 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.124 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.097 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.054 | 
     | u_cortexm0ds/u_logic/Mi23z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.176 |   -3.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_cortexm0ds/u_logic/Wor2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wor2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.618
= Slack Time                    3.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.227 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.284 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.307 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.394 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.491 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.538 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.551 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.571 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.640 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.678 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.691 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.747 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.785 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.865 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.919 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.981 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.031 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.080 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.098 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.162 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.204 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.229 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.247 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.291 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.362 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.429 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.447 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.600 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.638 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.653 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.730 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.810 | 
     | u_cortexm0ds/u_logic/U2780            | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.035 |   1.618 |    4.845 | 
     | u_cortexm0ds/u_logic/Wor2z4_reg       | D v          | DFFS_X1   | 0.031 | 0.000 |   1.618 |    4.845 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.227 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.225 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.154 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.125 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.097 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.057 | 
     | u_cortexm0ds/u_logic/Wor2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.003 |   0.173 |   -3.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_cortexm0ds/u_logic/Wj83z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wj83z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.846
- Arrival Time                  1.618
= Slack Time                    3.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.228 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.285 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.308 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.394 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.492 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.538 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.552 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.572 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.640 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.679 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.691 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.748 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.785 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.865 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.920 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.982 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.031 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.080 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.098 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.163 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.205 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.230 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.247 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.292 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.363 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.430 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.447 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.601 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.638 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.653 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.731 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.811 | 
     | u_cortexm0ds/u_logic/U2787            | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.035 |   1.618 |    4.846 | 
     | u_cortexm0ds/u_logic/Wj83z4_reg       | D v          | DFFS_X1   | 0.030 | 0.000 |   1.618 |    4.846 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.228 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.225 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.155 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.125 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.098 | 
     | HCLK__L5_I21                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.040 |   0.170 |   -3.058 | 
     | u_cortexm0ds/u_logic/Wj83z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.004 |   0.174 |   -3.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_cortexm0ds/u_logic/Z0g3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Z0g3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.846
- Arrival Time                  1.617
= Slack Time                    3.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.229 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.286 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.309 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.396 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.493 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.540 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.553 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.573 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.642 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.680 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.693 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.749 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.786 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.867 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.921 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.983 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.032 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.082 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.100 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.164 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.206 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.231 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.249 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.293 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.364 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.431 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.448 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.602 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.640 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.654 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.732 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.812 | 
     | u_cortexm0ds/u_logic/U2775            | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.034 |   1.617 |    4.846 | 
     | u_cortexm0ds/u_logic/Z0g3z4_reg       | D v          | DFFS_X1   | 0.029 | 0.000 |   1.617 |    4.846 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.229 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.227 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.156 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.126 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.099 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.059 | 
     | u_cortexm0ds/u_logic/Z0g3z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.003 |   0.173 |   -3.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_cortexm0ds/u_logic/Kzf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Kzf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.173
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.846
- Arrival Time                  1.616
= Slack Time                    3.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.230 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.287 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.310 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.494 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.642 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.681 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.750 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.787 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.867 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.922 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.984 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.033 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.082 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.100 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.165 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.232 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.250 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.294 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.365 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.432 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.449 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.603 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.640 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.655 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.733 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.813 | 
     | u_cortexm0ds/u_logic/U2776            | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.033 |   1.616 |    4.846 | 
     | u_cortexm0ds/u_logic/Kzf3z4_reg       | D v          | DFFS_X1   | 0.030 | 0.000 |   1.616 |    4.846 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.230 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.227 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.157 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.127 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.100 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.060 | 
     | u_cortexm0ds/u_logic/Kzf3z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.003 |   0.174 |   -3.057 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_cortexm0ds/u_logic/Cq93z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Cq93z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.619
= Slack Time                    3.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.230 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.494 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.643 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.681 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.750 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.868 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.922 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.984 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.083 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.101 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.165 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.232 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.250 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.294 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.432 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.450 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.603 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.641 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.656 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.734 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.813 | 
     | u_cortexm0ds/u_logic/U2789            | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.036 |   1.619 |    4.849 | 
     | u_cortexm0ds/u_logic/Cq93z4_reg       | D v          | DFFS_X1   | 0.030 | 0.000 |   1.619 |    4.849 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.230 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.228 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.157 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.100 | 
     | HCLK__L5_I19                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.057 | 
     | u_cortexm0ds/u_logic/Cq93z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.004 |   0.177 |   -3.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_cortexm0ds/u_logic/O2g3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/O2g3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.174
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.847
- Arrival Time                  1.616
= Slack Time                    3.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.230 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.494 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.643 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.681 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.750 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.868 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.922 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.984 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.083 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.101 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.165 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.232 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.250 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.294 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.432 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.450 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.603 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.641 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.656 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.734 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.813 | 
     | u_cortexm0ds/u_logic/U2774            | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.616 |    4.847 | 
     | u_cortexm0ds/u_logic/O2g3z4_reg       | D v          | DFFS_X1   | 0.029 | 0.000 |   1.616 |    4.847 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.230 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.228 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.157 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.100 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.060 | 
     | u_cortexm0ds/u_logic/O2g3z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.004 |   0.174 |   -3.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_cortexm0ds/u_logic/Hnr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hnr2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.619
= Slack Time                    3.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.230 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.494 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.643 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.681 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.750 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.868 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.922 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.984 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.083 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.101 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.165 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.232 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.250 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.294 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.432 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.450 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.603 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.641 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.656 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.734 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.813 | 
     | u_cortexm0ds/u_logic/U2788            | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.036 |   1.619 |    4.849 | 
     | u_cortexm0ds/u_logic/Hnr2z4_reg       | D v          | DFFS_X1   | 0.031 | 0.000 |   1.619 |    4.849 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.230 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.228 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.158 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.100 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.058 | 
     | u_cortexm0ds/u_logic/Hnr2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_cortexm0ds/u_logic/Hc23z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hc23z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.851
- Arrival Time                  1.620
= Slack Time                    3.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.230 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.494 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.643 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.681 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.750 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.868 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.922 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.984 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.083 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.101 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.165 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.207 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.232 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.250 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.294 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.431 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.217 |    4.448 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.531 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.600 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.675 | 
     | u_cortexm0ds/u_logic/U2983               | B1 ^ -> ZN v | OAI22_X1  | 0.025 | 0.031 |   1.476 |    4.706 | 
     | u_cortexm0ds/u_logic/FE_PHC3950_U325_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.009 | 0.033 |   1.508 |    4.739 | 
     | u_cortexm0ds/u_logic/FE_PHC4797_U325_Z_0 | A v -> Z v   | BUF_X1    | 0.008 | 0.024 |   1.533 |    4.763 | 
     | u_cortexm0ds/u_logic/FE_PHC2294_U325_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.620 |    4.851 | 
     | u_cortexm0ds/u_logic/Hc23z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.620 |    4.851 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.230 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.228 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.158 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.100 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.057 | 
     | u_cortexm0ds/u_logic/Hc23z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.176 |   -3.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_cortexm0ds/u_logic/Neu2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Neu2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.028
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.618
= Slack Time                    3.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.231 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.397 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.495 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.541 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.555 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.575 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.643 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.682 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.694 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.751 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.868 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.923 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.985 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.083 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.101 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.166 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.208 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.233 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.251 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.295 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.433 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.450 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.604 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.641 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.656 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.734 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.814 | 
     | u_cortexm0ds/u_logic/U2779            | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.035 |   1.618 |    4.849 | 
     | u_cortexm0ds/u_logic/Neu2z4_reg       | D v          | DFFS_X1   | 0.030 | 0.000 |   1.618 |    4.849 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.231 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.228 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.158 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.101 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.059 | 
     | u_cortexm0ds/u_logic/Neu2z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_cortexm0ds/u_logic/Vr43z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Vr43z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.619
= Slack Time                    3.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.231 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.288 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.311 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.398 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.495 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.542 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.555 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.575 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.644 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.682 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.695 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.751 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.788 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.869 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.923 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.985 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.034 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.084 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.102 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.166 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.208 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.233 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.251 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.295 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.366 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.433 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.450 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.604 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.642 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.656 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.734 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.814 | 
     | u_cortexm0ds/u_logic/U2784            | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.036 |   1.619 |    4.850 | 
     | u_cortexm0ds/u_logic/Vr43z4_reg       | D v          | DFFS_X1   | 0.027 | 0.000 |   1.619 |    4.850 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.231 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.229 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.158 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.128 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.101 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.059 | 
     | u_cortexm0ds/u_logic/Vr43z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_cortexm0ds/u_logic/E163z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/E163z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.618
= Slack Time                    3.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.232 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.289 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.312 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.399 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.496 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.543 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.556 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.576 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.645 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.683 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.696 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.752 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.789 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.870 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.924 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.986 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.035 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.085 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.103 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.167 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.209 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.234 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.252 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.296 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.367 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.434 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.451 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.605 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.643 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.657 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.735 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.815 | 
     | u_cortexm0ds/u_logic/U2785            | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.618 |    4.850 | 
     | u_cortexm0ds/u_logic/E163z4_reg       | D v          | DFFS_X1   | 0.027 | 0.000 |   1.618 |    4.850 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.232 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.230 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.159 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.130 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.102 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.060 | 
     | u_cortexm0ds/u_logic/E163z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.055 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_cortexm0ds/u_logic/Mi33z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Mi33z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.617
= Slack Time                    3.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.233 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.291 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.314 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.400 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.497 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.557 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.577 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.646 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.684 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.697 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.753 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.791 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.871 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.925 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.987 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.037 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.086 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.104 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.168 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.210 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.235 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.253 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.297 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.369 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.435 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.453 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.606 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.644 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.659 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.736 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.816 | 
     | u_cortexm0ds/u_logic/U2783            | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.034 |   1.617 |    4.850 | 
     | u_cortexm0ds/u_logic/Mi33z4_reg       | D v          | DFFS_X1   | 0.027 | 0.000 |   1.617 |    4.850 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.233 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.231 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.160 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.131 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.103 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.061 | 
     | u_cortexm0ds/u_logic/Mi33z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_cortexm0ds/u_logic/Vxf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Vxf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.027
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.617
= Slack Time                    3.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | big_endian v |           | 0.120 |       |   0.000 |    3.233 | 
     | memctl_v4/FE_PHC669_big_endian        | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.291 | 
     | memctl_v4/FE_PHC2907_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.314 | 
     | memctl_v4/FE_PHC4622_big_endian       | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.400 | 
     | memctl_v4/FE_PHC5173_big_endian       | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.497 | 
     | memctl_v4/U_hiu/U_rbuf_U68            | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.544 | 
     | memctl_v4/U_hiu/U_rbuf_U204           | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.557 | 
     | memctl_v4/U_hiu/U_rbuf_U203           | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.577 | 
     | memctl_v4/U_hiu/U_rbuf_U202           | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.646 | 
     | memctl_v4/U_hiu/U_rbuf_U179           | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.684 | 
     | memctl_v4/U_hiu/U_rbuf_U52            | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.697 | 
     | ahb/U227                              | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.753 | 
     | ahb/U109                              | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.791 | 
     | u_cortexm0ds/u_logic/U3719            | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.871 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.925 | 
     | u_cortexm0ds/u_logic/U3718            | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.987 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058  | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.037 | 
     | u_cortexm0ds/u_logic/U3704            | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.086 | 
     | u_cortexm0ds/u_logic/U3701            | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.104 | 
     | u_cortexm0ds/u_logic/U3698            | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.168 | 
     | u_cortexm0ds/u_logic/U3697            | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.211 | 
     | u_cortexm0ds/u_logic/U2344            | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.235 | 
     | u_cortexm0ds/u_logic/U3362            | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.253 | 
     | u_cortexm0ds/u_logic/U3361            | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.298 | 
     | u_cortexm0ds/u_logic/U3360            | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.369 | 
     | u_cortexm0ds/u_logic/U2795            | A v -> ZN ^  | AOI221_X1 | 0.037 | 0.067 |   1.202 |    4.435 | 
     | u_cortexm0ds/u_logic/U2794            | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.219 |    4.453 | 
     | u_cortexm0ds/u_logic/U2793            | A v -> ZN ^  | AOI221_X1 | 0.125 | 0.154 |   1.373 |    4.606 | 
     | u_cortexm0ds/u_logic/FE_OFC384_n118   | A ^ -> Z ^   | BUF_X4    | 0.013 | 0.038 |   1.410 |    4.644 | 
     | u_cortexm0ds/u_logic/U2792            | A ^ -> ZN v  | INV_X1    | 0.010 | 0.015 |   1.425 |    4.659 | 
     | u_cortexm0ds/u_logic/U2791            | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.078 |   1.503 |    4.737 | 
     | u_cortexm0ds/u_logic/U4830            | A4 ^ -> ZN ^ | AND4_X4   | 0.041 | 0.080 |   1.583 |    4.816 | 
     | u_cortexm0ds/u_logic/U2777            | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.034 |   1.617 |    4.850 | 
     | u_cortexm0ds/u_logic/Vxf3z4_reg       | D v          | DFFS_X1   | 0.027 | 0.000 |   1.617 |    4.850 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.233 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.231 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.161 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.131 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.103 | 
     | HCLK__L5_I23                    | A v -> ZN ^ | INV_X16 | 0.029 | 0.042 |   0.172 |   -3.061 | 
     | u_cortexm0ds/u_logic/Vxf3z4_reg | CK ^        | DFFS_X1 | 0.029 | 0.005 |   0.177 |   -3.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_cortexm0ds/u_logic/Fvz2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Fvz2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.614
= Slack Time                    3.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.235 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.292 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.315 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.402 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.499 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.546 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.559 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.579 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.647 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.686 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.699 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.755 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.792 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.872 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.927 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.989 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.038 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.087 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.105 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.170 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.212 | 
     | u_cortexm0ds/u_logic/U3075               | A1 v -> ZN v | AND4_X1   | 0.047 | 0.095 |   1.072 |    4.307 | 
     | u_cortexm0ds/u_logic/U2257               | A v -> ZN ^  | AOI221_X1 | 0.040 | 0.066 |   1.138 |    4.373 | 
     | u_cortexm0ds/u_logic/U2256               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.154 |    4.389 | 
     | u_cortexm0ds/u_logic/U2255               | A v -> ZN ^  | AOI221_X1 | 0.044 | 0.065 |   1.219 |    4.454 | 
     | u_cortexm0ds/u_logic/FE_PHC783_n152      | A ^ -> Z ^   | CLKBUF_X1 | 0.075 | 0.098 |   1.317 |    4.552 | 
     | u_cortexm0ds/u_logic/U4852               | A1 ^ -> ZN ^ | AND4_X4   | 0.047 | 0.088 |   1.406 |    4.641 | 
     | u_cortexm0ds/u_logic/U2227               | B1 ^ -> ZN v | OAI22_X1  | 0.028 | 0.037 |   1.443 |    4.678 | 
     | u_cortexm0ds/u_logic/FE_PHC2059_U563_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.503 |    4.737 | 
     | u_cortexm0ds/u_logic/FE_PHC4930_U563_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.025 |   1.527 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3524_U563_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.614 |    4.849 | 
     | u_cortexm0ds/u_logic/Fvz2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.614 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.235 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.232 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.162 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.132 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.105 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.065 | 
     | u_cortexm0ds/u_logic/Fvz2z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.005 |   0.175 |   -3.060 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_cortexm0ds/u_logic/Wmp2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wmp2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.614
= Slack Time                    3.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.235 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.293 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.316 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.402 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.499 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.546 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.559 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.579 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.648 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.686 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.699 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.755 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.793 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.873 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.927 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.989 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.039 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.088 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.106 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.170 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.212 | 
     | u_cortexm0ds/u_logic/U3075               | A1 v -> ZN v | AND4_X1   | 0.047 | 0.095 |   1.072 |    4.307 | 
     | u_cortexm0ds/u_logic/U2257               | A v -> ZN ^  | AOI221_X1 | 0.040 | 0.066 |   1.138 |    4.374 | 
     | u_cortexm0ds/u_logic/U2256               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.154 |    4.390 | 
     | u_cortexm0ds/u_logic/U2255               | A v -> ZN ^  | AOI221_X1 | 0.044 | 0.065 |   1.219 |    4.455 | 
     | u_cortexm0ds/u_logic/FE_PHC783_n152      | A ^ -> Z ^   | CLKBUF_X1 | 0.075 | 0.098 |   1.317 |    4.553 | 
     | u_cortexm0ds/u_logic/U4852               | A1 ^ -> ZN ^ | AND4_X4   | 0.047 | 0.088 |   1.406 |    4.641 | 
     | u_cortexm0ds/u_logic/U2224               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.034 |   1.440 |    4.675 | 
     | u_cortexm0ds/u_logic/FE_PHC1742_U566_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.500 |    4.735 | 
     | u_cortexm0ds/u_logic/FE_PHC4943_U566_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.026 |   1.526 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3526_U566_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.614 |    4.849 | 
     | u_cortexm0ds/u_logic/Wmp2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.614 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.235 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.233 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.162 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.133 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.105 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.065 | 
     | u_cortexm0ds/u_logic/Wmp2z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.005 |   0.175 |   -3.060 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_cortexm0ds/u_logic/V233z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/V233z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.612
= Slack Time                    3.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.238 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.295 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.318 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.404 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.501 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.548 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.581 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.650 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.689 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.701 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.758 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.795 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.875 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.929 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.991 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.041 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.090 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.108 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.172 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.215 | 
     | u_cortexm0ds/u_logic/U3075               | A1 v -> ZN v | AND4_X1   | 0.047 | 0.095 |   1.072 |    4.310 | 
     | u_cortexm0ds/u_logic/U2257               | A v -> ZN ^  | AOI221_X1 | 0.040 | 0.066 |   1.138 |    4.376 | 
     | u_cortexm0ds/u_logic/U2256               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.016 |   1.154 |    4.392 | 
     | u_cortexm0ds/u_logic/U2255               | A v -> ZN ^  | AOI221_X1 | 0.044 | 0.065 |   1.219 |    4.457 | 
     | u_cortexm0ds/u_logic/FE_PHC783_n152      | A ^ -> Z ^   | CLKBUF_X1 | 0.075 | 0.098 |   1.317 |    4.555 | 
     | u_cortexm0ds/u_logic/U4852               | A1 ^ -> ZN ^ | AND4_X4   | 0.047 | 0.088 |   1.406 |    4.643 | 
     | u_cortexm0ds/u_logic/U2233               | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.441 |    4.678 | 
     | u_cortexm0ds/u_logic/FE_PHC2074_U557_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.059 |   1.500 |    4.737 | 
     | u_cortexm0ds/u_logic/FE_PHC4983_U557_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.025 |   1.525 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC3528_U557_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.612 |    4.849 | 
     | u_cortexm0ds/u_logic/V233z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.612 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.237 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.235 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.165 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.135 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.107 | 
     | HCLK__L5_I25                    | A v -> ZN ^ | INV_X16 | 0.031 | 0.040 |   0.170 |   -3.067 | 
     | u_cortexm0ds/u_logic/V233z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.005 |   0.175 |   -3.062 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_cortexm0ds/u_logic/Rdq2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Rdq2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.850
- Arrival Time                  1.611
= Slack Time                    3.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.239 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.297 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.320 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.406 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.503 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.550 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.563 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.583 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.652 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.690 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.703 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.759 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.797 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.877 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.931 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.993 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.043 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.092 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.110 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.174 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.216 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.241 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.259 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.303 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.375 | 
     | u_cortexm0ds/u_logic/U3359               | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   1.202 |    4.442 | 
     | u_cortexm0ds/u_logic/U3358               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.015 |   1.218 |    4.457 | 
     | u_cortexm0ds/u_logic/U3357               | A v -> ZN ^  | AOI221_X1 | 0.127 | 0.155 |   1.373 |    4.612 | 
     | u_cortexm0ds/u_logic/U4783               | A1 ^ -> ZN ^ | AND3_X4   | 0.043 | 0.087 |   1.460 |    4.699 | 
     | u_cortexm0ds/u_logic/U3325               | B1 ^ -> ZN v | OAI22_X1  | 0.028 | 0.033 |   1.493 |    4.732 | 
     | u_cortexm0ds/u_logic/FE_PHC4297_U261_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.031 |   1.524 |    4.763 | 
     | u_cortexm0ds/u_logic/FE_PHC2872_U261_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.611 |    4.850 | 
     | u_cortexm0ds/u_logic/Rdq2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.611 |    4.850 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.239 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.237 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.166 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.137 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.109 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.066 | 
     | u_cortexm0ds/u_logic/Rdq2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.003 |   0.176 |   -3.063 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_cortexm0ds/u_logic/Ymo2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ymo2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.169
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.845
- Arrival Time                  1.605
= Slack Time                    3.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.240 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.297 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.320 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.406 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.503 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.550 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.584 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.652 | 
     | memctl_v4/U_hiu/U_rbuf_U31               | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.462 |    3.702 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.476 |    3.716 | 
     | ahb/U227                                 | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.034 |   0.510 |    3.749 | 
     | ahb/U109                                 | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.565 |    3.805 | 
     | u_cortexm0ds/u_logic/U3719               | B1 ^ -> ZN v | AOI221_X1 | 0.049 | 0.058 |   0.623 |    3.863 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A v -> Z v   | BUF_X16   | 0.014 | 0.070 |   0.693 |    3.933 | 
     | u_cortexm0ds/u_logic/U3718               | A3 v -> ZN ^ | NAND3_X1  | 0.069 | 0.084 |   0.777 |    4.017 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A ^ -> Z ^   | BUF_X4    | 0.014 | 0.041 |   0.818 |    4.058 | 
     | u_cortexm0ds/u_logic/U3704               | B1 ^ -> ZN v | AOI22_X1  | 0.031 | 0.030 |   0.849 |    4.088 | 
     | u_cortexm0ds/u_logic/U3702               | B2 v -> ZN ^ | OAI21_X1  | 0.028 | 0.038 |   0.887 |    4.127 | 
     | u_cortexm0ds/u_logic/U3698               | A2 ^ -> ZN v | AOI222_X1 | 0.036 | 0.027 |   0.915 |    4.154 | 
     | u_cortexm0ds/u_logic/U3697               | A4 v -> ZN ^ | NAND4_X1  | 0.048 | 0.073 |   0.988 |    4.227 | 
     | u_cortexm0ds/u_logic/U2344               | A ^ -> ZN v  | INV_X4    | 0.015 | 0.013 |   1.000 |    4.240 | 
     | u_cortexm0ds/u_logic/U2341               | B v -> ZN ^  | AOI211_X2 | 0.065 | 0.085 |   1.085 |    4.325 | 
     | u_cortexm0ds/u_logic/U2039               | A ^ -> ZN v  | AOI221_X1 | 0.037 | 0.037 |   1.122 |    4.362 | 
     | u_cortexm0ds/u_logic/U2038               | A v -> ZN ^  | INV_X1    | 0.017 | 0.028 |   1.150 |    4.390 | 
     | u_cortexm0ds/u_logic/U2037               | A ^ -> ZN v  | AOI221_X1 | 0.049 | 0.037 |   1.187 |    4.427 | 
     | u_cortexm0ds/u_logic/FE_PHC768_n72       | A v -> Z v   | BUF_X32   | 0.025 | 0.106 |   1.293 |    4.533 | 
     | u_cortexm0ds/u_logic/U2036               | A v -> ZN ^  | INV_X1    | 0.048 | 0.062 |   1.356 |    4.595 | 
     | u_cortexm0ds/u_logic/U3175               | A1 ^ -> ZN v | NOR2_X2   | 0.018 | 0.016 |   1.371 |    4.611 | 
     | u_cortexm0ds/u_logic/FE_OFC131_n2391     | A v -> ZN ^  | INV_X4    | 0.012 | 0.020 |   1.392 |    4.631 | 
     | u_cortexm0ds/u_logic/FE_OFC132_n2391     | A ^ -> ZN v  | INV_X4    | 0.026 | 0.035 |   1.427 |    4.666 | 
     | u_cortexm0ds/u_logic/U2001               | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.046 |   1.473 |    4.712 | 
     | u_cortexm0ds/u_logic/FE_PHC3806_U663_Z_0 | A ^ -> Z ^   | BUF_X8    | 0.007 | 0.037 |   1.510 |    4.749 | 
     | u_cortexm0ds/u_logic/FE_PHC4891_U663_Z_0 | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.023 |   1.533 |    4.772 | 
     | u_cortexm0ds/u_logic/FE_PHC2810_U663_Z_0 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   1.605 |    4.845 | 
     | u_cortexm0ds/u_logic/Ymo2z4_reg          | D ^          | DFFS_X1   | 0.018 | 0.000 |   1.605 |    4.845 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.240 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.237 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.167 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.026 | 0.036 |   0.108 |   -3.131 | 
     | HCLK__L4_I2                     | A ^ -> ZN v | INV_X32 | 0.011 | 0.023 |   0.131 |   -3.109 | 
     | HCLK__L5_I8                     | A v -> ZN ^ | INV_X16 | 0.031 | 0.037 |   0.168 |   -3.071 | 
     | u_cortexm0ds/u_logic/Ymo2z4_reg | CK ^        | DFFS_X1 | 0.031 | 0.001 |   0.169 |   -3.070 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_cortexm0ds/u_logic/An83z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/An83z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.022
+ Phase Shift                   4.700
= Required Time                 4.853
- Arrival Time                  1.614
= Slack Time                    3.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.240 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.297 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.320 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.406 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.503 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.550 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.584 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.652 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.691 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.703 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.760 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.797 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.877 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.932 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.993 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.043 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.092 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.110 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.174 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.217 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.242 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.259 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.304 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.375 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.441 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.218 |    4.457 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.540 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.610 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.684 | 
     | u_cortexm0ds/u_logic/U2988               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.034 |   1.478 |    4.718 | 
     | u_cortexm0ds/u_logic/FE_PHC2210_U320_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.060 |   1.538 |    4.778 | 
     | u_cortexm0ds/u_logic/FE_PHC4999_U320_Z_0 | A v -> Z v   | BUF_X1    | 0.007 | 0.025 |   1.563 |    4.803 | 
     | u_cortexm0ds/u_logic/FE_PHC3573_U320_Z_0 | A v -> Z v   | BUF_X16   | 0.013 | 0.051 |   1.614 |    4.853 | 
     | u_cortexm0ds/u_logic/An83z4_reg          | D v          | DFFS_X1   | 0.013 | 0.000 |   1.614 |    4.853 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.240 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.237 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.167 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.137 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.109 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.066 | 
     | u_cortexm0ds/u_logic/An83z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.003 |   0.176 |   -3.064 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_cortexm0ds/u_logic/Kf23z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Kf23z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.177
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.851
- Arrival Time                  1.611
= Slack Time                    3.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.240 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.297 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.320 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.407 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.504 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.551 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.564 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.584 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.652 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.691 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.704 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.760 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.797 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.877 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.932 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.994 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.043 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.092 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.110 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.175 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.217 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.242 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.260 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.304 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.375 | 
     | u_cortexm0ds/u_logic/U3170               | A v -> ZN ^  | AOI221_X1 | 0.042 | 0.072 |   1.207 |    4.447 | 
     | u_cortexm0ds/u_logic/U3169               | A ^ -> ZN v  | OAI221_X1 | 0.066 | 0.092 |   1.300 |    4.540 | 
     | u_cortexm0ds/u_logic/U3168               | A v -> ZN ^  | INV_X1    | 0.039 | 0.063 |   1.363 |    4.603 | 
     | u_cortexm0ds/u_logic/U4804               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.073 |   1.435 |    4.675 | 
     | u_cortexm0ds/u_logic/U3139               | B1 ^ -> ZN v | OAI22_X1  | 0.025 | 0.032 |   1.468 |    4.708 | 
     | u_cortexm0ds/u_logic/FE_PHC3971_U291_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.009 | 0.032 |   1.499 |    4.739 | 
     | u_cortexm0ds/u_logic/FE_PHC4862_U291_Z_0 | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.024 |   1.523 |    4.763 | 
     | u_cortexm0ds/u_logic/FE_PHC2843_U291_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.087 |   1.611 |    4.851 | 
     | u_cortexm0ds/u_logic/Kf23z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.611 |    4.851 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.240 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.237 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.167 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.137 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.110 | 
     | HCLK__L5_I24                    | A v -> ZN ^ | INV_X16 | 0.032 | 0.043 |   0.173 |   -3.067 | 
     | u_cortexm0ds/u_logic/Kf23z4_reg | CK ^        | DFFS_X1 | 0.032 | 0.003 |   0.177 |   -3.063 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_cortexm0ds/u_logic/Gci2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Gci2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.172
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.846
- Arrival Time                  1.604
= Slack Time                    3.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.241 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.299 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.322 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.408 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.505 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.552 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.565 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.585 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.654 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.692 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.705 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.761 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.799 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.879 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.933 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.995 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.045 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.094 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.871 |    4.112 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.176 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.218 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.243 | 
     | u_cortexm0ds/u_logic/U2341               | B ^ -> ZN v  | AOI211_X2 | 0.038 | 0.045 |   1.047 |    4.288 | 
     | u_cortexm0ds/u_logic/U3694               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.062 |   1.109 |    4.350 | 
     | u_cortexm0ds/u_logic/U3693               | A ^ -> ZN v  | INV_X1    | 0.014 | 0.017 |   1.125 |    4.366 | 
     | u_cortexm0ds/u_logic/U3692               | A v -> ZN ^  | AOI221_X1 | 0.044 | 0.064 |   1.189 |    4.430 | 
     | u_cortexm0ds/u_logic/FE_PHC711_n28       | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.084 |   1.273 |    4.514 | 
     | u_cortexm0ds/u_logic/U3691               | A ^ -> ZN v  | INV_X1    | 0.027 | 0.038 |   1.311 |    4.553 | 
     | u_cortexm0ds/u_logic/U3548               | B2 v -> ZN ^ | AOI222_X1 | 0.045 | 0.073 |   1.385 |    4.626 | 
     | u_cortexm0ds/u_logic/U3546               | B1 ^ -> ZN v | OAI22_X1  | 0.023 | 0.031 |   1.416 |    4.657 | 
     | u_cortexm0ds/u_logic/FE_PHC3211_U229_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.094 |   1.510 |    4.751 | 
     | u_cortexm0ds/u_logic/FE_PHC1241_U229_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.095 |   1.604 |    4.846 | 
     | u_cortexm0ds/u_logic/Gci2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.604 |    4.846 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.241 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.239 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.168 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.026 | 0.036 |   0.108 |   -3.133 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.012 | 0.022 |   0.130 |   -3.111 | 
     | HCLK__L5_I3                     | A v -> ZN ^ | INV_X16 | 0.028 | 0.038 |   0.168 |   -3.073 | 
     | u_cortexm0ds/u_logic/Gci2z4_reg | CK ^        | DFFS_X1 | 0.028 | 0.004 |   0.172 |   -3.069 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_cortexm0ds/u_logic/Oas2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Oas2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.176
- Setup                         0.026
+ Phase Shift                   4.700
= Required Time                 4.849
- Arrival Time                  1.607
= Slack Time                    3.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | big_endian v |           | 0.120 |       |   0.000 |    3.242 | 
     | memctl_v4/FE_PHC669_big_endian           | A v -> Z v   | CLKBUF_X3 | 0.010 | 0.057 |   0.057 |    3.299 | 
     | memctl_v4/FE_PHC2907_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.005 | 0.023 |   0.080 |    3.322 | 
     | memctl_v4/FE_PHC4622_big_endian          | A v -> Z v   | BUF_X32   | 0.025 | 0.086 |   0.167 |    3.409 | 
     | memctl_v4/FE_PHC5173_big_endian          | A v -> Z v   | CLKBUF_X3 | 0.063 | 0.097 |   0.264 |    3.506 | 
     | memctl_v4/U_hiu/U_rbuf_U68               | A v -> ZN ^  | INV_X4    | 0.025 | 0.047 |   0.311 |    3.553 | 
     | memctl_v4/U_hiu/U_rbuf_U204              | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.013 |   0.324 |    3.566 | 
     | memctl_v4/U_hiu/U_rbuf_U203              | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.344 |    3.586 | 
     | memctl_v4/U_hiu/U_rbuf_U202              | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.412 |    3.655 | 
     | memctl_v4/U_hiu/U_rbuf_U179              | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.451 |    3.693 | 
     | memctl_v4/U_hiu/U_rbuf_U52               | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.012 |   0.464 |    3.706 | 
     | ahb/U227                                 | A1 v -> ZN ^ | AOI22_X1  | 0.058 | 0.056 |   0.520 |    3.762 | 
     | ahb/U109                                 | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.557 |    3.799 | 
     | u_cortexm0ds/u_logic/U3719               | B1 v -> ZN ^ | AOI221_X1 | 0.045 | 0.080 |   0.637 |    3.880 | 
     | u_cortexm0ds/u_logic/FE_PHC2942_n3623    | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.054 |   0.692 |    3.934 | 
     | u_cortexm0ds/u_logic/U3718               | A3 ^ -> ZN v | NAND3_X1  | 0.050 | 0.062 |   0.754 |    3.996 | 
     | u_cortexm0ds/u_logic/FE_OFC512_n2058     | A v -> Z v   | BUF_X4    | 0.012 | 0.049 |   0.803 |    4.045 | 
     | u_cortexm0ds/u_logic/U3704               | B1 v -> ZN ^ | AOI22_X1  | 0.034 | 0.049 |   0.852 |    4.095 | 
     | u_cortexm0ds/u_logic/U3701               | A1 ^ -> ZN v | NOR2_X1   | 0.015 | 0.018 |   0.870 |    4.113 | 
     | u_cortexm0ds/u_logic/U3698               | B1 v -> ZN ^ | AOI222_X1 | 0.045 | 0.064 |   0.935 |    4.177 | 
     | u_cortexm0ds/u_logic/U3697               | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.042 |   0.977 |    4.219 | 
     | u_cortexm0ds/u_logic/U2344               | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   1.002 |    4.244 | 
     | u_cortexm0ds/u_logic/U3362               | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   1.020 |    4.262 | 
     | u_cortexm0ds/u_logic/U3361               | B v -> ZN ^  | OAI211_X1 | 0.036 | 0.044 |   1.064 |    4.306 | 
     | u_cortexm0ds/u_logic/U3360               | A ^ -> ZN v  | INV_X1    | 0.051 | 0.071 |   1.135 |    4.377 | 
     | u_cortexm0ds/u_logic/U3012               | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   1.201 |    4.443 | 
     | u_cortexm0ds/u_logic/U3011               | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   1.218 |    4.460 | 
     | u_cortexm0ds/u_logic/U3010               | A v -> ZN ^  | AOI221_X1 | 0.061 | 0.083 |   1.300 |    4.543 | 
     | u_cortexm0ds/u_logic/FE_PHC770_n140      | A ^ -> Z ^   | CLKBUF_X1 | 0.048 | 0.070 |   1.370 |    4.612 | 
     | u_cortexm0ds/u_logic/U4813               | A1 ^ -> ZN ^ | AND2_X4   | 0.040 | 0.074 |   1.444 |    4.686 | 
     | u_cortexm0ds/u_logic/U2979               | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.478 |    4.720 | 
     | u_cortexm0ds/u_logic/FE_PHC3925_U329_Z_0 | A v -> Z v   | BUF_X8    | 0.008 | 0.042 |   1.520 |    4.762 | 
     | u_cortexm0ds/u_logic/FE_PHC2286_U329_Z_0 | A v -> Z v   | BUF_X32   | 0.025 | 0.088 |   1.607 |    4.849 | 
     | u_cortexm0ds/u_logic/Oas2z4_reg          | D v          | DFFS_X1   | 0.025 | 0.000 |   1.607 |    4.849 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |   -3.242 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.003 |   -3.240 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.024 | 0.070 |   0.073 |   -3.169 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.019 | 0.030 |   0.103 |   -3.139 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.014 | 0.027 |   0.130 |   -3.112 | 
     | HCLK__L5_I20                    | A v -> ZN ^ | INV_X16 | 0.030 | 0.043 |   0.173 |   -3.069 | 
     | u_cortexm0ds/u_logic/Oas2z4_reg | CK ^        | DFFS_X1 | 0.030 | 0.002 |   0.175 |   -3.067 | 
     +----------------------------------------------------------------------------------------------+ 

