0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem0.v,1713514393,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem1.v,1713514393,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem2.v,1713514393,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_slave_control.v,1713514393,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/csv_file_dump.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/dataflow_monitor.sv,1713514393,systemVerilog,C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/dump_file_agent.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/csv_file_dump.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/sample_agent.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/sample_manager.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/dump_file_agent.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/fifo_para.vh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/loop_sample_agent.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/nodf_module_interface.svh,1713514393,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/nodf_module_monitor.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/sample_agent.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/sample_manager.svh,1713514393,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.autotb.v,1713514393,systemVerilog,,,C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/fifo_para.vh,apatb_setMem_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.v,1713514348,systemVerilog,,,,setMem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_control_s_axi.v,1713514348,systemVerilog,,,,setMem_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_data_a_RAM_AUTO_1R1W.v,1713514348,systemVerilog,,,,setMem_data_a_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_flow_control_loop_pipe_sequential_init.v,1713514348,systemVerilog,,,,setMem_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem0_m_axi.v,1713514348,systemVerilog,,,,setMem_gmem0_m_axi;setMem_gmem0_m_axi_burst_converter;setMem_gmem0_m_axi_fifo;setMem_gmem0_m_axi_load;setMem_gmem0_m_axi_mem;setMem_gmem0_m_axi_read;setMem_gmem0_m_axi_reg_slice;setMem_gmem0_m_axi_srl;setMem_gmem0_m_axi_store;setMem_gmem0_m_axi_throttle;setMem_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem1_m_axi.v,1713514348,systemVerilog,,,,setMem_gmem1_m_axi;setMem_gmem1_m_axi_burst_converter;setMem_gmem1_m_axi_fifo;setMem_gmem1_m_axi_load;setMem_gmem1_m_axi_mem;setMem_gmem1_m_axi_read;setMem_gmem1_m_axi_reg_slice;setMem_gmem1_m_axi_srl;setMem_gmem1_m_axi_store;setMem_gmem1_m_axi_throttle;setMem_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem2_m_axi.v,1713514348,systemVerilog,,,,setMem_gmem2_m_axi;setMem_gmem2_m_axi_burst_converter;setMem_gmem2_m_axi_fifo;setMem_gmem2_m_axi_load;setMem_gmem2_m_axi_mem;setMem_gmem2_m_axi_read;setMem_gmem2_m_axi_reg_slice;setMem_gmem2_m_axi_srl;setMem_gmem2_m_axi_store;setMem_gmem2_m_axi_throttle;setMem_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_32_1.v,1713514347,systemVerilog,,,,setMem_setMem_Pipeline_VITIS_LOOP_32_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_41_2.v,1713514348,systemVerilog,,,,setMem_setMem_Pipeline_VITIS_LOOP_41_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_58_3.v,1713514348,systemVerilog,,,,setMem_setMem_Pipeline_VITIS_LOOP_58_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/upc_loop_interface.svh,1713514393,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/upc_loop_monitor.svh,1713514393,verilog,,,,,,,,,,,,
