// Seed: 1031164000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1
    , id_11,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4
    , id_12,
    output wand id_5,
    input wire id_6,
    input logic id_7,
    input uwire id_8,
    input uwire id_9
);
  always @(posedge 1 or posedge 1'h0) id_0 <= id_7;
  wire id_13;
  assign id_12 = 1;
  assign id_0  = id_12;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
