;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD @130, 9
	ADD 333, 228
	ADD @130, 9
	SUB @121, 103
	ADD @30, 20
	SUB -7, <-120
	SUB @30, 22
	SUB @30, 22
	ADD @30, 20
	SPL 0, <-22
	ADD @130, 9
	SUB -207, <-120
	SUB @0, @2
	SUB @33, 22
	SLT 0, -22
	SUB -207, <-120
	ADD #270, <1
	CMP 3, -8
	CMP -7, <-120
	CMP @-127, 100
	CMP @-127, 100
	SUB 12, @10
	CMP @-127, 100
	MOV -1, <-20
	SUB #830, @82
	ADD #270, <1
	CMP @-127, 100
	ADD @130, 9
	ADD @130, 9
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	SUB #72, @200
	SUB #72, @200
	CMP -207, <-120
	CMP @127, 106
	SLT 20, @12
	CMP -207, <-120
	SLT 0, -22
	CMP -207, <-120
	SLT 1, <-1
	SLT 20, @12
	SLT 20, @12
	CMP 12, @10
	ADD @130, 9
	ADD @130, 9
