git clone --depth 1 --no-tags https://github.com/ZG926/CAproject_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326360588
git clone --depth 1 --no-tags https://github.com/littleExamTeam/Sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326374342
git clone --depth 1 --no-tags https://github.com/petermayes/EB_Mk8_ObserverController_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326596470
git clone --depth 1 --no-tags https://github.com/nasirkhanpak/synchronous-fifo-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330616819
git clone --depth 1 --no-tags https://github.com/eletesta/ASPDAC2021_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330194998
git clone --depth 1 --no-tags https://github.com/MoemenGaafar/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330505518
git clone --depth 1 --no-tags https://github.com/archit16/Custom-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328128832
git clone --depth 1 --no-tags https://github.com/b06902044/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328163476
git clone --depth 1 --no-tags https://github.com/s108321042/109-1-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328099594
git clone --depth 1 --no-tags https://github.com/efframia/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328615840
git clone --depth 1 --no-tags https://github.com/Rajasudhangowda321/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322153250
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/Adder-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324133743
git clone --depth 1 --no-tags https://github.com/oshablue/fpga-rs104-up5k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324219652
git clone --depth 1 --no-tags https://github.com/assalupitudor/CS233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324559725
git clone --depth 1 --no-tags https://github.com/GerardoVielma/Non-Sequential-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324454243
git clone --depth 1 --no-tags https://github.com/shaily-risc/Pipelined-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323555847
git clone --depth 1 --no-tags https://github.com/Tpaitchadze/475L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323581994
git clone --depth 1 --no-tags https://github.com/sharmavins23/Binary-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322988468
git clone --depth 1 --no-tags https://github.com/GabrielDeml/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323106626
git clone --depth 1 --no-tags https://github.com/mattliu123/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325736425
git clone --depth 1 --no-tags https://github.com/HeydrichBeillschmidt/CPU-naive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326197270
git clone --depth 1 --no-tags https://github.com/jamescevasco/461-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325061126
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-FOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341099147
git clone --depth 1 --no-tags https://github.com/omarelhedaby/CNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340046124
git clone --depth 1 --no-tags https://github.com/lawrie/fpga_pio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334413901
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-DDR-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333377514
git clone --depth 1 --no-tags https://github.com/LIV2/Bluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337579882
git clone --depth 1 --no-tags https://github.com/SMB784/SQRL_quickstart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334542383
git clone --depth 1 --no-tags https://github.com/mgtm98/pcie5_phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333766474
git clone --depth 1 --no-tags https://github.com/multitenancy-project/menshen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336074468
git clone --depth 1 --no-tags https://github.com/aseddin/ece_3300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334862773
git clone --depth 1 --no-tags https://github.com/akilm/FPU-IEEE-754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331616819
git clone --depth 1 --no-tags https://github.com/fast-codesign/OpenTSN2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333723134
git clone --depth 1 --no-tags https://github.com/tomverbeure/ecp5_jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332390402
git clone --depth 1 --no-tags https://github.com/roife/BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338718397
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/ym2610-pcb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333049757
git clone --depth 1 --no-tags https://github.com/yueyang2000/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337056181
git clone --depth 1 --no-tags https://github.com/splinedrive/my_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335708012
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338496811
git clone --depth 1 --no-tags https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337615671
git clone --depth 1 --no-tags https://github.com/adithyasunil26/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336748915
git clone --depth 1 --no-tags https://github.com/jaybee-117/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340936544
git clone --depth 1 --no-tags https://github.com/seunghyukcho/pipelined-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337043919
git clone --depth 1 --no-tags https://github.com/Spiritator/FPGA_LeNet5_ws_8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332989227
git clone --depth 1 --no-tags https://github.com/bhuvansingla/cs220-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332159763
git clone --depth 1 --no-tags https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337622356
git clone --depth 1 --no-tags https://github.com/kazkojima/lwtrng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338474290
git clone --depth 1 --no-tags https://github.com/sascha-kirch/Bit_Error_Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333424837
git clone --depth 1 --no-tags https://github.com/FHDO-ICLAB/Canakari.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335653183
git clone --depth 1 --no-tags https://github.com/ombhilare999/vga-interface-with-TANG-PRIMER-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334240265
git clone --depth 1 --no-tags https://github.com/kalhorghazal/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336323885
git clone --depth 1 --no-tags https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332283315
git clone --depth 1 --no-tags https://github.com/ryaanluke/DNN-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337193409
git clone --depth 1 --no-tags https://github.com/leeds-embedded-systems/ELEC5566M-Resources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335324068
git clone --depth 1 --no-tags https://github.com/mattvenn/frequency_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332501860
git clone --depth 1 --no-tags https://github.com/paranlee/picoJava-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337906808
git clone --depth 1 --no-tags https://github.com/newaetech/chipwhisperer-husky-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337116286
git clone --depth 1 --no-tags https://github.com/amin-norollah/SAFAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336061229
git clone --depth 1 --no-tags https://github.com/wang-rq/Experiments-in-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335600647
git clone --depth 1 --no-tags https://github.com/mfkiwl/E203_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333212556
git clone --depth 1 --no-tags https://github.com/cyjjj/Greedy-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337470658
git clone --depth 1 --no-tags https://github.com/surfer-rfid/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331558319
git clone --depth 1 --no-tags https://github.com/mattvenn/gate_level_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331982853
git clone --depth 1 --no-tags https://github.com/jedbrooke/FPGA-face-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341328362
git clone --depth 1 --no-tags https://github.com/aseddin/3300L_lab_guides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335163228
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwperiph-dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332021644
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/PCIe_specs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336318557
git clone --depth 1 --no-tags https://github.com/mec391/dcdc_mpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339802316
git clone --depth 1 --no-tags https://github.com/oscarab/MusicGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334159341
git clone --depth 1 --no-tags https://github.com/cyjjj/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338628695
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/Fault-SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333942421
git clone --depth 1 --no-tags https://github.com/nctu-ms07/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341141413
git clone --depth 1 --no-tags https://github.com/abdelazeem201/IC-Compiler-Block-Level-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332680769
git clone --depth 1 --no-tags https://github.com/tomverbeure/uart2jtag_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334072588
git clone --depth 1 --no-tags https://github.com/dsdnu/FPGA_LSTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338748262
git clone --depth 1 --no-tags https://github.com/sathvikswaminathan/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341170931
git clone --depth 1 --no-tags https://github.com/drovak/verilogpdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341054166
git clone --depth 1 --no-tags https://github.com/Andrew-Hany/FemtoRV32-Piplined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337425690
git clone --depth 1 --no-tags https://github.com/IAIK/rebecca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341108089
git clone --depth 1 --no-tags https://github.com/AmirMohamadBabaee/smart-home-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332182260
git clone --depth 1 --no-tags https://github.com/howard789/verilog_mnist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338929354
git clone --depth 1 --no-tags https://github.com/cw1997/graphical_card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338775032
git clone --depth 1 --no-tags https://github.com/djh82uk/8-Bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338402383
git clone --depth 1 --no-tags https://github.com/Fallqs/BUAA-CO-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338457969
git clone --depth 1 --no-tags https://github.com/emmapaczkowski/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334246630
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/16bit-Sklansky-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333663886
git clone --depth 1 --no-tags https://github.com/lgc0208/electronic_organ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334401042
git clone --depth 1 --no-tags https://github.com/yatharth0610/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332170538
git clone --depth 1 --no-tags https://github.com/gabrielganzer/VHDL-DesignSynthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332478607
git clone --depth 1 --no-tags https://github.com/RichardPar/SDRAM_Controller_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336769886
git clone --depth 1 --no-tags https://github.com/ain1084/serial_audio_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333144133
git clone --depth 1 --no-tags https://github.com/FarshidNooshi/CE202-Logic-Circuits-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333515143
git clone --depth 1 --no-tags https://github.com/KireinaHoro/vu9p-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340030163
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336360752
