{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750751977539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750751977539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 01:59:37 2025 " "Processing started: Tue Jun 24 01:59:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750751977539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750751977539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750751977539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750751978128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750751978128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatrizAdapter.sv(13) " "Verilog HDL information at MatrizAdapter.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "VGA/MatrizAdapter.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/MatrizAdapter.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1750751986677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/matrizadapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/matrizadapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizAdapter " "Found entity 1: MatrizAdapter" {  } { { "VGA/MatrizAdapter.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/MatrizAdapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "ALU/Multiplier.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "ALU/Subtractor.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "ALU/Adder.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/gpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/gpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "hardware/GPR.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "testbenches/RAM_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RAM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 RegisterFile.sv(9) " "Verilog HDL Declaration information at RegisterFile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 RegisterFile.sv(10) " "Verilog HDL Declaration information at RegisterFile.sv(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 RegisterFile.sv(12) " "Verilog HDL Declaration information at RegisterFile.sv(12): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "testbenches/RegisterFile_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RegisterFile_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "testbenches/ControlUnit_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ControlUnit_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "testbenches/CPU_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/immextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/immextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "hardware/ImmExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/immextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/immextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend_tb " "Found entity 1: ImmExtend_tb" {  } { { "testbenches/ImmExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ImmExtend_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_tb " "Found entity 1: SignExtend_tb" {  } { { "testbenches/SignExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkip.v 1 1 " "Found 1 design units, including 1 entities, in source file clkip.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkIP " "Found entity 1: clkIP" {  } { { "clkIP.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkip/clkip_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clkip/clkip_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkIP_0002 " "Found entity 1: clkIP_0002" {  } { { "clkIP/clkIP_0002.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP/clkIP_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_gen " "Found entity 1: video_gen" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/byteextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/byteextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ByteExtend " "Found entity 1: ByteExtend" {  } { { "hardware/ByteExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uartRX.sv(5) " "Verilog HDL Declaration information at uartRX.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750751986789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ALU/ShiftLeft.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "hardware/ClockDivider.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751986803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751986803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_bout ALU.sv(25) " "Verilog HDL Implicit Net warning at ALU.sv(25): created implicit net for \"sub_bout\"" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750751986803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750751986915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751986915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:sleeper " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:sleeper\"" {  } { { "hardware/CPU.sv" "sleeper" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockDivider.sv(17) " "Verilog HDL assignment warning at ClockDivider.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ClockDivider.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986915 "|CPU|ClockDivider:sleeper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkIP clkIP:clkdiv " "Elaborating entity \"clkIP\" for hierarchy \"clkIP:clkdiv\"" {  } { { "hardware/CPU.sv" "clkdiv" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkIP_0002 clkIP:clkdiv\|clkIP_0002:clkip_inst " "Elaborating entity \"clkIP_0002\" for hierarchy \"clkIP:clkdiv\|clkIP_0002:clkip_inst\"" {  } { { "clkIP.v" "clkip_inst" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i\"" {  } { { "clkIP/clkIP_0002.v" "altera_pll_i" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP/clkIP_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751986981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i\"" {  } { { "clkIP/clkIP_0002.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP/clkIP_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clkIP:clkdiv\|clkIP_0002:clkip_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986981 ""}  } { { "clkIP/clkIP_0002.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP/clkIP_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1750751986981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRX uartRX:receiver " "Elaborating entity \"uartRX\" for hierarchy \"uartRX:receiver\"" {  } { { "hardware/CPU.sv" "receiver" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(54) " "Verilog HDL assignment warning at uartRX.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986994 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartRX.sv(61) " "Verilog HDL assignment warning at uartRX.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986994 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(63) " "Verilog HDL assignment warning at uartRX.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986994 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(74) " "Verilog HDL assignment warning at uartRX.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986994 "|CPU|uartRX:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:c1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:c1\"" {  } { { "hardware/CPU.sv" "c1" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.sv(38) " "Verilog HDL assignment warning at ControlUnit.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986999 "|CPU|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.sv(39) " "Verilog HDL assignment warning at ControlUnit.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751986999 "|CPU|ControlUnit:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:c2 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:c2\"" {  } { { "hardware/CPU.sv" "c2" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751986999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR RegisterFile:c2\|GPR:r0 " "Elaborating entity \"GPR\" for hierarchy \"RegisterFile:c2\|GPR:r0\"" {  } { { "hardware/RegisterFile.sv" "r0" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:c3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:c3\"" {  } { { "hardware/CPU.sv" "c3" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAM.sv(18) " "Verilog HDL assignment warning at RAM.sv(18): truncated value with size 32 to match size of target (11)" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987010 "|CPU|RAM:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 RAM:c3\|RAM2:memory " "Elaborating entity \"RAM2\" for hierarchy \"RAM:c3\|RAM2:memory\"" {  } { { "hardware/RAM.sv" "memory" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "altsyncram_component" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987089 ""}  } { { "RAM2.v" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1750751987089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imp2 " "Found entity 1: altsyncram_imp2" {  } { { "db/altsyncram_imp2.tdf" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/db/altsyncram_imp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750751987169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750751987169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imp2 RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component\|altsyncram_imp2:auto_generated " "Elaborating entity \"altsyncram_imp2\" for hierarchy \"RAM:c3\|RAM2:memory\|altsyncram:altsyncram_component\|altsyncram_imp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizAdapter MatrizAdapter:matAdapter " "Elaborating entity \"MatrizAdapter\" for hierarchy \"MatrizAdapter:matAdapter\"" {  } { { "hardware/CPU.sv" "matAdapter" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MatrizAdapter.sv(28) " "Verilog HDL assignment warning at MatrizAdapter.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "VGA/MatrizAdapter.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/MatrizAdapter.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|MatrizAdapter:matAdapter"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:c4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:c4\"" {  } { { "hardware/CPU.sv" "c4" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987185 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.data_a 0 ROM.sv(8) " "Net \"instruction_set.data_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.waddr_a 0 ROM.sv(8) " "Net \"instruction_set.waddr_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.we_a 0 ROM.sv(8) " "Net \"instruction_set.we_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|ROM:c4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:c5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:c5\"" {  } { { "hardware/CPU.sv" "c5" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987185 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sub_cout ALU.sv(9) " "Verilog HDL warning at ALU.sv(9): object sub_cout used but never assigned" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|ALU:c5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sub_cout 0 ALU.sv(9) " "Net \"sub_cout\" at ALU.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750751987185 "|CPU|ALU:c5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:c5\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:c5\|Adder:adder\"" {  } { { "hardware/ALU.sv" "adder" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:c5\|Subtractor:subtractor " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:c5\|Subtractor:subtractor\"" {  } { { "hardware/ALU.sv" "subtractor" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU:c5\|Multiplier:multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"ALU:c5\|Multiplier:multiplier\"" {  } { { "hardware/ALU.sv" "multiplier" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:c5\|ShiftLeft:shift " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:c5\|ShiftLeft:shift\"" {  } { { "hardware/ALU.sv" "shift" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "hardware/CPU.sv" "vgaCont" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(32) " "Verilog HDL assignment warning at vga_controller.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987207 "|CPU|vga_controller:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(34) " "Verilog HDL assignment warning at vga_controller.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987207 "|CPU|vga_controller:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_gen video_gen:videoInst " "Elaborating entity \"video_gen\" for hierarchy \"video_gen:videoInst\"" {  } { { "hardware/CPU.sv" "videoInst" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(25) " "Verilog HDL assignment warning at video_gen.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(26) " "Verilog HDL assignment warning at video_gen.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(27) " "Verilog HDL assignment warning at video_gen.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(28) " "Verilog HDL assignment warning at video_gen.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 "|CPU|video_gen:videoInst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750751987217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:c6 " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:c6\"" {  } { { "hardware/CPU.sv" "c6" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:c7 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:c7\"" {  } { { "hardware/CPU.sv" "c7" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SignExtend.sv(10) " "Verilog HDL assignment warning at SignExtend.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750751987223 "|CPU|SignExtend:c7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteExtend ByteExtend:extender " "Elaborating entity \"ByteExtend\" for hierarchy \"ByteExtend:extender\"" {  } { { "hardware/CPU.sv" "extender" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750751987223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750751987519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg " "Generated suppressed messages file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750751987582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750751987614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 01:59:47 2025 " "Processing ended: Tue Jun 24 01:59:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750751987614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750751987614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750751987614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750751987614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 24 s " "Quartus Prime Flow was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750751988218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750751988827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750751988842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 01:59:48 2025 " "Processing started: Tue Jun 24 01:59:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750751988842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1750751988842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SnakeComputer SnakeComputer " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SnakeComputer SnakeComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1750751988842 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim SnakeComputer SnakeComputer " "Quartus(args): --rtl_sim SnakeComputer SnakeComputer" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1750751988842 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1750751989101 ""}
{ "Info" "0" "" "executing command line: ip-make-simscript --nativelink-mode --output-directory=SnakeComputer_iputf_input --spd=C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP.spd " {  } {  } 0 0 "executing command line: ip-make-simscript --nativelink-mode --output-directory=SnakeComputer_iputf_input --spd=C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP.spd " 0 0 "Shell" 0 0 1750751989266 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1750751991058 ""}
{ "Warning" "0" "" "Warning: File SnakeComputer_run_msim_rtl_verilog.do already exists - backing up current file as SnakeComputer_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File SnakeComputer_run_msim_rtl_verilog.do already exists - backing up current file as SnakeComputer_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1750751991143 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" {  } { { "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" "0" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1750751991296 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1750751991296 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1750751991299 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1750751991299 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" {  } { { "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" "0" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1750751991299 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1750751991299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750751991299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 01:59:51 2025 " "Processing ended: Tue Jun 24 01:59:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750751991299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750751991299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750751991299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750751991299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus Prime Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750753985080 ""}
