
Loading design for application trce from file machx02_256_impl1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c256.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Sat Oct  3 21:44:47 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 147.973000 MHz ;
            1067 items scored, 278 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.897ns (weighted slack = -11.794ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               9.110ns  (37.1% logic, 62.9% route), 6 logic levels.

 Constraint Details:

      9.110ns physical path delay SLICE_50 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.897ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C6A.CLK to       R4C6A.Q0 SLICE_50 (from jtag_io_jtag_tck_c)
ROUTE         2     1.343       R4C6A.Q0 to       R3C5C.B1 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R3C5C.B1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D1 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D1 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.110   (37.1% logic, 62.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R4C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.897ns (weighted slack = -11.794ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               9.110ns  (37.1% logic, 62.9% route), 6 logic levels.

 Constraint Details:

      9.110ns physical path delay SLICE_50 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.897ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C6A.CLK to       R4C6A.Q0 SLICE_50 (from jtag_io_jtag_tck_c)
ROUTE         2     1.343       R4C6A.Q0 to       R3C5C.B1 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R3C5C.B1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D0 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D0 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.110   (37.1% logic, 62.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R4C6A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.528ns (weighted slack = -11.056ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.741ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      8.741ns physical path delay SLICE_86 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.528ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q0 SLICE_86 (from jtag_io_jtag_tck_c)
ROUTE         2     0.974       R3C5B.Q0 to       R3C5C.A1 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R3C5C.A1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D1 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D1 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.741   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.528ns (weighted slack = -11.056ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.741ns  (38.7% logic, 61.3% route), 6 logic levels.

 Constraint Details:

      8.741ns physical path delay SLICE_86 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.528ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q0 SLICE_86 (from jtag_io_jtag_tck_c)
ROUTE         2     0.974       R3C5B.Q0 to       R3C5C.A1 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R3C5C.A1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D0 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D0 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.741   (38.7% logic, 61.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.308ns (weighted slack = -10.616ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.521ns  (39.7% logic, 60.3% route), 6 logic levels.

 Constraint Details:

      8.521ns physical path delay SLICE_86 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.308ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q1 SLICE_86 (from jtag_io_jtag_tck_c)
ROUTE         2     0.754       R3C5B.Q1 to       R3C5C.C1 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R3C5C.C1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D1 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D1 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.521   (39.7% logic, 60.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.308ns (weighted slack = -10.616ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.521ns  (39.7% logic, 60.3% route), 6 logic levels.

 Constraint Details:

      8.521ns physical path delay SLICE_86 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.308ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5B.CLK to       R3C5B.Q1 SLICE_86 (from jtag_io_jtag_tck_c)
ROUTE         2     0.754       R3C5B.Q1 to       R3C5C.C1 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R3C5C.C1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D0 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D0 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.521   (39.7% logic, 60.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.184ns (weighted slack = -10.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.397ns  (40.2% logic, 59.8% route), 6 logic levels.

 Constraint Details:

      8.397ns physical path delay SLICE_85 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.184ns

 Physical Path Details:

      Data path SLICE_85 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C5B.CLK to       R4C5B.Q0 SLICE_85 (from jtag_io_jtag_tck_c)
ROUTE         2     0.630       R4C5B.Q0 to       R3C5C.D1 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R3C5C.D1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D1 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D1 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.397   (40.2% logic, 59.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R4C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.184ns (weighted slack = -10.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               8.397ns  (40.2% logic, 59.8% route), 6 logic levels.

 Constraint Details:

      8.397ns physical path delay SLICE_85 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 5.184ns

 Physical Path Details:

      Data path SLICE_85 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C5B.CLK to       R4C5B.Q0 SLICE_85 (from jtag_io_jtag_tck_c)
ROUTE         2     0.630       R4C5B.Q0 to       R3C5C.D1 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R3C5C.D1 to       R3C5C.F1 SLICE_9
ROUTE         2     1.015       R3C5C.F1 to       R2C5B.B0 n2042
CTOF_DEL    ---     0.495       R2C5B.B0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D0 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D0 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.397   (40.2% logic, 59.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R4C5B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.449ns (weighted slack = -8.898ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               7.662ns  (37.6% logic, 62.4% route), 5 logic levels.

 Constraint Details:

      7.662ns physical path delay SLICE_61 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 4.449ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_61 (from jtag_io_jtag_tck_c)
ROUTE         4     1.405       R3C6B.Q0 to       R2C5B.D0 jtag_ctrl_tap_instruction_2
CTOF_DEL    ---     0.495       R2C5B.D0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D1 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D1 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.662   (37.6% logic, 62.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.449ns (weighted slack = -8.898ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:               7.662ns  (37.6% logic, 62.4% route), 5 logic levels.

 Constraint Details:

      7.662ns physical path delay SLICE_61 to SLICE_36 exceeds
      3.379ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.213ns) by 4.449ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_61 (from jtag_io_jtag_tck_c)
ROUTE         4     1.405       R3C6B.Q0 to       R2C5B.D0 jtag_ctrl_tap_instruction_2
CTOF_DEL    ---     0.495       R2C5B.D0 to       R2C5B.F0 SLICE_63
ROUTE         8     1.002       R2C5B.F0 to       R3C4C.D0 n2250
CTOOFX_DEL  ---     0.721       R3C4C.D0 to     R3C4C.OFX0 i1413/SLICE_52
ROUTE         1     1.299     R3C4C.OFX0 to       R2C6A.A1 n2258
CTOOFX_DEL  ---     0.721       R2C6A.A1 to     R2C6A.OFX0 i824/SLICE_51
ROUTE         1     1.072     R2C6A.OFX0 to       R5C6B.D0 n1143
CTOF_DEL    ---     0.495       R5C6B.D0 to       R5C6B.F0 SLICE_36
ROUTE         1     0.000       R5C6B.F0 to      R5C6B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.662   (37.6% logic, 62.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     3.535       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  53.903MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
147.973000 MHz ;                        |  147.973 MHz|   53.903 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n2246                                   |       3|     153|     55.04%
                                        |        |        |
n138                                    |       2|     150|     53.96%
                                        |        |        |
n2042                                   |       2|     149|     53.60%
                                        |        |        |
jtag_io_jtag_tck_c_enable_66            |      19|      95|     34.17%
                                        |        |        |
n1347                                   |      10|      90|     32.37%
                                        |        |        |
jtag_ctrl_tap_instruction_7             |       2|      41|     14.75%
                                        |        |        |
jtag_ctrl_tap_instruction_5             |       2|      37|     13.31%
                                        |        |        |
jtag_ctrl_tap_instruction_6             |       2|      37|     13.31%
                                        |        |        |
jtag_ctrl_tap_fsm_state_0               |      40|      35|     12.59%
                                        |        |        |
jtag_ctrl_tap_instruction_4             |       2|      34|     12.23%
                                        |        |        |
jtag_ctrl_tap_tdoUnbufferd              |       1|      34|     12.23%
                                        |        |        |
n2250                                   |       8|      33|     11.87%
                                        |        |        |
n2249                                   |      28|      33|     11.87%
                                        |        |        |
n1143                                   |       1|      32|     11.51%
                                        |        |        |
jtag_ctrl_tap_instruction_1             |       9|      31|     11.15%
                                        |        |        |
jtag_ctrl_tap_fsm_state_1               |      22|      30|     10.79%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 49
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 147.973000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 278  Score: 451724
Cumulative negative slack: 346327

Constraints cover 1067 paths, 1 nets, and 524 connections (94.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Sat Oct  3 21:44:47 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 147.973000 MHz ;
            1067 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i24  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i23  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_17 to SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4A.CLK to       R2C4A.Q0 SLICE_17 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C4A.Q0 to       R2C4B.M0 _zz_15_24 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C4A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C4B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i30  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i29  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_21 to SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5A.CLK to       R2C5A.Q0 SLICE_21 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C5A.Q0 to       R2C5B.M1 _zz_15_30 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i5  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_5 to SLICE_65 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6C.CLK to       R2C6C.Q0 SLICE_5 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C6C.Q0 to       R2C6B.M1 _zz_15_6 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C6C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i8  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i7  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_53 to SLICE_53 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C6A.CLK to       R3C6A.Q1 SLICE_53 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R3C6A.Q1 to       R3C6A.M0 _zz_15_8 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i9  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i8  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_55 to SLICE_53 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C6C.CLK to       R3C6C.Q0 SLICE_55 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R3C6C.Q0 to       R3C6A.M1 _zz_15_9 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C6C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i29  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i28  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_63 to SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_63 to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5B.CLK to       R2C5B.Q1 SLICE_63 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C5B.Q1 to       R2C5B.M0 _zz_15_29 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i28  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i27  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_63 to SLICE_64 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_63 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5B.CLK to       R2C5B.Q0 SLICE_63 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C5B.Q0 to       R2C5C.M1 _zz_15_28 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i27  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i26  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_64 to SLICE_64 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5C.CLK to       R2C5C.Q1 SLICE_64 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C5C.Q1 to       R2C5C.M0 _zz_15_27 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i4  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_65 to SLICE_65 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6B.CLK to       R2C6B.Q1 SLICE_65 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R2C6B.Q1 to       R2C6B.M0 _zz_15_5 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R2C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i11  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i10  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_68 to SLICE_68 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_68 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C5A.CLK to       R3C5A.Q1 SLICE_68 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R3C5A.Q1 to       R3C5A.M0 _zz_15_11 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        49     1.206       30.PADDI to      R3C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
147.973000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 49
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 147.973000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1067 paths, 1 nets, and 524 connections (94.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 278 (setup), 0 (hold)
Score: 451724 (setup), 0 (hold)
Cumulative negative slack: 346327 (346327+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

