/*
 * SPDX-License-Identifier: MIT
 * Copyright (c) 2023-2026 Advanced Micro Devices, Inc. All rights reserved.
 */
#ifndef ISA_STUBS_H_
#define ISA_STUBS_H_

#include <stdint.h>

// macro define
{% for macro_define in macro_defines %}
//{{macro_define.brief.lower()}}
#define {{macro_define.mnemonic.upper()}} {{'0x{:02x}'.format(macro_define.value)}}{% endfor %}

// Op codes
{% for operation in operations %}
#define ISA_OPCODE_{{operation.mnemonic.upper()}} {{'0x{:02x}'.format(operation.opcode)}}{% endfor %}


// Operation sizes
{% for operation in operations %}
#define ISA_OPSIZE_{{operation.mnemonic.upper()}} {{'0x{:02x}'.format(get_operation_size(operation))}}{% endfor %}

#ifdef CERT_FW
// Operation implementation forward declarations
{% for operation in operations %}
static unsigned int control_op_{{operation.mnemonic.lower()}}(const uint8_t *_pc{% for arg in operation.arguments if arg.type != 'pad' %}, {{get_arg_c_type(arg)}} {{arg.name}}{% if arg.type == 'register' %}_reg{% endif %}{% endfor %});{% endfor %}


// Dispatchers
{% for operation in operations %}
static inline unsigned int control_dispatch_{{operation.mnemonic.lower()}}(const uint8_t *pc)
{
  return control_op_{{operation.mnemonic.lower()}}(
    pc{% for arg in operation.arguments if arg.type != 'pad' %},
    /* {{arg.name}} ({{arg.type}}) */ *({{get_arg_c_type(arg)}} *)(&pc[{{arg._offset}}]){% endfor %}
  );
}
{% endfor %}

// Case statements for regular operations

#define DISPATCH_REGULAR_OPS{% for operation in operations if operation.regular %} \
  case ISA_OPCODE_{{operation.mnemonic.upper()}}: pc += control_dispatch_{{operation.mnemonic.lower()}}(pc); break;{% endfor %}

#endif // CERT_FW

#endif
