Layout To Allegro PCB Design   Version 16.4.0
	Copyright 1985-2011 Cadence Design Systems, Inc.
 Creating padstack definitions.
 Creating symbols.
 Creating independent data.

Netlist Warnings and Errors recorded in 'C:\Users\user\Desktop\work\orcad\samples\layout_samples_r02\layout_samples_r02\demob\netin.log':
Total Netlist Warnings =  0.
Total Netlist Errors   =  0.
Total Device File Warnings =  0.
Total Device File Errors   =  0.


Translate time 0 seconds
