--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RCA_4.twx RCA_4.ncd -o RCA_4.twr RCA_4.pcf -ucf
PinAssignment.ucf

Design file:              RCA_4.ncd
Physical constraint file: RCA_4.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A0             |C_Overflow     |   10.961|
A0             |S0             |    7.235|
A0             |S1             |    8.027|
A0             |S2             |    9.210|
A0             |S3             |   11.335|
A1             |C_Overflow     |   10.517|
A1             |S1             |    9.322|
A1             |S2             |    8.163|
A1             |S3             |   10.891|
A2             |C_Overflow     |    7.657|
A2             |S2             |    8.901|
A2             |S3             |    8.130|
A3             |C_Overflow     |    7.235|
A3             |S3             |    9.571|
B0             |C_Overflow     |   11.026|
B0             |S0             |    7.290|
B0             |S1             |    8.190|
B0             |S2             |    9.275|
B0             |S3             |   11.400|
B1             |C_Overflow     |   10.341|
B1             |S1             |    9.108|
B1             |S2             |    8.316|
B1             |S3             |   10.715|
B2             |C_Overflow     |    7.783|
B2             |S2             |    8.930|
B2             |S3             |    8.101|
B3             |C_Overflow     |    7.441|
B3             |S3             |    9.777|
C0             |C_Overflow     |   11.953|
C0             |S0             |    8.334|
C0             |S1             |    8.441|
C0             |S2             |   10.202|
C0             |S3             |   12.327|
---------------+---------------+---------+


Analysis completed Thu Sep 07 16:06:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



