<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>drm_fourcc.h source code [linux-5.3.1/include/uapi/drm/drm_fourcc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/include/uapi/drm/drm_fourcc.h'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-5.3.1</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='drm_fourcc.h.html'>drm_fourcc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2011 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="19">19</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="20">20</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="21">21</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/DRM_FOURCC_H">DRM_FOURCC_H</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DRM_FOURCC_H" data-ref="_M/DRM_FOURCC_H">DRM_FOURCC_H</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="30">30</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i class="doc">/**</i></td></tr>
<tr><th id="34">34</th><td><i class="doc"> * DOC: overview</i></td></tr>
<tr><th id="35">35</th><td><i class="doc"> *</i></td></tr>
<tr><th id="36">36</th><td><i class="doc"> * In the DRM subsystem, framebuffer pixel formats are described using the</i></td></tr>
<tr><th id="37">37</th><td><i class="doc"> * fourcc codes defined in `include/uapi/drm/drm_fourcc.h`. In addition to the</i></td></tr>
<tr><th id="38">38</th><td><i class="doc"> * fourcc code, a Format Modifier may optionally be provided, in order to</i></td></tr>
<tr><th id="39">39</th><td><i class="doc"> * further describe the buffer's format - for example tiling or compression.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> *</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> * Format Modifiers</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> * ----------------</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> *</i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> * Format modifiers are used in conjunction with a fourcc code, forming a</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> * unique fourcc:modifier pair. This format:modifier pair must fully define the</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> * format and data layout of the buffer, and should be the only way to describe</i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> * that particular buffer.</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> *</i></td></tr>
<tr><th id="49">49</th><td><i class="doc"> * Having multiple fourcc:modifier pairs which describe the same layout should</i></td></tr>
<tr><th id="50">50</th><td><i class="doc"> * be avoided, as such aliases run the risk of different drivers exposing</i></td></tr>
<tr><th id="51">51</th><td><i class="doc"> * different names for the same data format, forcing userspace to understand</i></td></tr>
<tr><th id="52">52</th><td><i class="doc"> * that they are aliases.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> *</i></td></tr>
<tr><th id="54">54</th><td><i class="doc"> * Format modifiers may change any property of the buffer, including the number</i></td></tr>
<tr><th id="55">55</th><td><i class="doc"> * of planes and/or the required allocation size. Format modifiers are</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> * vendor-namespaced, and as such the relationship between a fourcc code and a</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> * modifier is specific to the modifer being used. For example, some modifiers</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> * may preserve meaning - such as number of planes - from the fourcc code,</i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> * whereas others may not.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc"> *</i></td></tr>
<tr><th id="61">61</th><td><i class="doc"> * Vendors should document their modifier usage in as much detail as</i></td></tr>
<tr><th id="62">62</th><td><i class="doc"> * possible, to ensure maximum compatibility across devices, drivers and</i></td></tr>
<tr><th id="63">63</th><td><i class="doc"> * applications.</i></td></tr>
<tr><th id="64">64</th><td><i class="doc"> *</i></td></tr>
<tr><th id="65">65</th><td><i class="doc"> * The authoritative list of format modifier codes is found in</i></td></tr>
<tr><th id="66">66</th><td><i class="doc"> * `include/uapi/drm/drm_fourcc.h`</i></td></tr>
<tr><th id="67">67</th><td><i class="doc"> */</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/fourcc_code" data-ref="_M/fourcc_code">fourcc_code</dfn>(a, b, c, d) ((__u32)(a) | ((__u32)(b) &lt;&lt; 8) | \</u></td></tr>
<tr><th id="70">70</th><td><u>				 ((__u32)(c) &lt;&lt; 16) | ((__u32)(d) &lt;&lt; 24))</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BIG_ENDIAN" data-ref="_M/DRM_FORMAT_BIG_ENDIAN">DRM_FORMAT_BIG_ENDIAN</dfn> (1&lt;&lt;31) /* format is big endian instead of little endian */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* Reserve 0 for the invalid format specifier */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_INVALID" data-ref="_M/DRM_FORMAT_INVALID">DRM_FORMAT_INVALID</dfn>	0</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* color index */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_C8" data-ref="_M/DRM_FORMAT_C8">DRM_FORMAT_C8</dfn>		fourcc_code('C', '8', ' ', ' ') /* [7:0] C */</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* 8 bpp Red */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_R8" data-ref="_M/DRM_FORMAT_R8">DRM_FORMAT_R8</dfn>		fourcc_code('R', '8', ' ', ' ') /* [7:0] R */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* 16 bpp Red */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_R16" data-ref="_M/DRM_FORMAT_R16">DRM_FORMAT_R16</dfn>		fourcc_code('R', '1', '6', ' ') /* [15:0] R little endian */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* 16 bpp RG */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RG88" data-ref="_M/DRM_FORMAT_RG88">DRM_FORMAT_RG88</dfn>		fourcc_code('R', 'G', '8', '8') /* [15:0] R:G 8:8 little endian */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_GR88" data-ref="_M/DRM_FORMAT_GR88">DRM_FORMAT_GR88</dfn>		fourcc_code('G', 'R', '8', '8') /* [15:0] G:R 8:8 little endian */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* 32 bpp RG */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RG1616" data-ref="_M/DRM_FORMAT_RG1616">DRM_FORMAT_RG1616</dfn>	fourcc_code('R', 'G', '3', '2') /* [31:0] R:G 16:16 little endian */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_GR1616" data-ref="_M/DRM_FORMAT_GR1616">DRM_FORMAT_GR1616</dfn>	fourcc_code('G', 'R', '3', '2') /* [31:0] G:R 16:16 little endian */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/* 8 bpp RGB */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGB332" data-ref="_M/DRM_FORMAT_RGB332">DRM_FORMAT_RGB332</dfn>	fourcc_code('R', 'G', 'B', '8') /* [7:0] R:G:B 3:3:2 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGR233" data-ref="_M/DRM_FORMAT_BGR233">DRM_FORMAT_BGR233</dfn>	fourcc_code('B', 'G', 'R', '8') /* [7:0] B:G:R 2:3:3 */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* 16 bpp RGB */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB4444" data-ref="_M/DRM_FORMAT_XRGB4444">DRM_FORMAT_XRGB4444</dfn>	fourcc_code('X', 'R', '1', '2') /* [15:0] x:R:G:B 4:4:4:4 little endian */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR4444" data-ref="_M/DRM_FORMAT_XBGR4444">DRM_FORMAT_XBGR4444</dfn>	fourcc_code('X', 'B', '1', '2') /* [15:0] x:B:G:R 4:4:4:4 little endian */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBX4444" data-ref="_M/DRM_FORMAT_RGBX4444">DRM_FORMAT_RGBX4444</dfn>	fourcc_code('R', 'X', '1', '2') /* [15:0] R:G:B:x 4:4:4:4 little endian */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRX4444" data-ref="_M/DRM_FORMAT_BGRX4444">DRM_FORMAT_BGRX4444</dfn>	fourcc_code('B', 'X', '1', '2') /* [15:0] B:G:R:x 4:4:4:4 little endian */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ARGB4444" data-ref="_M/DRM_FORMAT_ARGB4444">DRM_FORMAT_ARGB4444</dfn>	fourcc_code('A', 'R', '1', '2') /* [15:0] A:R:G:B 4:4:4:4 little endian */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ABGR4444" data-ref="_M/DRM_FORMAT_ABGR4444">DRM_FORMAT_ABGR4444</dfn>	fourcc_code('A', 'B', '1', '2') /* [15:0] A:B:G:R 4:4:4:4 little endian */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBA4444" data-ref="_M/DRM_FORMAT_RGBA4444">DRM_FORMAT_RGBA4444</dfn>	fourcc_code('R', 'A', '1', '2') /* [15:0] R:G:B:A 4:4:4:4 little endian */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRA4444" data-ref="_M/DRM_FORMAT_BGRA4444">DRM_FORMAT_BGRA4444</dfn>	fourcc_code('B', 'A', '1', '2') /* [15:0] B:G:R:A 4:4:4:4 little endian */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB1555" data-ref="_M/DRM_FORMAT_XRGB1555">DRM_FORMAT_XRGB1555</dfn>	fourcc_code('X', 'R', '1', '5') /* [15:0] x:R:G:B 1:5:5:5 little endian */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR1555" data-ref="_M/DRM_FORMAT_XBGR1555">DRM_FORMAT_XBGR1555</dfn>	fourcc_code('X', 'B', '1', '5') /* [15:0] x:B:G:R 1:5:5:5 little endian */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBX5551" data-ref="_M/DRM_FORMAT_RGBX5551">DRM_FORMAT_RGBX5551</dfn>	fourcc_code('R', 'X', '1', '5') /* [15:0] R:G:B:x 5:5:5:1 little endian */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRX5551" data-ref="_M/DRM_FORMAT_BGRX5551">DRM_FORMAT_BGRX5551</dfn>	fourcc_code('B', 'X', '1', '5') /* [15:0] B:G:R:x 5:5:5:1 little endian */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ARGB1555" data-ref="_M/DRM_FORMAT_ARGB1555">DRM_FORMAT_ARGB1555</dfn>	fourcc_code('A', 'R', '1', '5') /* [15:0] A:R:G:B 1:5:5:5 little endian */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ABGR1555" data-ref="_M/DRM_FORMAT_ABGR1555">DRM_FORMAT_ABGR1555</dfn>	fourcc_code('A', 'B', '1', '5') /* [15:0] A:B:G:R 1:5:5:5 little endian */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBA5551" data-ref="_M/DRM_FORMAT_RGBA5551">DRM_FORMAT_RGBA5551</dfn>	fourcc_code('R', 'A', '1', '5') /* [15:0] R:G:B:A 5:5:5:1 little endian */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRA5551" data-ref="_M/DRM_FORMAT_BGRA5551">DRM_FORMAT_BGRA5551</dfn>	fourcc_code('B', 'A', '1', '5') /* [15:0] B:G:R:A 5:5:5:1 little endian */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGB565" data-ref="_M/DRM_FORMAT_RGB565">DRM_FORMAT_RGB565</dfn>	fourcc_code('R', 'G', '1', '6') /* [15:0] R:G:B 5:6:5 little endian */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGR565" data-ref="_M/DRM_FORMAT_BGR565">DRM_FORMAT_BGR565</dfn>	fourcc_code('B', 'G', '1', '6') /* [15:0] B:G:R 5:6:5 little endian */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* 24 bpp RGB */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGB888" data-ref="_M/DRM_FORMAT_RGB888">DRM_FORMAT_RGB888</dfn>	fourcc_code('R', 'G', '2', '4') /* [23:0] R:G:B little endian */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGR888" data-ref="_M/DRM_FORMAT_BGR888">DRM_FORMAT_BGR888</dfn>	fourcc_code('B', 'G', '2', '4') /* [23:0] B:G:R little endian */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* 32 bpp RGB */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB8888" data-ref="_M/DRM_FORMAT_XRGB8888">DRM_FORMAT_XRGB8888</dfn>	fourcc_code('X', 'R', '2', '4') /* [31:0] x:R:G:B 8:8:8:8 little endian */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR8888" data-ref="_M/DRM_FORMAT_XBGR8888">DRM_FORMAT_XBGR8888</dfn>	fourcc_code('X', 'B', '2', '4') /* [31:0] x:B:G:R 8:8:8:8 little endian */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBX8888" data-ref="_M/DRM_FORMAT_RGBX8888">DRM_FORMAT_RGBX8888</dfn>	fourcc_code('R', 'X', '2', '4') /* [31:0] R:G:B:x 8:8:8:8 little endian */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRX8888" data-ref="_M/DRM_FORMAT_BGRX8888">DRM_FORMAT_BGRX8888</dfn>	fourcc_code('B', 'X', '2', '4') /* [31:0] B:G:R:x 8:8:8:8 little endian */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ARGB8888" data-ref="_M/DRM_FORMAT_ARGB8888">DRM_FORMAT_ARGB8888</dfn>	fourcc_code('A', 'R', '2', '4') /* [31:0] A:R:G:B 8:8:8:8 little endian */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ABGR8888" data-ref="_M/DRM_FORMAT_ABGR8888">DRM_FORMAT_ABGR8888</dfn>	fourcc_code('A', 'B', '2', '4') /* [31:0] A:B:G:R 8:8:8:8 little endian */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBA8888" data-ref="_M/DRM_FORMAT_RGBA8888">DRM_FORMAT_RGBA8888</dfn>	fourcc_code('R', 'A', '2', '4') /* [31:0] R:G:B:A 8:8:8:8 little endian */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRA8888" data-ref="_M/DRM_FORMAT_BGRA8888">DRM_FORMAT_BGRA8888</dfn>	fourcc_code('B', 'A', '2', '4') /* [31:0] B:G:R:A 8:8:8:8 little endian */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB2101010" data-ref="_M/DRM_FORMAT_XRGB2101010">DRM_FORMAT_XRGB2101010</dfn>	fourcc_code('X', 'R', '3', '0') /* [31:0] x:R:G:B 2:10:10:10 little endian */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR2101010" data-ref="_M/DRM_FORMAT_XBGR2101010">DRM_FORMAT_XBGR2101010</dfn>	fourcc_code('X', 'B', '3', '0') /* [31:0] x:B:G:R 2:10:10:10 little endian */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBX1010102" data-ref="_M/DRM_FORMAT_RGBX1010102">DRM_FORMAT_RGBX1010102</dfn>	fourcc_code('R', 'X', '3', '0') /* [31:0] R:G:B:x 10:10:10:2 little endian */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRX1010102" data-ref="_M/DRM_FORMAT_BGRX1010102">DRM_FORMAT_BGRX1010102</dfn>	fourcc_code('B', 'X', '3', '0') /* [31:0] B:G:R:x 10:10:10:2 little endian */</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ARGB2101010" data-ref="_M/DRM_FORMAT_ARGB2101010">DRM_FORMAT_ARGB2101010</dfn>	fourcc_code('A', 'R', '3', '0') /* [31:0] A:R:G:B 2:10:10:10 little endian */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ABGR2101010" data-ref="_M/DRM_FORMAT_ABGR2101010">DRM_FORMAT_ABGR2101010</dfn>	fourcc_code('A', 'B', '3', '0') /* [31:0] A:B:G:R 2:10:10:10 little endian */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBA1010102" data-ref="_M/DRM_FORMAT_RGBA1010102">DRM_FORMAT_RGBA1010102</dfn>	fourcc_code('R', 'A', '3', '0') /* [31:0] R:G:B:A 10:10:10:2 little endian */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRA1010102" data-ref="_M/DRM_FORMAT_BGRA1010102">DRM_FORMAT_BGRA1010102</dfn>	fourcc_code('B', 'A', '3', '0') /* [31:0] B:G:R:A 10:10:10:2 little endian */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/*</i></td></tr>
<tr><th id="148">148</th><td><i> * Floating point 64bpp RGB</i></td></tr>
<tr><th id="149">149</th><td><i> * IEEE 754-2008 binary16 half-precision float</i></td></tr>
<tr><th id="150">150</th><td><i> * [15:0] sign:exponent:mantissa 1:5:10</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB16161616F" data-ref="_M/DRM_FORMAT_XRGB16161616F">DRM_FORMAT_XRGB16161616F</dfn> fourcc_code('X', 'R', '4', 'H') /* [63:0] x:R:G:B 16:16:16:16 little endian */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR16161616F" data-ref="_M/DRM_FORMAT_XBGR16161616F">DRM_FORMAT_XBGR16161616F</dfn> fourcc_code('X', 'B', '4', 'H') /* [63:0] x:B:G:R 16:16:16:16 little endian */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ARGB16161616F" data-ref="_M/DRM_FORMAT_ARGB16161616F">DRM_FORMAT_ARGB16161616F</dfn> fourcc_code('A', 'R', '4', 'H') /* [63:0] A:R:G:B 16:16:16:16 little endian */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_ABGR16161616F" data-ref="_M/DRM_FORMAT_ABGR16161616F">DRM_FORMAT_ABGR16161616F</dfn> fourcc_code('A', 'B', '4', 'H') /* [63:0] A:B:G:R 16:16:16:16 little endian */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* packed YCbCr */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUYV" data-ref="_M/DRM_FORMAT_YUYV">DRM_FORMAT_YUYV</dfn>		fourcc_code('Y', 'U', 'Y', 'V') /* [31:0] Cr0:Y1:Cb0:Y0 8:8:8:8 little endian */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVYU" data-ref="_M/DRM_FORMAT_YVYU">DRM_FORMAT_YVYU</dfn>		fourcc_code('Y', 'V', 'Y', 'U') /* [31:0] Cb0:Y1:Cr0:Y0 8:8:8:8 little endian */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_UYVY" data-ref="_M/DRM_FORMAT_UYVY">DRM_FORMAT_UYVY</dfn>		fourcc_code('U', 'Y', 'V', 'Y') /* [31:0] Y1:Cr0:Y0:Cb0 8:8:8:8 little endian */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_VYUY" data-ref="_M/DRM_FORMAT_VYUY">DRM_FORMAT_VYUY</dfn>		fourcc_code('V', 'Y', 'U', 'Y') /* [31:0] Y1:Cb0:Y0:Cr0 8:8:8:8 little endian */</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_AYUV" data-ref="_M/DRM_FORMAT_AYUV">DRM_FORMAT_AYUV</dfn>		fourcc_code('A', 'Y', 'U', 'V') /* [31:0] A:Y:Cb:Cr 8:8:8:8 little endian */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XYUV8888" data-ref="_M/DRM_FORMAT_XYUV8888">DRM_FORMAT_XYUV8888</dfn>	fourcc_code('X', 'Y', 'U', 'V') /* [31:0] X:Y:Cb:Cr 8:8:8:8 little endian */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_VUY888" data-ref="_M/DRM_FORMAT_VUY888">DRM_FORMAT_VUY888</dfn>	fourcc_code('V', 'U', '2', '4') /* [23:0] Cr:Cb:Y 8:8:8 little endian */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_VUY101010" data-ref="_M/DRM_FORMAT_VUY101010">DRM_FORMAT_VUY101010</dfn>	fourcc_code('V', 'U', '3', '0') /* Y followed by U then V, 10:10:10. Non-linear modifier only */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/*</i></td></tr>
<tr><th id="170">170</th><td><i> * packed Y2xx indicate for each component, xx valid data occupy msb</i></td></tr>
<tr><th id="171">171</th><td><i> * 16-xx padding occupy lsb</i></td></tr>
<tr><th id="172">172</th><td><i> */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y210" data-ref="_M/DRM_FORMAT_Y210">DRM_FORMAT_Y210</dfn>         fourcc_code('Y', '2', '1', '0') /* [63:0] Cr0:0:Y1:0:Cb0:0:Y0:0 10:6:10:6:10:6:10:6 little endian per 2 Y pixels */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y212" data-ref="_M/DRM_FORMAT_Y212">DRM_FORMAT_Y212</dfn>         fourcc_code('Y', '2', '1', '2') /* [63:0] Cr0:0:Y1:0:Cb0:0:Y0:0 12:4:12:4:12:4:12:4 little endian per 2 Y pixels */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y216" data-ref="_M/DRM_FORMAT_Y216">DRM_FORMAT_Y216</dfn>         fourcc_code('Y', '2', '1', '6') /* [63:0] Cr0:Y1:Cb0:Y0 16:16:16:16 little endian per 2 Y pixels */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/*</i></td></tr>
<tr><th id="178">178</th><td><i> * packed Y4xx indicate for each component, xx valid data occupy msb</i></td></tr>
<tr><th id="179">179</th><td><i> * 16-xx padding occupy lsb except Y410</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y410" data-ref="_M/DRM_FORMAT_Y410">DRM_FORMAT_Y410</dfn>         fourcc_code('Y', '4', '1', '0') /* [31:0] A:Cr:Y:Cb 2:10:10:10 little endian */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y412" data-ref="_M/DRM_FORMAT_Y412">DRM_FORMAT_Y412</dfn>         fourcc_code('Y', '4', '1', '2') /* [63:0] A:0:Cr:0:Y:0:Cb:0 12:4:12:4:12:4:12:4 little endian */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y416" data-ref="_M/DRM_FORMAT_Y416">DRM_FORMAT_Y416</dfn>         fourcc_code('Y', '4', '1', '6') /* [63:0] A:Cr:Y:Cb 16:16:16:16 little endian */</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XVYU2101010" data-ref="_M/DRM_FORMAT_XVYU2101010">DRM_FORMAT_XVYU2101010</dfn>	fourcc_code('X', 'V', '3', '0') /* [31:0] X:Cr:Y:Cb 2:10:10:10 little endian */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XVYU12_16161616" data-ref="_M/DRM_FORMAT_XVYU12_16161616">DRM_FORMAT_XVYU12_16161616</dfn>	fourcc_code('X', 'V', '3', '6') /* [63:0] X:0:Cr:0:Y:0:Cb:0 12:4:12:4:12:4:12:4 little endian */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XVYU16161616" data-ref="_M/DRM_FORMAT_XVYU16161616">DRM_FORMAT_XVYU16161616</dfn>	fourcc_code('X', 'V', '4', '8') /* [63:0] X:Cr:Y:Cb 16:16:16:16 little endian */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * packed YCbCr420 2x2 tiled formats</i></td></tr>
<tr><th id="191">191</th><td><i> * first 64 bits will contain Y,Cb,Cr components for a 2x2 tile</i></td></tr>
<tr><th id="192">192</th><td><i> */</i></td></tr>
<tr><th id="193">193</th><td><i>/* [63:0]   A3:A2:Y3:0:Cr0:0:Y2:0:A1:A0:Y1:0:Cb0:0:Y0:0  1:1:8:2:8:2:8:2:1:1:8:2:8:2:8:2 little endian */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y0L0" data-ref="_M/DRM_FORMAT_Y0L0">DRM_FORMAT_Y0L0</dfn>		fourcc_code('Y', '0', 'L', '0')</u></td></tr>
<tr><th id="195">195</th><td><i>/* [63:0]   X3:X2:Y3:0:Cr0:0:Y2:0:X1:X0:Y1:0:Cb0:0:Y0:0  1:1:8:2:8:2:8:2:1:1:8:2:8:2:8:2 little endian */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_X0L0" data-ref="_M/DRM_FORMAT_X0L0">DRM_FORMAT_X0L0</dfn>		fourcc_code('X', '0', 'L', '0')</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* [63:0]   A3:A2:Y3:Cr0:Y2:A1:A0:Y1:Cb0:Y0  1:1:10:10:10:1:1:10:10:10 little endian */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_Y0L2" data-ref="_M/DRM_FORMAT_Y0L2">DRM_FORMAT_Y0L2</dfn>		fourcc_code('Y', '0', 'L', '2')</u></td></tr>
<tr><th id="200">200</th><td><i>/* [63:0]   X3:X2:Y3:Cr0:Y2:X1:X0:Y1:Cb0:Y0  1:1:10:10:10:1:1:10:10:10 little endian */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_X0L2" data-ref="_M/DRM_FORMAT_X0L2">DRM_FORMAT_X0L2</dfn>		fourcc_code('X', '0', 'L', '2')</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/*</i></td></tr>
<tr><th id="204">204</th><td><i> * 1-plane YUV 4:2:0</i></td></tr>
<tr><th id="205">205</th><td><i> * In these formats, the component ordering is specified (Y, followed by U</i></td></tr>
<tr><th id="206">206</th><td><i> * then V), but the exact Linear layout is undefined.</i></td></tr>
<tr><th id="207">207</th><td><i> * These formats can only be used with a non-Linear modifier.</i></td></tr>
<tr><th id="208">208</th><td><i> */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV420_8BIT" data-ref="_M/DRM_FORMAT_YUV420_8BIT">DRM_FORMAT_YUV420_8BIT</dfn>	fourcc_code('Y', 'U', '0', '8')</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV420_10BIT" data-ref="_M/DRM_FORMAT_YUV420_10BIT">DRM_FORMAT_YUV420_10BIT</dfn>	fourcc_code('Y', 'U', '1', '0')</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/*</i></td></tr>
<tr><th id="213">213</th><td><i> * 2 plane RGB + A</i></td></tr>
<tr><th id="214">214</th><td><i> * index 0 = RGB plane, same format as the corresponding non _A8 format has</i></td></tr>
<tr><th id="215">215</th><td><i> * index 1 = A plane, [7:0] A</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XRGB8888_A8" data-ref="_M/DRM_FORMAT_XRGB8888_A8">DRM_FORMAT_XRGB8888_A8</dfn>	fourcc_code('X', 'R', 'A', '8')</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_XBGR8888_A8" data-ref="_M/DRM_FORMAT_XBGR8888_A8">DRM_FORMAT_XBGR8888_A8</dfn>	fourcc_code('X', 'B', 'A', '8')</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGBX8888_A8" data-ref="_M/DRM_FORMAT_RGBX8888_A8">DRM_FORMAT_RGBX8888_A8</dfn>	fourcc_code('R', 'X', 'A', '8')</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGRX8888_A8" data-ref="_M/DRM_FORMAT_BGRX8888_A8">DRM_FORMAT_BGRX8888_A8</dfn>	fourcc_code('B', 'X', 'A', '8')</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGB888_A8" data-ref="_M/DRM_FORMAT_RGB888_A8">DRM_FORMAT_RGB888_A8</dfn>	fourcc_code('R', '8', 'A', '8')</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGR888_A8" data-ref="_M/DRM_FORMAT_BGR888_A8">DRM_FORMAT_BGR888_A8</dfn>	fourcc_code('B', '8', 'A', '8')</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RGB565_A8" data-ref="_M/DRM_FORMAT_RGB565_A8">DRM_FORMAT_RGB565_A8</dfn>	fourcc_code('R', '5', 'A', '8')</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_BGR565_A8" data-ref="_M/DRM_FORMAT_BGR565_A8">DRM_FORMAT_BGR565_A8</dfn>	fourcc_code('B', '5', 'A', '8')</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * 2 plane YCbCr</i></td></tr>
<tr><th id="228">228</th><td><i> * index 0 = Y plane, [7:0] Y</i></td></tr>
<tr><th id="229">229</th><td><i> * index 1 = Cr:Cb plane, [15:0] Cr:Cb little endian</i></td></tr>
<tr><th id="230">230</th><td><i> * or</i></td></tr>
<tr><th id="231">231</th><td><i> * index 1 = Cb:Cr plane, [15:0] Cb:Cr little endian</i></td></tr>
<tr><th id="232">232</th><td><i> */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV12" data-ref="_M/DRM_FORMAT_NV12">DRM_FORMAT_NV12</dfn>		fourcc_code('N', 'V', '1', '2') /* 2x2 subsampled Cr:Cb plane */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV21" data-ref="_M/DRM_FORMAT_NV21">DRM_FORMAT_NV21</dfn>		fourcc_code('N', 'V', '2', '1') /* 2x2 subsampled Cb:Cr plane */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV16" data-ref="_M/DRM_FORMAT_NV16">DRM_FORMAT_NV16</dfn>		fourcc_code('N', 'V', '1', '6') /* 2x1 subsampled Cr:Cb plane */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV61" data-ref="_M/DRM_FORMAT_NV61">DRM_FORMAT_NV61</dfn>		fourcc_code('N', 'V', '6', '1') /* 2x1 subsampled Cb:Cr plane */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV24" data-ref="_M/DRM_FORMAT_NV24">DRM_FORMAT_NV24</dfn>		fourcc_code('N', 'V', '2', '4') /* non-subsampled Cr:Cb plane */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_NV42" data-ref="_M/DRM_FORMAT_NV42">DRM_FORMAT_NV42</dfn>		fourcc_code('N', 'V', '4', '2') /* non-subsampled Cb:Cr plane */</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/*</i></td></tr>
<tr><th id="241">241</th><td><i> * 2 plane YCbCr MSB aligned</i></td></tr>
<tr><th id="242">242</th><td><i> * index 0 = Y plane, [15:0] Y:x [10:6] little endian</i></td></tr>
<tr><th id="243">243</th><td><i> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian</i></td></tr>
<tr><th id="244">244</th><td><i> */</i></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_P210" data-ref="_M/DRM_FORMAT_P210">DRM_FORMAT_P210</dfn>		fourcc_code('P', '2', '1', '0') /* 2x1 subsampled Cr:Cb plane, 10 bit per channel */</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/*</i></td></tr>
<tr><th id="248">248</th><td><i> * 2 plane YCbCr MSB aligned</i></td></tr>
<tr><th id="249">249</th><td><i> * index 0 = Y plane, [15:0] Y:x [10:6] little endian</i></td></tr>
<tr><th id="250">250</th><td><i> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian</i></td></tr>
<tr><th id="251">251</th><td><i> */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_P010" data-ref="_M/DRM_FORMAT_P010">DRM_FORMAT_P010</dfn>		fourcc_code('P', '0', '1', '0') /* 2x2 subsampled Cr:Cb plane 10 bits per channel */</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/*</i></td></tr>
<tr><th id="255">255</th><td><i> * 2 plane YCbCr MSB aligned</i></td></tr>
<tr><th id="256">256</th><td><i> * index 0 = Y plane, [15:0] Y:x [12:4] little endian</i></td></tr>
<tr><th id="257">257</th><td><i> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [12:4:12:4] little endian</i></td></tr>
<tr><th id="258">258</th><td><i> */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_P012" data-ref="_M/DRM_FORMAT_P012">DRM_FORMAT_P012</dfn>		fourcc_code('P', '0', '1', '2') /* 2x2 subsampled Cr:Cb plane 12 bits per channel */</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/*</i></td></tr>
<tr><th id="262">262</th><td><i> * 2 plane YCbCr MSB aligned</i></td></tr>
<tr><th id="263">263</th><td><i> * index 0 = Y plane, [15:0] Y little endian</i></td></tr>
<tr><th id="264">264</th><td><i> * index 1 = Cr:Cb plane, [31:0] Cr:Cb [16:16] little endian</i></td></tr>
<tr><th id="265">265</th><td><i> */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_P016" data-ref="_M/DRM_FORMAT_P016">DRM_FORMAT_P016</dfn>		fourcc_code('P', '0', '1', '6') /* 2x2 subsampled Cr:Cb plane 16 bits per channel */</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/*</i></td></tr>
<tr><th id="269">269</th><td><i> * 3 plane YCbCr</i></td></tr>
<tr><th id="270">270</th><td><i> * index 0: Y plane, [7:0] Y</i></td></tr>
<tr><th id="271">271</th><td><i> * index 1: Cb plane, [7:0] Cb</i></td></tr>
<tr><th id="272">272</th><td><i> * index 2: Cr plane, [7:0] Cr</i></td></tr>
<tr><th id="273">273</th><td><i> * or</i></td></tr>
<tr><th id="274">274</th><td><i> * index 1: Cr plane, [7:0] Cr</i></td></tr>
<tr><th id="275">275</th><td><i> * index 2: Cb plane, [7:0] Cb</i></td></tr>
<tr><th id="276">276</th><td><i> */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV410" data-ref="_M/DRM_FORMAT_YUV410">DRM_FORMAT_YUV410</dfn>	fourcc_code('Y', 'U', 'V', '9') /* 4x4 subsampled Cb (1) and Cr (2) planes */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVU410" data-ref="_M/DRM_FORMAT_YVU410">DRM_FORMAT_YVU410</dfn>	fourcc_code('Y', 'V', 'U', '9') /* 4x4 subsampled Cr (1) and Cb (2) planes */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV411" data-ref="_M/DRM_FORMAT_YUV411">DRM_FORMAT_YUV411</dfn>	fourcc_code('Y', 'U', '1', '1') /* 4x1 subsampled Cb (1) and Cr (2) planes */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVU411" data-ref="_M/DRM_FORMAT_YVU411">DRM_FORMAT_YVU411</dfn>	fourcc_code('Y', 'V', '1', '1') /* 4x1 subsampled Cr (1) and Cb (2) planes */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV420" data-ref="_M/DRM_FORMAT_YUV420">DRM_FORMAT_YUV420</dfn>	fourcc_code('Y', 'U', '1', '2') /* 2x2 subsampled Cb (1) and Cr (2) planes */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVU420" data-ref="_M/DRM_FORMAT_YVU420">DRM_FORMAT_YVU420</dfn>	fourcc_code('Y', 'V', '1', '2') /* 2x2 subsampled Cr (1) and Cb (2) planes */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV422" data-ref="_M/DRM_FORMAT_YUV422">DRM_FORMAT_YUV422</dfn>	fourcc_code('Y', 'U', '1', '6') /* 2x1 subsampled Cb (1) and Cr (2) planes */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVU422" data-ref="_M/DRM_FORMAT_YVU422">DRM_FORMAT_YVU422</dfn>	fourcc_code('Y', 'V', '1', '6') /* 2x1 subsampled Cr (1) and Cb (2) planes */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YUV444" data-ref="_M/DRM_FORMAT_YUV444">DRM_FORMAT_YUV444</dfn>	fourcc_code('Y', 'U', '2', '4') /* non-subsampled Cb (1) and Cr (2) planes */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_YVU444" data-ref="_M/DRM_FORMAT_YVU444">DRM_FORMAT_YVU444</dfn>	fourcc_code('Y', 'V', '2', '4') /* non-subsampled Cr (1) and Cb (2) planes */</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/*</i></td></tr>
<tr><th id="290">290</th><td><i> * Format Modifiers:</i></td></tr>
<tr><th id="291">291</th><td><i> *</i></td></tr>
<tr><th id="292">292</th><td><i> * Format modifiers describe, typically, a re-ordering or modification</i></td></tr>
<tr><th id="293">293</th><td><i> * of the data in a plane of an FB.  This can be used to express tiled/</i></td></tr>
<tr><th id="294">294</th><td><i> * swizzled formats, or compression, or a combination of the two.</i></td></tr>
<tr><th id="295">295</th><td><i> *</i></td></tr>
<tr><th id="296">296</th><td><i> * The upper 8 bits of the format modifier are a vendor-id as assigned</i></td></tr>
<tr><th id="297">297</th><td><i> * below.  The lower 56 bits are assigned as vendor sees fit.</i></td></tr>
<tr><th id="298">298</th><td><i> */</i></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/* Vendor Ids: */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NONE" data-ref="_M/DRM_FORMAT_MOD_NONE">DRM_FORMAT_MOD_NONE</dfn>           0</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_NONE" data-ref="_M/DRM_FORMAT_MOD_VENDOR_NONE">DRM_FORMAT_MOD_VENDOR_NONE</dfn>    0</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_INTEL" data-ref="_M/DRM_FORMAT_MOD_VENDOR_INTEL">DRM_FORMAT_MOD_VENDOR_INTEL</dfn>   0x01</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_AMD" data-ref="_M/DRM_FORMAT_MOD_VENDOR_AMD">DRM_FORMAT_MOD_VENDOR_AMD</dfn>     0x02</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_NVIDIA" data-ref="_M/DRM_FORMAT_MOD_VENDOR_NVIDIA">DRM_FORMAT_MOD_VENDOR_NVIDIA</dfn>  0x03</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_SAMSUNG" data-ref="_M/DRM_FORMAT_MOD_VENDOR_SAMSUNG">DRM_FORMAT_MOD_VENDOR_SAMSUNG</dfn> 0x04</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_QCOM" data-ref="_M/DRM_FORMAT_MOD_VENDOR_QCOM">DRM_FORMAT_MOD_VENDOR_QCOM</dfn>    0x05</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_VIVANTE" data-ref="_M/DRM_FORMAT_MOD_VENDOR_VIVANTE">DRM_FORMAT_MOD_VENDOR_VIVANTE</dfn> 0x06</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_BROADCOM" data-ref="_M/DRM_FORMAT_MOD_VENDOR_BROADCOM">DRM_FORMAT_MOD_VENDOR_BROADCOM</dfn> 0x07</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_ARM" data-ref="_M/DRM_FORMAT_MOD_VENDOR_ARM">DRM_FORMAT_MOD_VENDOR_ARM</dfn>     0x08</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VENDOR_ALLWINNER" data-ref="_M/DRM_FORMAT_MOD_VENDOR_ALLWINNER">DRM_FORMAT_MOD_VENDOR_ALLWINNER</dfn> 0x09</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* add more to the end as needed */</i></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_RESERVED" data-ref="_M/DRM_FORMAT_RESERVED">DRM_FORMAT_RESERVED</dfn>	      ((1ULL &lt;&lt; 56) - 1)</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/fourcc_mod_code" data-ref="_M/fourcc_mod_code">fourcc_mod_code</dfn>(vendor, val) \</u></td></tr>
<tr><th id="318">318</th><td><u>	((((__u64)DRM_FORMAT_MOD_VENDOR_## vendor) &lt;&lt; 56) | ((val) &amp; 0x00ffffffffffffffULL))</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/*</i></td></tr>
<tr><th id="321">321</th><td><i> * Format Modifier tokens:</i></td></tr>
<tr><th id="322">322</th><td><i> *</i></td></tr>
<tr><th id="323">323</th><td><i> * When adding a new token please document the layout with a code comment,</i></td></tr>
<tr><th id="324">324</th><td><i> * similar to the fourcc codes above. drm_fourcc.h is considered the</i></td></tr>
<tr><th id="325">325</th><td><i> * authoritative source for all of these.</i></td></tr>
<tr><th id="326">326</th><td><i> */</i></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/*</i></td></tr>
<tr><th id="329">329</th><td><i> * Invalid Modifier</i></td></tr>
<tr><th id="330">330</th><td><i> *</i></td></tr>
<tr><th id="331">331</th><td><i> * This modifier can be used as a sentinel to terminate the format modifiers</i></td></tr>
<tr><th id="332">332</th><td><i> * list, or to initialize a variable with an invalid modifier. It might also be</i></td></tr>
<tr><th id="333">333</th><td><i> * used to report an error back to userspace for certain APIs.</i></td></tr>
<tr><th id="334">334</th><td><i> */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_INVALID" data-ref="_M/DRM_FORMAT_MOD_INVALID">DRM_FORMAT_MOD_INVALID</dfn>	fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/*</i></td></tr>
<tr><th id="338">338</th><td><i> * Linear Layout</i></td></tr>
<tr><th id="339">339</th><td><i> *</i></td></tr>
<tr><th id="340">340</th><td><i> * Just plain linear layout. Note that this is different from no specifying any</i></td></tr>
<tr><th id="341">341</th><td><i> * modifier (e.g. not setting DRM_MODE_FB_MODIFIERS in the DRM_ADDFB2 ioctl),</i></td></tr>
<tr><th id="342">342</th><td><i> * which tells the driver to also take driver-internal information into account</i></td></tr>
<tr><th id="343">343</th><td><i> * and so might actually result in a tiled framebuffer.</i></td></tr>
<tr><th id="344">344</th><td><i> */</i></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_LINEAR" data-ref="_M/DRM_FORMAT_MOD_LINEAR">DRM_FORMAT_MOD_LINEAR</dfn>	fourcc_mod_code(NONE, 0)</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>/* Intel framebuffer modifiers */</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/*</i></td></tr>
<tr><th id="350">350</th><td><i> * Intel X-tiling layout</i></td></tr>
<tr><th id="351">351</th><td><i> *</i></td></tr>
<tr><th id="352">352</th><td><i> * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)</i></td></tr>
<tr><th id="353">353</th><td><i> * in row-major layout. Within the tile bytes are laid out row-major, with</i></td></tr>
<tr><th id="354">354</th><td><i> * a platform-dependent stride. On top of that the memory can apply</i></td></tr>
<tr><th id="355">355</th><td><i> * platform-depending swizzling of some higher address bits into bit6.</i></td></tr>
<tr><th id="356">356</th><td><i> *</i></td></tr>
<tr><th id="357">357</th><td><i> * This format is highly platforms specific and not useful for cross-driver</i></td></tr>
<tr><th id="358">358</th><td><i> * sharing. It exists since on a given platform it does uniquely identify the</i></td></tr>
<tr><th id="359">359</th><td><i> * layout in a simple way for i915-specific userspace.</i></td></tr>
<tr><th id="360">360</th><td><i> */</i></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/I915_FORMAT_MOD_X_TILED" data-ref="_M/I915_FORMAT_MOD_X_TILED">I915_FORMAT_MOD_X_TILED</dfn>	fourcc_mod_code(INTEL, 1)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/*</i></td></tr>
<tr><th id="364">364</th><td><i> * Intel Y-tiling layout</i></td></tr>
<tr><th id="365">365</th><td><i> *</i></td></tr>
<tr><th id="366">366</th><td><i> * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)</i></td></tr>
<tr><th id="367">367</th><td><i> * in row-major layout. Within the tile bytes are laid out in OWORD (16 bytes)</i></td></tr>
<tr><th id="368">368</th><td><i> * chunks column-major, with a platform-dependent height. On top of that the</i></td></tr>
<tr><th id="369">369</th><td><i> * memory can apply platform-depending swizzling of some higher address bits</i></td></tr>
<tr><th id="370">370</th><td><i> * into bit6.</i></td></tr>
<tr><th id="371">371</th><td><i> *</i></td></tr>
<tr><th id="372">372</th><td><i> * This format is highly platforms specific and not useful for cross-driver</i></td></tr>
<tr><th id="373">373</th><td><i> * sharing. It exists since on a given platform it does uniquely identify the</i></td></tr>
<tr><th id="374">374</th><td><i> * layout in a simple way for i915-specific userspace.</i></td></tr>
<tr><th id="375">375</th><td><i> */</i></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/I915_FORMAT_MOD_Y_TILED" data-ref="_M/I915_FORMAT_MOD_Y_TILED">I915_FORMAT_MOD_Y_TILED</dfn>	fourcc_mod_code(INTEL, 2)</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/*</i></td></tr>
<tr><th id="379">379</th><td><i> * Intel Yf-tiling layout</i></td></tr>
<tr><th id="380">380</th><td><i> *</i></td></tr>
<tr><th id="381">381</th><td><i> * This is a tiled layout using 4Kb tiles in row-major layout.</i></td></tr>
<tr><th id="382">382</th><td><i> * Within the tile pixels are laid out in 16 256 byte units / sub-tiles which</i></td></tr>
<tr><th id="383">383</th><td><i> * are arranged in four groups (two wide, two high) with column-major layout.</i></td></tr>
<tr><th id="384">384</th><td><i> * Each group therefore consits out of four 256 byte units, which are also laid</i></td></tr>
<tr><th id="385">385</th><td><i> * out as 2x2 column-major.</i></td></tr>
<tr><th id="386">386</th><td><i> * 256 byte units are made out of four 64 byte blocks of pixels, producing</i></td></tr>
<tr><th id="387">387</th><td><i> * either a square block or a 2:1 unit.</i></td></tr>
<tr><th id="388">388</th><td><i> * 64 byte blocks of pixels contain four pixel rows of 16 bytes, where the width</i></td></tr>
<tr><th id="389">389</th><td><i> * in pixel depends on the pixel depth.</i></td></tr>
<tr><th id="390">390</th><td><i> */</i></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/I915_FORMAT_MOD_Yf_TILED" data-ref="_M/I915_FORMAT_MOD_Yf_TILED">I915_FORMAT_MOD_Yf_TILED</dfn> fourcc_mod_code(INTEL, 3)</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/*</i></td></tr>
<tr><th id="394">394</th><td><i> * Intel color control surface (CCS) for render compression</i></td></tr>
<tr><th id="395">395</th><td><i> *</i></td></tr>
<tr><th id="396">396</th><td><i> * The framebuffer format must be one of the 8:8:8:8 RGB formats.</i></td></tr>
<tr><th id="397">397</th><td><i> * The main surface will be plane index 0 and must be Y/Yf-tiled,</i></td></tr>
<tr><th id="398">398</th><td><i> * the CCS will be plane index 1.</i></td></tr>
<tr><th id="399">399</th><td><i> *</i></td></tr>
<tr><th id="400">400</th><td><i> * Each CCS tile matches a 1024x512 pixel area of the main surface.</i></td></tr>
<tr><th id="401">401</th><td><i> * To match certain aspects of the 3D hardware the CCS is</i></td></tr>
<tr><th id="402">402</th><td><i> * considered to be made up of normal 128Bx32 Y tiles, Thus</i></td></tr>
<tr><th id="403">403</th><td><i> * the CCS pitch must be specified in multiples of 128 bytes.</i></td></tr>
<tr><th id="404">404</th><td><i> *</i></td></tr>
<tr><th id="405">405</th><td><i> * In reality the CCS tile appears to be a 64Bx64 Y tile, composed</i></td></tr>
<tr><th id="406">406</th><td><i> * of QWORD (8 bytes) chunks instead of OWORD (16 bytes) chunks.</i></td></tr>
<tr><th id="407">407</th><td><i> * But that fact is not relevant unless the memory is accessed</i></td></tr>
<tr><th id="408">408</th><td><i> * directly.</i></td></tr>
<tr><th id="409">409</th><td><i> */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/I915_FORMAT_MOD_Y_TILED_CCS" data-ref="_M/I915_FORMAT_MOD_Y_TILED_CCS">I915_FORMAT_MOD_Y_TILED_CCS</dfn>	fourcc_mod_code(INTEL, 4)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/I915_FORMAT_MOD_Yf_TILED_CCS" data-ref="_M/I915_FORMAT_MOD_Yf_TILED_CCS">I915_FORMAT_MOD_Yf_TILED_CCS</dfn>	fourcc_mod_code(INTEL, 5)</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i>/*</i></td></tr>
<tr><th id="414">414</th><td><i> * Tiled, NV12MT, grouped in 64 (pixels) x 32 (lines) -sized macroblocks</i></td></tr>
<tr><th id="415">415</th><td><i> *</i></td></tr>
<tr><th id="416">416</th><td><i> * Macroblocks are laid in a Z-shape, and each pixel data is following the</i></td></tr>
<tr><th id="417">417</th><td><i> * standard NV12 style.</i></td></tr>
<tr><th id="418">418</th><td><i> * As for NV12, an image is the result of two frame buffers: one for Y,</i></td></tr>
<tr><th id="419">419</th><td><i> * one for the interleaved Cb/Cr components (1/2 the height of the Y buffer).</i></td></tr>
<tr><th id="420">420</th><td><i> * Alignment requirements are (for each buffer):</i></td></tr>
<tr><th id="421">421</th><td><i> * - multiple of 128 pixels for the width</i></td></tr>
<tr><th id="422">422</th><td><i> * - multiple of  32 pixels for the height</i></td></tr>
<tr><th id="423">423</th><td><i> *</i></td></tr>
<tr><th id="424">424</th><td><i> * For more information: see <a href="https://linuxtv.org/downloads/v4l-dvb-apis/re32.html">https://linuxtv.org/downloads/v4l-dvb-apis/re32.html</a></i></td></tr>
<tr><th id="425">425</th><td><i> */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_SAMSUNG_64_32_TILE" data-ref="_M/DRM_FORMAT_MOD_SAMSUNG_64_32_TILE">DRM_FORMAT_MOD_SAMSUNG_64_32_TILE</dfn>	fourcc_mod_code(SAMSUNG, 1)</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><i>/*</i></td></tr>
<tr><th id="429">429</th><td><i> * Tiled, 16 (pixels) x 16 (lines) - sized macroblocks</i></td></tr>
<tr><th id="430">430</th><td><i> *</i></td></tr>
<tr><th id="431">431</th><td><i> * This is a simple tiled layout using tiles of 16x16 pixels in a row-major</i></td></tr>
<tr><th id="432">432</th><td><i> * layout. For YCbCr formats Cb/Cr components are taken in such a way that</i></td></tr>
<tr><th id="433">433</th><td><i> * they correspond to their 16x16 luma block.</i></td></tr>
<tr><th id="434">434</th><td><i> */</i></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_SAMSUNG_16_16_TILE" data-ref="_M/DRM_FORMAT_MOD_SAMSUNG_16_16_TILE">DRM_FORMAT_MOD_SAMSUNG_16_16_TILE</dfn>	fourcc_mod_code(SAMSUNG, 2)</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i>/*</i></td></tr>
<tr><th id="438">438</th><td><i> * Qualcomm Compressed Format</i></td></tr>
<tr><th id="439">439</th><td><i> *</i></td></tr>
<tr><th id="440">440</th><td><i> * Refers to a compressed variant of the base format that is compressed.</i></td></tr>
<tr><th id="441">441</th><td><i> * Implementation may be platform and base-format specific.</i></td></tr>
<tr><th id="442">442</th><td><i> *</i></td></tr>
<tr><th id="443">443</th><td><i> * Each macrotile consists of m x n (mostly 4 x 4) tiles.</i></td></tr>
<tr><th id="444">444</th><td><i> * Pixel data pitch/stride is aligned with macrotile width.</i></td></tr>
<tr><th id="445">445</th><td><i> * Pixel data height is aligned with macrotile height.</i></td></tr>
<tr><th id="446">446</th><td><i> * Entire pixel data buffer is aligned with 4k(bytes).</i></td></tr>
<tr><th id="447">447</th><td><i> */</i></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_QCOM_COMPRESSED" data-ref="_M/DRM_FORMAT_MOD_QCOM_COMPRESSED">DRM_FORMAT_MOD_QCOM_COMPRESSED</dfn>	fourcc_mod_code(QCOM, 1)</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i>/* Vivante framebuffer modifiers */</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/*</i></td></tr>
<tr><th id="453">453</th><td><i> * Vivante 4x4 tiling layout</i></td></tr>
<tr><th id="454">454</th><td><i> *</i></td></tr>
<tr><th id="455">455</th><td><i> * This is a simple tiled layout using tiles of 4x4 pixels in a row-major</i></td></tr>
<tr><th id="456">456</th><td><i> * layout.</i></td></tr>
<tr><th id="457">457</th><td><i> */</i></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VIVANTE_TILED" data-ref="_M/DRM_FORMAT_MOD_VIVANTE_TILED">DRM_FORMAT_MOD_VIVANTE_TILED</dfn>		fourcc_mod_code(VIVANTE, 1)</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i>/*</i></td></tr>
<tr><th id="461">461</th><td><i> * Vivante 64x64 super-tiling layout</i></td></tr>
<tr><th id="462">462</th><td><i> *</i></td></tr>
<tr><th id="463">463</th><td><i> * This is a tiled layout using 64x64 pixel super-tiles, where each super-tile</i></td></tr>
<tr><th id="464">464</th><td><i> * contains 8x4 groups of 2x4 tiles of 4x4 pixels (like above) each, all in row-</i></td></tr>
<tr><th id="465">465</th><td><i> * major layout.</i></td></tr>
<tr><th id="466">466</th><td><i> *</i></td></tr>
<tr><th id="467">467</th><td><i> * For more information: see</i></td></tr>
<tr><th id="468">468</th><td><i> * <a href="https://github.com/etnaviv/etna_viv/blob/master/doc/hardware.md#texture-tiling">https://github.com/etnaviv/etna_viv/blob/master/doc/hardware.md#texture-tiling</a></i></td></tr>
<tr><th id="469">469</th><td><i> */</i></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VIVANTE_SUPER_TILED" data-ref="_M/DRM_FORMAT_MOD_VIVANTE_SUPER_TILED">DRM_FORMAT_MOD_VIVANTE_SUPER_TILED</dfn>	fourcc_mod_code(VIVANTE, 2)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i>/*</i></td></tr>
<tr><th id="473">473</th><td><i> * Vivante 4x4 tiling layout for dual-pipe</i></td></tr>
<tr><th id="474">474</th><td><i> *</i></td></tr>
<tr><th id="475">475</th><td><i> * Same as the 4x4 tiling layout, except every second 4x4 pixel tile starts at a</i></td></tr>
<tr><th id="476">476</th><td><i> * different base address. Offsets from the base addresses are therefore halved</i></td></tr>
<tr><th id="477">477</th><td><i> * compared to the non-split tiled layout.</i></td></tr>
<tr><th id="478">478</th><td><i> */</i></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED" data-ref="_M/DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED">DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED</dfn>	fourcc_mod_code(VIVANTE, 3)</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i>/*</i></td></tr>
<tr><th id="482">482</th><td><i> * Vivante 64x64 super-tiling layout for dual-pipe</i></td></tr>
<tr><th id="483">483</th><td><i> *</i></td></tr>
<tr><th id="484">484</th><td><i> * Same as the 64x64 super-tiling layout, except every second 4x4 pixel tile</i></td></tr>
<tr><th id="485">485</th><td><i> * starts at a different base address. Offsets from the base addresses are</i></td></tr>
<tr><th id="486">486</th><td><i> * therefore halved compared to the non-split super-tiled layout.</i></td></tr>
<tr><th id="487">487</th><td><i> */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED" data-ref="_M/DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED">DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED</dfn> fourcc_mod_code(VIVANTE, 4)</u></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><i>/* NVIDIA frame buffer modifiers */</i></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>/*</i></td></tr>
<tr><th id="493">493</th><td><i> * Tegra Tiled Layout, used by Tegra 2, 3 and 4.</i></td></tr>
<tr><th id="494">494</th><td><i> *</i></td></tr>
<tr><th id="495">495</th><td><i> * Pixels are arranged in simple tiles of 16 x 16 bytes.</i></td></tr>
<tr><th id="496">496</th><td><i> */</i></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED">DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED</dfn> fourcc_mod_code(NVIDIA, 1)</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i>/*</i></td></tr>
<tr><th id="500">500</th><td><i> * 16Bx2 Block Linear layout, used by desktop GPUs, and Tegra K1 and later</i></td></tr>
<tr><th id="501">501</th><td><i> *</i></td></tr>
<tr><th id="502">502</th><td><i> * Pixels are arranged in 64x8 Groups Of Bytes (GOBs). GOBs are then stacked</i></td></tr>
<tr><th id="503">503</th><td><i> * vertically by a power of 2 (1 to 32 GOBs) to form a block.</i></td></tr>
<tr><th id="504">504</th><td><i> *</i></td></tr>
<tr><th id="505">505</th><td><i> * Within a GOB, data is ordered as 16B x 2 lines sectors laid in Z-shape.</i></td></tr>
<tr><th id="506">506</th><td><i> *</i></td></tr>
<tr><th id="507">507</th><td><i> * Parameter 'v' is the log2 encoding of the number of GOBs stacked vertically.</i></td></tr>
<tr><th id="508">508</th><td><i> * Valid values are:</i></td></tr>
<tr><th id="509">509</th><td><i> *</i></td></tr>
<tr><th id="510">510</th><td><i> * 0 == ONE_GOB</i></td></tr>
<tr><th id="511">511</th><td><i> * 1 == TWO_GOBS</i></td></tr>
<tr><th id="512">512</th><td><i> * 2 == FOUR_GOBS</i></td></tr>
<tr><th id="513">513</th><td><i> * 3 == EIGHT_GOBS</i></td></tr>
<tr><th id="514">514</th><td><i> * 4 == SIXTEEN_GOBS</i></td></tr>
<tr><th id="515">515</th><td><i> * 5 == THIRTYTWO_GOBS</i></td></tr>
<tr><th id="516">516</th><td><i> *</i></td></tr>
<tr><th id="517">517</th><td><i> * Chapter 20 "Pixel Memory Formats" of the Tegra X1 TRM describes this format</i></td></tr>
<tr><th id="518">518</th><td><i> * in full detail.</i></td></tr>
<tr><th id="519">519</th><td><i> */</i></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK</dfn>(v) \</u></td></tr>
<tr><th id="521">521</th><td><u>	fourcc_mod_code(NVIDIA, 0x10 | ((v) &amp; 0xf))</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB</dfn> \</u></td></tr>
<tr><th id="524">524</th><td><u>	fourcc_mod_code(NVIDIA, 0x10)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB</dfn> \</u></td></tr>
<tr><th id="526">526</th><td><u>	fourcc_mod_code(NVIDIA, 0x11)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB</dfn> \</u></td></tr>
<tr><th id="528">528</th><td><u>	fourcc_mod_code(NVIDIA, 0x12)</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB</dfn> \</u></td></tr>
<tr><th id="530">530</th><td><u>	fourcc_mod_code(NVIDIA, 0x13)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB</dfn> \</u></td></tr>
<tr><th id="532">532</th><td><u>	fourcc_mod_code(NVIDIA, 0x14)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB" data-ref="_M/DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB">DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB</dfn> \</u></td></tr>
<tr><th id="534">534</th><td><u>	fourcc_mod_code(NVIDIA, 0x15)</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/*</i></td></tr>
<tr><th id="537">537</th><td><i> * Some Broadcom modifiers take parameters, for example the number of</i></td></tr>
<tr><th id="538">538</th><td><i> * vertical lines in the image. Reserve the lower 32 bits for modifier</i></td></tr>
<tr><th id="539">539</th><td><i> * type, and the next 24 bits for parameters. Top 8 bits are the</i></td></tr>
<tr><th id="540">540</th><td><i> * vendor code.</i></td></tr>
<tr><th id="541">541</th><td><i> */</i></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/__fourcc_mod_broadcom_param_shift" data-ref="_M/__fourcc_mod_broadcom_param_shift">__fourcc_mod_broadcom_param_shift</dfn> 8</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/__fourcc_mod_broadcom_param_bits" data-ref="_M/__fourcc_mod_broadcom_param_bits">__fourcc_mod_broadcom_param_bits</dfn> 48</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/fourcc_mod_broadcom_code" data-ref="_M/fourcc_mod_broadcom_code">fourcc_mod_broadcom_code</dfn>(val, params) \</u></td></tr>
<tr><th id="545">545</th><td><u>	fourcc_mod_code(BROADCOM, ((((__u64)params) &lt;&lt; __fourcc_mod_broadcom_param_shift) | val))</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/fourcc_mod_broadcom_param" data-ref="_M/fourcc_mod_broadcom_param">fourcc_mod_broadcom_param</dfn>(m) \</u></td></tr>
<tr><th id="547">547</th><td><u>	((int)(((m) &gt;&gt; __fourcc_mod_broadcom_param_shift) &amp;	\</u></td></tr>
<tr><th id="548">548</th><td><u>	       ((1ULL &lt;&lt; __fourcc_mod_broadcom_param_bits) - 1)))</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/fourcc_mod_broadcom_mod" data-ref="_M/fourcc_mod_broadcom_mod">fourcc_mod_broadcom_mod</dfn>(m) \</u></td></tr>
<tr><th id="550">550</th><td><u>	((m) &amp; ~(((1ULL &lt;&lt; __fourcc_mod_broadcom_param_bits) - 1) &lt;&lt;	\</u></td></tr>
<tr><th id="551">551</th><td><u>		 __fourcc_mod_broadcom_param_shift))</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/*</i></td></tr>
<tr><th id="554">554</th><td><i> * Broadcom VC4 "T" format</i></td></tr>
<tr><th id="555">555</th><td><i> *</i></td></tr>
<tr><th id="556">556</th><td><i> * This is the primary layout that the V3D GPU can texture from (it</i></td></tr>
<tr><th id="557">557</th><td><i> * can't do linear).  The T format has:</i></td></tr>
<tr><th id="558">558</th><td><i> *</i></td></tr>
<tr><th id="559">559</th><td><i> * - 64b utiles of pixels in a raster-order grid according to cpp.  It's 4x4</i></td></tr>
<tr><th id="560">560</th><td><i> *   pixels at 32 bit depth.</i></td></tr>
<tr><th id="561">561</th><td><i> *</i></td></tr>
<tr><th id="562">562</th><td><i> * - 1k subtiles made of a 4x4 raster-order grid of 64b utiles (so usually</i></td></tr>
<tr><th id="563">563</th><td><i> *   16x16 pixels).</i></td></tr>
<tr><th id="564">564</th><td><i> *</i></td></tr>
<tr><th id="565">565</th><td><i> * - 4k tiles made of a 2x2 grid of 1k subtiles (so usually 32x32 pixels).  On</i></td></tr>
<tr><th id="566">566</th><td><i> *   even 4k tile rows, they're arranged as (BL, TL, TR, BR), and on odd rows</i></td></tr>
<tr><th id="567">567</th><td><i> *   they're (TR, BR, BL, TL), where bottom left is start of memory.</i></td></tr>
<tr><th id="568">568</th><td><i> *</i></td></tr>
<tr><th id="569">569</th><td><i> * - an image made of 4k tiles in rows either left-to-right (even rows of 4k</i></td></tr>
<tr><th id="570">570</th><td><i> *   tiles) or right-to-left (odd rows of 4k tiles).</i></td></tr>
<tr><th id="571">571</th><td><i> */</i></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED">DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED</dfn> fourcc_mod_code(BROADCOM, 1)</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>/*</i></td></tr>
<tr><th id="575">575</th><td><i> * Broadcom SAND format</i></td></tr>
<tr><th id="576">576</th><td><i> *</i></td></tr>
<tr><th id="577">577</th><td><i> * This is the native format that the H.264 codec block uses.  For VC4</i></td></tr>
<tr><th id="578">578</th><td><i> * HVS, it is only valid for H.264 (NV12/21) and RGBA modes.</i></td></tr>
<tr><th id="579">579</th><td><i> *</i></td></tr>
<tr><th id="580">580</th><td><i> * The image can be considered to be split into columns, and the</i></td></tr>
<tr><th id="581">581</th><td><i> * columns are placed consecutively into memory.  The width of those</i></td></tr>
<tr><th id="582">582</th><td><i> * columns can be either 32, 64, 128, or 256 pixels, but in practice</i></td></tr>
<tr><th id="583">583</th><td><i> * only 128 pixel columns are used.</i></td></tr>
<tr><th id="584">584</th><td><i> *</i></td></tr>
<tr><th id="585">585</th><td><i> * The pitch between the start of each column is set to optimally</i></td></tr>
<tr><th id="586">586</th><td><i> * switch between SDRAM banks. This is passed as the number of lines</i></td></tr>
<tr><th id="587">587</th><td><i> * of column width in the modifier (we can't use the stride value due</i></td></tr>
<tr><th id="588">588</th><td><i> * to various core checks that look at it , so you should set the</i></td></tr>
<tr><th id="589">589</th><td><i> * stride to width*cpp).</i></td></tr>
<tr><th id="590">590</th><td><i> *</i></td></tr>
<tr><th id="591">591</th><td><i> * Note that the column height for this format modifier is the same</i></td></tr>
<tr><th id="592">592</th><td><i> * for all of the planes, assuming that each column contains both Y</i></td></tr>
<tr><th id="593">593</th><td><i> * and UV.  Some SAND-using hardware stores UV in a separate tiled</i></td></tr>
<tr><th id="594">594</th><td><i> * image from Y to reduce the column height, which is not supported</i></td></tr>
<tr><th id="595">595</th><td><i> * with these modifiers.</i></td></tr>
<tr><th id="596">596</th><td><i> */</i></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT">DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT</dfn>(v) \</u></td></tr>
<tr><th id="599">599</th><td><u>	fourcc_mod_broadcom_code(2, v)</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT">DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT</dfn>(v) \</u></td></tr>
<tr><th id="601">601</th><td><u>	fourcc_mod_broadcom_code(3, v)</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT">DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT</dfn>(v) \</u></td></tr>
<tr><th id="603">603</th><td><u>	fourcc_mod_broadcom_code(4, v)</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT">DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT</dfn>(v) \</u></td></tr>
<tr><th id="605">605</th><td><u>	fourcc_mod_broadcom_code(5, v)</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND32" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND32">DRM_FORMAT_MOD_BROADCOM_SAND32</dfn> \</u></td></tr>
<tr><th id="608">608</th><td><u>	DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(0)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND64" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND64">DRM_FORMAT_MOD_BROADCOM_SAND64</dfn> \</u></td></tr>
<tr><th id="610">610</th><td><u>	DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(0)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND128" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND128">DRM_FORMAT_MOD_BROADCOM_SAND128</dfn> \</u></td></tr>
<tr><th id="612">612</th><td><u>	DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(0)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_SAND256" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_SAND256">DRM_FORMAT_MOD_BROADCOM_SAND256</dfn> \</u></td></tr>
<tr><th id="614">614</th><td><u>	DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(0)</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i>/* Broadcom UIF format</i></td></tr>
<tr><th id="617">617</th><td><i> *</i></td></tr>
<tr><th id="618">618</th><td><i> * This is the common format for the current Broadcom multimedia</i></td></tr>
<tr><th id="619">619</th><td><i> * blocks, including V3D 3.x and newer, newer video codecs, and</i></td></tr>
<tr><th id="620">620</th><td><i> * displays.</i></td></tr>
<tr><th id="621">621</th><td><i> *</i></td></tr>
<tr><th id="622">622</th><td><i> * The image consists of utiles (64b blocks), UIF blocks (2x2 utiles),</i></td></tr>
<tr><th id="623">623</th><td><i> * and macroblocks (4x4 UIF blocks).  Those 4x4 UIF block groups are</i></td></tr>
<tr><th id="624">624</th><td><i> * stored in columns, with padding between the columns to ensure that</i></td></tr>
<tr><th id="625">625</th><td><i> * moving from one column to the next doesn't hit the same SDRAM page</i></td></tr>
<tr><th id="626">626</th><td><i> * bank.</i></td></tr>
<tr><th id="627">627</th><td><i> *</i></td></tr>
<tr><th id="628">628</th><td><i> * To calculate the padding, it is assumed that each hardware block</i></td></tr>
<tr><th id="629">629</th><td><i> * and the software driving it knows the platform's SDRAM page size,</i></td></tr>
<tr><th id="630">630</th><td><i> * number of banks, and XOR address, and that it's identical between</i></td></tr>
<tr><th id="631">631</th><td><i> * all blocks using the format.  This tiling modifier will use XOR as</i></td></tr>
<tr><th id="632">632</th><td><i> * necessary to reduce the padding.  If a hardware block can't do XOR,</i></td></tr>
<tr><th id="633">633</th><td><i> * the assumption is that a no-XOR tiling modifier will be created.</i></td></tr>
<tr><th id="634">634</th><td><i> */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_BROADCOM_UIF" data-ref="_M/DRM_FORMAT_MOD_BROADCOM_UIF">DRM_FORMAT_MOD_BROADCOM_UIF</dfn> fourcc_mod_code(BROADCOM, 6)</u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><i>/*</i></td></tr>
<tr><th id="638">638</th><td><i> * Arm Framebuffer Compression (AFBC) modifiers</i></td></tr>
<tr><th id="639">639</th><td><i> *</i></td></tr>
<tr><th id="640">640</th><td><i> * AFBC is a proprietary lossless image compression protocol and format.</i></td></tr>
<tr><th id="641">641</th><td><i> * It provides fine-grained random access and minimizes the amount of data</i></td></tr>
<tr><th id="642">642</th><td><i> * transferred between IP blocks.</i></td></tr>
<tr><th id="643">643</th><td><i> *</i></td></tr>
<tr><th id="644">644</th><td><i> * AFBC has several features which may be supported and/or used, which are</i></td></tr>
<tr><th id="645">645</th><td><i> * represented using bits in the modifier. Not all combinations are valid,</i></td></tr>
<tr><th id="646">646</th><td><i> * and different devices or use-cases may support different combinations.</i></td></tr>
<tr><th id="647">647</th><td><i> *</i></td></tr>
<tr><th id="648">648</th><td><i> * Further information on the use of AFBC modifiers can be found in</i></td></tr>
<tr><th id="649">649</th><td><i> * Documentation/gpu/afbc.rst</i></td></tr>
<tr><th id="650">650</th><td><i> */</i></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_ARM_AFBC" data-ref="_M/DRM_FORMAT_MOD_ARM_AFBC">DRM_FORMAT_MOD_ARM_AFBC</dfn>(__afbc_mode)	fourcc_mod_code(ARM, __afbc_mode)</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i>/*</i></td></tr>
<tr><th id="654">654</th><td><i> * AFBC superblock size</i></td></tr>
<tr><th id="655">655</th><td><i> *</i></td></tr>
<tr><th id="656">656</th><td><i> * Indicates the superblock size(s) used for the AFBC buffer. The buffer</i></td></tr>
<tr><th id="657">657</th><td><i> * size (in pixels) must be aligned to a multiple of the superblock size.</i></td></tr>
<tr><th id="658">658</th><td><i> * Four lowest significant bits(LSBs) are reserved for block size.</i></td></tr>
<tr><th id="659">659</th><td><i> *</i></td></tr>
<tr><th id="660">660</th><td><i> * Where one superblock size is specified, it applies to all planes of the</i></td></tr>
<tr><th id="661">661</th><td><i> * buffer (e.g. 16x16, 32x8). When multiple superblock sizes are specified,</i></td></tr>
<tr><th id="662">662</th><td><i> * the first applies to the Luma plane and the second applies to the Chroma</i></td></tr>
<tr><th id="663">663</th><td><i> * plane(s). e.g. (32x8_64x4 means 32x8 Luma, with 64x4 Chroma).</i></td></tr>
<tr><th id="664">664</th><td><i> * Multiple superblock sizes are only valid for multi-plane YCbCr formats.</i></td></tr>
<tr><th id="665">665</th><td><i> */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_MASK" data-ref="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_MASK">AFBC_FORMAT_MOD_BLOCK_SIZE_MASK</dfn>      0xf</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_16x16" data-ref="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_16x16">AFBC_FORMAT_MOD_BLOCK_SIZE_16x16</dfn>     (1ULL)</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_32x8" data-ref="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_32x8">AFBC_FORMAT_MOD_BLOCK_SIZE_32x8</dfn>      (2ULL)</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_64x4" data-ref="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_64x4">AFBC_FORMAT_MOD_BLOCK_SIZE_64x4</dfn>      (3ULL)</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4" data-ref="_M/AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4">AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4</dfn> (4ULL)</u></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i>/*</i></td></tr>
<tr><th id="673">673</th><td><i> * AFBC lossless colorspace transform</i></td></tr>
<tr><th id="674">674</th><td><i> *</i></td></tr>
<tr><th id="675">675</th><td><i> * Indicates that the buffer makes use of the AFBC lossless colorspace</i></td></tr>
<tr><th id="676">676</th><td><i> * transform.</i></td></tr>
<tr><th id="677">677</th><td><i> */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_YTR" data-ref="_M/AFBC_FORMAT_MOD_YTR">AFBC_FORMAT_MOD_YTR</dfn>     (1ULL &lt;&lt;  4)</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><i>/*</i></td></tr>
<tr><th id="681">681</th><td><i> * AFBC block-split</i></td></tr>
<tr><th id="682">682</th><td><i> *</i></td></tr>
<tr><th id="683">683</th><td><i> * Indicates that the payload of each superblock is split. The second</i></td></tr>
<tr><th id="684">684</th><td><i> * half of the payload is positioned at a predefined offset from the start</i></td></tr>
<tr><th id="685">685</th><td><i> * of the superblock payload.</i></td></tr>
<tr><th id="686">686</th><td><i> */</i></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_SPLIT" data-ref="_M/AFBC_FORMAT_MOD_SPLIT">AFBC_FORMAT_MOD_SPLIT</dfn>   (1ULL &lt;&lt;  5)</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i>/*</i></td></tr>
<tr><th id="690">690</th><td><i> * AFBC sparse layout</i></td></tr>
<tr><th id="691">691</th><td><i> *</i></td></tr>
<tr><th id="692">692</th><td><i> * This flag indicates that the payload of each superblock must be stored at a</i></td></tr>
<tr><th id="693">693</th><td><i> * predefined position relative to the other superblocks in the same AFBC</i></td></tr>
<tr><th id="694">694</th><td><i> * buffer. This order is the same order used by the header buffer. In this mode</i></td></tr>
<tr><th id="695">695</th><td><i> * each superblock is given the same amount of space as an uncompressed</i></td></tr>
<tr><th id="696">696</th><td><i> * superblock of the particular format would require, rounding up to the next</i></td></tr>
<tr><th id="697">697</th><td><i> * multiple of 128 bytes in size.</i></td></tr>
<tr><th id="698">698</th><td><i> */</i></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_SPARSE" data-ref="_M/AFBC_FORMAT_MOD_SPARSE">AFBC_FORMAT_MOD_SPARSE</dfn>  (1ULL &lt;&lt;  6)</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/*</i></td></tr>
<tr><th id="702">702</th><td><i> * AFBC copy-block restrict</i></td></tr>
<tr><th id="703">703</th><td><i> *</i></td></tr>
<tr><th id="704">704</th><td><i> * Buffers with this flag must obey the copy-block restriction. The restriction</i></td></tr>
<tr><th id="705">705</th><td><i> * is such that there are no copy-blocks referring across the border of 8x8</i></td></tr>
<tr><th id="706">706</th><td><i> * blocks. For the subsampled data the 8x8 limitation is also subsampled.</i></td></tr>
<tr><th id="707">707</th><td><i> */</i></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_CBR" data-ref="_M/AFBC_FORMAT_MOD_CBR">AFBC_FORMAT_MOD_CBR</dfn>     (1ULL &lt;&lt;  7)</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><i>/*</i></td></tr>
<tr><th id="711">711</th><td><i> * AFBC tiled layout</i></td></tr>
<tr><th id="712">712</th><td><i> *</i></td></tr>
<tr><th id="713">713</th><td><i> * The tiled layout groups superblocks in 8x8 or 4x4 tiles, where all</i></td></tr>
<tr><th id="714">714</th><td><i> * superblocks inside a tile are stored together in memory. 8x8 tiles are used</i></td></tr>
<tr><th id="715">715</th><td><i> * for pixel formats up to and including 32 bpp while 4x4 tiles are used for</i></td></tr>
<tr><th id="716">716</th><td><i> * larger bpp formats. The order between the tiles is scan line.</i></td></tr>
<tr><th id="717">717</th><td><i> * When the tiled layout is used, the buffer size (in pixels) must be aligned</i></td></tr>
<tr><th id="718">718</th><td><i> * to the tile size.</i></td></tr>
<tr><th id="719">719</th><td><i> */</i></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_TILED" data-ref="_M/AFBC_FORMAT_MOD_TILED">AFBC_FORMAT_MOD_TILED</dfn>   (1ULL &lt;&lt;  8)</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><i>/*</i></td></tr>
<tr><th id="723">723</th><td><i> * AFBC solid color blocks</i></td></tr>
<tr><th id="724">724</th><td><i> *</i></td></tr>
<tr><th id="725">725</th><td><i> * Indicates that the buffer makes use of solid-color blocks, whereby bandwidth</i></td></tr>
<tr><th id="726">726</th><td><i> * can be reduced if a whole superblock is a single color.</i></td></tr>
<tr><th id="727">727</th><td><i> */</i></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_SC" data-ref="_M/AFBC_FORMAT_MOD_SC">AFBC_FORMAT_MOD_SC</dfn>      (1ULL &lt;&lt;  9)</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i>/*</i></td></tr>
<tr><th id="731">731</th><td><i> * AFBC double-buffer</i></td></tr>
<tr><th id="732">732</th><td><i> *</i></td></tr>
<tr><th id="733">733</th><td><i> * Indicates that the buffer is allocated in a layout safe for front-buffer</i></td></tr>
<tr><th id="734">734</th><td><i> * rendering.</i></td></tr>
<tr><th id="735">735</th><td><i> */</i></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_DB" data-ref="_M/AFBC_FORMAT_MOD_DB">AFBC_FORMAT_MOD_DB</dfn>      (1ULL &lt;&lt; 10)</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i>/*</i></td></tr>
<tr><th id="739">739</th><td><i> * AFBC buffer content hints</i></td></tr>
<tr><th id="740">740</th><td><i> *</i></td></tr>
<tr><th id="741">741</th><td><i> * Indicates that the buffer includes per-superblock content hints.</i></td></tr>
<tr><th id="742">742</th><td><i> */</i></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/AFBC_FORMAT_MOD_BCH" data-ref="_M/AFBC_FORMAT_MOD_BCH">AFBC_FORMAT_MOD_BCH</dfn>     (1ULL &lt;&lt; 11)</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i>/*</i></td></tr>
<tr><th id="746">746</th><td><i> * Allwinner tiled modifier</i></td></tr>
<tr><th id="747">747</th><td><i> *</i></td></tr>
<tr><th id="748">748</th><td><i> * This tiling mode is implemented by the VPU found on all Allwinner platforms,</i></td></tr>
<tr><th id="749">749</th><td><i> * codenamed sunxi. It is associated with a YUV format that uses either 2 or 3</i></td></tr>
<tr><th id="750">750</th><td><i> * planes.</i></td></tr>
<tr><th id="751">751</th><td><i> *</i></td></tr>
<tr><th id="752">752</th><td><i> * With this tiling, the luminance samples are disposed in tiles representing</i></td></tr>
<tr><th id="753">753</th><td><i> * 32x32 pixels and the chrominance samples in tiles representing 32x64 pixels.</i></td></tr>
<tr><th id="754">754</th><td><i> * The pixel order in each tile is linear and the tiles are disposed linearly,</i></td></tr>
<tr><th id="755">755</th><td><i> * both in row-major order.</i></td></tr>
<tr><th id="756">756</th><td><i> */</i></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/DRM_FORMAT_MOD_ALLWINNER_TILED" data-ref="_M/DRM_FORMAT_MOD_ALLWINNER_TILED">DRM_FORMAT_MOD_ALLWINNER_TILED</dfn> fourcc_mod_code(ALLWINNER, 1)</u></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><u>#<span data-ppcond="759">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="760">760</th><td>}</td></tr>
<tr><th id="761">761</th><td><u>#<span data-ppcond="759">endif</span></u></td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><u>#<span data-ppcond="24">endif</span> /* DRM_FOURCC_H */</u></td></tr>
<tr><th id="764">764</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/sysfb.c.html'>linux-5.3.1/arch/x86/kernel/sysfb.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
