Verilog Test Report - 2025-09-28 03:51:52
============================================================

Total tests: 54
Passed: 49
Failed: 5
Success rate: 90.7%

counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

decoder:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

dflipflop_masterslave:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/dflipflop_masterslave.v:18:16: Signal is not used: 'input_clock1_clk_1'
                                                                      : ... In instance...
  yosys: PASS

dflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/dflipflop.v:21:16: Signal is not used: 'input_input_switch4__clear_4'
                                                          : ... In instance dflipflop
   ...
  yosys: PASS

dflipflop2:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_3bits_counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_3bits:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_4bits_counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_4bits:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

dlatch:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

ic:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

input_module:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

jkflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/jkflipflop.v:20:16: Signal is not used: 'input_input_switch3__clear_3'
                                                           : ... In instance jkflipflop
...
  yosys: PASS

notes:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

register:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

sequential:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/sequential.v:20:16: Signal is not used: 'input_clock3_fast_clk_3'
                                                           : ... In instance sequential
   20...
  yosys: PASS

serialize:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

tflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/tflipflop.v:18:16: Signal is not used: 'input_push_button1_t_1'
                                                          : ... In instance tflipflop
   18 |  ...
  yosys: PASS

