{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618873282902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618873282905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 20:01:22 2021 " "Processing started: Mon Apr 19 20:01:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618873282905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618873282905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618873282905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618873284389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618873284390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-logic " "Found design unit 1: memoria-logic" {  } { { "memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343144 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618873343144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343150 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618873343150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_memoria-dut " "Found design unit 1: test_memoria-dut" {  } { { "test_memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_memoria.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343157 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memoria " "Found entity 1: test_memoria" {  } { { "test_memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618873343157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-dut " "Found design unit 1: test_datapath-dut" {  } { { "test_datapath.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_datapath.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343164 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618873343164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618873343354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:MEM0 " "Elaborating entity \"memoria\" for hierarchy \"memoria:MEM0\"" {  } { { "datapath.vhd" "MEM0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618873343360 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria.vhd(48) " "VHDL Process Statement warning at memoria.vhd(48): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618873343386 "|memoria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria.vhd(54) " "VHDL Process Statement warning at memoria.vhd(54): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618873343386 "|memoria"}
{ "Warning" "WSGN_SEARCH_FILE" "lab1_ula.vhd 2 1 " "Using design file lab1_ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_ULA-structural " "Found design unit 1: lab1_ULA-structural" {  } { { "lab1_ula.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343465 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_ULA " "Found entity 1: lab1_ULA" {  } { { "lab1_ula.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1618873343465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_ULA lab1_ULA:ULA0 " "Elaborating entity \"lab1_ULA\" for hierarchy \"lab1_ULA:ULA0\"" {  } { { "datapath.vhd" "ULA0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618873343469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CoutIntermed lab1_ula.vhd(24) " "Verilog HDL or VHDL warning at lab1_ula.vhd(24): object \"CoutIntermed\" assigned a value but never read" {  } { { "lab1_ula.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618873343475 "|datapath|lab1_ULA:ULA0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout lab1_ula.vhd(24) " "Verilog HDL or VHDL warning at lab1_ula.vhd(24): object \"Cout\" assigned a value but never read" {  } { { "lab1_ula.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618873343476 "|datapath|lab1_ULA:ULA0"}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_carry_adder_structural.vhd 2 1 " "Using design file ripple_carry_adder_structural.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_structural-structural " "Found design unit 1: ripple_carry_adder_structural-structural" {  } { { "ripple_carry_adder_structural.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343565 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_structural " "Found entity 1: ripple_carry_adder_structural" {  } { { "ripple_carry_adder_structural.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1618873343565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_structural lab1_ULA:ULA0\|ripple_carry_adder_structural:ADD0 " "Elaborating entity \"ripple_carry_adder_structural\" for hierarchy \"lab1_ULA:ULA0\|ripple_carry_adder_structural:ADD0\"" {  } { { "lab1_ula.vhd" "ADD0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618873343567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343671 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618873343671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1618873343671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder lab1_ULA:ULA0\|ripple_carry_adder_structural:ADD0\|full_adder:ADD0 " "Elaborating entity \"full_adder\" for hierarchy \"lab1_ULA:ULA0\|ripple_carry_adder_structural:ADD0\|full_adder:ADD0\"" {  } { { "ripple_carry_adder_structural.vhd" "ADD0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618873343676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618873344699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 20:02:24 2021 " "Processing ended: Mon Apr 19 20:02:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618873344699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618873344699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618873344699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618873344699 ""}
