Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  2 22:59:54 2022
| Host         : professor running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CPU_Intergration_0_timing_summary_routed.rpt -pb CPU_Intergration_0_timing_summary_routed.pb -rpx CPU_Intergration_0_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_Intergration_0
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/cycle_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/cycle_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[10].cycle_l_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[11].cycle_l_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[12].cycle_l_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[13].cycle_l_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[14].cycle_l_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[15].cycle_l_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[16].cycle_l_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[17].cycle_l_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[18].cycle_l_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[19].cycle_l_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[1].cycle_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[20].cycle_l_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[21].cycle_l_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[22].cycle_l_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[23].cycle_l_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[24].cycle_l_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[25].cycle_l_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[26].cycle_l_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[27].cycle_l_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[28].cycle_l_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[29].cycle_l_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[2].cycle_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[30].cycle_l_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[31].cycle_l_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[3].cycle_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[4].cycle_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[5].cycle_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[6].cycle_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[7].cycle_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[8].cycle_l_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk1[9].cycle_l_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[10].cycle_h_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[11].cycle_h_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[12].cycle_h_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[13].cycle_h_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[14].cycle_h_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[15].cycle_h_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[16].cycle_h_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[17].cycle_h_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[18].cycle_h_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[19].cycle_h_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[1].cycle_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[20].cycle_h_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[21].cycle_h_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[22].cycle_h_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[23].cycle_h_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[24].cycle_h_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[25].cycle_h_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[26].cycle_h_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[27].cycle_h_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[28].cycle_h_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[29].cycle_h_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[2].cycle_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[30].cycle_h_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[3].cycle_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[4].cycle_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[5].cycle_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[6].cycle_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[7].cycle_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[8].cycle_h_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_Exe/CSRU/cc/genblk2[9].cycle_h_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[10].counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[11].counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[12].counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[13].counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reset_sync/genblk1[14].counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[1].counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[2].counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[3].counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[4].counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[5].counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[6].counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[7].counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[8].counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_sync/genblk1[9].counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                 1503        0.088        0.000                      0                 1503        3.750        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.129        0.000                      0                 1470        0.088        0.000                      0                 1470        3.750        0.000                       0                   498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.037        0.000                      0                   33        0.756        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.880ns  (logic 7.634ns (77.268%)  route 2.246ns (22.732%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  Inst_Exe/ALU/Mult/mult_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.151    Inst_Exe/ALU/Mult/mult_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.466 r  Inst_Exe/ALU/Mult/mult_carry__2/O[3]
                         net (fo=1, routed)           0.516    13.982    inst_mem/mult__3[15]
    SLICE_X53Y43         LUT4 (Prop_lut4_I3_O)        0.307    14.289 r  inst_mem/rd_reg[31]_i_13/O
                         net (fo=1, routed)           0.303    14.592    ID/funct3/rd_reg_reg[31]_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.716 r  ID/funct3/rd_reg[31]_i_5/O
                         net (fo=1, routed)           0.161    14.877    ID/funct3/rd_reg[31]_i_5_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.001 r  ID/funct3/rd_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    15.001    Inst_Exe/ALU/rd_reg_reg[31]_1[31]
    SLICE_X52Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X52Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[31]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X52Y44         FDCE (Setup_fdce_C_D)        0.079    15.129    Inst_Exe/ALU/rd_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 7.552ns (78.057%)  route 2.123ns (21.943%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  Inst_Exe/ALU/Mult/mult_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.151    Inst_Exe/ALU/Mult/mult_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.390 r  Inst_Exe/ALU/Mult/mult_carry__2/O[2]
                         net (fo=1, routed)           0.299    13.688    inst_mem/mult__3[14]
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.301    13.989 r  inst_mem/rd_reg[30]_i_15/O
                         net (fo=1, routed)           0.407    14.397    inst_mem/rd_reg[30]_i_15_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.124    14.521 r  inst_mem/rd_reg[30]_i_7/O
                         net (fo=1, routed)           0.151    14.672    ID/funct3/rd_reg_reg[30]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.796 r  ID/funct3/rd_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    14.796    Inst_Exe/ALU/rd_reg_reg[31]_1[30]
    SLICE_X57Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[30]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X57Y42         FDCE (Setup_fdce_C_D)        0.031    15.081    Inst_Exe/ALU/rd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 7.318ns (76.376%)  route 2.264ns (23.624%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.156 r  Inst_Exe/ALU/Mult/mult_carry__0/O[2]
                         net (fo=1, routed)           0.296    13.451    inst_mem/mult__3[6]
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.301    13.752 r  inst_mem/rd_reg[22]_i_11/O
                         net (fo=1, routed)           0.301    14.053    inst_mem/rd_reg[22]_i_11_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I2_O)        0.124    14.177 r  inst_mem/rd_reg[22]_i_5/O
                         net (fo=1, routed)           0.401    14.578    ID/funct3/rd_reg_reg[22]_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I4_O)        0.124    14.702 r  ID/funct3/rd_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    14.702    Inst_Exe/ALU/rd_reg_reg[31]_1[22]
    SLICE_X57Y40         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.454    14.826    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[22]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y40         FDCE (Setup_fdce_C_D)        0.029    15.078    Inst_Exe/ALU/rd_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 7.400ns (77.582%)  route 2.138ns (22.418%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.232 r  Inst_Exe/ALU/Mult/mult_carry__0/O[3]
                         net (fo=1, routed)           0.317    13.549    inst_mem/mult__3[7]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.307    13.856 r  inst_mem/rd_reg[23]_i_8/O
                         net (fo=1, routed)           0.404    14.260    inst_mem/rd_reg[23]_i_8_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.384 r  inst_mem/rd_reg[23]_i_3/O
                         net (fo=1, routed)           0.151    14.535    ID/funct3/rd_reg_reg[23]
    SLICE_X57Y41         LUT6 (Prop_lut6_I2_O)        0.124    14.659 r  ID/funct3/rd_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    14.659    Inst_Exe/ALU/rd_reg_reg[31]_1[23]
    SLICE_X57Y41         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[23]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X57Y41         FDCE (Setup_fdce_C_D)        0.031    15.081    Inst_Exe/ALU/rd_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 7.106ns (74.578%)  route 2.422ns (25.422%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    12.944 r  Inst_Exe/ALU/Mult/mult_carry/O[2]
                         net (fo=1, routed)           0.434    13.377    inst_mem/mult__3[2]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.301    13.678 r  inst_mem/rd_reg[18]_i_8/O
                         net (fo=1, routed)           0.289    13.968    inst_mem/rd_reg[18]_i_8_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.092 r  inst_mem/rd_reg[18]_i_4/O
                         net (fo=1, routed)           0.433    14.525    ID/funct3/rd_reg_reg[18]
    SLICE_X55Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.649 r  ID/funct3/rd_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.649    Inst_Exe/ALU/rd_reg_reg[31]_1[18]
    SLICE_X55Y40         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.453    14.825    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X55Y40         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[18]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X55Y40         FDCE (Setup_fdce_C_D)        0.032    15.094    Inst_Exe/ALU/rd_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 7.517ns (78.760%)  route 2.027ns (21.240%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  Inst_Exe/ALU/Mult/mult_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.151    Inst_Exe/ALU/Mult/mult_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.474 r  Inst_Exe/ALU/Mult/mult_carry__2/O[1]
                         net (fo=1, routed)           0.407    13.881    inst_mem/mult__3[13]
    SLICE_X55Y44         LUT6 (Prop_lut6_I4_O)        0.306    14.187 r  inst_mem/rd_reg[29]_i_4/O
                         net (fo=1, routed)           0.354    14.541    ID/funct3/rd_reg_reg[29]_1
    SLICE_X54Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.665 r  ID/funct3/rd_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    14.665    Inst_Exe/ALU/rd_reg_reg[31]_1[29]
    SLICE_X54Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X54Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[29]/C
                         clock pessimism              0.273    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y44         FDCE (Setup_fdce_C_D)        0.077    15.141    Inst_Exe/ALU/rd_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 7.393ns (77.887%)  route 2.099ns (22.113%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.349 r  Inst_Exe/ALU/Mult/mult_carry__1/O[3]
                         net (fo=1, routed)           0.411    13.760    inst_mem/mult__3[11]
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.307    14.067 r  inst_mem/rd_reg[27]_i_3/O
                         net (fo=1, routed)           0.422    14.489    inst_mem/rd_reg[27]_i_3_n_0
    SLICE_X54Y44         LUT5 (Prop_lut5_I2_O)        0.124    14.613 r  inst_mem/rd_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    14.613    Inst_Exe/ALU/rd_reg_reg[31]_1[27]
    SLICE_X54Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X54Y44         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[27]/C
                         clock pessimism              0.273    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y44         FDCE (Setup_fdce_C_D)        0.079    15.143    Inst_Exe/ALU/rd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 7.400ns (78.564%)  route 2.019ns (21.436%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.357 r  Inst_Exe/ALU/Mult/mult_carry__1/O[1]
                         net (fo=1, routed)           0.347    13.704    inst_mem/mult__3[9]
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.306    14.010 r  inst_mem/rd_reg[25]_i_4/O
                         net (fo=1, routed)           0.406    14.416    inst_mem/rd_reg[25]_i_4_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.540 r  inst_mem/rd_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    14.540    Inst_Exe/ALU/rd_reg_reg[31]_1[25]
    SLICE_X55Y43         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.455    14.827    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X55Y43         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[25]/C
                         clock pessimism              0.273    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y43         FDCE (Setup_fdce_C_D)        0.031    15.095    Inst_Exe/ALU/rd_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 7.435ns (78.984%)  route 1.978ns (21.016%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.273 r  Inst_Exe/ALU/Mult/mult_carry__1/O[2]
                         net (fo=1, routed)           0.296    13.568    inst_mem/mult__3[10]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.301    13.869 r  inst_mem/rd_reg[26]_i_10/O
                         net (fo=1, routed)           0.154    14.023    inst_mem/rd_reg[26]_i_10_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.147 r  inst_mem/rd_reg[26]_i_4/O
                         net (fo=1, routed)           0.263    14.410    inst_mem/rd_reg[26]_i_4_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.534 r  inst_mem/rd_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    14.534    Inst_Exe/ALU/rd_reg_reg[31]_1[26]
    SLICE_X55Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.454    14.826    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[26]/C
                         clock pessimism              0.273    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y42         FDCE (Setup_fdce_C_D)        0.031    15.094    Inst_Exe/ALU/rd_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 ID/operand_0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/ALU/rd_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 7.285ns (77.604%)  route 2.102ns (22.396%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.569     5.121    ID/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  ID/operand_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  ID/operand_0_reg[9]/Q
                         net (fo=24, routed)          0.593     6.169    Inst_Exe/ALU/Mult/D[9]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.205 r  Inst_Exe/ALU/Mult/mult__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.207    Inst_Exe/ALU/Mult/mult__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.725 r  Inst_Exe/ALU/Mult/mult__1/P[0]
                         net (fo=2, routed)           0.671    12.397    Inst_Exe/ALU/Mult/mult__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.917 r  Inst_Exe/ALU/Mult/mult_carry/CO[3]
                         net (fo=1, routed)           0.000    12.917    Inst_Exe/ALU/Mult/mult_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  Inst_Exe/ALU/Mult/mult_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.034    Inst_Exe/ALU/Mult/mult_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.253 r  Inst_Exe/ALU/Mult/mult_carry__1/O[0]
                         net (fo=1, routed)           0.434    13.686    inst_mem/mult__3[8]
    SLICE_X53Y42         LUT5 (Prop_lut5_I3_O)        0.295    13.981 r  inst_mem/rd_reg[24]_i_6/O
                         net (fo=1, routed)           0.403    14.384    ID/funct3/rd_reg_reg[24]
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.508 r  ID/funct3/rd_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    14.508    Inst_Exe/ALU/rd_reg_reg[31]_1[24]
    SLICE_X53Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.454    14.826    Inst_Exe/ALU/clk_IBUF_BUFG
    SLICE_X53Y42         FDCE                                         r  Inst_Exe/ALU/rd_reg_reg[24]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X53Y42         FDCE (Setup_fdce_C_D)        0.029    15.078    Inst_Exe/ALU/rd_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/loop_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.904%)  route 0.258ns (58.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/Q
                         net (fo=19, routed)          0.258     1.876    Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  Inst_Exe/CSRU/ECU_UART/loop_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    Inst_Exe/CSRU/ECU_UART/loop_count[2]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[2]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.092     1.833    Inst_Exe/CSRU/ECU_UART/loop_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/transfer_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.501%)  route 0.245ns (63.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.565     1.478    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  Inst_Exe/CSRU/ECU_UART/transfer_start_reg/Q
                         net (fo=16, routed)          0.245     1.865    Inst_Exe/CSRU/ECU_UART/transfer_start_reg_0
    SLICE_X34Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y43         FDCE (Hold_fdce_C_CE)       -0.016     1.725    Inst_Exe/CSRU/ECU_UART/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/loop_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.236%)  route 0.342ns (64.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]/Q
                         net (fo=19, routed)          0.342     1.960    Inst_Exe/CSRU/ECU_UART/loop_count_reg[0]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  Inst_Exe/CSRU/ECU_UART/loop_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.005    Inst_Exe/CSRU/ECU_UART/loop_count[1]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/loop_count_reg[1]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091     1.832    Inst_Exe/CSRU/ECU_UART/loop_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.311%)  route 0.302ns (56.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.563     1.476    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Data_reg[3]/Q
                         net (fo=1, routed)           0.191     1.808    Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Data[3]
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_i_5/O
                         net (fo=1, routed)           0.111     1.965    Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_i_5_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_i_2/O
                         net (fo=1, routed)           0.000     2.010    Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_i_2_n_0
    SLICE_X33Y41         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.091     1.832    Inst_Exe/CSRU/ECU_UART/Transmit/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.922%)  route 0.096ns (34.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/Q
                         net (fo=6, routed)           0.096     1.715    Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg_n_0_[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main[3]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main[3]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.091     1.581    Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[0]/Q
                         net (fo=8, routed)           0.097     1.716    Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg_n_0_[0]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index[2]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     1.582    Inst_Exe/CSRU/ECU_UART/Transmit/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.129%)  route 0.151ns (44.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[6]/Q
                         net (fo=5, routed)           0.151     1.770    Inst_Exe/CSRU/ECU_UART/ctr_Dmem_rd_addr[4]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.815    Inst_Exe/CSRU/ECU_UART/mem_rd_addr[7]_i_2_n_0
    SLICE_X38Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[7]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121     1.633    Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 IFU/IF_rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFU/Jump_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    IFU/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  IFU/IF_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  IFU/IF_rd_en_reg/Q
                         net (fo=2, routed)           0.127     1.745    IFU/IF_rd_en
    SLICE_X37Y40         FDRE                                         r  IFU/Jump_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    IFU/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  IFU/Jump_done_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.070     1.560    IFU/Jump_done_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/CSR_Transfer_Start_Address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.905%)  route 0.118ns (36.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/CSR_Transfer_Start_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  Inst_Exe/CSRU/ECU_UART/CSR_Transfer_Start_Address_reg[4]/Q
                         net (fo=2, routed)           0.118     1.759    Inst_Exe/CSRU/ECU_UART/CSR_Transfer_Start_Address_reg[31]_0[4]
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Inst_Exe/CSRU/ECU_UART/mem_rd_addr[4]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[4]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121     1.614    Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.120     1.738    Inst_Exe/CSRU/ECU_UART/Transmit/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.048     1.786 r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_i_1/O
                         net (fo=1, routed)           0.000     1.786    Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.833     1.991    Inst_Exe/CSRU/ECU_UART/Transmit/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.595    Inst_Exe/CSRU/ECU_UART/Transmit/r_Tx_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    Data_Mem_Unit/data_mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    Data_Mem_Unit/data_mem_array_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15    inst_mem/instr_mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15    inst_mem/instr_mem_array_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y40    Control/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y41    Control/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y40    Data_Mem_Unit/mem_wr_valid_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y41    Inst_Exe/ALU/bit_shift/done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y43    Inst_Exe/ALU/branch_done_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37    Reg_file/Reg_file/reg_array_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37    Reg_file/Reg_file/reg_array_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    Reg_file/Reg_file/reg_array_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    Reg_file/Reg_file/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.640%)  route 2.906ns (83.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.480     8.604    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y46         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[17]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[17]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.640%)  route 2.906ns (83.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.480     8.604    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y46         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[19]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[19]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.640%)  route 2.906ns (83.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.480     8.604    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y46         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[22]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[22]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.640%)  route 2.906ns (83.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.480     8.604    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y46         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y46         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[25]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.580ns (17.289%)  route 2.775ns (82.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.349     8.474    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y47         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[27]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.655    Inst_Exe/CSRU/cc/timer_con_reg[27]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.580ns (18.083%)  route 2.627ns (81.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.201     8.326    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X45Y47         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.452    14.824    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X45Y47         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[26]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X45Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.642    Inst_Exe/CSRU/cc/timer_con_reg[26]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.195%)  route 2.608ns (81.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.182     8.307    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[20]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[20]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.195%)  route 2.608ns (81.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.182     8.307    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X47Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X47Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[21]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[21]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.195%)  route 2.608ns (81.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.182     8.307    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X46Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[18]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X46Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.727    Inst_Exe/CSRU/cc/timer_con_reg[18]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.791%)  route 2.507ns (81.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.567     5.119    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.575 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.426     6.001    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.125 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          2.081     8.205    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X45Y44         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.451    14.823    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[14]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    Inst_Exe/CSRU/cc/timer_con_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  6.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.992%)  route 0.478ns (72.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.319     2.142    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X40Y41         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.834     1.992    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    Inst_Exe/CSRU/cc/timer_con_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.992%)  route 0.478ns (72.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.319     2.142    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X40Y41         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.834     1.992    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    Inst_Exe/CSRU/cc/timer_con_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.992%)  route 0.478ns (72.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.319     2.142    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X40Y41         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.834     1.992    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    Inst_Exe/CSRU/cc/timer_con_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.992%)  route 0.478ns (72.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.319     2.142    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X40Y41         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.834     1.992    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    Inst_Exe/CSRU/cc/timer_con_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/cycle_l_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.373     2.196    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X36Y47         FDCE                                         f  Inst_Exe/CSRU/cc/cycle_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  Inst_Exe/CSRU/cc/cycle_l_reg[0]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X36Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    Inst_Exe/CSRU/cc/cycle_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.306%)  route 0.889ns (82.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.729     2.552    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[10]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_Exe/CSRU/cc/timer_con_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.306%)  route 0.889ns (82.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.729     2.552    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[15]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_Exe/CSRU/cc/timer_con_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.306%)  route 0.889ns (82.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.729     2.552    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[28]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_Exe/CSRU/cc/timer_con_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.306%)  route 0.889ns (82.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.729     2.552    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[29]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_Exe/CSRU/cc/timer_con_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Inst_Exe/CSRU/cc/timer_con_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Exe/CSRU/cc/timer_con_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.306%)  route 0.889ns (82.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.564     1.477    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  Inst_Exe/CSRU/cc/timer_con_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    Inst_Exe/CSRU/cc/timer_con_reg[31]_0[4]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.823 f  Inst_Exe/CSRU/cc/timer_con[31]_i_2/O
                         net (fo=96, routed)          0.729     2.552    Inst_Exe/CSRU/cc/timer_con[31]_i_2_n_0
    SLICE_X43Y45         FDCE                                         f  Inst_Exe/CSRU/cc/timer_con_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.835     1.993    Inst_Exe/CSRU/cc/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  Inst_Exe/CSRU/cc/timer_con_reg[30]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_Exe/CSRU/cc/timer_con_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.150    





