
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c7c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e24  08000e24  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e24  08000e24  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08000e24  08000e24  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e24  08000e24  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e24  08000e24  00010e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e28  08000e28  00010e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08000e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020038  2**0
                  CONTENTS
 10 .bss          00000044  20000038  20000038  00020038  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000007c  2000007c  00020038  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000143c  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004f2  00000000  00000000  000214a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  00021998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000120  00000000  00000000  00021af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002913  00000000  00000000  00021c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001915  00000000  00000000  00024523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a770  00000000  00000000  00025e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000305a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004b0  00000000  00000000  000305f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000038 	.word	0x20000038
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000e0c 	.word	0x08000e0c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	2000003c 	.word	0x2000003c
 80001e4:	08000e0c 	.word	0x08000e0c

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <delay>:
#define MY_ADDR 0x61;

#define SLAVE_ADDR  0x68

void delay(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b083      	sub	sp, #12
 80001fc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80001fe:	2300      	movs	r3, #0
 8000200:	607b      	str	r3, [r7, #4]
 8000202:	e002      	b.n	800020a <delay+0x12>
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	3301      	adds	r3, #1
 8000208:	607b      	str	r3, [r7, #4]
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	4a04      	ldr	r2, [pc, #16]	; (8000220 <delay+0x28>)
 800020e:	4293      	cmp	r3, r2
 8000210:	d9f8      	bls.n	8000204 <delay+0xc>
}
 8000212:	bf00      	nop
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021e:	4770      	bx	lr
 8000220:	0003d08f 	.word	0x0003d08f

08000224 <I2C1_GPIOInits>:
 * PB6-> SCL
 * PB9 or PB7 -> SDA
 */

void I2C1_GPIOInits(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	/*Note : Internal pull-up resistors are used */

	I2CPins.pGPIOx = GPIOB;
 800022a:	4b0e      	ldr	r3, [pc, #56]	; (8000264 <I2C1_GPIOInits+0x40>)
 800022c:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800022e:	2302      	movs	r3, #2
 8000230:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000232:	2301      	movs	r3, #1
 8000234:	733b      	strb	r3, [r7, #12]
	/*
	 * Note : In the below line use GPIO_NO_PUPD option if you want to use external pullup resistors, then you have to use 3.3K pull up resistors
	 * for both SDA and SCL lines
	 */
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000236:	2301      	movs	r3, #1
 8000238:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800023a:	2304      	movs	r3, #4
 800023c:	737b      	strb	r3, [r7, #13]
	I2CPins. GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800023e:	2302      	movs	r3, #2
 8000240:	72bb      	strb	r3, [r7, #10]

	//scl
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000242:	2306      	movs	r3, #6
 8000244:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	4618      	mov	r0, r3
 800024a:	f000 f97f 	bl	800054c <GPIO_Init>


	//sda
	//Note : since we found a glitch on PB9 , you can also try with PB7
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
 800024e:	2309      	movs	r3, #9
 8000250:	723b      	strb	r3, [r7, #8]

	GPIO_Init(&I2CPins);
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4618      	mov	r0, r3
 8000256:	f000 f979 	bl	800054c <GPIO_Init>


}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40020400 	.word	0x40020400

08000268 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800026c:	4b09      	ldr	r3, [pc, #36]	; (8000294 <I2C1_Inits+0x2c>)
 800026e:	4a0a      	ldr	r2, [pc, #40]	; (8000298 <I2C1_Inits+0x30>)
 8000270:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_AckControl = I2C_ACK_ENABLE;
 8000272:	4b08      	ldr	r3, [pc, #32]	; (8000294 <I2C1_Inits+0x2c>)
 8000274:	2201      	movs	r2, #1
 8000276:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000278:	4b06      	ldr	r3, [pc, #24]	; (8000294 <I2C1_Inits+0x2c>)
 800027a:	2261      	movs	r2, #97	; 0x61
 800027c:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <I2C1_Inits+0x2c>)
 8000280:	2200      	movs	r2, #0
 8000282:	729a      	strb	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <I2C1_Inits+0x2c>)
 8000286:	4a05      	ldr	r2, [pc, #20]	; (800029c <I2C1_Inits+0x34>)
 8000288:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800028a:	4802      	ldr	r0, [pc, #8]	; (8000294 <I2C1_Inits+0x2c>)
 800028c:	f000 fc54 	bl	8000b38 <I2C_Init>

}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000054 	.word	0x20000054
 8000298:	40005400 	.word	0x40005400
 800029c:	000186a0 	.word	0x000186a0

080002a0 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 80002a6:	4b09      	ldr	r3, [pc, #36]	; (80002cc <GPIO_ButtonInit+0x2c>)
 80002a8:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002ae:	2300      	movs	r3, #0
 80002b0:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002b2:	2302      	movs	r3, #2
 80002b4:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 f945 	bl	800054c <GPIO_Init>

}
 80002c2:	bf00      	nop
 80002c4:	3710      	adds	r7, #16
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40020000 	.word	0x40020000

080002d0 <main>:


int main(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af02      	add	r7, sp, #8

	GPIO_ButtonInit();
 80002d6:	f7ff ffe3 	bl	80002a0 <GPIO_ButtonInit>

	//i2c pin inits
	I2C1_GPIOInits();
 80002da:	f7ff ffa3 	bl	8000224 <I2C1_GPIOInits>

	//i2c peripheral configuration
	I2C1_Inits();
 80002de:	f7ff ffc3 	bl	8000268 <I2C1_Inits>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 80002e2:	2101      	movs	r1, #1
 80002e4:	480c      	ldr	r0, [pc, #48]	; (8000318 <main+0x48>)
 80002e6:	f000 fb58 	bl	800099a <I2C_PeripheralControl>

	while(1)
	{
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 80002ea:	bf00      	nop
 80002ec:	2100      	movs	r1, #0
 80002ee:	480b      	ldr	r0, [pc, #44]	; (800031c <main+0x4c>)
 80002f0:	f000 fac8 	bl	8000884 <GPIO_ReadFromInputPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d0f8      	beq.n	80002ec <main+0x1c>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 80002fa:	f7ff ff7d 	bl	80001f8 <delay>

		//send some data to the slave
		I2C_MasterSendData(&I2C1Handle,some_data,strlen((char*)some_data),SLAVE_ADDR,0);
 80002fe:	4808      	ldr	r0, [pc, #32]	; (8000320 <main+0x50>)
 8000300:	f7ff ff72 	bl	80001e8 <strlen>
 8000304:	4602      	mov	r2, r0
 8000306:	2300      	movs	r3, #0
 8000308:	9300      	str	r3, [sp, #0]
 800030a:	2368      	movs	r3, #104	; 0x68
 800030c:	4904      	ldr	r1, [pc, #16]	; (8000320 <main+0x50>)
 800030e:	4805      	ldr	r0, [pc, #20]	; (8000324 <main+0x54>)
 8000310:	f000 fcd8 	bl	8000cc4 <I2C_MasterSendData>
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000314:	e7e9      	b.n	80002ea <main+0x1a>
 8000316:	bf00      	nop
 8000318:	40005400 	.word	0x40005400
 800031c:	40020000 	.word	0x40020000
 8000320:	20000000 	.word	0x20000000
 8000324:	20000054 	.word	0x20000054

08000328 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000328:	480d      	ldr	r0, [pc, #52]	; (8000360 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800032c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000330:	480c      	ldr	r0, [pc, #48]	; (8000364 <LoopForever+0x6>)
  ldr r1, =_edata
 8000332:	490d      	ldr	r1, [pc, #52]	; (8000368 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000334:	4a0d      	ldr	r2, [pc, #52]	; (800036c <LoopForever+0xe>)
  movs r3, #0
 8000336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000338:	e002      	b.n	8000340 <LoopCopyDataInit>

0800033a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800033c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800033e:	3304      	adds	r3, #4

08000340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000344:	d3f9      	bcc.n	800033a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000346:	4a0a      	ldr	r2, [pc, #40]	; (8000370 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000348:	4c0a      	ldr	r4, [pc, #40]	; (8000374 <LoopForever+0x16>)
  movs r3, #0
 800034a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800034c:	e001      	b.n	8000352 <LoopFillZerobss>

0800034e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800034e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000350:	3204      	adds	r2, #4

08000352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000354:	d3fb      	bcc.n	800034e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000356:	f000 fd35 	bl	8000dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800035a:	f7ff ffb9 	bl	80002d0 <main>

0800035e <LoopForever>:

LoopForever:
    b LoopForever
 800035e:	e7fe      	b.n	800035e <LoopForever>
  ldr   r0, =_estack
 8000360:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000368:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 800036c:	08000e2c 	.word	0x08000e2c
  ldr r2, =_sbss
 8000370:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000374:	2000007c 	.word	0x2000007c

08000378 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000378:	e7fe      	b.n	8000378 <ADC_IRQHandler>
	...

0800037c <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
 8000384:	460b      	mov	r3, r1
 8000386:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000388:	78fb      	ldrb	r3, [r7, #3]
 800038a:	2b01      	cmp	r3, #1
 800038c:	d162      	bne.n	8000454 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a64      	ldr	r2, [pc, #400]	; (8000524 <GPIO_PeriClockControl+0x1a8>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d106      	bne.n	80003a4 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000396:	4b64      	ldr	r3, [pc, #400]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039a:	4a63      	ldr	r2, [pc, #396]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800039c:	f043 0301 	orr.w	r3, r3, #1
 80003a0:	6313      	str	r3, [r2, #48]	; 0x30
		{
			GPIOI_PCLK_DI();
		}
	}

}
 80003a2:	e0b9      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a61      	ldr	r2, [pc, #388]	; (800052c <GPIO_PeriClockControl+0x1b0>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d106      	bne.n	80003ba <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003ac:	4b5e      	ldr	r3, [pc, #376]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b0:	4a5d      	ldr	r2, [pc, #372]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003b2:	f043 0302 	orr.w	r3, r3, #2
 80003b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b8:	e0ae      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a5c      	ldr	r2, [pc, #368]	; (8000530 <GPIO_PeriClockControl+0x1b4>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d106      	bne.n	80003d0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003c2:	4b59      	ldr	r3, [pc, #356]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	4a58      	ldr	r2, [pc, #352]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003c8:	f043 0304 	orr.w	r3, r3, #4
 80003cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ce:	e0a3      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a58      	ldr	r2, [pc, #352]	; (8000534 <GPIO_PeriClockControl+0x1b8>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003d8:	4b53      	ldr	r3, [pc, #332]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003dc:	4a52      	ldr	r2, [pc, #328]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003de:	f043 0308 	orr.w	r3, r3, #8
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e4:	e098      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a53      	ldr	r2, [pc, #332]	; (8000538 <GPIO_PeriClockControl+0x1bc>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003ee:	4b4e      	ldr	r3, [pc, #312]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	4a4d      	ldr	r2, [pc, #308]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80003f4:	f043 0310 	orr.w	r3, r3, #16
 80003f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fa:	e08d      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a4f      	ldr	r2, [pc, #316]	; (800053c <GPIO_PeriClockControl+0x1c0>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000404:	4b48      	ldr	r3, [pc, #288]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a47      	ldr	r2, [pc, #284]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800040a:	f043 0320 	orr.w	r3, r3, #32
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000410:	e082      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a4a      	ldr	r2, [pc, #296]	; (8000540 <GPIO_PeriClockControl+0x1c4>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800041a:	4b43      	ldr	r3, [pc, #268]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a42      	ldr	r2, [pc, #264]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000426:	e077      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a46      	ldr	r2, [pc, #280]	; (8000544 <GPIO_PeriClockControl+0x1c8>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000430:	4b3d      	ldr	r3, [pc, #244]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	4a3c      	ldr	r2, [pc, #240]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000436:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800043a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043c:	e06c      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a41      	ldr	r2, [pc, #260]	; (8000548 <GPIO_PeriClockControl+0x1cc>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d168      	bne.n	8000518 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000446:	4b38      	ldr	r3, [pc, #224]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044a:	4a37      	ldr	r2, [pc, #220]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800044c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000450:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000452:	e061      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a33      	ldr	r2, [pc, #204]	; (8000524 <GPIO_PeriClockControl+0x1a8>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 800045c:	4b32      	ldr	r3, [pc, #200]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000460:	4a31      	ldr	r2, [pc, #196]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000462:	f023 0301 	bic.w	r3, r3, #1
 8000466:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000468:	e056      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a2f      	ldr	r2, [pc, #188]	; (800052c <GPIO_PeriClockControl+0x1b0>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d106      	bne.n	8000480 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000472:	4b2d      	ldr	r3, [pc, #180]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000476:	4a2c      	ldr	r2, [pc, #176]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000478:	f023 0302 	bic.w	r3, r3, #2
 800047c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047e:	e04b      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a2b      	ldr	r2, [pc, #172]	; (8000530 <GPIO_PeriClockControl+0x1b4>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d106      	bne.n	8000496 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000488:	4b27      	ldr	r3, [pc, #156]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048c:	4a26      	ldr	r2, [pc, #152]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800048e:	f023 0304 	bic.w	r3, r3, #4
 8000492:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000494:	e040      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a26      	ldr	r2, [pc, #152]	; (8000534 <GPIO_PeriClockControl+0x1b8>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d106      	bne.n	80004ac <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800049e:	4b22      	ldr	r3, [pc, #136]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a2:	4a21      	ldr	r2, [pc, #132]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004a4:	f023 0308 	bic.w	r3, r3, #8
 80004a8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004aa:	e035      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	4a22      	ldr	r2, [pc, #136]	; (8000538 <GPIO_PeriClockControl+0x1bc>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d106      	bne.n	80004c2 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004b4:	4b1c      	ldr	r3, [pc, #112]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b8:	4a1b      	ldr	r2, [pc, #108]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004ba:	f023 0310 	bic.w	r3, r3, #16
 80004be:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c0:	e02a      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a1d      	ldr	r2, [pc, #116]	; (800053c <GPIO_PeriClockControl+0x1c0>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d106      	bne.n	80004d8 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004ca:	4b17      	ldr	r3, [pc, #92]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ce:	4a16      	ldr	r2, [pc, #88]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004d0:	f023 0320 	bic.w	r3, r3, #32
 80004d4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d6:	e01f      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	4a19      	ldr	r2, [pc, #100]	; (8000540 <GPIO_PeriClockControl+0x1c4>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d106      	bne.n	80004ee <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80004e0:	4b11      	ldr	r3, [pc, #68]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e4:	4a10      	ldr	r2, [pc, #64]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004ea:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ec:	e014      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4a14      	ldr	r2, [pc, #80]	; (8000544 <GPIO_PeriClockControl+0x1c8>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d106      	bne.n	8000504 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 80004f6:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	4a0b      	ldr	r2, [pc, #44]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 80004fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000500:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000502:	e009      	b.n	8000518 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a10      	ldr	r2, [pc, #64]	; (8000548 <GPIO_PeriClockControl+0x1cc>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d105      	bne.n	8000518 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 800050c:	4b06      	ldr	r3, [pc, #24]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 800050e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000510:	4a05      	ldr	r2, [pc, #20]	; (8000528 <GPIO_PeriClockControl+0x1ac>)
 8000512:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000516:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr
 8000524:	40020000 	.word	0x40020000
 8000528:	40023800 	.word	0x40023800
 800052c:	40020400 	.word	0x40020400
 8000530:	40020800 	.word	0x40020800
 8000534:	40020c00 	.word	0x40020c00
 8000538:	40021000 	.word	0x40021000
 800053c:	40021400 	.word	0x40021400
 8000540:	40021800 	.word	0x40021800
 8000544:	40021c00 	.word	0x40021c00
 8000548:	40022000 	.word	0x40022000

0800054c <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	2101      	movs	r1, #1
 800055e:	4618      	mov	r0, r3
 8000560:	f7ff ff0c 	bl	800037c <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	795b      	ldrb	r3, [r3, #5]
 8000568:	2b03      	cmp	r3, #3
 800056a:	d820      	bhi.n	80005ae <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	795b      	ldrb	r3, [r3, #5]
 8000570:	461a      	mov	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	791b      	ldrb	r3, [r3, #4]
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	fa02 f303 	lsl.w	r3, r2, r3
 800057c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	791b      	ldrb	r3, [r3, #4]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2103      	movs	r1, #3
 800058c:	fa01 f303 	lsl.w	r3, r1, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	4619      	mov	r1, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	400a      	ands	r2, r1
 800059a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	6819      	ldr	r1, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	697a      	ldr	r2, [r7, #20]
 80005a8:	430a      	orrs	r2, r1
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	e0cb      	b.n	8000746 <GPIO_Init+0x1fa>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	795b      	ldrb	r3, [r3, #5]
 80005b2:	2b04      	cmp	r3, #4
 80005b4:	d117      	bne.n	80005e6 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b6:	4b4b      	ldr	r3, [pc, #300]	; (80006e4 <GPIO_Init+0x198>)
 80005b8:	68db      	ldr	r3, [r3, #12]
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	7912      	ldrb	r2, [r2, #4]
 80005be:	4611      	mov	r1, r2
 80005c0:	2201      	movs	r2, #1
 80005c2:	408a      	lsls	r2, r1
 80005c4:	4611      	mov	r1, r2
 80005c6:	4a47      	ldr	r2, [pc, #284]	; (80006e4 <GPIO_Init+0x198>)
 80005c8:	430b      	orrs	r3, r1
 80005ca:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005cc:	4b45      	ldr	r3, [pc, #276]	; (80006e4 <GPIO_Init+0x198>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	7912      	ldrb	r2, [r2, #4]
 80005d4:	4611      	mov	r1, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	408a      	lsls	r2, r1
 80005da:	43d2      	mvns	r2, r2
 80005dc:	4611      	mov	r1, r2
 80005de:	4a41      	ldr	r2, [pc, #260]	; (80006e4 <GPIO_Init+0x198>)
 80005e0:	400b      	ands	r3, r1
 80005e2:	6093      	str	r3, [r2, #8]
 80005e4:	e035      	b.n	8000652 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	795b      	ldrb	r3, [r3, #5]
 80005ea:	2b05      	cmp	r3, #5
 80005ec:	d117      	bne.n	800061e <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ee:	4b3d      	ldr	r3, [pc, #244]	; (80006e4 <GPIO_Init+0x198>)
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	7912      	ldrb	r2, [r2, #4]
 80005f6:	4611      	mov	r1, r2
 80005f8:	2201      	movs	r2, #1
 80005fa:	408a      	lsls	r2, r1
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a39      	ldr	r2, [pc, #228]	; (80006e4 <GPIO_Init+0x198>)
 8000600:	430b      	orrs	r3, r1
 8000602:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000604:	4b37      	ldr	r3, [pc, #220]	; (80006e4 <GPIO_Init+0x198>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	43d2      	mvns	r2, r2
 8000614:	4611      	mov	r1, r2
 8000616:	4a33      	ldr	r2, [pc, #204]	; (80006e4 <GPIO_Init+0x198>)
 8000618:	400b      	ands	r3, r1
 800061a:	60d3      	str	r3, [r2, #12]
 800061c:	e019      	b.n	8000652 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	795b      	ldrb	r3, [r3, #5]
 8000622:	2b06      	cmp	r3, #6
 8000624:	d115      	bne.n	8000652 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000626:	4b2f      	ldr	r3, [pc, #188]	; (80006e4 <GPIO_Init+0x198>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	7912      	ldrb	r2, [r2, #4]
 800062e:	4611      	mov	r1, r2
 8000630:	2201      	movs	r2, #1
 8000632:	408a      	lsls	r2, r1
 8000634:	4611      	mov	r1, r2
 8000636:	4a2b      	ldr	r2, [pc, #172]	; (80006e4 <GPIO_Init+0x198>)
 8000638:	430b      	orrs	r3, r1
 800063a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063c:	4b29      	ldr	r3, [pc, #164]	; (80006e4 <GPIO_Init+0x198>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	7912      	ldrb	r2, [r2, #4]
 8000644:	4611      	mov	r1, r2
 8000646:	2201      	movs	r2, #1
 8000648:	408a      	lsls	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	4a25      	ldr	r2, [pc, #148]	; (80006e4 <GPIO_Init+0x198>)
 800064e:	430b      	orrs	r3, r1
 8000650:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	791b      	ldrb	r3, [r3, #4]
 8000656:	089b      	lsrs	r3, r3, #2
 8000658:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	791b      	ldrb	r3, [r3, #4]
 800065e:	f003 0303 	and.w	r3, r3, #3
 8000662:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a1f      	ldr	r2, [pc, #124]	; (80006e8 <GPIO_Init+0x19c>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d04e      	beq.n	800070c <GPIO_Init+0x1c0>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <GPIO_Init+0x1a0>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d032      	beq.n	80006de <GPIO_Init+0x192>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <GPIO_Init+0x1a4>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d02b      	beq.n	80006da <GPIO_Init+0x18e>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a1b      	ldr	r2, [pc, #108]	; (80006f4 <GPIO_Init+0x1a8>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d024      	beq.n	80006d6 <GPIO_Init+0x18a>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <GPIO_Init+0x1ac>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d01d      	beq.n	80006d2 <GPIO_Init+0x186>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a18      	ldr	r2, [pc, #96]	; (80006fc <GPIO_Init+0x1b0>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d016      	beq.n	80006ce <GPIO_Init+0x182>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a16      	ldr	r2, [pc, #88]	; (8000700 <GPIO_Init+0x1b4>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d00f      	beq.n	80006ca <GPIO_Init+0x17e>
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a15      	ldr	r2, [pc, #84]	; (8000704 <GPIO_Init+0x1b8>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d008      	beq.n	80006c6 <GPIO_Init+0x17a>
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a13      	ldr	r2, [pc, #76]	; (8000708 <GPIO_Init+0x1bc>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d101      	bne.n	80006c2 <GPIO_Init+0x176>
 80006be:	2308      	movs	r3, #8
 80006c0:	e025      	b.n	800070e <GPIO_Init+0x1c2>
 80006c2:	2300      	movs	r3, #0
 80006c4:	e023      	b.n	800070e <GPIO_Init+0x1c2>
 80006c6:	2307      	movs	r3, #7
 80006c8:	e021      	b.n	800070e <GPIO_Init+0x1c2>
 80006ca:	2306      	movs	r3, #6
 80006cc:	e01f      	b.n	800070e <GPIO_Init+0x1c2>
 80006ce:	2305      	movs	r3, #5
 80006d0:	e01d      	b.n	800070e <GPIO_Init+0x1c2>
 80006d2:	2304      	movs	r3, #4
 80006d4:	e01b      	b.n	800070e <GPIO_Init+0x1c2>
 80006d6:	2303      	movs	r3, #3
 80006d8:	e019      	b.n	800070e <GPIO_Init+0x1c2>
 80006da:	2302      	movs	r3, #2
 80006dc:	e017      	b.n	800070e <GPIO_Init+0x1c2>
 80006de:	2301      	movs	r3, #1
 80006e0:	e015      	b.n	800070e <GPIO_Init+0x1c2>
 80006e2:	bf00      	nop
 80006e4:	40013c00 	.word	0x40013c00
 80006e8:	40020000 	.word	0x40020000
 80006ec:	40020400 	.word	0x40020400
 80006f0:	40020800 	.word	0x40020800
 80006f4:	40020c00 	.word	0x40020c00
 80006f8:	40021000 	.word	0x40021000
 80006fc:	40021400 	.word	0x40021400
 8000700:	40021800 	.word	0x40021800
 8000704:	40021c00 	.word	0x40021c00
 8000708:	40022000 	.word	0x40022000
 800070c:	2300      	movs	r3, #0
 800070e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000710:	4b59      	ldr	r3, [pc, #356]	; (8000878 <GPIO_Init+0x32c>)
 8000712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000714:	4a58      	ldr	r2, [pc, #352]	; (8000878 <GPIO_Init+0x32c>)
 8000716:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071a:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 800071c:	7c7a      	ldrb	r2, [r7, #17]
 800071e:	7cbb      	ldrb	r3, [r7, #18]
 8000720:	009b      	lsls	r3, r3, #2
 8000722:	fa02 f103 	lsl.w	r1, r2, r3
 8000726:	4a55      	ldr	r2, [pc, #340]	; (800087c <GPIO_Init+0x330>)
 8000728:	7cfb      	ldrb	r3, [r7, #19]
 800072a:	3302      	adds	r3, #2
 800072c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000730:	4b53      	ldr	r3, [pc, #332]	; (8000880 <GPIO_Init+0x334>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	7912      	ldrb	r2, [r2, #4]
 8000738:	4611      	mov	r1, r2
 800073a:	2201      	movs	r2, #1
 800073c:	408a      	lsls	r2, r1
 800073e:	4611      	mov	r1, r2
 8000740:	4a4f      	ldr	r2, [pc, #316]	; (8000880 <GPIO_Init+0x334>)
 8000742:	430b      	orrs	r3, r1
 8000744:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	799b      	ldrb	r3, [r3, #6]
 800074a:	461a      	mov	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	791b      	ldrb	r3, [r3, #4]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	689a      	ldr	r2, [r3, #8]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	791b      	ldrb	r3, [r3, #4]
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	2103      	movs	r1, #3
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	43db      	mvns	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	400a      	ands	r2, r1
 8000774:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	6899      	ldr	r1, [r3, #8]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	430a      	orrs	r2, r1
 8000784:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	79db      	ldrb	r3, [r3, #7]
 800078a:	461a      	mov	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	791b      	ldrb	r3, [r3, #4]
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	68da      	ldr	r2, [r3, #12]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	791b      	ldrb	r3, [r3, #4]
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	2103      	movs	r1, #3
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	43db      	mvns	r3, r3
 80007ac:	4619      	mov	r1, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	400a      	ands	r2, r1
 80007b4:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	68d9      	ldr	r1, [r3, #12]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	697a      	ldr	r2, [r7, #20]
 80007c2:	430a      	orrs	r2, r1
 80007c4:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	7a1b      	ldrb	r3, [r3, #8]
 80007ca:	461a      	mov	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	791b      	ldrb	r3, [r3, #4]
 80007e0:	4619      	mov	r1, r3
 80007e2:	2301      	movs	r3, #1
 80007e4:	408b      	lsls	r3, r1
 80007e6:	43db      	mvns	r3, r3
 80007e8:	4619      	mov	r1, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	400a      	ands	r2, r1
 80007f0:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	6859      	ldr	r1, [r3, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	697a      	ldr	r2, [r7, #20]
 80007fe:	430a      	orrs	r2, r1
 8000800:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	795b      	ldrb	r3, [r3, #5]
 8000806:	2b02      	cmp	r3, #2
 8000808:	d131      	bne.n	800086e <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	791b      	ldrb	r3, [r3, #4]
 800080e:	08db      	lsrs	r3, r3, #3
 8000810:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	791b      	ldrb	r3, [r3, #4]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	7c3a      	ldrb	r2, [r7, #16]
 8000822:	3208      	adds	r2, #8
 8000824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	220f      	movs	r2, #15
 800082e:	fa02 f303 	lsl.w	r3, r2, r3
 8000832:	43db      	mvns	r3, r3
 8000834:	4618      	mov	r0, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	7c3a      	ldrb	r2, [r7, #16]
 800083c:	4001      	ands	r1, r0
 800083e:	3208      	adds	r2, #8
 8000840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	7c3a      	ldrb	r2, [r7, #16]
 800084a:	3208      	adds	r2, #8
 800084c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	7a5b      	ldrb	r3, [r3, #9]
 8000854:	461a      	mov	r2, r3
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	4618      	mov	r0, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	7c3a      	ldrb	r2, [r7, #16]
 8000866:	4301      	orrs	r1, r0
 8000868:	3208      	adds	r2, #8
 800086a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 800086e:	bf00      	nop
 8000870:	3718      	adds	r7, #24
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800
 800087c:	40013800 	.word	0x40013800
 8000880:	40013c00 	.word	0x40013c00

08000884 <GPIO_ReadFromInputPin>:
 *
 * @Note              -

 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]
   uint8_t value;

   value = (uint8_t )((pGPIOx->IDR  >> PinNumber) & 0x00000001 ) ;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	691a      	ldr	r2, [r3, #16]
 8000894:	78fb      	ldrb	r3, [r7, #3]
 8000896:	fa22 f303 	lsr.w	r3, r2, r3
 800089a:	b2db      	uxtb	r3, r3
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	73fb      	strb	r3, [r7, #15]

   return value;
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3714      	adds	r7, #20
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <I2C_GenerateStartCondition>:
static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr);
static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle);
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx);

static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= ( 1 << I2C_CR1_START);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	601a      	str	r2, [r3, #0]
}
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <I2C_ExecuteAddressPhaseWrite>:

static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	460b      	mov	r3, r1
 80008da:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1); //SlaveAddr is Slave address + r/nw bit=0
 80008e2:	78fb      	ldrb	r3, [r7, #3]
 80008e4:	f023 0301 	bic.w	r3, r3, #1
 80008e8:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 80008ea:	78fa      	ldrb	r2, [r7, #3]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	611a      	str	r2, [r3, #16]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <I2C_ClearADDRFlag>:

static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle )
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	uint32_t dummy_read;
	//check for device mode
	if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	2b00      	cmp	r3, #0
 8000910:	d01f      	beq.n	8000952 <I2C_ClearADDRFlag+0x56>
	{
		//device is in master mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	7f1b      	ldrb	r3, [r3, #28]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d112      	bne.n	8000940 <I2C_ClearADDRFlag+0x44>
		{
			if(pI2CHandle->RxSize  == 1)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a1b      	ldr	r3, [r3, #32]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d11f      	bne.n	8000962 <I2C_ClearADDRFlag+0x66>
			{
				//first disable the ack
				I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2100      	movs	r1, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fa2e 	bl	8000d8a <I2C_ManageAcking>

				//clear the ADDR flag ( read SR1 , read SR2)
				dummy_read = pI2CHandle->pI2Cx->SR1;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	695b      	ldr	r3, [r3, #20]
 8000934:	60fb      	str	r3, [r7, #12]
				dummy_read = pI2CHandle->pI2Cx->SR2;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR2;
		(void)dummy_read;
	}


}
 800093e:	e010      	b.n	8000962 <I2C_ClearADDRFlag+0x66>
			dummy_read = pI2CHandle->pI2Cx->SR1;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	60fb      	str	r3, [r7, #12]
			dummy_read = pI2CHandle->pI2Cx->SR2;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	60fb      	str	r3, [r7, #12]
}
 8000950:	e007      	b.n	8000962 <I2C_ClearADDRFlag+0x66>
		dummy_read = pI2CHandle->pI2Cx->SR1;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	695b      	ldr	r3, [r3, #20]
 8000958:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR2;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	60fb      	str	r3, [r7, #12]
}
 8000962:	bf00      	nop
 8000964:	3710      	adds	r7, #16
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <I2C_GenerateStopCondition>:

void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= ( 1 << I2C_CR1_STOP);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	601a      	str	r2, [r3, #0]
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr

0800098a <RCC_GetPLLOutputClk>:


uint32_t RCC_GetPLLOutputClk(void)
{
 800098a:	b480      	push	{r7}
 800098c:	af00      	add	r7, sp, #0
	return 0;
 800098e:	2300      	movs	r3, #0

}
 8000990:	4618      	mov	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr

0800099a <I2C_PeripheralControl>:
 *
 * @Note              -

 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 800099a:	b480      	push	{r7}
 800099c:	b083      	sub	sp, #12
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
 80009a2:	460b      	mov	r3, r1
 80009a4:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80009a6:	78fb      	ldrb	r3, [r7, #3]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d106      	bne.n	80009ba <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f043 0201 	orr.w	r2, r3, #1
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->CR1 &= ~(1 << 0);
	}

}
 80009b8:	e005      	b.n	80009c6 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~(1 << 0);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f023 0201 	bic.w	r2, r3, #1
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	601a      	str	r2, [r3, #0]
}
 80009c6:	bf00      	nop
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <I2C_PeriClockControl>:
 *
 * @Note              -

 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	460b      	mov	r3, r1
 80009de:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80009e0:	78fb      	ldrb	r3, [r7, #3]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d120      	bne.n	8000a28 <I2C_PeriClockControl+0x54>
	{
		if(pI2Cx == I2C1)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a22      	ldr	r2, [pc, #136]	; (8000a74 <I2C_PeriClockControl+0xa0>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d106      	bne.n	80009fc <I2C_PeriClockControl+0x28>
		{
			I2C1_PCLK_EN();
 80009ee:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f2:	4a21      	ldr	r2, [pc, #132]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f8:	6413      	str	r3, [r2, #64]	; 0x40
        {
            I2C3_PCLK_DI();
        }
	}

}
 80009fa:	e035      	b.n	8000a68 <I2C_PeriClockControl+0x94>
		}else if (pI2Cx == I2C2)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4a1f      	ldr	r2, [pc, #124]	; (8000a7c <I2C_PeriClockControl+0xa8>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d106      	bne.n	8000a12 <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 8000a04:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a08:	4a1b      	ldr	r2, [pc, #108]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a0e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a10:	e02a      	b.n	8000a68 <I2C_PeriClockControl+0x94>
		}else if (pI2Cx == I2C3)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a1a      	ldr	r2, [pc, #104]	; (8000a80 <I2C_PeriClockControl+0xac>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d126      	bne.n	8000a68 <I2C_PeriClockControl+0x94>
			I2C3_PCLK_EN();
 8000a1a:	4b17      	ldr	r3, [pc, #92]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	4a16      	ldr	r2, [pc, #88]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a24:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a26:	e01f      	b.n	8000a68 <I2C_PeriClockControl+0x94>
        if(pI2Cx == I2C1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4a12      	ldr	r2, [pc, #72]	; (8000a74 <I2C_PeriClockControl+0xa0>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d106      	bne.n	8000a3e <I2C_PeriClockControl+0x6a>
            I2C1_PCLK_DI();
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a34:	4a10      	ldr	r2, [pc, #64]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a3a:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a3c:	e014      	b.n	8000a68 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C2)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a0e      	ldr	r2, [pc, #56]	; (8000a7c <I2C_PeriClockControl+0xa8>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d106      	bne.n	8000a54 <I2C_PeriClockControl+0x80>
            I2C2_PCLK_DI();
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4a:	4a0b      	ldr	r2, [pc, #44]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a4c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000a50:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a52:	e009      	b.n	8000a68 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C3)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <I2C_PeriClockControl+0xac>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d105      	bne.n	8000a68 <I2C_PeriClockControl+0x94>
            I2C3_PCLK_DI();
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a60:	4a05      	ldr	r2, [pc, #20]	; (8000a78 <I2C_PeriClockControl+0xa4>)
 8000a62:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000a66:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	40005400 	.word	0x40005400
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40005800 	.word	0x40005800
 8000a80:	40005c00 	.word	0x40005c00

08000a84 <RCC_GetPCLK1Value>:

uint32_t RCC_GetPCLK1Value(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
    uint32_t pclk1, SystemClk;
    uint8_t clksrc, temp, ahbp, apb1p;

    clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000a8a:	4b26      	ldr	r3, [pc, #152]	; (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	089b      	lsrs	r3, r3, #2
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	f003 0303 	and.w	r3, r3, #3
 8000a96:	727b      	strb	r3, [r7, #9]

    //Get the system clock source
    if(clksrc == 0)
 8000a98:	7a7b      	ldrb	r3, [r7, #9]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d102      	bne.n	8000aa4 <RCC_GetPCLK1Value+0x20>
    {
        //HSI oscillator used as system clock
        SystemClk = 16000000; //16MHz
 8000a9e:	4b22      	ldr	r3, [pc, #136]	; (8000b28 <RCC_GetPCLK1Value+0xa4>)
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	e00b      	b.n	8000abc <RCC_GetPCLK1Value+0x38>
    }else if(clksrc == 1)
 8000aa4:	7a7b      	ldrb	r3, [r7, #9]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d102      	bne.n	8000ab0 <RCC_GetPCLK1Value+0x2c>
    {
        //HSE oscillator used as system clock
        SystemClk = 8000000; //8MHz
 8000aaa:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <RCC_GetPCLK1Value+0xa8>)
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	e005      	b.n	8000abc <RCC_GetPCLK1Value+0x38>
    }else if(clksrc == 2)
 8000ab0:	7a7b      	ldrb	r3, [r7, #9]
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d102      	bne.n	8000abc <RCC_GetPCLK1Value+0x38>
    {
        //PLL used as system clock
        SystemClk = RCC_GetPLLOutputClk();
 8000ab6:	f7ff ff68 	bl	800098a <RCC_GetPLLOutputClk>
 8000aba:	60f8      	str	r0, [r7, #12]
    }

    //for ahb
    temp = ((RCC->CFGR >> 4) & 0xF);
 8000abc:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	091b      	lsrs	r3, r3, #4
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	f003 030f 	and.w	r3, r3, #15
 8000ac8:	723b      	strb	r3, [r7, #8]

    if(temp < 8)
 8000aca:	7a3b      	ldrb	r3, [r7, #8]
 8000acc:	2b07      	cmp	r3, #7
 8000ace:	d802      	bhi.n	8000ad6 <RCC_GetPCLK1Value+0x52>
    {
        ahbp = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	72fb      	strb	r3, [r7, #11]
 8000ad4:	e005      	b.n	8000ae2 <RCC_GetPCLK1Value+0x5e>
    }else
    {
        ahbp = AHB_PreScaler[temp - 8];
 8000ad6:	7a3b      	ldrb	r3, [r7, #8]
 8000ad8:	3b08      	subs	r3, #8
 8000ada:	4a15      	ldr	r2, [pc, #84]	; (8000b30 <RCC_GetPCLK1Value+0xac>)
 8000adc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae0:	72fb      	strb	r3, [r7, #11]
    }

    //for apb1
    temp = ((RCC->CFGR >> 10) & 0x7);
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <RCC_GetPCLK1Value+0xa0>)
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	0a9b      	lsrs	r3, r3, #10
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	723b      	strb	r3, [r7, #8]
    if(temp < 4)
 8000af0:	7a3b      	ldrb	r3, [r7, #8]
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	d802      	bhi.n	8000afc <RCC_GetPCLK1Value+0x78>
    {
        apb1p = 1;
 8000af6:	2301      	movs	r3, #1
 8000af8:	72bb      	strb	r3, [r7, #10]
 8000afa:	e005      	b.n	8000b08 <RCC_GetPCLK1Value+0x84>
    }else
    {
        apb1p = APB1_PreScaler[temp - 4];
 8000afc:	7a3b      	ldrb	r3, [r7, #8]
 8000afe:	3b04      	subs	r3, #4
 8000b00:	4a0c      	ldr	r2, [pc, #48]	; (8000b34 <RCC_GetPCLK1Value+0xb0>)
 8000b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b06:	72bb      	strb	r3, [r7, #10]
    }

    //calculate pclk1
    pclk1 = (SystemClk / ahbp) /apb1p;
 8000b08:	7afb      	ldrb	r3, [r7, #11]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b10:	7abb      	ldrb	r3, [r7, #10]
 8000b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b16:	607b      	str	r3, [r7, #4]


    return pclk1;
 8000b18:	687b      	ldr	r3, [r7, #4]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	00f42400 	.word	0x00f42400
 8000b2c:	007a1200 	.word	0x007a1200
 8000b30:	20000020 	.word	0x20000020
 8000b34:	20000030 	.word	0x20000030

08000b38 <I2C_Init>:
 *
 * @Note              -

 */
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	uint32_t tempreg = 0 ;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]

	//enable the clock for the i2cx peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx,ENABLE);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff42 	bl	80009d4 <I2C_PeriClockControl>

	//ack control bit
	tempreg |= pI2CHandle->I2C_Config.I2C_AckControl << 10;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	7a5b      	ldrb	r3, [r3, #9]
 8000b54:	029b      	lsls	r3, r3, #10
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR1 = tempreg;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	601a      	str	r2, [r3, #0]

	//configure the FREQ field of CR2
	tempreg = 0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value() /1000000U ;
 8000b6a:	f7ff ff8b 	bl	8000a84 <RCC_GetPCLK1Value>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	4a47      	ldr	r2, [pc, #284]	; (8000c90 <I2C_Init+0x158>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	0c9b      	lsrs	r3, r3, #18
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 =  (tempreg & 0x3F);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b88:	605a      	str	r2, [r3, #4]

   //program the device own address
	tempreg = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	7a1b      	ldrb	r3, [r3, #8]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	461a      	mov	r2, r3
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	60fb      	str	r3, [r7, #12]
	tempreg |= ( 1 << 14);
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba2:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	609a      	str	r2, [r3, #8]

	//CCR calculations
	uint16_t ccr_value = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	4a36      	ldr	r2, [pc, #216]	; (8000c94 <I2C_Init+0x15c>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d80f      	bhi.n	8000bde <I2C_Init+0xa6>
	{
		//mode is standard mode
		ccr_value = (RCC_GetPCLK1Value() / ( 2 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000bbe:	f7ff ff61 	bl	8000a84 <RCC_GetPCLK1Value>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bce:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000bd0:	897b      	ldrh	r3, [r7, #10]
 8000bd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e02d      	b.n	8000c3a <I2C_Init+0x102>
	}else
	{
		//mode is fast mode
		tempreg |= ( 1 << 15);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000be4:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	7a9b      	ldrb	r3, [r3, #10]
 8000bea:	039b      	lsls	r3, r3, #14
 8000bec:	461a      	mov	r2, r3
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7a9b      	ldrb	r3, [r3, #10]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d10b      	bne.n	8000c14 <I2C_Init+0xdc>
		{
			ccr_value = (RCC_GetPCLK1Value() / ( 3 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000bfc:	f7ff ff42 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c00:	4601      	mov	r1, r0
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	4613      	mov	r3, r2
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	4413      	add	r3, r2
 8000c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c10:	817b      	strh	r3, [r7, #10]
 8000c12:	e00c      	b.n	8000c2e <I2C_Init+0xf6>
		}else
		{
			ccr_value = (RCC_GetPCLK1Value() / ( 25 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000c14:	f7ff ff36 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c18:	4601      	mov	r1, r0
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	685a      	ldr	r2, [r3, #4]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	009a      	lsls	r2, r3, #2
 8000c26:	4413      	add	r3, r2
 8000c28:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c2c:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000c2e:	897b      	ldrh	r3, [r7, #10]
 8000c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	61da      	str	r2, [r3, #28]

	//TRISE Configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	4a13      	ldr	r2, [pc, #76]	; (8000c94 <I2C_Init+0x15c>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d809      	bhi.n	8000c60 <I2C_Init+0x128>
	{
		//mode is standard mode

		tempreg = (RCC_GetPCLK1Value() /1000000U) + 1 ;
 8000c4c:	f7ff ff1a 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c50:	4603      	mov	r3, r0
 8000c52:	4a0f      	ldr	r2, [pc, #60]	; (8000c90 <I2C_Init+0x158>)
 8000c54:	fba2 2303 	umull	r2, r3, r2, r3
 8000c58:	0c9b      	lsrs	r3, r3, #18
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	e00d      	b.n	8000c7c <I2C_Init+0x144>

	}else
	{
		//mode is fast mode
		tempreg = ( (RCC_GetPCLK1Value() * 300) / 1000000000U ) + 1;
 8000c60:	f7ff ff10 	bl	8000a84 <RCC_GetPCLK1Value>
 8000c64:	4603      	mov	r3, r0
 8000c66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c6a:	fb02 f303 	mul.w	r3, r2, r3
 8000c6e:	0a5b      	lsrs	r3, r3, #9
 8000c70:	4a09      	ldr	r2, [pc, #36]	; (8000c98 <I2C_Init+0x160>)
 8000c72:	fba2 2303 	umull	r2, r3, r2, r3
 8000c76:	09db      	lsrs	r3, r3, #7
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]

	}

	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	68fa      	ldr	r2, [r7, #12]
 8000c82:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c86:	621a      	str	r2, [r3, #32]

}
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	431bde83 	.word	0x431bde83
 8000c94:	000186a0 	.word	0x000186a0
 8000c98:	00044b83 	.word	0x00044b83

08000c9c <I2C_GetFlagStatus>:
    }

}

uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
	if(pI2Cx->SR1 & FlagName)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	695a      	ldr	r2, [r3, #20]
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	4013      	ands	r3, r2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <I2C_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e000      	b.n	8000cb8 <I2C_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <I2C_MasterSendData>:



void I2C_MasterSendData(I2C_Handle_t *pI2CHandle,uint8_t *pTxbuffer, uint32_t Len, uint8_t SlaveAddr,uint8_t Sr)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
 8000cd0:	70fb      	strb	r3, [r7, #3]
	// 1. Generate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fdea 	bl	80008b0 <I2C_GenerateStartCondition>

	//2. confirm that start generation is completed by checking the SB flag in the SR1
	//   Note: Until SB is cleared SCL will be stretched (pulled to LOW)
	while( !  I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_SB)   );
 8000cdc:	bf00      	nop
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ffd9 	bl	8000c9c <I2C_GetFlagStatus>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0f6      	beq.n	8000cde <I2C_MasterSendData+0x1a>

	//3. Send the address of the slave with r/nw bit set to w(0) (total 8 bits )
	I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx,SlaveAddr);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	78fa      	ldrb	r2, [r7, #3]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fde9 	bl	80008d0 <I2C_ExecuteAddressPhaseWrite>

	//4. Confirm that address phase is completed by checking the ADDR flag in teh SR1
	while( !  I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_ADDR)   );
 8000cfe:	bf00      	nop
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2102      	movs	r1, #2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff ffc8 	bl	8000c9c <I2C_GetFlagStatus>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d0f6      	beq.n	8000d00 <I2C_MasterSendData+0x3c>

	//5. clear the ADDR flag according to its software sequence
	//   Note: Until ADDR is cleared SCL will be stretched (pulled to LOW)
	I2C_ClearADDRFlag(pI2CHandle);
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f7ff fdf2 	bl	80008fc <I2C_ClearADDRFlag>

	//6. send the data until len becomes 0

	while(Len > 0)
 8000d18:	e014      	b.n	8000d44 <I2C_MasterSendData+0x80>
	{
		while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_TXE) ); //Wait till TXE is set
 8000d1a:	bf00      	nop
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2180      	movs	r1, #128	; 0x80
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff ffba 	bl	8000c9c <I2C_GetFlagStatus>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d0f6      	beq.n	8000d1c <I2C_MasterSendData+0x58>
		pI2CHandle->pI2Cx->DR = *pTxbuffer;
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	781a      	ldrb	r2, [r3, #0]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	611a      	str	r2, [r3, #16]
		pTxbuffer++;
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
		Len--;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	607b      	str	r3, [r7, #4]
	while(Len > 0)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1e7      	bne.n	8000d1a <I2C_MasterSendData+0x56>

	//7. when Len becomes zero wait for TXE=1 and BTF=1 before generating the STOP condition
	//   Note: TXE=1 , BTF=1 , means that both SR and DR are empty and next transmission should begin
	//   when BTF=1 SCL will be stretched (pulled to LOW)

	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_TXE) );
 8000d4a:	bf00      	nop
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2180      	movs	r1, #128	; 0x80
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ffa2 	bl	8000c9c <I2C_GetFlagStatus>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0f6      	beq.n	8000d4c <I2C_MasterSendData+0x88>

	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_BTF) );
 8000d5e:	bf00      	nop
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2104      	movs	r1, #4
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff ff98 	bl	8000c9c <I2C_GetFlagStatus>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f6      	beq.n	8000d60 <I2C_MasterSendData+0x9c>


	//8. Generate STOP condition and master need not to wait for the completion of stop condition.
	//   Note: generating STOP, automatically clears the BTF
	if(Sr == I2C_DISABLE_SR )
 8000d72:	7e3b      	ldrb	r3, [r7, #24]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d104      	bne.n	8000d82 <I2C_MasterSendData+0xbe>
		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fdf4 	bl	800096a <I2C_GenerateStopCondition>

}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <I2C_ManageAcking>:


void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == I2C_ACK_ENABLE)
 8000d96:	78fb      	ldrb	r3, [r7, #3]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d106      	bne.n	8000daa <I2C_ManageAcking+0x20>
	{
		//enable the ack
		pI2Cx->CR1 |= ( 1 << I2C_CR1_ACK);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	601a      	str	r2, [r3, #0]
	}else
	{
		//disable the ack
		pI2Cx->CR1 &= ~( 1 << I2C_CR1_ACK);
	}
}
 8000da8:	e005      	b.n	8000db6 <I2C_ManageAcking+0x2c>
		pI2Cx->CR1 &= ~( 1 << I2C_CR1_ACK);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	601a      	str	r2, [r3, #0]
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <__libc_init_array>:
 8000dc4:	b570      	push	{r4, r5, r6, lr}
 8000dc6:	4d0d      	ldr	r5, [pc, #52]	; (8000dfc <__libc_init_array+0x38>)
 8000dc8:	4c0d      	ldr	r4, [pc, #52]	; (8000e00 <__libc_init_array+0x3c>)
 8000dca:	1b64      	subs	r4, r4, r5
 8000dcc:	10a4      	asrs	r4, r4, #2
 8000dce:	2600      	movs	r6, #0
 8000dd0:	42a6      	cmp	r6, r4
 8000dd2:	d109      	bne.n	8000de8 <__libc_init_array+0x24>
 8000dd4:	4d0b      	ldr	r5, [pc, #44]	; (8000e04 <__libc_init_array+0x40>)
 8000dd6:	4c0c      	ldr	r4, [pc, #48]	; (8000e08 <__libc_init_array+0x44>)
 8000dd8:	f000 f818 	bl	8000e0c <_init>
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	10a4      	asrs	r4, r4, #2
 8000de0:	2600      	movs	r6, #0
 8000de2:	42a6      	cmp	r6, r4
 8000de4:	d105      	bne.n	8000df2 <__libc_init_array+0x2e>
 8000de6:	bd70      	pop	{r4, r5, r6, pc}
 8000de8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dec:	4798      	blx	r3
 8000dee:	3601      	adds	r6, #1
 8000df0:	e7ee      	b.n	8000dd0 <__libc_init_array+0xc>
 8000df2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000df6:	4798      	blx	r3
 8000df8:	3601      	adds	r6, #1
 8000dfa:	e7f2      	b.n	8000de2 <__libc_init_array+0x1e>
 8000dfc:	08000e24 	.word	0x08000e24
 8000e00:	08000e24 	.word	0x08000e24
 8000e04:	08000e24 	.word	0x08000e24
 8000e08:	08000e28 	.word	0x08000e28

08000e0c <_init>:
 8000e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e0e:	bf00      	nop
 8000e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e12:	bc08      	pop	{r3}
 8000e14:	469e      	mov	lr, r3
 8000e16:	4770      	bx	lr

08000e18 <_fini>:
 8000e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e1a:	bf00      	nop
 8000e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e1e:	bc08      	pop	{r3}
 8000e20:	469e      	mov	lr, r3
 8000e22:	4770      	bx	lr
