// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_157_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indvars_iv,
        v,
        zext_ln156,
        PKB_address0,
        PKB_ce0,
        PKB_q0,
        empty,
        v_35_out,
        v_35_out_ap_vld,
        u_34_out_i,
        u_34_out_o,
        u_34_out_o_ap_vld,
        t_33_out,
        t_33_out_ap_vld,
        grp_fu_433_p_din0,
        grp_fu_433_p_din1,
        grp_fu_433_p_dout0,
        grp_fu_433_p_ce,
        grp_fu_437_p_din0,
        grp_fu_437_p_din1,
        grp_fu_437_p_dout0,
        grp_fu_437_p_ce,
        grp_fu_441_p_din0,
        grp_fu_441_p_din1,
        grp_fu_441_p_dout0,
        grp_fu_441_p_ce,
        grp_fu_445_p_din0,
        grp_fu_445_p_din1,
        grp_fu_445_p_dout0,
        grp_fu_445_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] indvars_iv;
input  [63:0] v;
input  [3:0] zext_ln156;
output  [5:0] PKB_address0;
output   PKB_ce0;
input  [63:0] PKB_q0;
input  [2:0] empty;
output  [63:0] v_35_out;
output   v_35_out_ap_vld;
input  [63:0] u_34_out_i;
output  [63:0] u_34_out_o;
output   u_34_out_o_ap_vld;
output  [2:0] t_33_out;
output   t_33_out_ap_vld;
output  [31:0] grp_fu_433_p_din0;
output  [31:0] grp_fu_433_p_din1;
input  [63:0] grp_fu_433_p_dout0;
output   grp_fu_433_p_ce;
output  [31:0] grp_fu_437_p_din0;
output  [31:0] grp_fu_437_p_din1;
input  [63:0] grp_fu_437_p_dout0;
output   grp_fu_437_p_ce;
output  [31:0] grp_fu_441_p_din0;
output  [31:0] grp_fu_441_p_din1;
input  [63:0] grp_fu_441_p_dout0;
output   grp_fu_441_p_ce;
output  [31:0] grp_fu_445_p_din0;
output  [31:0] grp_fu_445_p_din1;
input  [63:0] grp_fu_445_p_dout0;
output   grp_fu_445_p_ce;

reg ap_idle;
reg v_35_out_ap_vld;
reg[63:0] u_34_out_o;
reg u_34_out_o_ap_vld;
reg t_33_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln157_fu_206_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] Montgomery_R2_1_address0;
wire   [63:0] Montgomery_R2_1_q0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln157_reg_669;
reg   [0:0] icmp_ln157_reg_669_pp0_iter1_reg;
reg   [0:0] icmp_ln157_reg_669_pp0_iter2_reg;
reg   [0:0] icmp_ln157_reg_669_pp0_iter3_reg;
reg   [0:0] icmp_ln157_reg_669_pp0_iter4_reg;
reg   [0:0] icmp_ln157_reg_669_pp0_iter5_reg;
reg   [0:0] icmp_ln157_reg_669_pp0_iter6_reg;
wire   [31:0] al_fu_243_p1;
reg   [31:0] al_reg_683;
wire   [31:0] bl_fu_247_p1;
reg   [31:0] bl_reg_688;
reg   [31:0] ah_reg_693;
reg   [31:0] bh_reg_698;
wire   [63:0] zext_ln105_fu_271_p1;
wire   [63:0] zext_ln110_fu_276_p1;
wire   [63:0] zext_ln105_73_fu_281_p1;
wire   [63:0] zext_ln112_fu_286_p1;
wire   [31:0] trunc_ln106_fu_291_p1;
reg   [31:0] trunc_ln106_reg_727;
reg   [31:0] trunc_ln106_reg_727_pp0_iter4_reg;
reg   [31:0] trunc_ln106_reg_727_pp0_iter5_reg;
wire   [31:0] trunc_ln106_108_fu_295_p1;
reg   [31:0] trunc_ln106_108_reg_732;
wire   [31:0] trunc_ln106_109_fu_299_p1;
reg   [31:0] trunc_ln106_109_reg_737;
wire   [31:0] trunc_ln106_110_fu_303_p1;
reg   [31:0] trunc_ln106_110_reg_742;
reg   [31:0] tmp_s_reg_747;
reg   [31:0] tmp_180_reg_752;
reg   [31:0] trunc_ln106_s_reg_757;
reg   [31:0] trunc_ln106_s_reg_757_pp0_iter4_reg;
reg   [31:0] tmp_181_reg_762;
reg   [31:0] tmp_181_reg_762_pp0_iter4_reg;
reg   [31:0] tmp_181_reg_762_pp0_iter5_reg;
reg   [1:0] tmp_179_reg_767;
wire   [31:0] trunc_ln125_fu_382_p1;
reg   [31:0] trunc_ln125_reg_772;
reg   [31:0] trunc_ln125_reg_772_pp0_iter5_reg;
wire   [32:0] add_ln130_fu_392_p2;
reg   [32:0] add_ln130_reg_778;
wire   [33:0] temp_35_fu_413_p2;
reg   [33:0] temp_35_reg_783;
reg   [1:0] tmp_182_reg_788;
wire   [63:0] add_ln133_fu_460_p2;
reg   [63:0] add_ln133_reg_793;
reg   [63:0] add_ln133_reg_793_pp0_iter7_reg;
wire   [63:0] tempReg_fu_532_p2;
reg   [63:0] tempReg_reg_798;
reg   [63:0] tempReg_reg_798_pp0_iter7_reg;
reg   [63:0] u_34_out_load_reg_807;
wire   [63:0] u_fu_547_p2;
reg   [63:0] u_reg_812;
wire   [31:0] zext_ln158_fu_216_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln158_8_fu_227_p1;
wire   [63:0] zext_ln156_cast_fu_174_p1;
wire    ap_loop_init;
reg   [2:0] t_33_fu_82;
wire   [2:0] t_fu_627_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [63:0] v_35_fu_86;
wire   [63:0] v_125_fu_472_p2;
reg   [3:0] j_12_fu_90;
wire   [3:0] indvars_iv_cast_fu_178_p1;
wire   [3:0] add_ln157_fu_232_p2;
reg   [3:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    PKB_ce0_local;
reg    Montgomery_R2_1_ce0_local;
wire   [2:0] trunc_ln157_fu_212_p1;
wire   [2:0] sub_ln158_fu_221_p2;
wire   [32:0] zext_ln123_fu_350_p1;
wire   [32:0] zext_ln123_63_fu_353_p1;
wire   [32:0] add_ln123_fu_356_p2;
wire   [33:0] zext_ln123_64_fu_362_p1;
wire   [33:0] zext_ln106_fu_347_p1;
wire   [33:0] temp_fu_366_p2;
wire   [32:0] zext_ln130_fu_389_p1;
wire   [32:0] zext_ln106_76_fu_386_p1;
wire   [31:0] zext_ln106_75_fu_398_p1;
wire   [31:0] add_ln130_75_fu_404_p2;
wire   [33:0] zext_ln130_64_fu_409_p1;
wire   [33:0] zext_ln130_63_fu_401_p1;
wire   [33:0] and_ln133_8_fu_449_p3;
wire   [63:0] zext_ln133_fu_456_p1;
wire   [63:0] and_ln133_7_fu_442_p3;
wire   [63:0] or_ln_fu_466_p3;
wire   [63:0] shl_ln125_s_fu_432_p3;
wire   [63:0] xor_ln105_28_fu_478_p2;
wire   [63:0] xor_ln105_29_fu_484_p2;
wire   [63:0] or_ln105_6_fu_490_p2;
wire   [63:0] xor_ln105_30_fu_496_p2;
wire   [0:0] carry_fu_502_p3;
wire   [31:0] tmp_16_fu_514_p4;
wire   [31:0] trunc_ln105_fu_439_p1;
wire   [63:0] or_ln3_fu_524_p3;
wire   [63:0] zext_ln105_74_fu_510_p1;
wire   [63:0] xor_ln160_fu_561_p2;
wire   [63:0] xor_ln160_13_fu_565_p2;
wire   [0:0] bit_sel1_fu_575_p3;
wire   [0:0] xor_ln160_14_fu_582_p2;
wire   [62:0] trunc_ln160_fu_588_p1;
wire   [63:0] xor_ln160_s_fu_591_p3;
wire   [63:0] or_ln160_fu_569_p2;
wire   [63:0] xor_ln160_15_fu_604_p2;
wire   [63:0] and_ln160_fu_599_p2;
wire   [63:0] or_ln160_5_fu_609_p2;
wire   [0:0] tmp_130_fu_615_p3;
wire   [2:0] zext_ln161_fu_623_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 t_33_fu_82 = 3'd0;
#0 v_35_fu_86 = 64'd0;
#0 j_12_fu_90 = 4'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Montgomery_R2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Montgomery_R2_1_address0),
    .ce0(Montgomery_R2_1_ce0_local),
    .q0(Montgomery_R2_1_q0)
);

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln157_fu_206_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_12_fu_90 <= add_ln157_fu_232_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_12_fu_90 <= indvars_iv_cast_fu_178_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            t_33_fu_82 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
            t_33_fu_82 <= t_fu_627_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v_35_fu_86 <= v;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            v_35_fu_86 <= v_125_fu_472_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln130_reg_778 <= add_ln130_fu_392_p2;
        add_ln133_reg_793[63 : 32] <= add_ln133_fu_460_p2[63 : 32];
        add_ln133_reg_793_pp0_iter7_reg[63 : 32] <= add_ln133_reg_793[63 : 32];
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln157_reg_669_pp0_iter2_reg <= icmp_ln157_reg_669_pp0_iter1_reg;
        icmp_ln157_reg_669_pp0_iter3_reg <= icmp_ln157_reg_669_pp0_iter2_reg;
        icmp_ln157_reg_669_pp0_iter4_reg <= icmp_ln157_reg_669_pp0_iter3_reg;
        icmp_ln157_reg_669_pp0_iter5_reg <= icmp_ln157_reg_669_pp0_iter4_reg;
        icmp_ln157_reg_669_pp0_iter6_reg <= icmp_ln157_reg_669_pp0_iter5_reg;
        tempReg_reg_798 <= tempReg_fu_532_p2;
        tempReg_reg_798_pp0_iter7_reg <= tempReg_reg_798;
        temp_35_reg_783 <= temp_35_fu_413_p2;
        tmp_179_reg_767 <= {{temp_fu_366_p2[33:32]}};
        tmp_180_reg_752 <= {{grp_fu_441_p_dout0[63:32]}};
        tmp_181_reg_762 <= {{grp_fu_445_p_dout0[63:32]}};
        tmp_181_reg_762_pp0_iter4_reg <= tmp_181_reg_762;
        tmp_181_reg_762_pp0_iter5_reg <= tmp_181_reg_762_pp0_iter4_reg;
        tmp_182_reg_788 <= {{temp_35_fu_413_p2[33:32]}};
        tmp_s_reg_747 <= {{grp_fu_433_p_dout0[63:32]}};
        trunc_ln106_108_reg_732 <= trunc_ln106_108_fu_295_p1;
        trunc_ln106_109_reg_737 <= trunc_ln106_109_fu_299_p1;
        trunc_ln106_110_reg_742 <= trunc_ln106_110_fu_303_p1;
        trunc_ln106_reg_727 <= trunc_ln106_fu_291_p1;
        trunc_ln106_reg_727_pp0_iter4_reg <= trunc_ln106_reg_727;
        trunc_ln106_reg_727_pp0_iter5_reg <= trunc_ln106_reg_727_pp0_iter4_reg;
        trunc_ln106_s_reg_757 <= {{grp_fu_437_p_dout0[63:32]}};
        trunc_ln106_s_reg_757_pp0_iter4_reg <= trunc_ln106_s_reg_757;
        trunc_ln125_reg_772 <= trunc_ln125_fu_382_p1;
        trunc_ln125_reg_772_pp0_iter5_reg <= trunc_ln125_reg_772;
        u_34_out_load_reg_807 <= u_34_out_i;
        u_reg_812 <= u_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ah_reg_693 <= {{PKB_q0[63:32]}};
        al_reg_683 <= al_fu_243_p1;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        bh_reg_698 <= {{Montgomery_R2_1_q0[63:32]}};
        bl_reg_688 <= bl_fu_247_p1;
        icmp_ln157_reg_669 <= icmp_ln157_fu_206_p2;
        icmp_ln157_reg_669_pp0_iter1_reg <= icmp_ln157_reg_669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Montgomery_R2_1_ce0_local = 1'b1;
    end else begin
        Montgomery_R2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PKB_ce0_local = 1'b1;
    end else begin
        PKB_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln157_fu_206_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = indvars_iv_cast_fu_178_p1;
    end else begin
        ap_sig_allocacmp_j = j_12_fu_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (icmp_ln157_reg_669_pp0_iter6_reg == 1'd1))) begin
        t_33_out_ap_vld = 1'b1;
    end else begin
        t_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            u_34_out_o = zext_ln156_cast_fu_174_p1;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            u_34_out_o = u_fu_547_p2;
        end else begin
            u_34_out_o = u_34_out_i;
        end
    end else begin
        u_34_out_o = u_34_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        u_34_out_o_ap_vld = 1'b1;
    end else begin
        u_34_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (icmp_ln157_reg_669_pp0_iter6_reg == 1'd1))) begin
        v_35_out_ap_vld = 1'b1;
    end else begin
        v_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Montgomery_R2_1_address0 = zext_ln158_8_fu_227_p1;

assign PKB_address0 = zext_ln158_fu_216_p1;

assign PKB_ce0 = PKB_ce0_local;

assign add_ln123_fu_356_p2 = (zext_ln123_fu_350_p1 + zext_ln123_63_fu_353_p1);

assign add_ln130_75_fu_404_p2 = (trunc_ln106_s_reg_757_pp0_iter4_reg + zext_ln106_75_fu_398_p1);

assign add_ln130_fu_392_p2 = (zext_ln130_fu_389_p1 + zext_ln106_76_fu_386_p1);

assign add_ln133_fu_460_p2 = (zext_ln133_fu_456_p1 + and_ln133_7_fu_442_p3);

assign add_ln157_fu_232_p2 = (ap_sig_allocacmp_j + 4'd1);

assign al_fu_243_p1 = PKB_q0[31:0];

assign and_ln133_7_fu_442_p3 = {{tmp_181_reg_762_pp0_iter5_reg}, {32'd0}};

assign and_ln133_8_fu_449_p3 = {{tmp_182_reg_788}, {32'd0}};

assign and_ln160_fu_599_p2 = (xor_ln160_s_fu_591_p3 & add_ln133_reg_793_pp0_iter7_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bit_sel1_fu_575_p3 = tempReg_reg_798_pp0_iter7_reg[64'd63];

assign bl_fu_247_p1 = Montgomery_R2_1_q0[31:0];

assign carry_fu_502_p3 = xor_ln105_30_fu_496_p2[32'd63];

assign grp_fu_433_p_ce = 1'b1;

assign grp_fu_433_p_din0 = zext_ln105_73_fu_281_p1;

assign grp_fu_433_p_din1 = zext_ln105_fu_271_p1;

assign grp_fu_437_p_ce = 1'b1;

assign grp_fu_437_p_din0 = zext_ln112_fu_286_p1;

assign grp_fu_437_p_din1 = zext_ln105_fu_271_p1;

assign grp_fu_441_p_ce = 1'b1;

assign grp_fu_441_p_din0 = zext_ln105_73_fu_281_p1;

assign grp_fu_441_p_din1 = zext_ln110_fu_276_p1;

assign grp_fu_445_p_ce = 1'b1;

assign grp_fu_445_p_din0 = zext_ln112_fu_286_p1;

assign grp_fu_445_p_din1 = zext_ln110_fu_276_p1;

assign icmp_ln157_fu_206_p2 = ((ap_sig_allocacmp_j == 4'd8) ? 1'b1 : 1'b0);

assign indvars_iv_cast_fu_178_p1 = indvars_iv;

assign or_ln105_6_fu_490_p2 = (xor_ln105_29_fu_484_p2 | xor_ln105_28_fu_478_p2);

assign or_ln160_5_fu_609_p2 = (xor_ln160_15_fu_604_p2 | and_ln160_fu_599_p2);

assign or_ln160_fu_569_p2 = (xor_ln160_fu_561_p2 | xor_ln160_13_fu_565_p2);

assign or_ln3_fu_524_p3 = {{tmp_16_fu_514_p4}, {trunc_ln105_fu_439_p1}};

assign or_ln_fu_466_p3 = {{trunc_ln125_reg_772_pp0_iter5_reg}, {trunc_ln106_reg_727_pp0_iter5_reg}};

assign shl_ln125_s_fu_432_p3 = {{trunc_ln125_reg_772_pp0_iter5_reg}, {32'd0}};

assign sub_ln158_fu_221_p2 = (empty - trunc_ln157_fu_212_p1);

assign t_33_out = t_33_fu_82;

assign t_fu_627_p2 = (zext_ln161_fu_623_p1 + t_33_fu_82);

assign tempReg_fu_532_p2 = (or_ln3_fu_524_p3 + zext_ln105_74_fu_510_p1);

assign temp_35_fu_413_p2 = (zext_ln130_64_fu_409_p1 + zext_ln130_63_fu_401_p1);

assign temp_fu_366_p2 = (zext_ln123_64_fu_362_p1 + zext_ln106_fu_347_p1);

assign tmp_130_fu_615_p3 = or_ln160_5_fu_609_p2[32'd63];

assign tmp_16_fu_514_p4 = {{add_ln133_fu_460_p2[63:32]}};

assign trunc_ln105_fu_439_p1 = temp_35_reg_783[31:0];

assign trunc_ln106_108_fu_295_p1 = grp_fu_437_p_dout0[31:0];

assign trunc_ln106_109_fu_299_p1 = grp_fu_441_p_dout0[31:0];

assign trunc_ln106_110_fu_303_p1 = grp_fu_445_p_dout0[31:0];

assign trunc_ln106_fu_291_p1 = grp_fu_433_p_dout0[31:0];

assign trunc_ln125_fu_382_p1 = temp_fu_366_p2[31:0];

assign trunc_ln157_fu_212_p1 = ap_sig_allocacmp_j[2:0];

assign trunc_ln160_fu_588_p1 = tempReg_reg_798_pp0_iter7_reg[62:0];

assign u_fu_547_p2 = (tempReg_reg_798 + u_34_out_i);

assign v_125_fu_472_p2 = (or_ln_fu_466_p3 + v_35_fu_86);

assign v_35_out = v_35_fu_86;

assign xor_ln105_28_fu_478_p2 = (v_125_fu_472_p2 ^ shl_ln125_s_fu_432_p3);

assign xor_ln105_29_fu_484_p2 = (v_35_fu_86 ^ shl_ln125_s_fu_432_p3);

assign xor_ln105_30_fu_496_p2 = (v_125_fu_472_p2 ^ or_ln105_6_fu_490_p2);

assign xor_ln160_13_fu_565_p2 = (u_34_out_load_reg_807 ^ tempReg_reg_798_pp0_iter7_reg);

assign xor_ln160_14_fu_582_p2 = (bit_sel1_fu_575_p3 ^ 1'd1);

assign xor_ln160_15_fu_604_p2 = (u_reg_812 ^ or_ln160_fu_569_p2);

assign xor_ln160_fu_561_p2 = (u_reg_812 ^ tempReg_reg_798_pp0_iter7_reg);

assign xor_ln160_s_fu_591_p3 = {{xor_ln160_14_fu_582_p2}, {trunc_ln160_fu_588_p1}};

assign zext_ln105_73_fu_281_p1 = bl_reg_688;

assign zext_ln105_74_fu_510_p1 = carry_fu_502_p3;

assign zext_ln105_fu_271_p1 = al_reg_683;

assign zext_ln106_75_fu_398_p1 = tmp_179_reg_767;

assign zext_ln106_76_fu_386_p1 = tmp_180_reg_752;

assign zext_ln106_fu_347_p1 = tmp_s_reg_747;

assign zext_ln110_fu_276_p1 = ah_reg_693;

assign zext_ln112_fu_286_p1 = bh_reg_698;

assign zext_ln123_63_fu_353_p1 = trunc_ln106_108_reg_732;

assign zext_ln123_64_fu_362_p1 = add_ln123_fu_356_p2;

assign zext_ln123_fu_350_p1 = trunc_ln106_109_reg_737;

assign zext_ln130_63_fu_401_p1 = add_ln130_reg_778;

assign zext_ln130_64_fu_409_p1 = add_ln130_75_fu_404_p2;

assign zext_ln130_fu_389_p1 = trunc_ln106_110_reg_742;

assign zext_ln133_fu_456_p1 = and_ln133_8_fu_449_p3;

assign zext_ln156_cast_fu_174_p1 = zext_ln156;

assign zext_ln158_8_fu_227_p1 = sub_ln158_fu_221_p2;

assign zext_ln158_fu_216_p1 = ap_sig_allocacmp_j;

assign zext_ln161_fu_623_p1 = tmp_130_fu_615_p3;

always @ (posedge ap_clk) begin
    add_ln133_reg_793[31:0] <= 32'b00000000000000000000000000000000;
    add_ln133_reg_793_pp0_iter7_reg[31:0] <= 32'b00000000000000000000000000000000;
end

endmodule //sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_157_4
