;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module PC : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : SInt<32>, out : SInt<32>}
    
    reg reg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[PC.scala 11:18]
    io.out <= reg @[PC.scala 12:8]
    reg <= io.in @[PC.scala 13:5]
    
  module Program_Counter : 
    input clock : Clock
    input reset : Reset
    output io : {flip pc : UInt<32>, out : UInt<32>}
    
    io.out <= UInt<1>("h00") @[PC4.scala 11:8]
    node _io_out_T = add(io.pc, UInt<32>("h04")) @[PC4.scala 12:17]
    node _io_out_T_1 = tail(_io_out_T, 1) @[PC4.scala 12:17]
    io.out <= _io_out_T_1 @[PC4.scala 12:8]
    
  module InstMem1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, data : UInt<32>}
    
    cmem imem : UInt<32>[1024] @[INST_MEM.scala 17:16]
    node _io_data_T = bits(io.addr, 9, 0) @[INST_MEM.scala 20:17]
    infer mport io_data_MPORT = imem[_io_data_T], clock @[INST_MEM.scala 20:17]
    io.data <= io_data_MPORT @[INST_MEM.scala 20:9]
    
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip rs1_no : UInt<5>, flip rd_no : UInt<5>, flip fun3 : UInt<3>, flip fun6 : UInt<6>, mem_write : UInt<1>, branch : UInt<1>, mem_read : UInt<1>, reg_write : UInt<1>, men_to_reg : UInt<1>, alu_operation : UInt<4>, operand_A : UInt<3>, operand_B : UInt<2>, extend : UInt<2>, next_pc_sel : UInt<2>, avl_ope : UInt<2>, is_I : UInt<1>, is_V : UInt<1>, csr_reg_write : UInt<1>, vlcsr_reg_Write : UInt<1>, vlamx_writepin : UInt<1>, V_opeA : UInt<2>, V_opeB : UInt<2>, V_imm : UInt<2>, V_men_to_reg : UInt<1>}
    
    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 37:15]
    node _T = eq(io.opcode, UInt<6>("h033")) @[CONTROL.scala 39:18]
    when _T : @[CONTROL.scala 39:29]
      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 40:18]
      io.branch <= UInt<1>("h00") @[CONTROL.scala 41:15]
      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 42:17]
      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 43:18]
      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 44:19]
      io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 45:22]
      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 46:18]
      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 47:18]
      io.extend <= UInt<1>("h00") @[CONTROL.scala 48:15]
      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 49:20]
      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 50:16]
      io.is_I <= UInt<1>("h01") @[CONTROL.scala 51:13]
      io.is_V <= UInt<1>("h00") @[CONTROL.scala 52:13]
      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 53:22]
      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 54:24]
      io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 55:23]
      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 56:15]
      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 57:15]
      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 58:14]
      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 59:21]
      skip @[CONTROL.scala 39:29]
    else : @[CONTROL.scala 62:35]
      node _T_1 = eq(io.opcode, UInt<5>("h013")) @[CONTROL.scala 62:24]
      when _T_1 : @[CONTROL.scala 62:35]
        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 63:18]
        io.branch <= UInt<1>("h00") @[CONTROL.scala 64:15]
        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 65:17]
        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 66:18]
        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 67:19]
        io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 68:22]
        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 69:18]
        io.operand_B <= UInt<1>("h01") @[CONTROL.scala 70:18]
        io.extend <= UInt<1>("h00") @[CONTROL.scala 71:15]
        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 72:20]
        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 73:16]
        io.is_I <= UInt<1>("h01") @[CONTROL.scala 74:13]
        io.is_V <= UInt<1>("h00") @[CONTROL.scala 75:13]
        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 76:22]
        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 77:24]
        io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 78:23]
        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 79:15]
        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 80:15]
        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 81:14]
        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 82:21]
        skip @[CONTROL.scala 62:35]
      else : @[CONTROL.scala 85:35]
        node _T_2 = eq(io.opcode, UInt<6>("h023")) @[CONTROL.scala 85:24]
        when _T_2 : @[CONTROL.scala 85:35]
          io.mem_write <= UInt<1>("h01") @[CONTROL.scala 86:18]
          io.branch <= UInt<1>("h00") @[CONTROL.scala 87:15]
          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 88:17]
          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 89:18]
          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 90:19]
          io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 91:22]
          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 92:18]
          io.operand_B <= UInt<1>("h01") @[CONTROL.scala 93:18]
          io.extend <= UInt<1>("h01") @[CONTROL.scala 94:15]
          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 95:20]
          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 96:16]
          io.is_I <= UInt<1>("h01") @[CONTROL.scala 97:13]
          io.is_V <= UInt<1>("h00") @[CONTROL.scala 98:13]
          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 99:22]
          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 100:24]
          io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 101:23]
          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 102:15]
          io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 103:15]
          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 104:14]
          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 105:21]
          skip @[CONTROL.scala 85:35]
        else : @[CONTROL.scala 108:34]
          node _T_3 = eq(io.opcode, UInt<2>("h03")) @[CONTROL.scala 108:24]
          when _T_3 : @[CONTROL.scala 108:34]
            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 109:18]
            io.branch <= UInt<1>("h00") @[CONTROL.scala 110:15]
            io.mem_read <= UInt<1>("h01") @[CONTROL.scala 111:17]
            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 112:18]
            io.men_to_reg <= UInt<1>("h01") @[CONTROL.scala 113:19]
            io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 114:22]
            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 115:18]
            io.operand_B <= UInt<1>("h01") @[CONTROL.scala 116:18]
            io.extend <= UInt<1>("h00") @[CONTROL.scala 117:15]
            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 118:20]
            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 119:16]
            io.is_I <= UInt<1>("h01") @[CONTROL.scala 120:13]
            io.is_V <= UInt<1>("h00") @[CONTROL.scala 121:13]
            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 122:22]
            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 123:24]
            io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 124:23]
            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 125:15]
            io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 126:15]
            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 127:14]
            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 128:21]
            skip @[CONTROL.scala 108:34]
          else : @[CONTROL.scala 131:35]
            node _T_4 = eq(io.opcode, UInt<7>("h063")) @[CONTROL.scala 131:24]
            when _T_4 : @[CONTROL.scala 131:35]
              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 132:18]
              io.branch <= UInt<1>("h01") @[CONTROL.scala 133:15]
              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 134:17]
              io.reg_write <= UInt<1>("h00") @[CONTROL.scala 135:18]
              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 136:19]
              io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 137:22]
              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 138:18]
              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 139:18]
              io.extend <= UInt<1>("h00") @[CONTROL.scala 140:15]
              io.next_pc_sel <= UInt<1>("h01") @[CONTROL.scala 141:20]
              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 142:16]
              io.is_I <= UInt<1>("h01") @[CONTROL.scala 143:13]
              io.is_V <= UInt<1>("h00") @[CONTROL.scala 144:13]
              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 145:22]
              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 146:24]
              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 147:23]
              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 148:15]
              io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 149:15]
              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 150:14]
              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 151:21]
              skip @[CONTROL.scala 131:35]
            else : @[CONTROL.scala 154:36]
              node _T_5 = eq(io.opcode, UInt<7>("h06f")) @[CONTROL.scala 154:24]
              when _T_5 : @[CONTROL.scala 154:36]
                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 155:18]
                io.branch <= UInt<1>("h00") @[CONTROL.scala 156:15]
                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 157:17]
                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 158:18]
                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 159:19]
                io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 160:22]
                io.operand_A <= UInt<1>("h01") @[CONTROL.scala 161:18]
                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 162:18]
                io.extend <= UInt<1>("h00") @[CONTROL.scala 163:15]
                io.next_pc_sel <= UInt<2>("h02") @[CONTROL.scala 164:20]
                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 165:16]
                io.is_I <= UInt<1>("h01") @[CONTROL.scala 166:13]
                io.is_V <= UInt<1>("h00") @[CONTROL.scala 167:13]
                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 168:22]
                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 169:24]
                io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 170:23]
                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 171:15]
                io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 172:15]
                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 173:14]
                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 174:21]
                skip @[CONTROL.scala 154:36]
              else : @[CONTROL.scala 177:36]
                node _T_6 = eq(io.opcode, UInt<7>("h067")) @[CONTROL.scala 177:24]
                when _T_6 : @[CONTROL.scala 177:36]
                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 178:18]
                  io.branch <= UInt<1>("h00") @[CONTROL.scala 179:15]
                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 180:17]
                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 181:18]
                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 182:19]
                  io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 183:22]
                  io.operand_A <= UInt<1>("h01") @[CONTROL.scala 184:18]
                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 185:18]
                  io.extend <= UInt<1>("h00") @[CONTROL.scala 186:15]
                  io.next_pc_sel <= UInt<2>("h03") @[CONTROL.scala 187:20]
                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 188:16]
                  io.is_I <= UInt<1>("h01") @[CONTROL.scala 189:13]
                  io.is_V <= UInt<1>("h00") @[CONTROL.scala 190:13]
                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 191:22]
                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 192:24]
                  io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 193:23]
                  io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 194:15]
                  io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 195:15]
                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 196:14]
                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 197:21]
                  skip @[CONTROL.scala 177:36]
                else : @[CONTROL.scala 200:35]
                  node _T_7 = eq(io.opcode, UInt<6>("h037")) @[CONTROL.scala 200:24]
                  when _T_7 : @[CONTROL.scala 200:35]
                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 201:18]
                    io.branch <= UInt<1>("h00") @[CONTROL.scala 202:15]
                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 203:17]
                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 204:18]
                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 205:19]
                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 206:22]
                    io.operand_A <= UInt<2>("h03") @[CONTROL.scala 207:18]
                    io.operand_B <= UInt<1>("h01") @[CONTROL.scala 208:18]
                    io.extend <= UInt<2>("h02") @[CONTROL.scala 209:15]
                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 210:20]
                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 211:16]
                    io.is_I <= UInt<1>("h01") @[CONTROL.scala 212:13]
                    io.is_V <= UInt<1>("h00") @[CONTROL.scala 213:13]
                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 214:22]
                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 215:24]
                    io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 216:23]
                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 217:15]
                    io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 218:15]
                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 219:14]
                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 220:21]
                    skip @[CONTROL.scala 200:35]
                  else : @[CONTROL.scala 223:35]
                    node _T_8 = eq(io.opcode, UInt<5>("h017")) @[CONTROL.scala 223:24]
                    when _T_8 : @[CONTROL.scala 223:35]
                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 224:18]
                      io.branch <= UInt<1>("h00") @[CONTROL.scala 225:15]
                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 226:17]
                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 227:18]
                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 228:19]
                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 229:22]
                      io.operand_A <= UInt<2>("h02") @[CONTROL.scala 230:18]
                      io.operand_B <= UInt<1>("h01") @[CONTROL.scala 231:18]
                      io.extend <= UInt<2>("h02") @[CONTROL.scala 232:15]
                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 233:20]
                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 234:16]
                      io.is_I <= UInt<1>("h01") @[CONTROL.scala 235:13]
                      io.is_V <= UInt<1>("h00") @[CONTROL.scala 236:13]
                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 237:22]
                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 238:24]
                      io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 239:23]
                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 240:15]
                      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 241:15]
                      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 242:14]
                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 243:21]
                      skip @[CONTROL.scala 223:35]
                    else : @[CONTROL.scala 247:53]
                      node _T_9 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 247:24]
                      node _T_10 = eq(io.fun3, UInt<3>("h07")) @[CONTROL.scala 247:44]
                      node _T_11 = and(_T_9, _T_10) @[CONTROL.scala 247:33]
                      when _T_11 : @[CONTROL.scala 247:53]
                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 248:18]
                        io.branch <= UInt<1>("h00") @[CONTROL.scala 249:15]
                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 250:17]
                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 251:18]
                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 252:19]
                        io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 253:22]
                        io.operand_A <= UInt<3>("h04") @[CONTROL.scala 254:18]
                        io.operand_B <= UInt<2>("h02") @[CONTROL.scala 255:18]
                        io.extend <= UInt<1>("h00") @[CONTROL.scala 256:15]
                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 257:20]
                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 258:13]
                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 259:13]
                        io.csr_reg_write <= UInt<1>("h01") @[CONTROL.scala 260:22]
                        io.vlcsr_reg_Write <= UInt<1>("h01") @[CONTROL.scala 261:24]
                        io.vlamx_writepin <= UInt<1>("h01") @[CONTROL.scala 262:23]
                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 263:15]
                        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 264:15]
                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 265:14]
                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 266:21]
                        node _T_12 = neq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 268:21]
                        when _T_12 : @[CONTROL.scala 268:30]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 269:20]
                          skip @[CONTROL.scala 268:30]
                        else : @[CONTROL.scala 270:57]
                          node _T_13 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 270:28]
                          node _T_14 = neq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 270:48]
                          node _T_15 = and(_T_13, _T_14) @[CONTROL.scala 270:36]
                          when _T_15 : @[CONTROL.scala 270:57]
                            io.avl_ope <= UInt<1>("h01") @[CONTROL.scala 271:20]
                            skip @[CONTROL.scala 270:57]
                          else : @[CONTROL.scala 272:57]
                            node _T_16 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 272:28]
                            node _T_17 = eq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 272:48]
                            node _T_18 = and(_T_16, _T_17) @[CONTROL.scala 272:36]
                            when _T_18 : @[CONTROL.scala 272:57]
                              io.avl_ope <= UInt<2>("h02") @[CONTROL.scala 273:20]
                              skip @[CONTROL.scala 272:57]
                            else : @[CONTROL.scala 274:17]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 275:20]
                              skip @[CONTROL.scala 274:17]
                        skip @[CONTROL.scala 247:53]
                      else : @[CONTROL.scala 281:53]
                        node _T_19 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 281:24]
                        node _T_20 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 281:44]
                        node _T_21 = and(_T_19, _T_20) @[CONTROL.scala 281:33]
                        when _T_21 : @[CONTROL.scala 281:53]
                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 282:18]
                          io.branch <= UInt<1>("h00") @[CONTROL.scala 283:15]
                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 284:17]
                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 285:18]
                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 286:19]
                          io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 287:22]
                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 288:18]
                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 289:18]
                          io.extend <= UInt<1>("h00") @[CONTROL.scala 290:15]
                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 291:20]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 292:16]
                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 293:13]
                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 294:13]
                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 295:22]
                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 296:24]
                          io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 297:23]
                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 298:15]
                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 299:15]
                          io.V_imm <= UInt<1>("h01") @[CONTROL.scala 300:14]
                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 301:21]
                          skip @[CONTROL.scala 281:53]
                        else : @[CONTROL.scala 304:53]
                          node _T_22 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 304:24]
                          node _T_23 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 304:44]
                          node _T_24 = and(_T_22, _T_23) @[CONTROL.scala 304:33]
                          when _T_24 : @[CONTROL.scala 304:53]
                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 305:18]
                            io.branch <= UInt<1>("h00") @[CONTROL.scala 306:15]
                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 307:17]
                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 308:18]
                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 309:19]
                            io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 310:22]
                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 311:18]
                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 312:18]
                            io.extend <= UInt<1>("h00") @[CONTROL.scala 313:15]
                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 314:20]
                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 315:16]
                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 316:13]
                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 317:13]
                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 318:22]
                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 319:24]
                            io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 320:23]
                            io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 321:15]
                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 322:15]
                            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 323:14]
                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 324:21]
                            skip @[CONTROL.scala 304:53]
                          else : @[CONTROL.scala 327:53]
                            node _T_25 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 327:24]
                            node _T_26 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 327:44]
                            node _T_27 = and(_T_25, _T_26) @[CONTROL.scala 327:33]
                            when _T_27 : @[CONTROL.scala 327:53]
                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 328:18]
                              io.branch <= UInt<1>("h00") @[CONTROL.scala 329:15]
                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 330:17]
                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 331:18]
                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 332:19]
                              io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 333:22]
                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 334:18]
                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 335:18]
                              io.extend <= UInt<1>("h00") @[CONTROL.scala 336:15]
                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 337:20]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 338:16]
                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 339:13]
                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 340:13]
                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 341:22]
                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 342:24]
                              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 343:23]
                              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 344:15]
                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 345:15]
                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 346:14]
                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 347:21]
                              skip @[CONTROL.scala 327:53]
                            else : @[CONTROL.scala 351:72]
                              node _T_28 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 351:24]
                              node _T_29 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 351:44]
                              node _T_30 = and(_T_28, _T_29) @[CONTROL.scala 351:33]
                              node _T_31 = eq(io.fun6, UInt<2>("h02")) @[CONTROL.scala 351:63]
                              node _T_32 = and(_T_30, _T_31) @[CONTROL.scala 351:52]
                              when _T_32 : @[CONTROL.scala 351:72]
                                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 352:18]
                                io.branch <= UInt<1>("h00") @[CONTROL.scala 353:15]
                                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 354:17]
                                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 355:18]
                                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 356:19]
                                io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 357:22]
                                io.operand_A <= UInt<1>("h00") @[CONTROL.scala 358:18]
                                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 359:18]
                                io.extend <= UInt<1>("h00") @[CONTROL.scala 360:15]
                                io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 361:20]
                                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 362:16]
                                io.is_I <= UInt<1>("h00") @[CONTROL.scala 363:13]
                                io.is_V <= UInt<1>("h01") @[CONTROL.scala 364:13]
                                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 365:22]
                                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 366:24]
                                io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 367:23]
                                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 368:15]
                                io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 369:15]
                                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 370:14]
                                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 371:21]
                                skip @[CONTROL.scala 351:72]
                              else : @[CONTROL.scala 374:72]
                                node _T_33 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 374:24]
                                node _T_34 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 374:44]
                                node _T_35 = and(_T_33, _T_34) @[CONTROL.scala 374:33]
                                node _T_36 = eq(io.fun6, UInt<2>("h02")) @[CONTROL.scala 374:63]
                                node _T_37 = and(_T_35, _T_36) @[CONTROL.scala 374:52]
                                when _T_37 : @[CONTROL.scala 374:72]
                                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 375:18]
                                  io.branch <= UInt<1>("h00") @[CONTROL.scala 376:15]
                                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 377:17]
                                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 378:18]
                                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 379:19]
                                  io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 380:22]
                                  io.operand_A <= UInt<1>("h00") @[CONTROL.scala 381:18]
                                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 382:18]
                                  io.extend <= UInt<1>("h00") @[CONTROL.scala 383:15]
                                  io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 384:20]
                                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 385:16]
                                  io.is_I <= UInt<1>("h00") @[CONTROL.scala 386:13]
                                  io.is_V <= UInt<1>("h01") @[CONTROL.scala 387:13]
                                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 388:22]
                                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 389:24]
                                  io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 390:23]
                                  io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 391:15]
                                  io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 392:15]
                                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 393:14]
                                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 394:21]
                                  skip @[CONTROL.scala 374:72]
                                else : @[CONTROL.scala 398:73]
                                  node _T_38 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 398:24]
                                  node _T_39 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 398:44]
                                  node _T_40 = and(_T_38, _T_39) @[CONTROL.scala 398:33]
                                  node _T_41 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 398:63]
                                  node _T_42 = and(_T_40, _T_41) @[CONTROL.scala 398:52]
                                  when _T_42 : @[CONTROL.scala 398:73]
                                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 399:18]
                                    io.branch <= UInt<1>("h00") @[CONTROL.scala 400:15]
                                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 401:17]
                                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 402:18]
                                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 403:19]
                                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 404:22]
                                    io.operand_A <= UInt<1>("h00") @[CONTROL.scala 405:18]
                                    io.operand_B <= UInt<1>("h00") @[CONTROL.scala 406:18]
                                    io.extend <= UInt<1>("h00") @[CONTROL.scala 407:15]
                                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 408:20]
                                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 409:16]
                                    io.is_I <= UInt<1>("h00") @[CONTROL.scala 410:13]
                                    io.is_V <= UInt<1>("h01") @[CONTROL.scala 411:13]
                                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 412:22]
                                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 413:24]
                                    io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 414:23]
                                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 415:15]
                                    io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 416:15]
                                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 417:14]
                                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 418:21]
                                    skip @[CONTROL.scala 398:73]
                                  else : @[CONTROL.scala 421:73]
                                    node _T_43 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 421:24]
                                    node _T_44 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 421:44]
                                    node _T_45 = and(_T_43, _T_44) @[CONTROL.scala 421:33]
                                    node _T_46 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 421:63]
                                    node _T_47 = and(_T_45, _T_46) @[CONTROL.scala 421:52]
                                    when _T_47 : @[CONTROL.scala 421:73]
                                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 422:18]
                                      io.branch <= UInt<1>("h00") @[CONTROL.scala 423:15]
                                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 424:17]
                                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 425:18]
                                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 426:19]
                                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 427:22]
                                      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 428:18]
                                      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 429:18]
                                      io.extend <= UInt<1>("h00") @[CONTROL.scala 430:15]
                                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 431:20]
                                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 432:16]
                                      io.is_I <= UInt<1>("h00") @[CONTROL.scala 433:13]
                                      io.is_V <= UInt<1>("h01") @[CONTROL.scala 434:13]
                                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 435:22]
                                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 436:24]
                                      io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 437:23]
                                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 438:15]
                                      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 439:15]
                                      io.V_imm <= UInt<1>("h01") @[CONTROL.scala 440:14]
                                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 441:21]
                                      skip @[CONTROL.scala 421:73]
                                    else : @[CONTROL.scala 444:73]
                                      node _T_48 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 444:24]
                                      node _T_49 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 444:44]
                                      node _T_50 = and(_T_48, _T_49) @[CONTROL.scala 444:33]
                                      node _T_51 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 444:63]
                                      node _T_52 = and(_T_50, _T_51) @[CONTROL.scala 444:52]
                                      when _T_52 : @[CONTROL.scala 444:73]
                                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 445:18]
                                        io.branch <= UInt<1>("h00") @[CONTROL.scala 446:15]
                                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 447:17]
                                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 448:18]
                                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 449:19]
                                        io.alu_operation <= UInt<4>("h08") @[CONTROL.scala 450:22]
                                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 451:18]
                                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 452:18]
                                        io.extend <= UInt<1>("h00") @[CONTROL.scala 453:15]
                                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 454:20]
                                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 455:16]
                                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 456:13]
                                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 457:13]
                                        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 458:22]
                                        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 459:24]
                                        io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 460:23]
                                        io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 461:15]
                                        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 462:15]
                                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 463:14]
                                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 464:21]
                                        skip @[CONTROL.scala 444:73]
                                      else : @[CONTROL.scala 469:72]
                                        node _T_53 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 469:24]
                                        node _T_54 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 469:44]
                                        node _T_55 = and(_T_53, _T_54) @[CONTROL.scala 469:33]
                                        node _T_56 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 469:63]
                                        node _T_57 = and(_T_55, _T_56) @[CONTROL.scala 469:52]
                                        when _T_57 : @[CONTROL.scala 469:72]
                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 470:18]
                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 471:15]
                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 472:17]
                                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 473:18]
                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 474:19]
                                          io.alu_operation <= UInt<4>("h09") @[CONTROL.scala 475:22]
                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 476:18]
                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 477:18]
                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 478:15]
                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 479:20]
                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 480:16]
                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 481:13]
                                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 482:13]
                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 483:22]
                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 484:24]
                                          io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 485:23]
                                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 486:15]
                                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 487:15]
                                          io.V_imm <= UInt<1>("h01") @[CONTROL.scala 488:14]
                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 489:21]
                                          skip @[CONTROL.scala 469:72]
                                        else : @[CONTROL.scala 492:72]
                                          node _T_58 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 492:24]
                                          node _T_59 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 492:44]
                                          node _T_60 = and(_T_58, _T_59) @[CONTROL.scala 492:33]
                                          node _T_61 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 492:63]
                                          node _T_62 = and(_T_60, _T_61) @[CONTROL.scala 492:52]
                                          when _T_62 : @[CONTROL.scala 492:72]
                                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 493:18]
                                            io.branch <= UInt<1>("h00") @[CONTROL.scala 494:15]
                                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 495:17]
                                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 496:18]
                                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 497:19]
                                            io.alu_operation <= UInt<4>("h0a") @[CONTROL.scala 498:22]
                                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 499:18]
                                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 500:18]
                                            io.extend <= UInt<1>("h00") @[CONTROL.scala 501:15]
                                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 502:20]
                                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 503:16]
                                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 504:13]
                                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 505:13]
                                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 506:22]
                                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 507:24]
                                            io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 508:23]
                                            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 509:15]
                                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 510:15]
                                            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 511:14]
                                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 512:21]
                                            skip @[CONTROL.scala 492:72]
                                          else : @[CONTROL.scala 515:72]
                                            node _T_63 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 515:24]
                                            node _T_64 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 515:44]
                                            node _T_65 = and(_T_63, _T_64) @[CONTROL.scala 515:33]
                                            node _T_66 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 515:63]
                                            node _T_67 = and(_T_65, _T_66) @[CONTROL.scala 515:52]
                                            when _T_67 : @[CONTROL.scala 515:72]
                                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 516:18]
                                              io.branch <= UInt<1>("h00") @[CONTROL.scala 517:15]
                                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 518:17]
                                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 519:18]
                                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 520:19]
                                              io.alu_operation <= UInt<4>("h0b") @[CONTROL.scala 521:22]
                                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 522:18]
                                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 523:18]
                                              io.extend <= UInt<1>("h00") @[CONTROL.scala 524:15]
                                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 525:20]
                                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 526:16]
                                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 527:13]
                                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 528:13]
                                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 529:22]
                                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 530:24]
                                              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 531:23]
                                              io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 532:15]
                                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 533:15]
                                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 534:14]
                                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 535:21]
                                              skip @[CONTROL.scala 515:72]
                                            else : @[CONTROL.scala 539:73]
                                              node _T_68 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 539:24]
                                              node _T_69 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 539:44]
                                              node _T_70 = and(_T_68, _T_69) @[CONTROL.scala 539:33]
                                              node _T_71 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 539:63]
                                              node _T_72 = and(_T_70, _T_71) @[CONTROL.scala 539:52]
                                              when _T_72 : @[CONTROL.scala 539:73]
                                                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 540:18]
                                                io.branch <= UInt<1>("h00") @[CONTROL.scala 541:15]
                                                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 542:17]
                                                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 543:18]
                                                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 544:19]
                                                io.alu_operation <= UInt<4>("h0c") @[CONTROL.scala 545:22]
                                                io.operand_A <= UInt<1>("h00") @[CONTROL.scala 546:18]
                                                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 547:18]
                                                io.extend <= UInt<1>("h00") @[CONTROL.scala 548:15]
                                                io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 549:20]
                                                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 550:16]
                                                io.is_I <= UInt<1>("h00") @[CONTROL.scala 551:13]
                                                io.is_V <= UInt<1>("h01") @[CONTROL.scala 552:13]
                                                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 553:22]
                                                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 554:24]
                                                io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 555:23]
                                                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 556:15]
                                                io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 557:15]
                                                io.V_imm <= UInt<1>("h01") @[CONTROL.scala 558:14]
                                                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 559:21]
                                                skip @[CONTROL.scala 539:73]
                                              else : @[CONTROL.scala 562:73]
                                                node _T_73 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 562:24]
                                                node _T_74 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 562:44]
                                                node _T_75 = and(_T_73, _T_74) @[CONTROL.scala 562:33]
                                                node _T_76 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 562:63]
                                                node _T_77 = and(_T_75, _T_76) @[CONTROL.scala 562:52]
                                                when _T_77 : @[CONTROL.scala 562:73]
                                                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 563:18]
                                                  io.branch <= UInt<1>("h00") @[CONTROL.scala 564:15]
                                                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 565:17]
                                                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 566:18]
                                                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 567:19]
                                                  io.alu_operation <= UInt<4>("h0d") @[CONTROL.scala 568:22]
                                                  io.operand_A <= UInt<1>("h00") @[CONTROL.scala 569:18]
                                                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 570:18]
                                                  io.extend <= UInt<1>("h00") @[CONTROL.scala 571:15]
                                                  io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 572:20]
                                                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 573:16]
                                                  io.is_I <= UInt<1>("h00") @[CONTROL.scala 574:13]
                                                  io.is_V <= UInt<1>("h01") @[CONTROL.scala 575:13]
                                                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 576:22]
                                                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 577:24]
                                                  io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 578:23]
                                                  io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 579:15]
                                                  io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 580:15]
                                                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 581:14]
                                                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 582:21]
                                                  skip @[CONTROL.scala 562:73]
                                                else : @[CONTROL.scala 585:73]
                                                  node _T_78 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 585:24]
                                                  node _T_79 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 585:44]
                                                  node _T_80 = and(_T_78, _T_79) @[CONTROL.scala 585:33]
                                                  node _T_81 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 585:63]
                                                  node _T_82 = and(_T_80, _T_81) @[CONTROL.scala 585:52]
                                                  when _T_82 : @[CONTROL.scala 585:73]
                                                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 586:18]
                                                    io.branch <= UInt<1>("h00") @[CONTROL.scala 587:15]
                                                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 588:17]
                                                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 589:18]
                                                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 590:19]
                                                    io.alu_operation <= UInt<4>("h0e") @[CONTROL.scala 591:22]
                                                    io.operand_A <= UInt<1>("h00") @[CONTROL.scala 592:18]
                                                    io.operand_B <= UInt<1>("h00") @[CONTROL.scala 593:18]
                                                    io.extend <= UInt<1>("h00") @[CONTROL.scala 594:15]
                                                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 595:20]
                                                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 596:16]
                                                    io.is_I <= UInt<1>("h00") @[CONTROL.scala 597:13]
                                                    io.is_V <= UInt<1>("h01") @[CONTROL.scala 598:13]
                                                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 599:22]
                                                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 600:24]
                                                    io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 601:23]
                                                    io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 602:15]
                                                    io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 603:15]
                                                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 604:14]
                                                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 605:21]
                                                    skip @[CONTROL.scala 585:73]
                                                  else : @[CONTROL.scala 609:73]
                                                    node _T_83 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 609:24]
                                                    node _T_84 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 609:44]
                                                    node _T_85 = and(_T_83, _T_84) @[CONTROL.scala 609:33]
                                                    node _T_86 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 609:63]
                                                    node _T_87 = and(_T_85, _T_86) @[CONTROL.scala 609:52]
                                                    when _T_87 : @[CONTROL.scala 609:73]
                                                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 610:18]
                                                      io.branch <= UInt<1>("h00") @[CONTROL.scala 611:15]
                                                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 612:17]
                                                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 613:18]
                                                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 614:19]
                                                      io.alu_operation <= UInt<4>("h0f") @[CONTROL.scala 615:22]
                                                      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 616:18]
                                                      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 617:18]
                                                      io.extend <= UInt<1>("h00") @[CONTROL.scala 618:15]
                                                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 619:20]
                                                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 620:16]
                                                      io.is_I <= UInt<1>("h00") @[CONTROL.scala 621:13]
                                                      io.is_V <= UInt<1>("h01") @[CONTROL.scala 622:13]
                                                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 623:22]
                                                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 624:24]
                                                      io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 625:23]
                                                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 626:15]
                                                      io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 627:15]
                                                      io.V_imm <= UInt<1>("h01") @[CONTROL.scala 628:14]
                                                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 629:21]
                                                      skip @[CONTROL.scala 609:73]
                                                    else : @[CONTROL.scala 632:73]
                                                      node _T_88 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 632:24]
                                                      node _T_89 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 632:44]
                                                      node _T_90 = and(_T_88, _T_89) @[CONTROL.scala 632:33]
                                                      node _T_91 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 632:63]
                                                      node _T_92 = and(_T_90, _T_91) @[CONTROL.scala 632:52]
                                                      when _T_92 : @[CONTROL.scala 632:73]
                                                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 633:18]
                                                        io.branch <= UInt<1>("h00") @[CONTROL.scala 634:15]
                                                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 635:17]
                                                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 636:18]
                                                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 637:19]
                                                        io.alu_operation <= UInt<5>("h010") @[CONTROL.scala 638:22]
                                                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 639:18]
                                                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 640:18]
                                                        io.extend <= UInt<1>("h00") @[CONTROL.scala 641:15]
                                                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 642:20]
                                                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 643:16]
                                                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 644:13]
                                                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 645:13]
                                                        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 646:22]
                                                        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 647:24]
                                                        io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 648:23]
                                                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 649:15]
                                                        io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 650:15]
                                                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 651:14]
                                                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 652:21]
                                                        skip @[CONTROL.scala 632:73]
                                                      else : @[CONTROL.scala 655:73]
                                                        node _T_93 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 655:24]
                                                        node _T_94 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 655:44]
                                                        node _T_95 = and(_T_93, _T_94) @[CONTROL.scala 655:33]
                                                        node _T_96 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 655:63]
                                                        node _T_97 = and(_T_95, _T_96) @[CONTROL.scala 655:52]
                                                        when _T_97 : @[CONTROL.scala 655:73]
                                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 656:18]
                                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 657:15]
                                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 658:17]
                                                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 659:18]
                                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 660:19]
                                                          io.alu_operation <= UInt<5>("h011") @[CONTROL.scala 661:22]
                                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 662:18]
                                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 663:18]
                                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 664:15]
                                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 665:20]
                                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 666:16]
                                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 667:13]
                                                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 668:13]
                                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 669:22]
                                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 670:24]
                                                          io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 671:23]
                                                          io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 672:15]
                                                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 673:15]
                                                          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 674:14]
                                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 675:21]
                                                          skip @[CONTROL.scala 655:73]
                                                        else : @[CONTROL.scala 679:72]
                                                          node _T_98 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 679:24]
                                                          node _T_99 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 679:44]
                                                          node _T_100 = and(_T_98, _T_99) @[CONTROL.scala 679:33]
                                                          node _T_101 = eq(io.fun6, UInt<2>("h03")) @[CONTROL.scala 679:63]
                                                          node _T_102 = and(_T_100, _T_101) @[CONTROL.scala 679:52]
                                                          when _T_102 : @[CONTROL.scala 679:72]
                                                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 680:18]
                                                            io.branch <= UInt<1>("h00") @[CONTROL.scala 681:15]
                                                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 682:17]
                                                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 683:18]
                                                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 684:19]
                                                            io.alu_operation <= UInt<5>("h012") @[CONTROL.scala 685:22]
                                                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 686:18]
                                                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 687:18]
                                                            io.extend <= UInt<1>("h00") @[CONTROL.scala 688:15]
                                                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 689:20]
                                                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 690:16]
                                                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 691:13]
                                                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 692:13]
                                                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 693:22]
                                                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 694:24]
                                                            io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 695:23]
                                                            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 696:15]
                                                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 697:15]
                                                            io.V_imm <= UInt<1>("h01") @[CONTROL.scala 698:14]
                                                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 699:21]
                                                            skip @[CONTROL.scala 679:72]
                                                          else : @[CONTROL.scala 702:72]
                                                            node _T_103 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 702:24]
                                                            node _T_104 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 702:44]
                                                            node _T_105 = and(_T_103, _T_104) @[CONTROL.scala 702:33]
                                                            node _T_106 = eq(io.fun6, UInt<2>("h03")) @[CONTROL.scala 702:63]
                                                            node _T_107 = and(_T_105, _T_106) @[CONTROL.scala 702:52]
                                                            when _T_107 : @[CONTROL.scala 702:72]
                                                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 703:18]
                                                              io.branch <= UInt<1>("h00") @[CONTROL.scala 704:15]
                                                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 705:17]
                                                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 706:18]
                                                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 707:19]
                                                              io.alu_operation <= UInt<5>("h013") @[CONTROL.scala 708:22]
                                                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 709:18]
                                                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 710:18]
                                                              io.extend <= UInt<1>("h00") @[CONTROL.scala 711:15]
                                                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 712:20]
                                                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 713:16]
                                                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 714:13]
                                                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 715:13]
                                                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 716:22]
                                                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 717:24]
                                                              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 718:23]
                                                              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 719:15]
                                                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 720:15]
                                                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 721:14]
                                                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 722:21]
                                                              skip @[CONTROL.scala 702:72]
                                                            else : @[CONTROL.scala 727:72]
                                                              node _T_108 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 727:24]
                                                              node _T_109 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 727:44]
                                                              node _T_110 = and(_T_108, _T_109) @[CONTROL.scala 727:33]
                                                              node _T_111 = eq(io.fun6, UInt<3>("h04")) @[CONTROL.scala 727:63]
                                                              node _T_112 = and(_T_110, _T_111) @[CONTROL.scala 727:52]
                                                              when _T_112 : @[CONTROL.scala 727:72]
                                                                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 728:18]
                                                                io.branch <= UInt<1>("h00") @[CONTROL.scala 729:15]
                                                                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 730:17]
                                                                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 731:18]
                                                                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 732:19]
                                                                io.alu_operation <= UInt<5>("h014") @[CONTROL.scala 733:22]
                                                                io.operand_A <= UInt<1>("h00") @[CONTROL.scala 734:18]
                                                                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 735:18]
                                                                io.extend <= UInt<1>("h00") @[CONTROL.scala 736:15]
                                                                io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 737:20]
                                                                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 738:16]
                                                                io.is_I <= UInt<1>("h00") @[CONTROL.scala 739:13]
                                                                io.is_V <= UInt<1>("h01") @[CONTROL.scala 740:13]
                                                                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 741:22]
                                                                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 742:24]
                                                                io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 743:23]
                                                                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 744:15]
                                                                io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 745:15]
                                                                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 746:14]
                                                                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 747:21]
                                                                skip @[CONTROL.scala 727:72]
                                                              else : @[CONTROL.scala 750:72]
                                                                node _T_113 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 750:24]
                                                                node _T_114 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 750:44]
                                                                node _T_115 = and(_T_113, _T_114) @[CONTROL.scala 750:33]
                                                                node _T_116 = eq(io.fun6, UInt<3>("h04")) @[CONTROL.scala 750:63]
                                                                node _T_117 = and(_T_115, _T_116) @[CONTROL.scala 750:52]
                                                                when _T_117 : @[CONTROL.scala 750:72]
                                                                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 751:18]
                                                                  io.branch <= UInt<1>("h00") @[CONTROL.scala 752:15]
                                                                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 753:17]
                                                                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 754:18]
                                                                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 755:19]
                                                                  io.alu_operation <= UInt<5>("h015") @[CONTROL.scala 756:22]
                                                                  io.operand_A <= UInt<1>("h00") @[CONTROL.scala 757:18]
                                                                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 758:18]
                                                                  io.extend <= UInt<1>("h00") @[CONTROL.scala 759:15]
                                                                  io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 760:20]
                                                                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 761:16]
                                                                  io.is_I <= UInt<1>("h00") @[CONTROL.scala 762:13]
                                                                  io.is_V <= UInt<1>("h01") @[CONTROL.scala 763:13]
                                                                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 764:22]
                                                                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 765:24]
                                                                  io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 766:23]
                                                                  io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 767:15]
                                                                  io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 768:15]
                                                                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 769:14]
                                                                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 770:21]
                                                                  skip @[CONTROL.scala 750:72]
                                                                else : @[CONTROL.scala 773:72]
                                                                  node _T_118 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 773:24]
                                                                  node _T_119 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 773:44]
                                                                  node _T_120 = and(_T_118, _T_119) @[CONTROL.scala 773:33]
                                                                  node _T_121 = eq(io.fun6, UInt<3>("h05")) @[CONTROL.scala 773:63]
                                                                  node _T_122 = and(_T_120, _T_121) @[CONTROL.scala 773:52]
                                                                  when _T_122 : @[CONTROL.scala 773:72]
                                                                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 774:18]
                                                                    io.branch <= UInt<1>("h00") @[CONTROL.scala 775:15]
                                                                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 776:17]
                                                                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 777:18]
                                                                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 778:19]
                                                                    io.alu_operation <= UInt<5>("h016") @[CONTROL.scala 779:22]
                                                                    io.operand_A <= UInt<1>("h00") @[CONTROL.scala 780:18]
                                                                    io.operand_B <= UInt<1>("h00") @[CONTROL.scala 781:18]
                                                                    io.extend <= UInt<1>("h00") @[CONTROL.scala 782:15]
                                                                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 783:20]
                                                                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 784:16]
                                                                    io.is_I <= UInt<1>("h00") @[CONTROL.scala 785:13]
                                                                    io.is_V <= UInt<1>("h01") @[CONTROL.scala 786:13]
                                                                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 787:22]
                                                                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 788:24]
                                                                    io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 789:23]
                                                                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 790:15]
                                                                    io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 791:15]
                                                                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 792:14]
                                                                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 793:21]
                                                                    skip @[CONTROL.scala 773:72]
                                                                  else : @[CONTROL.scala 796:72]
                                                                    node _T_123 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 796:24]
                                                                    node _T_124 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 796:44]
                                                                    node _T_125 = and(_T_123, _T_124) @[CONTROL.scala 796:33]
                                                                    node _T_126 = eq(io.fun6, UInt<3>("h05")) @[CONTROL.scala 796:63]
                                                                    node _T_127 = and(_T_125, _T_126) @[CONTROL.scala 796:52]
                                                                    when _T_127 : @[CONTROL.scala 796:72]
                                                                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 797:18]
                                                                      io.branch <= UInt<1>("h00") @[CONTROL.scala 798:15]
                                                                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 799:17]
                                                                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 800:18]
                                                                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 801:19]
                                                                      io.alu_operation <= UInt<5>("h017") @[CONTROL.scala 802:22]
                                                                      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 803:18]
                                                                      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 804:18]
                                                                      io.extend <= UInt<1>("h00") @[CONTROL.scala 805:15]
                                                                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 806:20]
                                                                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 807:16]
                                                                      io.is_I <= UInt<1>("h00") @[CONTROL.scala 808:13]
                                                                      io.is_V <= UInt<1>("h01") @[CONTROL.scala 809:13]
                                                                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 810:22]
                                                                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 811:24]
                                                                      io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 812:23]
                                                                      io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 813:15]
                                                                      io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 814:15]
                                                                      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 815:14]
                                                                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 816:21]
                                                                      skip @[CONTROL.scala 796:72]
                                                                    else : @[CONTROL.scala 820:72]
                                                                      node _T_128 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 820:24]
                                                                      node _T_129 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 820:44]
                                                                      node _T_130 = and(_T_128, _T_129) @[CONTROL.scala 820:33]
                                                                      node _T_131 = eq(io.fun6, UInt<3>("h06")) @[CONTROL.scala 820:63]
                                                                      node _T_132 = and(_T_130, _T_131) @[CONTROL.scala 820:52]
                                                                      when _T_132 : @[CONTROL.scala 820:72]
                                                                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 821:18]
                                                                        io.branch <= UInt<1>("h00") @[CONTROL.scala 822:15]
                                                                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 823:17]
                                                                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 824:18]
                                                                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 825:19]
                                                                        io.alu_operation <= UInt<5>("h018") @[CONTROL.scala 826:22]
                                                                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 827:18]
                                                                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 828:18]
                                                                        io.extend <= UInt<1>("h00") @[CONTROL.scala 829:15]
                                                                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 830:20]
                                                                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 831:16]
                                                                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 832:13]
                                                                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 833:13]
                                                                        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 834:22]
                                                                        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 835:24]
                                                                        io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 836:23]
                                                                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 837:15]
                                                                        io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 838:15]
                                                                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 839:14]
                                                                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 840:21]
                                                                        skip @[CONTROL.scala 820:72]
                                                                      else : @[CONTROL.scala 843:72]
                                                                        node _T_133 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 843:24]
                                                                        node _T_134 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 843:44]
                                                                        node _T_135 = and(_T_133, _T_134) @[CONTROL.scala 843:33]
                                                                        node _T_136 = eq(io.fun6, UInt<3>("h06")) @[CONTROL.scala 843:63]
                                                                        node _T_137 = and(_T_135, _T_136) @[CONTROL.scala 843:52]
                                                                        when _T_137 : @[CONTROL.scala 843:72]
                                                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 844:18]
                                                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 845:15]
                                                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 846:17]
                                                                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 847:18]
                                                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 848:19]
                                                                          io.alu_operation <= UInt<5>("h019") @[CONTROL.scala 849:22]
                                                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 850:18]
                                                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 851:18]
                                                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 852:15]
                                                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 853:20]
                                                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 854:16]
                                                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 855:13]
                                                                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 856:13]
                                                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 857:22]
                                                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 858:24]
                                                                          io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 859:23]
                                                                          io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 860:15]
                                                                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 861:15]
                                                                          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 862:14]
                                                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 863:21]
                                                                          skip @[CONTROL.scala 843:72]
                                                                        else : @[CONTROL.scala 866:72]
                                                                          node _T_138 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 866:24]
                                                                          node _T_139 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 866:44]
                                                                          node _T_140 = and(_T_138, _T_139) @[CONTROL.scala 866:33]
                                                                          node _T_141 = eq(io.fun6, UInt<3>("h07")) @[CONTROL.scala 866:63]
                                                                          node _T_142 = and(_T_140, _T_141) @[CONTROL.scala 866:52]
                                                                          when _T_142 : @[CONTROL.scala 866:72]
                                                                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 867:18]
                                                                            io.branch <= UInt<1>("h00") @[CONTROL.scala 868:15]
                                                                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 869:17]
                                                                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 870:18]
                                                                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 871:19]
                                                                            io.alu_operation <= UInt<5>("h01a") @[CONTROL.scala 872:22]
                                                                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 873:18]
                                                                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 874:18]
                                                                            io.extend <= UInt<1>("h00") @[CONTROL.scala 875:15]
                                                                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 876:20]
                                                                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 877:16]
                                                                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 878:13]
                                                                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 879:13]
                                                                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 880:22]
                                                                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 881:24]
                                                                            io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 882:23]
                                                                            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 883:15]
                                                                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 884:15]
                                                                            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 885:14]
                                                                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 886:21]
                                                                            skip @[CONTROL.scala 866:72]
                                                                          else : @[CONTROL.scala 889:72]
                                                                            node _T_143 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 889:24]
                                                                            node _T_144 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 889:44]
                                                                            node _T_145 = and(_T_143, _T_144) @[CONTROL.scala 889:33]
                                                                            node _T_146 = eq(io.fun6, UInt<3>("h07")) @[CONTROL.scala 889:63]
                                                                            node _T_147 = and(_T_145, _T_146) @[CONTROL.scala 889:52]
                                                                            when _T_147 : @[CONTROL.scala 889:72]
                                                                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 890:18]
                                                                              io.branch <= UInt<1>("h00") @[CONTROL.scala 891:15]
                                                                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 892:17]
                                                                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 893:18]
                                                                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 894:19]
                                                                              io.alu_operation <= UInt<5>("h01b") @[CONTROL.scala 895:22]
                                                                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 896:18]
                                                                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 897:18]
                                                                              io.extend <= UInt<1>("h00") @[CONTROL.scala 898:15]
                                                                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 899:20]
                                                                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 900:16]
                                                                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 901:13]
                                                                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 902:13]
                                                                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 903:22]
                                                                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 904:24]
                                                                              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 905:23]
                                                                              io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 906:15]
                                                                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 907:15]
                                                                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 908:14]
                                                                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 909:21]
                                                                              skip @[CONTROL.scala 889:72]
                                                                            else : @[CONTROL.scala 911:13]
                                                                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 912:18]
                                                                              io.branch <= UInt<1>("h00") @[CONTROL.scala 913:15]
                                                                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 914:17]
                                                                              io.reg_write <= UInt<1>("h00") @[CONTROL.scala 915:18]
                                                                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 916:19]
                                                                              io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 917:22]
                                                                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 918:18]
                                                                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 919:18]
                                                                              io.extend <= UInt<1>("h00") @[CONTROL.scala 920:15]
                                                                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 921:20]
                                                                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 922:16]
                                                                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 923:13]
                                                                              io.is_V <= UInt<1>("h00") @[CONTROL.scala 924:13]
                                                                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 925:22]
                                                                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 926:24]
                                                                              io.vlamx_writepin <= UInt<1>("h00") @[CONTROL.scala 927:23]
                                                                              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 928:15]
                                                                              io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 929:15]
                                                                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 930:14]
                                                                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 931:21]
                                                                              skip @[CONTROL.scala 911:13]
    
  module Immde : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, flip pc : UInt<32>, flip I_instruction : UInt<1>, flip V_instruction : UInt<1>, I_type : SInt<32>, S_type : SInt<32>, SB_type : SInt<32>, U_type : SInt<32>, UJ_type : SInt<32>, V_I_type : SInt<64>}
    
    node _T = eq(io.I_instruction, UInt<1>("h01")) @[IMMEDIATE.scala 21:24]
    when _T : @[IMMEDIATE.scala 21:33]
      node _io_I_type_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 22:39]
      node _io_I_type_T_1 = bits(_io_I_type_T, 0, 0) @[Bitwise.scala 72:15]
      node io_I_type_hi = mux(_io_I_type_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_I_type_lo = bits(io.instr, 31, 20) @[IMMEDIATE.scala 22:54]
      node _io_I_type_T_2 = cat(io_I_type_hi, io_I_type_lo) @[Cat.scala 30:58]
      node _io_I_type_T_3 = asSInt(_io_I_type_T_2) @[IMMEDIATE.scala 22:63]
      io.I_type <= _io_I_type_T_3 @[IMMEDIATE.scala 22:15]
      node _io_S_type_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 24:39]
      node _io_S_type_T_1 = bits(_io_S_type_T, 0, 0) @[Bitwise.scala 72:15]
      node io_S_type_hi_hi = mux(_io_S_type_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_S_type_hi_lo = bits(io.instr, 31, 25) @[IMMEDIATE.scala 24:54]
      node io_S_type_lo = bits(io.instr, 11, 7) @[IMMEDIATE.scala 24:71]
      node io_S_type_hi = cat(io_S_type_hi_hi, io_S_type_hi_lo) @[Cat.scala 30:58]
      node _io_S_type_T_2 = cat(io_S_type_hi, io_S_type_lo) @[Cat.scala 30:58]
      node _io_S_type_T_3 = asSInt(_io_S_type_T_2) @[IMMEDIATE.scala 24:79]
      io.S_type <= _io_S_type_T_3 @[IMMEDIATE.scala 24:15]
      node _a_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 26:34]
      node _a_T_1 = bits(_a_T, 0, 0) @[Bitwise.scala 72:15]
      node a_hi_hi_hi = mux(_a_T_1, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
      node a_hi_hi_lo = bits(io.instr, 31, 31) @[IMMEDIATE.scala 26:49]
      node a_hi_lo = bits(io.instr, 7, 7) @[IMMEDIATE.scala 26:63]
      node a_lo_hi_hi = bits(io.instr, 30, 25) @[IMMEDIATE.scala 26:76]
      node a_lo_hi_lo = bits(io.instr, 11, 8) @[IMMEDIATE.scala 26:93]
      node a_lo_hi = cat(a_lo_hi_hi, a_lo_hi_lo) @[Cat.scala 30:58]
      node a_lo = cat(a_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
      node a_hi_hi = cat(a_hi_hi_hi, a_hi_hi_lo) @[Cat.scala 30:58]
      node a_hi = cat(a_hi_hi, a_hi_lo) @[Cat.scala 30:58]
      node _a_T_2 = cat(a_hi, a_lo) @[Cat.scala 30:58]
      node a = asSInt(_a_T_2) @[IMMEDIATE.scala 26:106]
      node _io_SB_type_T = asSInt(io.pc) @[IMMEDIATE.scala 27:29]
      node _io_SB_type_T_1 = add(a, _io_SB_type_T) @[IMMEDIATE.scala 27:21]
      node _io_SB_type_T_2 = tail(_io_SB_type_T_1, 1) @[IMMEDIATE.scala 27:21]
      node _io_SB_type_T_3 = asSInt(_io_SB_type_T_2) @[IMMEDIATE.scala 27:21]
      io.SB_type <= _io_SB_type_T_3 @[IMMEDIATE.scala 27:16]
      node io_U_type_hi = bits(io.instr, 31, 12) @[IMMEDIATE.scala 29:30]
      node io_U_type_lo = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
      node _io_U_type_T = cat(io_U_type_hi, io_U_type_lo) @[Cat.scala 30:58]
      node _io_U_type_T_1 = asSInt(_io_U_type_T) @[IMMEDIATE.scala 29:57]
      io.U_type <= _io_U_type_T_1 @[IMMEDIATE.scala 29:15]
      node _b_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 31:34]
      node _b_T_1 = bits(_b_T, 0, 0) @[Bitwise.scala 72:15]
      node b_hi_hi_hi = mux(_b_T_1, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
      node b_hi_hi_lo = bits(io.instr, 31, 31) @[IMMEDIATE.scala 31:49]
      node b_hi_lo = bits(io.instr, 19, 12) @[IMMEDIATE.scala 31:63]
      node b_lo_hi_hi = bits(io.instr, 20, 20) @[IMMEDIATE.scala 31:80]
      node b_lo_hi_lo = bits(io.instr, 30, 21) @[IMMEDIATE.scala 31:94]
      node b_lo_hi = cat(b_lo_hi_hi, b_lo_hi_lo) @[Cat.scala 30:58]
      node b_lo = cat(b_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
      node b_hi_hi = cat(b_hi_hi_hi, b_hi_hi_lo) @[Cat.scala 30:58]
      node b_hi = cat(b_hi_hi, b_hi_lo) @[Cat.scala 30:58]
      node _b_T_2 = cat(b_hi, b_lo) @[Cat.scala 30:58]
      node b = asSInt(_b_T_2) @[IMMEDIATE.scala 31:108]
      node _io_UJ_type_T = asSInt(io.pc) @[IMMEDIATE.scala 32:29]
      node _io_UJ_type_T_1 = add(b, _io_UJ_type_T) @[IMMEDIATE.scala 32:21]
      node _io_UJ_type_T_2 = tail(_io_UJ_type_T_1, 1) @[IMMEDIATE.scala 32:21]
      node _io_UJ_type_T_3 = asSInt(_io_UJ_type_T_2) @[IMMEDIATE.scala 32:21]
      io.UJ_type <= _io_UJ_type_T_3 @[IMMEDIATE.scala 32:16]
      io.V_I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 34:17]
      skip @[IMMEDIATE.scala 21:33]
    else : @[IMMEDIATE.scala 36:39]
      node _T_1 = eq(io.V_instruction, UInt<1>("h01")) @[IMMEDIATE.scala 36:30]
      when _T_1 : @[IMMEDIATE.scala 36:39]
        io.I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 37:15]
        io.S_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 38:15]
        io.SB_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 39:16]
        io.U_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 40:15]
        io.UJ_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 41:16]
        node io_V_I_type_hi = mux(UInt<1>("h00"), UInt<59>("h07ffffffffffffff"), UInt<59>("h00")) @[Bitwise.scala 72:12]
        node io_V_I_type_lo = bits(io.instr, 19, 15) @[IMMEDIATE.scala 42:47]
        node _io_V_I_type_T = cat(io_V_I_type_hi, io_V_I_type_lo) @[Cat.scala 30:58]
        node _io_V_I_type_T_1 = asSInt(_io_V_I_type_T) @[IMMEDIATE.scala 42:57]
        io.V_I_type <= _io_V_I_type_T_1 @[IMMEDIATE.scala 42:17]
        skip @[IMMEDIATE.scala 36:39]
      else : @[IMMEDIATE.scala 44:13]
        io.I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 45:15]
        io.S_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 46:15]
        io.SB_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 47:16]
        io.U_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 48:15]
        io.UJ_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 49:16]
        io.V_I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 50:17]
        skip @[IMMEDIATE.scala 44:13]
    
  module RegFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip reg_write : UInt<1>, flip w_reg : UInt<5>, flip w_data : SInt<32>, rdata1 : SInt<32>, rdata2 : SInt<32>}
    
    wire _regs_WIRE : SInt<32>[32] @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[0] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[1] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[2] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[3] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[4] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[5] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[6] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[7] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[8] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[9] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[10] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[11] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[12] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[13] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[14] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[15] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[16] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[17] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[18] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[19] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[20] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[21] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[22] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[23] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[24] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[25] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[26] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[27] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[28] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[29] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[30] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[31] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    reg regs : SInt<32>[32], clock with : (reset => (reset, _regs_WIRE)) @[SCALAR_REGISTER.scala 16:19]
    node _io_rdata1_T = orr(io.rs1) @[SCALAR_REGISTER.scala 18:29]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, regs[io.rs1], asSInt(UInt<1>("h00"))) @[SCALAR_REGISTER.scala 18:18]
    io.rdata1 <= _io_rdata1_T_1 @[SCALAR_REGISTER.scala 18:11]
    node _io_rdata2_T = orr(io.rs2) @[SCALAR_REGISTER.scala 19:29]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, regs[io.rs2], asSInt(UInt<1>("h00"))) @[SCALAR_REGISTER.scala 19:18]
    io.rdata2 <= _io_rdata2_T_1 @[SCALAR_REGISTER.scala 19:11]
    node _T = orr(io.w_reg) @[SCALAR_REGISTER.scala 21:33]
    node _T_1 = and(io.reg_write, _T) @[SCALAR_REGISTER.scala 21:21]
    when _T_1 : @[SCALAR_REGISTER.scala 21:39]
      regs[io.w_reg] <= io.w_data @[SCALAR_REGISTER.scala 22:23]
      skip @[SCALAR_REGISTER.scala 21:39]
    
  module Alu_Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip func3 : UInt<3>, flip func7 : UInt<1>, flip aluOp : UInt<4>, flip I_inst : UInt<1>, flip V_inst : UInt<1>, flip func6 : UInt<6>, out : UInt<9>, out_V : UInt<1>}
    
    node _T = eq(io.I_inst, UInt<1>("h01")) @[ALUCONTROL.scala 18:17]
    when _T : @[ALUCONTROL.scala 18:26]
      node _T_1 = eq(io.aluOp, UInt<1>("h00")) @[ALUCONTROL.scala 20:20]
      when _T_1 : @[ALUCONTROL.scala 20:29]
        node io_out_hi = cat(UInt<1>("h00"), io.func7) @[Cat.scala 30:58]
        node _io_out_T = cat(io_out_hi, io.func3) @[Cat.scala 30:58]
        io.out <= _io_out_T @[ALUCONTROL.scala 21:16]
        io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 22:18]
        skip @[ALUCONTROL.scala 20:29]
      else : @[ALUCONTROL.scala 25:35]
        node _T_2 = eq(io.aluOp, UInt<1>("h01")) @[ALUCONTROL.scala 25:26]
        when _T_2 : @[ALUCONTROL.scala 25:35]
          node _io_out_T_1 = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
          io.out <= _io_out_T_1 @[ALUCONTROL.scala 26:16]
          io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 27:18]
          skip @[ALUCONTROL.scala 25:35]
        else : @[ALUCONTROL.scala 30:35]
          node _T_3 = eq(io.aluOp, UInt<2>("h02")) @[ALUCONTROL.scala 30:26]
          when _T_3 : @[ALUCONTROL.scala 30:35]
            node io_out_lo = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
            node io_out_hi_1 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
            node _io_out_T_2 = cat(io_out_hi_1, io_out_lo) @[Cat.scala 30:58]
            io.out <= _io_out_T_2 @[ALUCONTROL.scala 31:16]
            io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 32:18]
            skip @[ALUCONTROL.scala 30:35]
          else : @[ALUCONTROL.scala 35:35]
            node _T_4 = eq(io.aluOp, UInt<2>("h03")) @[ALUCONTROL.scala 35:26]
            when _T_4 : @[ALUCONTROL.scala 35:35]
              io.out <= UInt<5>("h01f") @[ALUCONTROL.scala 36:16]
              io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 37:18]
              skip @[ALUCONTROL.scala 35:35]
            else : @[ALUCONTROL.scala 40:35]
              node _T_5 = eq(io.aluOp, UInt<3>("h04")) @[ALUCONTROL.scala 40:26]
              when _T_5 : @[ALUCONTROL.scala 40:35]
                io.out <= UInt<1>("h00") @[ALUCONTROL.scala 41:16]
                io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 42:18]
                skip @[ALUCONTROL.scala 40:35]
              else : @[ALUCONTROL.scala 45:35]
                node _T_6 = eq(io.aluOp, UInt<3>("h05")) @[ALUCONTROL.scala 45:26]
                when _T_6 : @[ALUCONTROL.scala 45:35]
                  io.out <= UInt<1>("h00") @[ALUCONTROL.scala 46:16]
                  io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 47:18]
                  skip @[ALUCONTROL.scala 45:35]
                else : @[ALUCONTROL.scala 50:35]
                  node _T_7 = eq(io.aluOp, UInt<3>("h06")) @[ALUCONTROL.scala 50:26]
                  when _T_7 : @[ALUCONTROL.scala 50:35]
                    io.out <= UInt<1>("h00") @[ALUCONTROL.scala 51:16]
                    io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 52:18]
                    skip @[ALUCONTROL.scala 50:35]
                  else : @[ALUCONTROL.scala 55:35]
                    node _T_8 = eq(io.aluOp, UInt<3>("h07")) @[ALUCONTROL.scala 55:26]
                    when _T_8 : @[ALUCONTROL.scala 55:35]
                      io.out <= UInt<1>("h00") @[ALUCONTROL.scala 56:16]
                      io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 57:18]
                      skip @[ALUCONTROL.scala 55:35]
                    else : @[ALUCONTROL.scala 59:16]
                      io.out <= UInt<1>("h00") @[ALUCONTROL.scala 60:16]
                      io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 61:18]
                      skip @[ALUCONTROL.scala 59:16]
      skip @[ALUCONTROL.scala 18:26]
    else : @[ALUCONTROL.scala 64:32]
      node _T_9 = eq(io.V_inst, UInt<1>("h01")) @[ALUCONTROL.scala 64:23]
      when _T_9 : @[ALUCONTROL.scala 64:32]
        node _T_10 = eq(io.aluOp, UInt<1>("h00")) @[ALUCONTROL.scala 66:20]
        when _T_10 : @[ALUCONTROL.scala 66:29]
          node _io_out_T_3 = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
          io.out <= _io_out_T_3 @[ALUCONTROL.scala 67:16]
          io.out_V <= UInt<1>("h01") @[ALUCONTROL.scala 68:18]
          skip @[ALUCONTROL.scala 66:29]
        else : @[ALUCONTROL.scala 95:36]
          node _T_11 = eq(io.aluOp, UInt<1>("h01")) @[ALUCONTROL.scala 71:26]
          node _T_12 = eq(io.aluOp, UInt<2>("h02")) @[ALUCONTROL.scala 71:46]
          node _T_13 = or(_T_11, _T_12) @[ALUCONTROL.scala 71:34]
          node _T_14 = eq(io.aluOp, UInt<2>("h03")) @[ALUCONTROL.scala 71:66]
          node _T_15 = or(_T_13, _T_14) @[ALUCONTROL.scala 71:54]
          node _T_16 = eq(io.aluOp, UInt<3>("h04")) @[ALUCONTROL.scala 71:87]
          node _T_17 = or(_T_15, _T_16) @[ALUCONTROL.scala 71:75]
          node _T_18 = eq(io.aluOp, UInt<3>("h05")) @[ALUCONTROL.scala 73:26]
          node _T_19 = or(_T_17, _T_18) @[ALUCONTROL.scala 71:95]
          node _T_20 = eq(io.aluOp, UInt<3>("h06")) @[ALUCONTROL.scala 73:66]
          node _T_21 = or(_T_19, _T_20) @[ALUCONTROL.scala 73:54]
          node _T_22 = eq(io.aluOp, UInt<3>("h07")) @[ALUCONTROL.scala 75:26]
          node _T_23 = or(_T_21, _T_22) @[ALUCONTROL.scala 73:74]
          node _T_24 = eq(io.aluOp, UInt<4>("h08")) @[ALUCONTROL.scala 75:66]
          node _T_25 = or(_T_23, _T_24) @[ALUCONTROL.scala 75:54]
          node _T_26 = eq(io.aluOp, UInt<4>("h09")) @[ALUCONTROL.scala 77:26]
          node _T_27 = or(_T_25, _T_26) @[ALUCONTROL.scala 75:75]
          node _T_28 = eq(io.aluOp, UInt<4>("h0a")) @[ALUCONTROL.scala 77:66]
          node _T_29 = or(_T_27, _T_28) @[ALUCONTROL.scala 77:54]
          node _T_30 = eq(io.aluOp, UInt<4>("h0b")) @[ALUCONTROL.scala 79:26]
          node _T_31 = or(_T_29, _T_30) @[ALUCONTROL.scala 77:75]
          node _T_32 = eq(io.aluOp, UInt<4>("h0c")) @[ALUCONTROL.scala 79:66]
          node _T_33 = or(_T_31, _T_32) @[ALUCONTROL.scala 79:54]
          node _T_34 = eq(io.aluOp, UInt<4>("h0d")) @[ALUCONTROL.scala 81:26]
          node _T_35 = or(_T_33, _T_34) @[ALUCONTROL.scala 79:75]
          node _T_36 = eq(io.aluOp, UInt<4>("h0e")) @[ALUCONTROL.scala 81:66]
          node _T_37 = or(_T_35, _T_36) @[ALUCONTROL.scala 81:54]
          node _T_38 = eq(io.aluOp, UInt<4>("h0f")) @[ALUCONTROL.scala 83:26]
          node _T_39 = or(_T_37, _T_38) @[ALUCONTROL.scala 81:75]
          node _T_40 = eq(io.aluOp, UInt<5>("h010")) @[ALUCONTROL.scala 83:66]
          node _T_41 = or(_T_39, _T_40) @[ALUCONTROL.scala 83:54]
          node _T_42 = eq(io.aluOp, UInt<5>("h011")) @[ALUCONTROL.scala 85:26]
          node _T_43 = or(_T_41, _T_42) @[ALUCONTROL.scala 83:75]
          node _T_44 = eq(io.aluOp, UInt<5>("h012")) @[ALUCONTROL.scala 85:66]
          node _T_45 = or(_T_43, _T_44) @[ALUCONTROL.scala 85:54]
          node _T_46 = eq(io.aluOp, UInt<5>("h013")) @[ALUCONTROL.scala 87:26]
          node _T_47 = or(_T_45, _T_46) @[ALUCONTROL.scala 85:75]
          node _T_48 = eq(io.aluOp, UInt<5>("h014")) @[ALUCONTROL.scala 87:66]
          node _T_49 = or(_T_47, _T_48) @[ALUCONTROL.scala 87:54]
          node _T_50 = eq(io.aluOp, UInt<5>("h015")) @[ALUCONTROL.scala 89:26]
          node _T_51 = or(_T_49, _T_50) @[ALUCONTROL.scala 87:75]
          node _T_52 = eq(io.aluOp, UInt<5>("h016")) @[ALUCONTROL.scala 89:66]
          node _T_53 = or(_T_51, _T_52) @[ALUCONTROL.scala 89:54]
          node _T_54 = eq(io.aluOp, UInt<5>("h017")) @[ALUCONTROL.scala 91:26]
          node _T_55 = or(_T_53, _T_54) @[ALUCONTROL.scala 89:75]
          node _T_56 = eq(io.aluOp, UInt<5>("h018")) @[ALUCONTROL.scala 91:66]
          node _T_57 = or(_T_55, _T_56) @[ALUCONTROL.scala 91:54]
          node _T_58 = eq(io.aluOp, UInt<5>("h019")) @[ALUCONTROL.scala 93:26]
          node _T_59 = or(_T_57, _T_58) @[ALUCONTROL.scala 91:75]
          node _T_60 = eq(io.aluOp, UInt<5>("h01a")) @[ALUCONTROL.scala 93:66]
          node _T_61 = or(_T_59, _T_60) @[ALUCONTROL.scala 93:54]
          node _T_62 = eq(io.aluOp, UInt<5>("h01b")) @[ALUCONTROL.scala 95:26]
          node _T_63 = or(_T_61, _T_62) @[ALUCONTROL.scala 93:75]
          when _T_63 : @[ALUCONTROL.scala 95:36]
            node _io_out_T_4 = cat(io.func6, io.func3) @[Cat.scala 30:58]
            io.out <= _io_out_T_4 @[ALUCONTROL.scala 97:16]
            io.out_V <= UInt<1>("h01") @[ALUCONTROL.scala 98:18]
            skip @[ALUCONTROL.scala 95:36]
          else : @[ALUCONTROL.scala 100:17]
            io.out <= UInt<1>("h00") @[ALUCONTROL.scala 101:16]
            io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 102:18]
            skip @[ALUCONTROL.scala 100:17]
        skip @[ALUCONTROL.scala 64:32]
      else : @[ALUCONTROL.scala 105:13]
        io.out <= UInt<1>("h00") @[ALUCONTROL.scala 106:12]
        io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 107:14]
        skip @[ALUCONTROL.scala 105:13]
    
  module ALU_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip alu_Op : UInt<9>, flip in_I : UInt<1>, flip in_V : UInt<1>, flip V_in_A : SInt<128>, flip V_in_B : SInt<128>, flip alu_sew : UInt<3>, flip alu_lmul : UInt<3>, flip alu_imm : SInt<64>, flip vd : SInt<5>, out : SInt<32>, V_out : SInt<128>}
    
    io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 88:8]
    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 89:10]
    wire V_inA_8 : SInt<8>[16] @[ALU.scala 94:22]
    V_inA_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    V_inA_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 94:22]
    wire V_inA_16 : SInt<16>[8] @[ALU.scala 95:23]
    V_inA_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    V_inA_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 95:23]
    wire V_inA_32 : SInt<32>[4] @[ALU.scala 96:23]
    V_inA_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 96:23]
    V_inA_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 96:23]
    V_inA_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 96:23]
    V_inA_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 96:23]
    wire V_inA_64 : SInt<64>[2] @[ALU.scala 97:23]
    V_inA_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 97:23]
    V_inA_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 97:23]
    wire V_inB_8 : SInt<8>[16] @[ALU.scala 99:22]
    V_inB_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    V_inB_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 99:22]
    wire V_inB_16 : SInt<16>[8] @[ALU.scala 100:23]
    V_inB_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    V_inB_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 100:23]
    wire V_inB_32 : SInt<32>[4] @[ALU.scala 101:23]
    V_inB_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 101:23]
    V_inB_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 101:23]
    V_inB_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 101:23]
    V_inB_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 101:23]
    wire V_inB_64 : SInt<64>[2] @[ALU.scala 102:23]
    V_inB_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 102:23]
    V_inB_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 102:23]
    wire out8 : SInt<8>[16] @[ALU.scala 105:19]
    out8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    out8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 105:19]
    wire out16 : SInt<16>[8] @[ALU.scala 106:20]
    out16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    out16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 106:20]
    wire out32 : SInt<32>[4] @[ALU.scala 107:20]
    out32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 107:20]
    out32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 107:20]
    out32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 107:20]
    out32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 107:20]
    wire out64 : SInt<64>[2] @[ALU.scala 108:20]
    out64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 108:20]
    out64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 108:20]
    node _V_inA_8_0_T = bits(io.V_in_A, 7, 0) @[ALU.scala 113:24]
    node _V_inA_8_0_T_1 = asSInt(_V_inA_8_0_T) @[ALU.scala 113:30]
    V_inA_8[0] <= _V_inA_8_0_T_1 @[ALU.scala 113:12]
    node _V_inA_8_1_T = bits(io.V_in_A, 15, 8) @[ALU.scala 114:24]
    node _V_inA_8_1_T_1 = asSInt(_V_inA_8_1_T) @[ALU.scala 114:31]
    V_inA_8[1] <= _V_inA_8_1_T_1 @[ALU.scala 114:12]
    node _V_inA_8_2_T = bits(io.V_in_A, 23, 16) @[ALU.scala 115:24]
    node _V_inA_8_2_T_1 = asSInt(_V_inA_8_2_T) @[ALU.scala 115:32]
    V_inA_8[2] <= _V_inA_8_2_T_1 @[ALU.scala 115:12]
    node _V_inA_8_3_T = bits(io.V_in_A, 31, 24) @[ALU.scala 116:24]
    node _V_inA_8_3_T_1 = asSInt(_V_inA_8_3_T) @[ALU.scala 116:32]
    V_inA_8[3] <= _V_inA_8_3_T_1 @[ALU.scala 116:12]
    node _V_inA_8_4_T = bits(io.V_in_A, 39, 32) @[ALU.scala 117:24]
    node _V_inA_8_4_T_1 = asSInt(_V_inA_8_4_T) @[ALU.scala 117:32]
    V_inA_8[4] <= _V_inA_8_4_T_1 @[ALU.scala 117:12]
    node _V_inA_8_5_T = bits(io.V_in_A, 47, 40) @[ALU.scala 118:24]
    node _V_inA_8_5_T_1 = asSInt(_V_inA_8_5_T) @[ALU.scala 118:32]
    V_inA_8[5] <= _V_inA_8_5_T_1 @[ALU.scala 118:12]
    node _V_inA_8_6_T = bits(io.V_in_A, 55, 48) @[ALU.scala 119:24]
    node _V_inA_8_6_T_1 = asSInt(_V_inA_8_6_T) @[ALU.scala 119:32]
    V_inA_8[6] <= _V_inA_8_6_T_1 @[ALU.scala 119:12]
    node _V_inA_8_7_T = bits(io.V_in_A, 63, 56) @[ALU.scala 120:24]
    node _V_inA_8_7_T_1 = asSInt(_V_inA_8_7_T) @[ALU.scala 120:32]
    V_inA_8[7] <= _V_inA_8_7_T_1 @[ALU.scala 120:12]
    node _V_inA_8_8_T = bits(io.V_in_A, 71, 64) @[ALU.scala 121:24]
    node _V_inA_8_8_T_1 = asSInt(_V_inA_8_8_T) @[ALU.scala 121:32]
    V_inA_8[8] <= _V_inA_8_8_T_1 @[ALU.scala 121:12]
    node _V_inA_8_9_T = bits(io.V_in_A, 79, 72) @[ALU.scala 122:24]
    node _V_inA_8_9_T_1 = asSInt(_V_inA_8_9_T) @[ALU.scala 122:32]
    V_inA_8[9] <= _V_inA_8_9_T_1 @[ALU.scala 122:12]
    node _V_inA_8_10_T = bits(io.V_in_A, 87, 80) @[ALU.scala 123:25]
    node _V_inA_8_10_T_1 = asSInt(_V_inA_8_10_T) @[ALU.scala 123:33]
    V_inA_8[10] <= _V_inA_8_10_T_1 @[ALU.scala 123:13]
    node _V_inA_8_11_T = bits(io.V_in_A, 95, 88) @[ALU.scala 124:25]
    node _V_inA_8_11_T_1 = asSInt(_V_inA_8_11_T) @[ALU.scala 124:33]
    V_inA_8[11] <= _V_inA_8_11_T_1 @[ALU.scala 124:13]
    node _V_inA_8_12_T = bits(io.V_in_A, 103, 96) @[ALU.scala 125:25]
    node _V_inA_8_12_T_1 = asSInt(_V_inA_8_12_T) @[ALU.scala 125:34]
    V_inA_8[12] <= _V_inA_8_12_T_1 @[ALU.scala 125:13]
    node _V_inA_8_13_T = bits(io.V_in_A, 111, 104) @[ALU.scala 126:25]
    node _V_inA_8_13_T_1 = asSInt(_V_inA_8_13_T) @[ALU.scala 126:35]
    V_inA_8[13] <= _V_inA_8_13_T_1 @[ALU.scala 126:13]
    node _V_inA_8_14_T = bits(io.V_in_A, 119, 112) @[ALU.scala 127:25]
    node _V_inA_8_14_T_1 = asSInt(_V_inA_8_14_T) @[ALU.scala 127:35]
    V_inA_8[14] <= _V_inA_8_14_T_1 @[ALU.scala 127:13]
    node _V_inA_8_15_T = bits(io.V_in_A, 127, 120) @[ALU.scala 128:25]
    node _V_inA_8_15_T_1 = asSInt(_V_inA_8_15_T) @[ALU.scala 128:35]
    V_inA_8[15] <= _V_inA_8_15_T_1 @[ALU.scala 128:13]
    node _V_inB_8_0_T = bits(io.V_in_B, 7, 0) @[ALU.scala 130:24]
    node _V_inB_8_0_T_1 = asSInt(_V_inB_8_0_T) @[ALU.scala 130:30]
    V_inB_8[0] <= _V_inB_8_0_T_1 @[ALU.scala 130:12]
    node _V_inB_8_1_T = bits(io.V_in_B, 15, 8) @[ALU.scala 131:24]
    node _V_inB_8_1_T_1 = asSInt(_V_inB_8_1_T) @[ALU.scala 131:31]
    V_inB_8[1] <= _V_inB_8_1_T_1 @[ALU.scala 131:12]
    node _V_inB_8_2_T = bits(io.V_in_B, 23, 16) @[ALU.scala 132:24]
    node _V_inB_8_2_T_1 = asSInt(_V_inB_8_2_T) @[ALU.scala 132:32]
    V_inB_8[2] <= _V_inB_8_2_T_1 @[ALU.scala 132:12]
    node _V_inB_8_3_T = bits(io.V_in_B, 31, 24) @[ALU.scala 133:24]
    node _V_inB_8_3_T_1 = asSInt(_V_inB_8_3_T) @[ALU.scala 133:32]
    V_inB_8[3] <= _V_inB_8_3_T_1 @[ALU.scala 133:12]
    node _V_inB_8_4_T = bits(io.V_in_B, 39, 32) @[ALU.scala 134:24]
    node _V_inB_8_4_T_1 = asSInt(_V_inB_8_4_T) @[ALU.scala 134:32]
    V_inB_8[4] <= _V_inB_8_4_T_1 @[ALU.scala 134:12]
    node _V_inB_8_5_T = bits(io.V_in_B, 47, 40) @[ALU.scala 135:24]
    node _V_inB_8_5_T_1 = asSInt(_V_inB_8_5_T) @[ALU.scala 135:32]
    V_inB_8[5] <= _V_inB_8_5_T_1 @[ALU.scala 135:12]
    node _V_inB_8_6_T = bits(io.V_in_B, 55, 48) @[ALU.scala 136:24]
    node _V_inB_8_6_T_1 = asSInt(_V_inB_8_6_T) @[ALU.scala 136:32]
    V_inB_8[6] <= _V_inB_8_6_T_1 @[ALU.scala 136:12]
    node _V_inB_8_7_T = bits(io.V_in_B, 63, 56) @[ALU.scala 137:24]
    node _V_inB_8_7_T_1 = asSInt(_V_inB_8_7_T) @[ALU.scala 137:32]
    V_inB_8[7] <= _V_inB_8_7_T_1 @[ALU.scala 137:12]
    node _V_inB_8_8_T = bits(io.V_in_B, 71, 64) @[ALU.scala 138:24]
    node _V_inB_8_8_T_1 = asSInt(_V_inB_8_8_T) @[ALU.scala 138:32]
    V_inB_8[8] <= _V_inB_8_8_T_1 @[ALU.scala 138:12]
    node _V_inB_8_9_T = bits(io.V_in_B, 79, 72) @[ALU.scala 139:24]
    node _V_inB_8_9_T_1 = asSInt(_V_inB_8_9_T) @[ALU.scala 139:32]
    V_inB_8[9] <= _V_inB_8_9_T_1 @[ALU.scala 139:12]
    node _V_inB_8_10_T = bits(io.V_in_B, 87, 80) @[ALU.scala 140:25]
    node _V_inB_8_10_T_1 = asSInt(_V_inB_8_10_T) @[ALU.scala 140:33]
    V_inB_8[10] <= _V_inB_8_10_T_1 @[ALU.scala 140:13]
    node _V_inB_8_11_T = bits(io.V_in_B, 95, 88) @[ALU.scala 141:25]
    node _V_inB_8_11_T_1 = asSInt(_V_inB_8_11_T) @[ALU.scala 141:33]
    V_inB_8[11] <= _V_inB_8_11_T_1 @[ALU.scala 141:13]
    node _V_inB_8_12_T = bits(io.V_in_B, 103, 96) @[ALU.scala 142:25]
    node _V_inB_8_12_T_1 = asSInt(_V_inB_8_12_T) @[ALU.scala 142:34]
    V_inB_8[12] <= _V_inB_8_12_T_1 @[ALU.scala 142:13]
    node _V_inB_8_13_T = bits(io.V_in_B, 111, 104) @[ALU.scala 143:25]
    node _V_inB_8_13_T_1 = asSInt(_V_inB_8_13_T) @[ALU.scala 143:35]
    V_inB_8[13] <= _V_inB_8_13_T_1 @[ALU.scala 143:13]
    node _V_inB_8_14_T = bits(io.V_in_B, 119, 112) @[ALU.scala 144:25]
    node _V_inB_8_14_T_1 = asSInt(_V_inB_8_14_T) @[ALU.scala 144:35]
    V_inB_8[14] <= _V_inB_8_14_T_1 @[ALU.scala 144:13]
    node _V_inB_8_15_T = bits(io.V_in_B, 127, 120) @[ALU.scala 145:25]
    node _V_inB_8_15_T_1 = asSInt(_V_inB_8_15_T) @[ALU.scala 145:35]
    V_inB_8[15] <= _V_inB_8_15_T_1 @[ALU.scala 145:13]
    node _V_inA_16_0_T = bits(io.V_in_A, 15, 0) @[ALU.scala 149:25]
    node _V_inA_16_0_T_1 = asSInt(_V_inA_16_0_T) @[ALU.scala 149:32]
    V_inA_16[0] <= _V_inA_16_0_T_1 @[ALU.scala 149:13]
    node _V_inA_16_1_T = bits(io.V_in_A, 31, 16) @[ALU.scala 150:25]
    node _V_inA_16_1_T_1 = asSInt(_V_inA_16_1_T) @[ALU.scala 150:33]
    V_inA_16[1] <= _V_inA_16_1_T_1 @[ALU.scala 150:13]
    node _V_inA_16_2_T = bits(io.V_in_A, 47, 32) @[ALU.scala 151:25]
    node _V_inA_16_2_T_1 = asSInt(_V_inA_16_2_T) @[ALU.scala 151:33]
    V_inA_16[2] <= _V_inA_16_2_T_1 @[ALU.scala 151:13]
    node _V_inA_16_3_T = bits(io.V_in_A, 63, 48) @[ALU.scala 152:25]
    node _V_inA_16_3_T_1 = asSInt(_V_inA_16_3_T) @[ALU.scala 152:33]
    V_inA_16[3] <= _V_inA_16_3_T_1 @[ALU.scala 152:13]
    node _V_inA_16_4_T = bits(io.V_in_A, 79, 64) @[ALU.scala 153:25]
    node _V_inA_16_4_T_1 = asSInt(_V_inA_16_4_T) @[ALU.scala 153:33]
    V_inA_16[4] <= _V_inA_16_4_T_1 @[ALU.scala 153:13]
    node _V_inA_16_5_T = bits(io.V_in_A, 95, 80) @[ALU.scala 154:25]
    node _V_inA_16_5_T_1 = asSInt(_V_inA_16_5_T) @[ALU.scala 154:33]
    V_inA_16[5] <= _V_inA_16_5_T_1 @[ALU.scala 154:13]
    node _V_inA_16_6_T = bits(io.V_in_A, 111, 96) @[ALU.scala 155:25]
    node _V_inA_16_6_T_1 = asSInt(_V_inA_16_6_T) @[ALU.scala 155:34]
    V_inA_16[6] <= _V_inA_16_6_T_1 @[ALU.scala 155:13]
    node _V_inA_16_7_T = bits(io.V_in_A, 127, 112) @[ALU.scala 156:25]
    node _V_inA_16_7_T_1 = asSInt(_V_inA_16_7_T) @[ALU.scala 156:35]
    V_inA_16[7] <= _V_inA_16_7_T_1 @[ALU.scala 156:13]
    node _V_inB_16_0_T = bits(io.V_in_B, 15, 0) @[ALU.scala 158:25]
    node _V_inB_16_0_T_1 = asSInt(_V_inB_16_0_T) @[ALU.scala 158:32]
    V_inB_16[0] <= _V_inB_16_0_T_1 @[ALU.scala 158:13]
    node _V_inB_16_1_T = bits(io.V_in_B, 31, 16) @[ALU.scala 159:25]
    node _V_inB_16_1_T_1 = asSInt(_V_inB_16_1_T) @[ALU.scala 159:33]
    V_inB_16[1] <= _V_inB_16_1_T_1 @[ALU.scala 159:13]
    node _V_inB_16_2_T = bits(io.V_in_B, 47, 32) @[ALU.scala 160:25]
    node _V_inB_16_2_T_1 = asSInt(_V_inB_16_2_T) @[ALU.scala 160:33]
    V_inB_16[2] <= _V_inB_16_2_T_1 @[ALU.scala 160:13]
    node _V_inB_16_3_T = bits(io.V_in_B, 63, 48) @[ALU.scala 161:25]
    node _V_inB_16_3_T_1 = asSInt(_V_inB_16_3_T) @[ALU.scala 161:33]
    V_inB_16[3] <= _V_inB_16_3_T_1 @[ALU.scala 161:13]
    node _V_inB_16_4_T = bits(io.V_in_B, 79, 64) @[ALU.scala 162:25]
    node _V_inB_16_4_T_1 = asSInt(_V_inB_16_4_T) @[ALU.scala 162:33]
    V_inB_16[4] <= _V_inB_16_4_T_1 @[ALU.scala 162:13]
    node _V_inB_16_5_T = bits(io.V_in_B, 95, 80) @[ALU.scala 163:25]
    node _V_inB_16_5_T_1 = asSInt(_V_inB_16_5_T) @[ALU.scala 163:33]
    V_inB_16[5] <= _V_inB_16_5_T_1 @[ALU.scala 163:13]
    node _V_inB_16_6_T = bits(io.V_in_B, 111, 96) @[ALU.scala 164:25]
    node _V_inB_16_6_T_1 = asSInt(_V_inB_16_6_T) @[ALU.scala 164:34]
    V_inB_16[6] <= _V_inB_16_6_T_1 @[ALU.scala 164:13]
    node _V_inB_16_7_T = bits(io.V_in_B, 127, 112) @[ALU.scala 165:25]
    node _V_inB_16_7_T_1 = asSInt(_V_inB_16_7_T) @[ALU.scala 165:35]
    V_inB_16[7] <= _V_inB_16_7_T_1 @[ALU.scala 165:13]
    node _V_inA_32_0_T = bits(io.V_in_A, 31, 0) @[ALU.scala 169:25]
    node _V_inA_32_0_T_1 = asSInt(_V_inA_32_0_T) @[ALU.scala 169:32]
    V_inA_32[0] <= _V_inA_32_0_T_1 @[ALU.scala 169:13]
    node _V_inA_32_1_T = bits(io.V_in_A, 63, 32) @[ALU.scala 170:25]
    node _V_inA_32_1_T_1 = asSInt(_V_inA_32_1_T) @[ALU.scala 170:33]
    V_inA_32[1] <= _V_inA_32_1_T_1 @[ALU.scala 170:13]
    node _V_inA_32_2_T = bits(io.V_in_A, 95, 64) @[ALU.scala 171:25]
    node _V_inA_32_2_T_1 = asSInt(_V_inA_32_2_T) @[ALU.scala 171:33]
    V_inA_32[2] <= _V_inA_32_2_T_1 @[ALU.scala 171:13]
    node _V_inA_32_3_T = bits(io.V_in_A, 127, 96) @[ALU.scala 172:25]
    node _V_inA_32_3_T_1 = asSInt(_V_inA_32_3_T) @[ALU.scala 172:34]
    V_inA_32[3] <= _V_inA_32_3_T_1 @[ALU.scala 172:13]
    node _V_inB_32_0_T = bits(io.V_in_B, 31, 0) @[ALU.scala 174:25]
    node _V_inB_32_0_T_1 = asSInt(_V_inB_32_0_T) @[ALU.scala 174:32]
    V_inB_32[0] <= _V_inB_32_0_T_1 @[ALU.scala 174:13]
    node _V_inB_32_1_T = bits(io.V_in_B, 63, 32) @[ALU.scala 175:25]
    node _V_inB_32_1_T_1 = asSInt(_V_inB_32_1_T) @[ALU.scala 175:33]
    V_inB_32[1] <= _V_inB_32_1_T_1 @[ALU.scala 175:13]
    node _V_inB_32_2_T = bits(io.V_in_B, 95, 64) @[ALU.scala 176:25]
    node _V_inB_32_2_T_1 = asSInt(_V_inB_32_2_T) @[ALU.scala 176:33]
    V_inB_32[2] <= _V_inB_32_2_T_1 @[ALU.scala 176:13]
    node _V_inB_32_3_T = bits(io.V_in_B, 127, 96) @[ALU.scala 177:25]
    node _V_inB_32_3_T_1 = asSInt(_V_inB_32_3_T) @[ALU.scala 177:34]
    V_inB_32[3] <= _V_inB_32_3_T_1 @[ALU.scala 177:13]
    node _V_inA_64_0_T = bits(io.V_in_A, 63, 0) @[ALU.scala 181:25]
    node _V_inA_64_0_T_1 = asSInt(_V_inA_64_0_T) @[ALU.scala 181:32]
    V_inA_64[0] <= _V_inA_64_0_T_1 @[ALU.scala 181:13]
    node _V_inA_64_1_T = bits(io.V_in_A, 127, 64) @[ALU.scala 182:25]
    node _V_inA_64_1_T_1 = asSInt(_V_inA_64_1_T) @[ALU.scala 182:34]
    V_inA_64[1] <= _V_inA_64_1_T_1 @[ALU.scala 182:13]
    node _V_inB_64_0_T = bits(io.V_in_B, 63, 0) @[ALU.scala 184:25]
    node _V_inB_64_0_T_1 = asSInt(_V_inB_64_0_T) @[ALU.scala 184:32]
    V_inB_64[0] <= _V_inB_64_0_T_1 @[ALU.scala 184:13]
    node _V_inB_64_1_T = bits(io.V_in_B, 127, 64) @[ALU.scala 185:25]
    node _V_inB_64_1_T_1 = asSInt(_V_inB_64_1_T) @[ALU.scala 185:34]
    V_inB_64[1] <= _V_inB_64_1_T_1 @[ALU.scala 185:13]
    node _T = eq(io.in_I, UInt<1>("h01")) @[ALU.scala 189:15]
    when _T : @[ALU.scala 189:25]
      node _out_T = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:23]
      node _out_T_1 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:48]
      node _out_T_2 = or(_out_T, _out_T_1) @[ALU.scala 191:35]
      node _out_T_3 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:74]
      node _out_T_4 = or(_out_T_2, _out_T_3) @[ALU.scala 191:61]
      node _out_T_5 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:98]
      node _out_T_6 = or(_out_T_4, _out_T_5) @[ALU.scala 191:85]
      node _out_T_7 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:122]
      node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU.scala 191:109]
      node _out_T_9 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 191:147]
      node _out_T_10 = or(_out_T_8, _out_T_9) @[ALU.scala 191:134]
      node _out_T_11 = add(io.in_A, io.in_B) @[ALU.scala 191:171]
      node _out_T_12 = tail(_out_T_11, 1) @[ALU.scala 191:171]
      node _out_T_13 = asSInt(_out_T_12) @[ALU.scala 191:171]
      node _out_T_14 = eq(io.alu_Op, UInt<9>("h01")) @[ALU.scala 192:23]
      node _out_T_15 = eq(io.alu_Op, UInt<9>("h01")) @[ALU.scala 192:48]
      node _out_T_16 = or(_out_T_14, _out_T_15) @[ALU.scala 192:35]
      node _out_T_17 = asUInt(io.in_A) @[ALU.scala 192:71]
      node _out_T_18 = bits(io.in_B, 18, 0) @[ALU.scala 192:88]
      node _out_T_19 = dshl(_out_T_17, _out_T_18) @[ALU.scala 192:78]
      node _out_T_20 = asSInt(_out_T_19) @[ALU.scala 192:104]
      node _out_T_21 = eq(io.alu_Op, UInt<9>("h02")) @[ALU.scala 193:23]
      node _out_T_22 = eq(io.alu_Op, UInt<9>("h02")) @[ALU.scala 193:48]
      node _out_T_23 = or(_out_T_21, _out_T_22) @[ALU.scala 193:35]
      node _out_T_24 = lt(io.in_A, io.in_B) @[ALU.scala 193:74]
      node _out_T_25 = mux(_out_T_24, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h00"))) @[ALU.scala 193:65]
      node _out_T_26 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 194:23]
      node _out_T_27 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 194:49]
      node _out_T_28 = or(_out_T_26, _out_T_27) @[ALU.scala 194:36]
      node _out_T_29 = lt(io.in_A, io.in_B) @[ALU.scala 194:76]
      node _out_T_30 = mux(_out_T_29, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h00"))) @[ALU.scala 194:67]
      node _out_T_31 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 195:23]
      node _out_T_32 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 195:48]
      node _out_T_33 = or(_out_T_31, _out_T_32) @[ALU.scala 195:35]
      node _out_T_34 = xor(io.in_A, io.in_B) @[ALU.scala 195:71]
      node _out_T_35 = asSInt(_out_T_34) @[ALU.scala 195:71]
      node _out_T_36 = eq(io.alu_Op, UInt<9>("h05")) @[ALU.scala 196:23]
      node _out_T_37 = eq(io.alu_Op, UInt<9>("h05")) @[ALU.scala 196:48]
      node _out_T_38 = or(_out_T_36, _out_T_37) @[ALU.scala 196:35]
      node _out_T_39 = asUInt(io.in_A) @[ALU.scala 196:71]
      node _out_T_40 = bits(io.in_B, 18, 0) @[ALU.scala 196:88]
      node _out_T_41 = dshr(_out_T_39, _out_T_40) @[ALU.scala 196:78]
      node _out_T_42 = asSInt(_out_T_41) @[ALU.scala 196:104]
      node _out_T_43 = eq(io.alu_Op, UInt<9>("h06")) @[ALU.scala 197:23]
      node _out_T_44 = eq(io.alu_Op, UInt<9>("h06")) @[ALU.scala 197:47]
      node _out_T_45 = or(_out_T_43, _out_T_44) @[ALU.scala 197:34]
      node _out_T_46 = or(io.in_A, io.in_B) @[ALU.scala 197:69]
      node _out_T_47 = asSInt(_out_T_46) @[ALU.scala 197:69]
      node _out_T_48 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 198:23]
      node _out_T_49 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 198:48]
      node _out_T_50 = or(_out_T_48, _out_T_49) @[ALU.scala 198:35]
      node _out_T_51 = and(io.in_A, io.in_B) @[ALU.scala 198:71]
      node _out_T_52 = asSInt(_out_T_51) @[ALU.scala 198:71]
      node _out_T_53 = eq(io.alu_Op, UInt<9>("h08")) @[ALU.scala 199:23]
      node _out_T_54 = sub(io.in_A, io.in_B) @[ALU.scala 199:45]
      node _out_T_55 = tail(_out_T_54, 1) @[ALU.scala 199:45]
      node _out_T_56 = asSInt(_out_T_55) @[ALU.scala 199:45]
      node _out_T_57 = eq(io.alu_Op, UInt<9>("h0d")) @[ALU.scala 200:23]
      node _out_T_58 = eq(io.alu_Op, UInt<9>("h0d")) @[ALU.scala 200:48]
      node _out_T_59 = or(_out_T_57, _out_T_58) @[ALU.scala 200:35]
      node _out_T_60 = asUInt(io.in_A) @[ALU.scala 200:71]
      node _out_T_61 = bits(io.in_B, 18, 0) @[ALU.scala 200:88]
      node _out_T_62 = dshr(_out_T_60, _out_T_61) @[ALU.scala 200:78]
      node _out_T_63 = asSInt(_out_T_62) @[ALU.scala 200:104]
      node _out_T_64 = eq(io.alu_Op, UInt<9>("h01f")) @[ALU.scala 201:23]
      node _out_T_65 = eq(io.alu_Op, UInt<9>("h01f")) @[ALU.scala 201:48]
      node _out_T_66 = or(_out_T_64, _out_T_65) @[ALU.scala 201:35]
      node _out_T_67 = mux(_out_T_66, io.in_A, asSInt(UInt<1>("h00"))) @[ALU.scala 201:12]
      node _out_T_68 = mux(_out_T_59, _out_T_63, _out_T_67) @[ALU.scala 200:12]
      node _out_T_69 = mux(_out_T_53, _out_T_56, _out_T_68) @[ALU.scala 199:12]
      node _out_T_70 = mux(_out_T_50, _out_T_52, _out_T_69) @[ALU.scala 198:12]
      node _out_T_71 = mux(_out_T_45, _out_T_47, _out_T_70) @[ALU.scala 197:12]
      node _out_T_72 = mux(_out_T_38, _out_T_42, _out_T_71) @[ALU.scala 196:12]
      node _out_T_73 = mux(_out_T_33, _out_T_35, _out_T_72) @[ALU.scala 195:12]
      node _out_T_74 = mux(_out_T_28, _out_T_30, _out_T_73) @[ALU.scala 194:12]
      node _out_T_75 = mux(_out_T_23, _out_T_25, _out_T_74) @[ALU.scala 193:12]
      node _out_T_76 = mux(_out_T_16, _out_T_20, _out_T_75) @[ALU.scala 192:12]
      node out = mux(_out_T_10, _out_T_13, _out_T_76) @[ALU.scala 191:12]
      io.out <= out @[ALU.scala 203:12]
      skip @[ALU.scala 189:25]
    else : @[ALU.scala 206:31]
      node _T_1 = eq(io.in_V, UInt<1>("h01")) @[ALU.scala 206:21]
      when _T_1 : @[ALU.scala 206:31]
        node _T_2 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 209:21]
        when _T_2 : @[ALU.scala 209:38]
          node _T_3 = leq(io.in_A, io.in_B) @[ALU.scala 210:22]
          when _T_3 : @[ALU.scala 210:33]
            io.out <= io.in_A @[ALU.scala 211:20]
            skip @[ALU.scala 210:33]
          else : @[ALU.scala 212:38]
            node _T_4 = gt(io.in_A, io.in_B) @[ALU.scala 212:28]
            when _T_4 : @[ALU.scala 212:38]
              io.out <= io.in_B @[ALU.scala 213:20]
              skip @[ALU.scala 212:38]
            else : @[ALU.scala 214:20]
              io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 215:20]
              skip @[ALU.scala 214:20]
          skip @[ALU.scala 209:38]
        else : @[ALU.scala 223:70]
          node _T_5 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 223:27]
          node _T_6 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 223:56]
          node _T_7 = and(_T_5, _T_6) @[ALU.scala 223:41]
          when _T_7 : @[ALU.scala 223:70]
            node _T_8 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 224:26]
            when _T_8 : @[ALU.scala 224:40]
              node _h_T = bits(io.alu_imm, 63, 0) @[ALU.scala 225:32]
              node h = asSInt(_h_T) @[ALU.scala 225:39]
              node _out64_0_T = add(V_inB_64[0], h) @[ALU.scala 227:42]
              node _out64_0_T_1 = tail(_out64_0_T, 1) @[ALU.scala 227:42]
              node _out64_0_T_2 = asSInt(_out64_0_T_1) @[ALU.scala 227:42]
              out64[0] <= _out64_0_T_2 @[ALU.scala 227:26]
              node _out64_1_T = add(V_inB_64[1], h) @[ALU.scala 227:42]
              node _out64_1_T_1 = tail(_out64_1_T, 1) @[ALU.scala 227:42]
              node _out64_1_T_2 = asSInt(_out64_1_T_1) @[ALU.scala 227:42]
              out64[1] <= _out64_1_T_2 @[ALU.scala 227:26]
              node io_V_out_lo = asUInt(out64[0]) @[Cat.scala 30:58]
              node io_V_out_hi = asUInt(out64[1]) @[Cat.scala 30:58]
              node _io_V_out_T = cat(io_V_out_hi, io_V_out_lo) @[Cat.scala 30:58]
              node _io_V_out_T_1 = asSInt(_io_V_out_T) @[ALU.scala 229:51]
              io.V_out <= _io_V_out_T_1 @[ALU.scala 229:22]
              skip @[ALU.scala 224:40]
            else : @[ALU.scala 230:46]
              node _T_9 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 230:32]
              when _T_9 : @[ALU.scala 230:46]
                node _h_T_1 = bits(io.alu_imm, 31, 0) @[ALU.scala 231:32]
                node h_1 = asSInt(_h_T_1) @[ALU.scala 231:39]
                node _out32_0_T = add(V_inB_32[0], h_1) @[ALU.scala 233:42]
                node _out32_0_T_1 = tail(_out32_0_T, 1) @[ALU.scala 233:42]
                node _out32_0_T_2 = asSInt(_out32_0_T_1) @[ALU.scala 233:42]
                out32[0] <= _out32_0_T_2 @[ALU.scala 233:26]
                node _out32_1_T = add(V_inB_32[1], h_1) @[ALU.scala 233:42]
                node _out32_1_T_1 = tail(_out32_1_T, 1) @[ALU.scala 233:42]
                node _out32_1_T_2 = asSInt(_out32_1_T_1) @[ALU.scala 233:42]
                out32[1] <= _out32_1_T_2 @[ALU.scala 233:26]
                node _out32_2_T = add(V_inB_32[2], h_1) @[ALU.scala 233:42]
                node _out32_2_T_1 = tail(_out32_2_T, 1) @[ALU.scala 233:42]
                node _out32_2_T_2 = asSInt(_out32_2_T_1) @[ALU.scala 233:42]
                out32[2] <= _out32_2_T_2 @[ALU.scala 233:26]
                node _out32_3_T = add(V_inB_32[3], h_1) @[ALU.scala 233:42]
                node _out32_3_T_1 = tail(_out32_3_T, 1) @[ALU.scala 233:42]
                node _out32_3_T_2 = asSInt(_out32_3_T_1) @[ALU.scala 233:42]
                out32[3] <= _out32_3_T_2 @[ALU.scala 233:26]
                node io_V_out_lo_lo = asUInt(out32[0]) @[Cat.scala 30:58]
                node io_V_out_lo_hi = asUInt(out32[1]) @[Cat.scala 30:58]
                node io_V_out_lo_1 = cat(io_V_out_lo_hi, io_V_out_lo_lo) @[Cat.scala 30:58]
                node io_V_out_hi_lo = asUInt(out32[2]) @[Cat.scala 30:58]
                node io_V_out_hi_hi = asUInt(out32[3]) @[Cat.scala 30:58]
                node io_V_out_hi_1 = cat(io_V_out_hi_hi, io_V_out_hi_lo) @[Cat.scala 30:58]
                node _io_V_out_T_2 = cat(io_V_out_hi_1, io_V_out_lo_1) @[Cat.scala 30:58]
                node _io_V_out_T_3 = asSInt(_io_V_out_T_2) @[ALU.scala 235:71]
                io.V_out <= _io_V_out_T_3 @[ALU.scala 235:22]
                skip @[ALU.scala 230:46]
              else : @[ALU.scala 236:46]
                node _T_10 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 236:32]
                when _T_10 : @[ALU.scala 236:46]
                  node _h_T_2 = bits(io.alu_imm, 15, 0) @[ALU.scala 237:32]
                  node h_2 = asSInt(_h_T_2) @[ALU.scala 237:39]
                  node _out16_0_T = add(V_inB_16[0], h_2) @[ALU.scala 239:42]
                  node _out16_0_T_1 = tail(_out16_0_T, 1) @[ALU.scala 239:42]
                  node _out16_0_T_2 = asSInt(_out16_0_T_1) @[ALU.scala 239:42]
                  out16[0] <= _out16_0_T_2 @[ALU.scala 239:26]
                  node _out16_1_T = add(V_inB_16[1], h_2) @[ALU.scala 239:42]
                  node _out16_1_T_1 = tail(_out16_1_T, 1) @[ALU.scala 239:42]
                  node _out16_1_T_2 = asSInt(_out16_1_T_1) @[ALU.scala 239:42]
                  out16[1] <= _out16_1_T_2 @[ALU.scala 239:26]
                  node _out16_2_T = add(V_inB_16[2], h_2) @[ALU.scala 239:42]
                  node _out16_2_T_1 = tail(_out16_2_T, 1) @[ALU.scala 239:42]
                  node _out16_2_T_2 = asSInt(_out16_2_T_1) @[ALU.scala 239:42]
                  out16[2] <= _out16_2_T_2 @[ALU.scala 239:26]
                  node _out16_3_T = add(V_inB_16[3], h_2) @[ALU.scala 239:42]
                  node _out16_3_T_1 = tail(_out16_3_T, 1) @[ALU.scala 239:42]
                  node _out16_3_T_2 = asSInt(_out16_3_T_1) @[ALU.scala 239:42]
                  out16[3] <= _out16_3_T_2 @[ALU.scala 239:26]
                  node _out16_4_T = add(V_inB_16[4], h_2) @[ALU.scala 239:42]
                  node _out16_4_T_1 = tail(_out16_4_T, 1) @[ALU.scala 239:42]
                  node _out16_4_T_2 = asSInt(_out16_4_T_1) @[ALU.scala 239:42]
                  out16[4] <= _out16_4_T_2 @[ALU.scala 239:26]
                  node _out16_5_T = add(V_inB_16[5], h_2) @[ALU.scala 239:42]
                  node _out16_5_T_1 = tail(_out16_5_T, 1) @[ALU.scala 239:42]
                  node _out16_5_T_2 = asSInt(_out16_5_T_1) @[ALU.scala 239:42]
                  out16[5] <= _out16_5_T_2 @[ALU.scala 239:26]
                  node _out16_6_T = add(V_inB_16[6], h_2) @[ALU.scala 239:42]
                  node _out16_6_T_1 = tail(_out16_6_T, 1) @[ALU.scala 239:42]
                  node _out16_6_T_2 = asSInt(_out16_6_T_1) @[ALU.scala 239:42]
                  out16[6] <= _out16_6_T_2 @[ALU.scala 239:26]
                  node _out16_7_T = add(V_inB_16[7], h_2) @[ALU.scala 239:42]
                  node _out16_7_T_1 = tail(_out16_7_T, 1) @[ALU.scala 239:42]
                  node _out16_7_T_2 = asSInt(_out16_7_T_1) @[ALU.scala 239:42]
                  out16[7] <= _out16_7_T_2 @[ALU.scala 239:26]
                  node io_V_out_lo_lo_lo = asUInt(out16[0]) @[Cat.scala 30:58]
                  node io_V_out_lo_lo_hi = asUInt(out16[1]) @[Cat.scala 30:58]
                  node io_V_out_lo_lo_1 = cat(io_V_out_lo_lo_hi, io_V_out_lo_lo_lo) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_lo = asUInt(out16[2]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_hi = asUInt(out16[3]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_1 = cat(io_V_out_lo_hi_hi, io_V_out_lo_hi_lo) @[Cat.scala 30:58]
                  node io_V_out_lo_2 = cat(io_V_out_lo_hi_1, io_V_out_lo_lo_1) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_lo = asUInt(out16[4]) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_hi = asUInt(out16[5]) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_1 = cat(io_V_out_hi_lo_hi, io_V_out_hi_lo_lo) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_lo = asUInt(out16[6]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_hi = asUInt(out16[7]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_1 = cat(io_V_out_hi_hi_hi, io_V_out_hi_hi_lo) @[Cat.scala 30:58]
                  node io_V_out_hi_2 = cat(io_V_out_hi_hi_1, io_V_out_hi_lo_1) @[Cat.scala 30:58]
                  node _io_V_out_T_4 = cat(io_V_out_hi_2, io_V_out_lo_2) @[Cat.scala 30:58]
                  node _io_V_out_T_5 = asSInt(_io_V_out_T_4) @[ALU.scala 241:111]
                  io.V_out <= _io_V_out_T_5 @[ALU.scala 241:22]
                  skip @[ALU.scala 236:46]
                else : @[ALU.scala 242:46]
                  node _T_11 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 242:32]
                  when _T_11 : @[ALU.scala 242:46]
                    node _h_T_3 = bits(io.alu_imm, 7, 0) @[ALU.scala 243:32]
                    node h_3 = asSInt(_h_T_3) @[ALU.scala 243:38]
                    node _out8_0_T = add(V_inB_8[0], h_3) @[ALU.scala 245:40]
                    node _out8_0_T_1 = tail(_out8_0_T, 1) @[ALU.scala 245:40]
                    node _out8_0_T_2 = asSInt(_out8_0_T_1) @[ALU.scala 245:40]
                    out8[0] <= _out8_0_T_2 @[ALU.scala 245:25]
                    node _out8_1_T = add(V_inB_8[1], h_3) @[ALU.scala 245:40]
                    node _out8_1_T_1 = tail(_out8_1_T, 1) @[ALU.scala 245:40]
                    node _out8_1_T_2 = asSInt(_out8_1_T_1) @[ALU.scala 245:40]
                    out8[1] <= _out8_1_T_2 @[ALU.scala 245:25]
                    node _out8_2_T = add(V_inB_8[2], h_3) @[ALU.scala 245:40]
                    node _out8_2_T_1 = tail(_out8_2_T, 1) @[ALU.scala 245:40]
                    node _out8_2_T_2 = asSInt(_out8_2_T_1) @[ALU.scala 245:40]
                    out8[2] <= _out8_2_T_2 @[ALU.scala 245:25]
                    node _out8_3_T = add(V_inB_8[3], h_3) @[ALU.scala 245:40]
                    node _out8_3_T_1 = tail(_out8_3_T, 1) @[ALU.scala 245:40]
                    node _out8_3_T_2 = asSInt(_out8_3_T_1) @[ALU.scala 245:40]
                    out8[3] <= _out8_3_T_2 @[ALU.scala 245:25]
                    node _out8_4_T = add(V_inB_8[4], h_3) @[ALU.scala 245:40]
                    node _out8_4_T_1 = tail(_out8_4_T, 1) @[ALU.scala 245:40]
                    node _out8_4_T_2 = asSInt(_out8_4_T_1) @[ALU.scala 245:40]
                    out8[4] <= _out8_4_T_2 @[ALU.scala 245:25]
                    node _out8_5_T = add(V_inB_8[5], h_3) @[ALU.scala 245:40]
                    node _out8_5_T_1 = tail(_out8_5_T, 1) @[ALU.scala 245:40]
                    node _out8_5_T_2 = asSInt(_out8_5_T_1) @[ALU.scala 245:40]
                    out8[5] <= _out8_5_T_2 @[ALU.scala 245:25]
                    node _out8_6_T = add(V_inB_8[6], h_3) @[ALU.scala 245:40]
                    node _out8_6_T_1 = tail(_out8_6_T, 1) @[ALU.scala 245:40]
                    node _out8_6_T_2 = asSInt(_out8_6_T_1) @[ALU.scala 245:40]
                    out8[6] <= _out8_6_T_2 @[ALU.scala 245:25]
                    node _out8_7_T = add(V_inB_8[7], h_3) @[ALU.scala 245:40]
                    node _out8_7_T_1 = tail(_out8_7_T, 1) @[ALU.scala 245:40]
                    node _out8_7_T_2 = asSInt(_out8_7_T_1) @[ALU.scala 245:40]
                    out8[7] <= _out8_7_T_2 @[ALU.scala 245:25]
                    node _out8_8_T = add(V_inB_8[8], h_3) @[ALU.scala 245:40]
                    node _out8_8_T_1 = tail(_out8_8_T, 1) @[ALU.scala 245:40]
                    node _out8_8_T_2 = asSInt(_out8_8_T_1) @[ALU.scala 245:40]
                    out8[8] <= _out8_8_T_2 @[ALU.scala 245:25]
                    node _out8_9_T = add(V_inB_8[9], h_3) @[ALU.scala 245:40]
                    node _out8_9_T_1 = tail(_out8_9_T, 1) @[ALU.scala 245:40]
                    node _out8_9_T_2 = asSInt(_out8_9_T_1) @[ALU.scala 245:40]
                    out8[9] <= _out8_9_T_2 @[ALU.scala 245:25]
                    node _out8_10_T = add(V_inB_8[10], h_3) @[ALU.scala 245:40]
                    node _out8_10_T_1 = tail(_out8_10_T, 1) @[ALU.scala 245:40]
                    node _out8_10_T_2 = asSInt(_out8_10_T_1) @[ALU.scala 245:40]
                    out8[10] <= _out8_10_T_2 @[ALU.scala 245:25]
                    node _out8_11_T = add(V_inB_8[11], h_3) @[ALU.scala 245:40]
                    node _out8_11_T_1 = tail(_out8_11_T, 1) @[ALU.scala 245:40]
                    node _out8_11_T_2 = asSInt(_out8_11_T_1) @[ALU.scala 245:40]
                    out8[11] <= _out8_11_T_2 @[ALU.scala 245:25]
                    node _out8_12_T = add(V_inB_8[12], h_3) @[ALU.scala 245:40]
                    node _out8_12_T_1 = tail(_out8_12_T, 1) @[ALU.scala 245:40]
                    node _out8_12_T_2 = asSInt(_out8_12_T_1) @[ALU.scala 245:40]
                    out8[12] <= _out8_12_T_2 @[ALU.scala 245:25]
                    node _out8_13_T = add(V_inB_8[13], h_3) @[ALU.scala 245:40]
                    node _out8_13_T_1 = tail(_out8_13_T, 1) @[ALU.scala 245:40]
                    node _out8_13_T_2 = asSInt(_out8_13_T_1) @[ALU.scala 245:40]
                    out8[13] <= _out8_13_T_2 @[ALU.scala 245:25]
                    node _out8_14_T = add(V_inB_8[14], h_3) @[ALU.scala 245:40]
                    node _out8_14_T_1 = tail(_out8_14_T, 1) @[ALU.scala 245:40]
                    node _out8_14_T_2 = asSInt(_out8_14_T_1) @[ALU.scala 245:40]
                    out8[14] <= _out8_14_T_2 @[ALU.scala 245:25]
                    node _out8_15_T = add(V_inB_8[15], h_3) @[ALU.scala 245:40]
                    node _out8_15_T_1 = tail(_out8_15_T, 1) @[ALU.scala 245:40]
                    node _out8_15_T_2 = asSInt(_out8_15_T_1) @[ALU.scala 245:40]
                    out8[15] <= _out8_15_T_2 @[ALU.scala 245:25]
                    node io_V_out_lo_lo_lo_lo = asUInt(out8[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_lo_hi = asUInt(out8[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_lo_1 = cat(io_V_out_lo_lo_lo_hi, io_V_out_lo_lo_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_lo = asUInt(out8[2]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_hi = asUInt(out8[3]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_1 = cat(io_V_out_lo_lo_hi_hi, io_V_out_lo_lo_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_2 = cat(io_V_out_lo_lo_hi_1, io_V_out_lo_lo_lo_1) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_lo = asUInt(out8[4]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_hi = asUInt(out8[5]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_1 = cat(io_V_out_lo_hi_lo_hi, io_V_out_lo_hi_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_lo = asUInt(out8[6]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_hi = asUInt(out8[7]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_1 = cat(io_V_out_lo_hi_hi_hi, io_V_out_lo_hi_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_2 = cat(io_V_out_lo_hi_hi_1, io_V_out_lo_hi_lo_1) @[Cat.scala 30:58]
                    node io_V_out_lo_3 = cat(io_V_out_lo_hi_2, io_V_out_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_lo = asUInt(out8[8]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_hi = asUInt(out8[9]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_1 = cat(io_V_out_hi_lo_lo_hi, io_V_out_hi_lo_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_lo = asUInt(out8[10]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_hi = asUInt(out8[11]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_1 = cat(io_V_out_hi_lo_hi_hi, io_V_out_hi_lo_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_2 = cat(io_V_out_hi_lo_hi_1, io_V_out_hi_lo_lo_1) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_lo = asUInt(out8[12]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_hi = asUInt(out8[13]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_1 = cat(io_V_out_hi_hi_lo_hi, io_V_out_hi_hi_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_lo = asUInt(out8[14]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_hi = asUInt(out8[15]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_1 = cat(io_V_out_hi_hi_hi_hi, io_V_out_hi_hi_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_2 = cat(io_V_out_hi_hi_hi_1, io_V_out_hi_hi_lo_1) @[Cat.scala 30:58]
                    node io_V_out_hi_3 = cat(io_V_out_hi_hi_2, io_V_out_hi_lo_2) @[Cat.scala 30:58]
                    node _io_V_out_T_6 = cat(io_V_out_hi_3, io_V_out_lo_3) @[Cat.scala 30:58]
                    node _io_V_out_T_7 = asSInt(_io_V_out_T_6) @[ALU.scala 247:181]
                    io.V_out <= _io_V_out_T_7 @[ALU.scala 247:22]
                    skip @[ALU.scala 242:46]
                  else : @[ALU.scala 248:21]
                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 249:22]
                    skip @[ALU.scala 248:21]
            skip @[ALU.scala 223:70]
          else : @[ALU.scala 253:70]
            node _T_12 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 253:27]
            node _T_13 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 253:56]
            node _T_14 = and(_T_12, _T_13) @[ALU.scala 253:41]
            when _T_14 : @[ALU.scala 253:70]
              node _T_15 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 254:26]
              when _T_15 : @[ALU.scala 254:40]
                node _out64_0_T_3 = add(V_inB_64[0], V_inA_64[0]) @[ALU.scala 256:42]
                node _out64_0_T_4 = tail(_out64_0_T_3, 1) @[ALU.scala 256:42]
                node _out64_0_T_5 = asSInt(_out64_0_T_4) @[ALU.scala 256:42]
                out64[0] <= _out64_0_T_5 @[ALU.scala 256:26]
                node _out64_1_T_3 = add(V_inB_64[1], V_inA_64[1]) @[ALU.scala 256:42]
                node _out64_1_T_4 = tail(_out64_1_T_3, 1) @[ALU.scala 256:42]
                node _out64_1_T_5 = asSInt(_out64_1_T_4) @[ALU.scala 256:42]
                out64[1] <= _out64_1_T_5 @[ALU.scala 256:26]
                node io_V_out_lo_4 = asUInt(out64[0]) @[Cat.scala 30:58]
                node io_V_out_hi_4 = asUInt(out64[1]) @[Cat.scala 30:58]
                node _io_V_out_T_8 = cat(io_V_out_hi_4, io_V_out_lo_4) @[Cat.scala 30:58]
                node _io_V_out_T_9 = asSInt(_io_V_out_T_8) @[ALU.scala 258:51]
                io.V_out <= _io_V_out_T_9 @[ALU.scala 258:22]
                skip @[ALU.scala 254:40]
              else : @[ALU.scala 259:46]
                node _T_16 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 259:32]
                when _T_16 : @[ALU.scala 259:46]
                  node _out32_0_T_3 = add(V_inB_32[0], V_inA_32[0]) @[ALU.scala 261:42]
                  node _out32_0_T_4 = tail(_out32_0_T_3, 1) @[ALU.scala 261:42]
                  node _out32_0_T_5 = asSInt(_out32_0_T_4) @[ALU.scala 261:42]
                  out32[0] <= _out32_0_T_5 @[ALU.scala 261:26]
                  node _out32_1_T_3 = add(V_inB_32[1], V_inA_32[1]) @[ALU.scala 261:42]
                  node _out32_1_T_4 = tail(_out32_1_T_3, 1) @[ALU.scala 261:42]
                  node _out32_1_T_5 = asSInt(_out32_1_T_4) @[ALU.scala 261:42]
                  out32[1] <= _out32_1_T_5 @[ALU.scala 261:26]
                  node _out32_2_T_3 = add(V_inB_32[2], V_inA_32[2]) @[ALU.scala 261:42]
                  node _out32_2_T_4 = tail(_out32_2_T_3, 1) @[ALU.scala 261:42]
                  node _out32_2_T_5 = asSInt(_out32_2_T_4) @[ALU.scala 261:42]
                  out32[2] <= _out32_2_T_5 @[ALU.scala 261:26]
                  node _out32_3_T_3 = add(V_inB_32[3], V_inA_32[3]) @[ALU.scala 261:42]
                  node _out32_3_T_4 = tail(_out32_3_T_3, 1) @[ALU.scala 261:42]
                  node _out32_3_T_5 = asSInt(_out32_3_T_4) @[ALU.scala 261:42]
                  out32[3] <= _out32_3_T_5 @[ALU.scala 261:26]
                  node io_V_out_lo_lo_3 = asUInt(out32[0]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_3 = asUInt(out32[1]) @[Cat.scala 30:58]
                  node io_V_out_lo_5 = cat(io_V_out_lo_hi_3, io_V_out_lo_lo_3) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_3 = asUInt(out32[2]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_3 = asUInt(out32[3]) @[Cat.scala 30:58]
                  node io_V_out_hi_5 = cat(io_V_out_hi_hi_3, io_V_out_hi_lo_3) @[Cat.scala 30:58]
                  node _io_V_out_T_10 = cat(io_V_out_hi_5, io_V_out_lo_5) @[Cat.scala 30:58]
                  node _io_V_out_T_11 = asSInt(_io_V_out_T_10) @[ALU.scala 263:71]
                  io.V_out <= _io_V_out_T_11 @[ALU.scala 263:22]
                  skip @[ALU.scala 259:46]
                else : @[ALU.scala 264:46]
                  node _T_17 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 264:32]
                  when _T_17 : @[ALU.scala 264:46]
                    node _out16_0_T_3 = add(V_inB_16[0], V_inA_16[0]) @[ALU.scala 266:42]
                    node _out16_0_T_4 = tail(_out16_0_T_3, 1) @[ALU.scala 266:42]
                    node _out16_0_T_5 = asSInt(_out16_0_T_4) @[ALU.scala 266:42]
                    out16[0] <= _out16_0_T_5 @[ALU.scala 266:26]
                    node _out16_1_T_3 = add(V_inB_16[1], V_inA_16[1]) @[ALU.scala 266:42]
                    node _out16_1_T_4 = tail(_out16_1_T_3, 1) @[ALU.scala 266:42]
                    node _out16_1_T_5 = asSInt(_out16_1_T_4) @[ALU.scala 266:42]
                    out16[1] <= _out16_1_T_5 @[ALU.scala 266:26]
                    node _out16_2_T_3 = add(V_inB_16[2], V_inA_16[2]) @[ALU.scala 266:42]
                    node _out16_2_T_4 = tail(_out16_2_T_3, 1) @[ALU.scala 266:42]
                    node _out16_2_T_5 = asSInt(_out16_2_T_4) @[ALU.scala 266:42]
                    out16[2] <= _out16_2_T_5 @[ALU.scala 266:26]
                    node _out16_3_T_3 = add(V_inB_16[3], V_inA_16[3]) @[ALU.scala 266:42]
                    node _out16_3_T_4 = tail(_out16_3_T_3, 1) @[ALU.scala 266:42]
                    node _out16_3_T_5 = asSInt(_out16_3_T_4) @[ALU.scala 266:42]
                    out16[3] <= _out16_3_T_5 @[ALU.scala 266:26]
                    node _out16_4_T_3 = add(V_inB_16[4], V_inA_16[4]) @[ALU.scala 266:42]
                    node _out16_4_T_4 = tail(_out16_4_T_3, 1) @[ALU.scala 266:42]
                    node _out16_4_T_5 = asSInt(_out16_4_T_4) @[ALU.scala 266:42]
                    out16[4] <= _out16_4_T_5 @[ALU.scala 266:26]
                    node _out16_5_T_3 = add(V_inB_16[5], V_inA_16[5]) @[ALU.scala 266:42]
                    node _out16_5_T_4 = tail(_out16_5_T_3, 1) @[ALU.scala 266:42]
                    node _out16_5_T_5 = asSInt(_out16_5_T_4) @[ALU.scala 266:42]
                    out16[5] <= _out16_5_T_5 @[ALU.scala 266:26]
                    node _out16_6_T_3 = add(V_inB_16[6], V_inA_16[6]) @[ALU.scala 266:42]
                    node _out16_6_T_4 = tail(_out16_6_T_3, 1) @[ALU.scala 266:42]
                    node _out16_6_T_5 = asSInt(_out16_6_T_4) @[ALU.scala 266:42]
                    out16[6] <= _out16_6_T_5 @[ALU.scala 266:26]
                    node _out16_7_T_3 = add(V_inB_16[7], V_inA_16[7]) @[ALU.scala 266:42]
                    node _out16_7_T_4 = tail(_out16_7_T_3, 1) @[ALU.scala 266:42]
                    node _out16_7_T_5 = asSInt(_out16_7_T_4) @[ALU.scala 266:42]
                    out16[7] <= _out16_7_T_5 @[ALU.scala 266:26]
                    node io_V_out_lo_lo_lo_2 = asUInt(out16[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_2 = asUInt(out16[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_4 = cat(io_V_out_lo_lo_hi_2, io_V_out_lo_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_2 = asUInt(out16[2]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_2 = asUInt(out16[3]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_4 = cat(io_V_out_lo_hi_hi_2, io_V_out_lo_hi_lo_2) @[Cat.scala 30:58]
                    node io_V_out_lo_6 = cat(io_V_out_lo_hi_4, io_V_out_lo_lo_4) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_2 = asUInt(out16[4]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_2 = asUInt(out16[5]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_4 = cat(io_V_out_hi_lo_hi_2, io_V_out_hi_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_2 = asUInt(out16[6]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_2 = asUInt(out16[7]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_4 = cat(io_V_out_hi_hi_hi_2, io_V_out_hi_hi_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_6 = cat(io_V_out_hi_hi_4, io_V_out_hi_lo_4) @[Cat.scala 30:58]
                    node _io_V_out_T_12 = cat(io_V_out_hi_6, io_V_out_lo_6) @[Cat.scala 30:58]
                    node _io_V_out_T_13 = asSInt(_io_V_out_T_12) @[ALU.scala 268:111]
                    io.V_out <= _io_V_out_T_13 @[ALU.scala 268:22]
                    skip @[ALU.scala 264:46]
                  else : @[ALU.scala 269:46]
                    node _T_18 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 269:32]
                    when _T_18 : @[ALU.scala 269:46]
                      node _out8_0_T_3 = add(V_inB_8[0], V_inA_8[0]) @[ALU.scala 271:40]
                      node _out8_0_T_4 = tail(_out8_0_T_3, 1) @[ALU.scala 271:40]
                      node _out8_0_T_5 = asSInt(_out8_0_T_4) @[ALU.scala 271:40]
                      out8[0] <= _out8_0_T_5 @[ALU.scala 271:25]
                      node _out8_1_T_3 = add(V_inB_8[1], V_inA_8[1]) @[ALU.scala 271:40]
                      node _out8_1_T_4 = tail(_out8_1_T_3, 1) @[ALU.scala 271:40]
                      node _out8_1_T_5 = asSInt(_out8_1_T_4) @[ALU.scala 271:40]
                      out8[1] <= _out8_1_T_5 @[ALU.scala 271:25]
                      node _out8_2_T_3 = add(V_inB_8[2], V_inA_8[2]) @[ALU.scala 271:40]
                      node _out8_2_T_4 = tail(_out8_2_T_3, 1) @[ALU.scala 271:40]
                      node _out8_2_T_5 = asSInt(_out8_2_T_4) @[ALU.scala 271:40]
                      out8[2] <= _out8_2_T_5 @[ALU.scala 271:25]
                      node _out8_3_T_3 = add(V_inB_8[3], V_inA_8[3]) @[ALU.scala 271:40]
                      node _out8_3_T_4 = tail(_out8_3_T_3, 1) @[ALU.scala 271:40]
                      node _out8_3_T_5 = asSInt(_out8_3_T_4) @[ALU.scala 271:40]
                      out8[3] <= _out8_3_T_5 @[ALU.scala 271:25]
                      node _out8_4_T_3 = add(V_inB_8[4], V_inA_8[4]) @[ALU.scala 271:40]
                      node _out8_4_T_4 = tail(_out8_4_T_3, 1) @[ALU.scala 271:40]
                      node _out8_4_T_5 = asSInt(_out8_4_T_4) @[ALU.scala 271:40]
                      out8[4] <= _out8_4_T_5 @[ALU.scala 271:25]
                      node _out8_5_T_3 = add(V_inB_8[5], V_inA_8[5]) @[ALU.scala 271:40]
                      node _out8_5_T_4 = tail(_out8_5_T_3, 1) @[ALU.scala 271:40]
                      node _out8_5_T_5 = asSInt(_out8_5_T_4) @[ALU.scala 271:40]
                      out8[5] <= _out8_5_T_5 @[ALU.scala 271:25]
                      node _out8_6_T_3 = add(V_inB_8[6], V_inA_8[6]) @[ALU.scala 271:40]
                      node _out8_6_T_4 = tail(_out8_6_T_3, 1) @[ALU.scala 271:40]
                      node _out8_6_T_5 = asSInt(_out8_6_T_4) @[ALU.scala 271:40]
                      out8[6] <= _out8_6_T_5 @[ALU.scala 271:25]
                      node _out8_7_T_3 = add(V_inB_8[7], V_inA_8[7]) @[ALU.scala 271:40]
                      node _out8_7_T_4 = tail(_out8_7_T_3, 1) @[ALU.scala 271:40]
                      node _out8_7_T_5 = asSInt(_out8_7_T_4) @[ALU.scala 271:40]
                      out8[7] <= _out8_7_T_5 @[ALU.scala 271:25]
                      node _out8_8_T_3 = add(V_inB_8[8], V_inA_8[8]) @[ALU.scala 271:40]
                      node _out8_8_T_4 = tail(_out8_8_T_3, 1) @[ALU.scala 271:40]
                      node _out8_8_T_5 = asSInt(_out8_8_T_4) @[ALU.scala 271:40]
                      out8[8] <= _out8_8_T_5 @[ALU.scala 271:25]
                      node _out8_9_T_3 = add(V_inB_8[9], V_inA_8[9]) @[ALU.scala 271:40]
                      node _out8_9_T_4 = tail(_out8_9_T_3, 1) @[ALU.scala 271:40]
                      node _out8_9_T_5 = asSInt(_out8_9_T_4) @[ALU.scala 271:40]
                      out8[9] <= _out8_9_T_5 @[ALU.scala 271:25]
                      node _out8_10_T_3 = add(V_inB_8[10], V_inA_8[10]) @[ALU.scala 271:40]
                      node _out8_10_T_4 = tail(_out8_10_T_3, 1) @[ALU.scala 271:40]
                      node _out8_10_T_5 = asSInt(_out8_10_T_4) @[ALU.scala 271:40]
                      out8[10] <= _out8_10_T_5 @[ALU.scala 271:25]
                      node _out8_11_T_3 = add(V_inB_8[11], V_inA_8[11]) @[ALU.scala 271:40]
                      node _out8_11_T_4 = tail(_out8_11_T_3, 1) @[ALU.scala 271:40]
                      node _out8_11_T_5 = asSInt(_out8_11_T_4) @[ALU.scala 271:40]
                      out8[11] <= _out8_11_T_5 @[ALU.scala 271:25]
                      node _out8_12_T_3 = add(V_inB_8[12], V_inA_8[12]) @[ALU.scala 271:40]
                      node _out8_12_T_4 = tail(_out8_12_T_3, 1) @[ALU.scala 271:40]
                      node _out8_12_T_5 = asSInt(_out8_12_T_4) @[ALU.scala 271:40]
                      out8[12] <= _out8_12_T_5 @[ALU.scala 271:25]
                      node _out8_13_T_3 = add(V_inB_8[13], V_inA_8[13]) @[ALU.scala 271:40]
                      node _out8_13_T_4 = tail(_out8_13_T_3, 1) @[ALU.scala 271:40]
                      node _out8_13_T_5 = asSInt(_out8_13_T_4) @[ALU.scala 271:40]
                      out8[13] <= _out8_13_T_5 @[ALU.scala 271:25]
                      node _out8_14_T_3 = add(V_inB_8[14], V_inA_8[14]) @[ALU.scala 271:40]
                      node _out8_14_T_4 = tail(_out8_14_T_3, 1) @[ALU.scala 271:40]
                      node _out8_14_T_5 = asSInt(_out8_14_T_4) @[ALU.scala 271:40]
                      out8[14] <= _out8_14_T_5 @[ALU.scala 271:25]
                      node _out8_15_T_3 = add(V_inB_8[15], V_inA_8[15]) @[ALU.scala 271:40]
                      node _out8_15_T_4 = tail(_out8_15_T_3, 1) @[ALU.scala 271:40]
                      node _out8_15_T_5 = asSInt(_out8_15_T_4) @[ALU.scala 271:40]
                      out8[15] <= _out8_15_T_5 @[ALU.scala 271:25]
                      node io_V_out_lo_lo_lo_lo_1 = asUInt(out8[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_lo_hi_1 = asUInt(out8[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_lo_3 = cat(io_V_out_lo_lo_lo_hi_1, io_V_out_lo_lo_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_lo_1 = asUInt(out8[2]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_hi_1 = asUInt(out8[3]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_3 = cat(io_V_out_lo_lo_hi_hi_1, io_V_out_lo_lo_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_5 = cat(io_V_out_lo_lo_hi_3, io_V_out_lo_lo_lo_3) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_lo_1 = asUInt(out8[4]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_hi_1 = asUInt(out8[5]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_3 = cat(io_V_out_lo_hi_lo_hi_1, io_V_out_lo_hi_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_lo_1 = asUInt(out8[6]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_hi_1 = asUInt(out8[7]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_3 = cat(io_V_out_lo_hi_hi_hi_1, io_V_out_lo_hi_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_5 = cat(io_V_out_lo_hi_hi_3, io_V_out_lo_hi_lo_3) @[Cat.scala 30:58]
                      node io_V_out_lo_7 = cat(io_V_out_lo_hi_5, io_V_out_lo_lo_5) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_lo_1 = asUInt(out8[8]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_hi_1 = asUInt(out8[9]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_3 = cat(io_V_out_hi_lo_lo_hi_1, io_V_out_hi_lo_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_lo_1 = asUInt(out8[10]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_hi_1 = asUInt(out8[11]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_3 = cat(io_V_out_hi_lo_hi_hi_1, io_V_out_hi_lo_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_5 = cat(io_V_out_hi_lo_hi_3, io_V_out_hi_lo_lo_3) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_lo_1 = asUInt(out8[12]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_hi_1 = asUInt(out8[13]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_3 = cat(io_V_out_hi_hi_lo_hi_1, io_V_out_hi_hi_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_lo_1 = asUInt(out8[14]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_hi_1 = asUInt(out8[15]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_3 = cat(io_V_out_hi_hi_hi_hi_1, io_V_out_hi_hi_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_5 = cat(io_V_out_hi_hi_hi_3, io_V_out_hi_hi_lo_3) @[Cat.scala 30:58]
                      node io_V_out_hi_7 = cat(io_V_out_hi_hi_5, io_V_out_hi_lo_5) @[Cat.scala 30:58]
                      node _io_V_out_T_14 = cat(io_V_out_hi_7, io_V_out_lo_7) @[Cat.scala 30:58]
                      node _io_V_out_T_15 = asSInt(_io_V_out_T_14) @[ALU.scala 273:181]
                      io.V_out <= _io_V_out_T_15 @[ALU.scala 273:22]
                      skip @[ALU.scala 269:46]
                    else : @[ALU.scala 274:21]
                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 275:22]
                      skip @[ALU.scala 274:21]
              skip @[ALU.scala 253:70]
            else : @[ALU.scala 279:70]
              node _T_19 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 279:27]
              node _T_20 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 279:56]
              node _T_21 = and(_T_19, _T_20) @[ALU.scala 279:41]
              when _T_21 : @[ALU.scala 279:70]
                node _T_22 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 280:26]
                when _T_22 : @[ALU.scala 280:40]
                  node a_hi = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                  node a_lo = asUInt(io.in_A) @[Cat.scala 30:58]
                  node _a_T = cat(a_hi, a_lo) @[Cat.scala 30:58]
                  node a = asSInt(_a_T) @[ALU.scala 281:49]
                  node _out64_0_T_6 = add(V_inB_64[0], a) @[ALU.scala 283:42]
                  node _out64_0_T_7 = tail(_out64_0_T_6, 1) @[ALU.scala 283:42]
                  node _out64_0_T_8 = asSInt(_out64_0_T_7) @[ALU.scala 283:42]
                  out64[0] <= _out64_0_T_8 @[ALU.scala 283:26]
                  node _out64_1_T_6 = add(V_inB_64[1], a) @[ALU.scala 283:42]
                  node _out64_1_T_7 = tail(_out64_1_T_6, 1) @[ALU.scala 283:42]
                  node _out64_1_T_8 = asSInt(_out64_1_T_7) @[ALU.scala 283:42]
                  out64[1] <= _out64_1_T_8 @[ALU.scala 283:26]
                  node io_V_out_lo_8 = asUInt(out64[0]) @[Cat.scala 30:58]
                  node io_V_out_hi_8 = asUInt(out64[1]) @[Cat.scala 30:58]
                  node _io_V_out_T_16 = cat(io_V_out_hi_8, io_V_out_lo_8) @[Cat.scala 30:58]
                  node _io_V_out_T_17 = asSInt(_io_V_out_T_16) @[ALU.scala 285:51]
                  io.V_out <= _io_V_out_T_17 @[ALU.scala 285:22]
                  skip @[ALU.scala 280:40]
                else : @[ALU.scala 286:46]
                  node _T_23 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 286:32]
                  when _T_23 : @[ALU.scala 286:46]
                    node _a_T_1 = bits(io.in_A, 31, 0) @[ALU.scala 287:28]
                    node a_1 = asSInt(_a_T_1) @[ALU.scala 287:36]
                    node _out32_0_T_6 = add(V_inB_32[0], a_1) @[ALU.scala 289:42]
                    node _out32_0_T_7 = tail(_out32_0_T_6, 1) @[ALU.scala 289:42]
                    node _out32_0_T_8 = asSInt(_out32_0_T_7) @[ALU.scala 289:42]
                    out32[0] <= _out32_0_T_8 @[ALU.scala 289:26]
                    node _out32_1_T_6 = add(V_inB_32[1], a_1) @[ALU.scala 289:42]
                    node _out32_1_T_7 = tail(_out32_1_T_6, 1) @[ALU.scala 289:42]
                    node _out32_1_T_8 = asSInt(_out32_1_T_7) @[ALU.scala 289:42]
                    out32[1] <= _out32_1_T_8 @[ALU.scala 289:26]
                    node _out32_2_T_6 = add(V_inB_32[2], a_1) @[ALU.scala 289:42]
                    node _out32_2_T_7 = tail(_out32_2_T_6, 1) @[ALU.scala 289:42]
                    node _out32_2_T_8 = asSInt(_out32_2_T_7) @[ALU.scala 289:42]
                    out32[2] <= _out32_2_T_8 @[ALU.scala 289:26]
                    node _out32_3_T_6 = add(V_inB_32[3], a_1) @[ALU.scala 289:42]
                    node _out32_3_T_7 = tail(_out32_3_T_6, 1) @[ALU.scala 289:42]
                    node _out32_3_T_8 = asSInt(_out32_3_T_7) @[ALU.scala 289:42]
                    out32[3] <= _out32_3_T_8 @[ALU.scala 289:26]
                    node io_V_out_lo_lo_6 = asUInt(out32[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_6 = asUInt(out32[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_9 = cat(io_V_out_lo_hi_6, io_V_out_lo_lo_6) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_6 = asUInt(out32[2]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_6 = asUInt(out32[3]) @[Cat.scala 30:58]
                    node io_V_out_hi_9 = cat(io_V_out_hi_hi_6, io_V_out_hi_lo_6) @[Cat.scala 30:58]
                    node _io_V_out_T_18 = cat(io_V_out_hi_9, io_V_out_lo_9) @[Cat.scala 30:58]
                    node _io_V_out_T_19 = asSInt(_io_V_out_T_18) @[ALU.scala 291:71]
                    io.V_out <= _io_V_out_T_19 @[ALU.scala 291:22]
                    skip @[ALU.scala 286:46]
                  else : @[ALU.scala 292:46]
                    node _T_24 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 292:32]
                    when _T_24 : @[ALU.scala 292:46]
                      node _a_T_2 = bits(io.in_A, 15, 0) @[ALU.scala 293:28]
                      node a_2 = asSInt(_a_T_2) @[ALU.scala 293:36]
                      node _out16_0_T_6 = add(V_inB_16[0], a_2) @[ALU.scala 295:42]
                      node _out16_0_T_7 = tail(_out16_0_T_6, 1) @[ALU.scala 295:42]
                      node _out16_0_T_8 = asSInt(_out16_0_T_7) @[ALU.scala 295:42]
                      out16[0] <= _out16_0_T_8 @[ALU.scala 295:26]
                      node _out16_1_T_6 = add(V_inB_16[1], a_2) @[ALU.scala 295:42]
                      node _out16_1_T_7 = tail(_out16_1_T_6, 1) @[ALU.scala 295:42]
                      node _out16_1_T_8 = asSInt(_out16_1_T_7) @[ALU.scala 295:42]
                      out16[1] <= _out16_1_T_8 @[ALU.scala 295:26]
                      node _out16_2_T_6 = add(V_inB_16[2], a_2) @[ALU.scala 295:42]
                      node _out16_2_T_7 = tail(_out16_2_T_6, 1) @[ALU.scala 295:42]
                      node _out16_2_T_8 = asSInt(_out16_2_T_7) @[ALU.scala 295:42]
                      out16[2] <= _out16_2_T_8 @[ALU.scala 295:26]
                      node _out16_3_T_6 = add(V_inB_16[3], a_2) @[ALU.scala 295:42]
                      node _out16_3_T_7 = tail(_out16_3_T_6, 1) @[ALU.scala 295:42]
                      node _out16_3_T_8 = asSInt(_out16_3_T_7) @[ALU.scala 295:42]
                      out16[3] <= _out16_3_T_8 @[ALU.scala 295:26]
                      node _out16_4_T_6 = add(V_inB_16[4], a_2) @[ALU.scala 295:42]
                      node _out16_4_T_7 = tail(_out16_4_T_6, 1) @[ALU.scala 295:42]
                      node _out16_4_T_8 = asSInt(_out16_4_T_7) @[ALU.scala 295:42]
                      out16[4] <= _out16_4_T_8 @[ALU.scala 295:26]
                      node _out16_5_T_6 = add(V_inB_16[5], a_2) @[ALU.scala 295:42]
                      node _out16_5_T_7 = tail(_out16_5_T_6, 1) @[ALU.scala 295:42]
                      node _out16_5_T_8 = asSInt(_out16_5_T_7) @[ALU.scala 295:42]
                      out16[5] <= _out16_5_T_8 @[ALU.scala 295:26]
                      node _out16_6_T_6 = add(V_inB_16[6], a_2) @[ALU.scala 295:42]
                      node _out16_6_T_7 = tail(_out16_6_T_6, 1) @[ALU.scala 295:42]
                      node _out16_6_T_8 = asSInt(_out16_6_T_7) @[ALU.scala 295:42]
                      out16[6] <= _out16_6_T_8 @[ALU.scala 295:26]
                      node _out16_7_T_6 = add(V_inB_16[7], a_2) @[ALU.scala 295:42]
                      node _out16_7_T_7 = tail(_out16_7_T_6, 1) @[ALU.scala 295:42]
                      node _out16_7_T_8 = asSInt(_out16_7_T_7) @[ALU.scala 295:42]
                      out16[7] <= _out16_7_T_8 @[ALU.scala 295:26]
                      node io_V_out_lo_lo_lo_4 = asUInt(out16[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_4 = asUInt(out16[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_7 = cat(io_V_out_lo_lo_hi_4, io_V_out_lo_lo_lo_4) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_4 = asUInt(out16[2]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_4 = asUInt(out16[3]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_7 = cat(io_V_out_lo_hi_hi_4, io_V_out_lo_hi_lo_4) @[Cat.scala 30:58]
                      node io_V_out_lo_10 = cat(io_V_out_lo_hi_7, io_V_out_lo_lo_7) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_4 = asUInt(out16[4]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_4 = asUInt(out16[5]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_7 = cat(io_V_out_hi_lo_hi_4, io_V_out_hi_lo_lo_4) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_4 = asUInt(out16[6]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_4 = asUInt(out16[7]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_7 = cat(io_V_out_hi_hi_hi_4, io_V_out_hi_hi_lo_4) @[Cat.scala 30:58]
                      node io_V_out_hi_10 = cat(io_V_out_hi_hi_7, io_V_out_hi_lo_7) @[Cat.scala 30:58]
                      node _io_V_out_T_20 = cat(io_V_out_hi_10, io_V_out_lo_10) @[Cat.scala 30:58]
                      node _io_V_out_T_21 = asSInt(_io_V_out_T_20) @[ALU.scala 297:111]
                      io.V_out <= _io_V_out_T_21 @[ALU.scala 297:22]
                      skip @[ALU.scala 292:46]
                    else : @[ALU.scala 298:46]
                      node _T_25 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 298:32]
                      when _T_25 : @[ALU.scala 298:46]
                        node _a_T_3 = bits(io.in_A, 7, 0) @[ALU.scala 299:28]
                        node a_3 = asSInt(_a_T_3) @[ALU.scala 299:35]
                        node _out8_0_T_6 = add(V_inB_8[0], a_3) @[ALU.scala 301:40]
                        node _out8_0_T_7 = tail(_out8_0_T_6, 1) @[ALU.scala 301:40]
                        node _out8_0_T_8 = asSInt(_out8_0_T_7) @[ALU.scala 301:40]
                        out8[0] <= _out8_0_T_8 @[ALU.scala 301:25]
                        node _out8_1_T_6 = add(V_inB_8[1], a_3) @[ALU.scala 301:40]
                        node _out8_1_T_7 = tail(_out8_1_T_6, 1) @[ALU.scala 301:40]
                        node _out8_1_T_8 = asSInt(_out8_1_T_7) @[ALU.scala 301:40]
                        out8[1] <= _out8_1_T_8 @[ALU.scala 301:25]
                        node _out8_2_T_6 = add(V_inB_8[2], a_3) @[ALU.scala 301:40]
                        node _out8_2_T_7 = tail(_out8_2_T_6, 1) @[ALU.scala 301:40]
                        node _out8_2_T_8 = asSInt(_out8_2_T_7) @[ALU.scala 301:40]
                        out8[2] <= _out8_2_T_8 @[ALU.scala 301:25]
                        node _out8_3_T_6 = add(V_inB_8[3], a_3) @[ALU.scala 301:40]
                        node _out8_3_T_7 = tail(_out8_3_T_6, 1) @[ALU.scala 301:40]
                        node _out8_3_T_8 = asSInt(_out8_3_T_7) @[ALU.scala 301:40]
                        out8[3] <= _out8_3_T_8 @[ALU.scala 301:25]
                        node _out8_4_T_6 = add(V_inB_8[4], a_3) @[ALU.scala 301:40]
                        node _out8_4_T_7 = tail(_out8_4_T_6, 1) @[ALU.scala 301:40]
                        node _out8_4_T_8 = asSInt(_out8_4_T_7) @[ALU.scala 301:40]
                        out8[4] <= _out8_4_T_8 @[ALU.scala 301:25]
                        node _out8_5_T_6 = add(V_inB_8[5], a_3) @[ALU.scala 301:40]
                        node _out8_5_T_7 = tail(_out8_5_T_6, 1) @[ALU.scala 301:40]
                        node _out8_5_T_8 = asSInt(_out8_5_T_7) @[ALU.scala 301:40]
                        out8[5] <= _out8_5_T_8 @[ALU.scala 301:25]
                        node _out8_6_T_6 = add(V_inB_8[6], a_3) @[ALU.scala 301:40]
                        node _out8_6_T_7 = tail(_out8_6_T_6, 1) @[ALU.scala 301:40]
                        node _out8_6_T_8 = asSInt(_out8_6_T_7) @[ALU.scala 301:40]
                        out8[6] <= _out8_6_T_8 @[ALU.scala 301:25]
                        node _out8_7_T_6 = add(V_inB_8[7], a_3) @[ALU.scala 301:40]
                        node _out8_7_T_7 = tail(_out8_7_T_6, 1) @[ALU.scala 301:40]
                        node _out8_7_T_8 = asSInt(_out8_7_T_7) @[ALU.scala 301:40]
                        out8[7] <= _out8_7_T_8 @[ALU.scala 301:25]
                        node _out8_8_T_6 = add(V_inB_8[8], a_3) @[ALU.scala 301:40]
                        node _out8_8_T_7 = tail(_out8_8_T_6, 1) @[ALU.scala 301:40]
                        node _out8_8_T_8 = asSInt(_out8_8_T_7) @[ALU.scala 301:40]
                        out8[8] <= _out8_8_T_8 @[ALU.scala 301:25]
                        node _out8_9_T_6 = add(V_inB_8[9], a_3) @[ALU.scala 301:40]
                        node _out8_9_T_7 = tail(_out8_9_T_6, 1) @[ALU.scala 301:40]
                        node _out8_9_T_8 = asSInt(_out8_9_T_7) @[ALU.scala 301:40]
                        out8[9] <= _out8_9_T_8 @[ALU.scala 301:25]
                        node _out8_10_T_6 = add(V_inB_8[10], a_3) @[ALU.scala 301:40]
                        node _out8_10_T_7 = tail(_out8_10_T_6, 1) @[ALU.scala 301:40]
                        node _out8_10_T_8 = asSInt(_out8_10_T_7) @[ALU.scala 301:40]
                        out8[10] <= _out8_10_T_8 @[ALU.scala 301:25]
                        node _out8_11_T_6 = add(V_inB_8[11], a_3) @[ALU.scala 301:40]
                        node _out8_11_T_7 = tail(_out8_11_T_6, 1) @[ALU.scala 301:40]
                        node _out8_11_T_8 = asSInt(_out8_11_T_7) @[ALU.scala 301:40]
                        out8[11] <= _out8_11_T_8 @[ALU.scala 301:25]
                        node _out8_12_T_6 = add(V_inB_8[12], a_3) @[ALU.scala 301:40]
                        node _out8_12_T_7 = tail(_out8_12_T_6, 1) @[ALU.scala 301:40]
                        node _out8_12_T_8 = asSInt(_out8_12_T_7) @[ALU.scala 301:40]
                        out8[12] <= _out8_12_T_8 @[ALU.scala 301:25]
                        node _out8_13_T_6 = add(V_inB_8[13], a_3) @[ALU.scala 301:40]
                        node _out8_13_T_7 = tail(_out8_13_T_6, 1) @[ALU.scala 301:40]
                        node _out8_13_T_8 = asSInt(_out8_13_T_7) @[ALU.scala 301:40]
                        out8[13] <= _out8_13_T_8 @[ALU.scala 301:25]
                        node _out8_14_T_6 = add(V_inB_8[14], a_3) @[ALU.scala 301:40]
                        node _out8_14_T_7 = tail(_out8_14_T_6, 1) @[ALU.scala 301:40]
                        node _out8_14_T_8 = asSInt(_out8_14_T_7) @[ALU.scala 301:40]
                        out8[14] <= _out8_14_T_8 @[ALU.scala 301:25]
                        node _out8_15_T_6 = add(V_inB_8[15], a_3) @[ALU.scala 301:40]
                        node _out8_15_T_7 = tail(_out8_15_T_6, 1) @[ALU.scala 301:40]
                        node _out8_15_T_8 = asSInt(_out8_15_T_7) @[ALU.scala 301:40]
                        out8[15] <= _out8_15_T_8 @[ALU.scala 301:25]
                        node io_V_out_lo_lo_lo_lo_2 = asUInt(out8[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_lo_hi_2 = asUInt(out8[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_lo_5 = cat(io_V_out_lo_lo_lo_hi_2, io_V_out_lo_lo_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_lo_2 = asUInt(out8[2]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_hi_2 = asUInt(out8[3]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_5 = cat(io_V_out_lo_lo_hi_hi_2, io_V_out_lo_lo_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_8 = cat(io_V_out_lo_lo_hi_5, io_V_out_lo_lo_lo_5) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_lo_2 = asUInt(out8[4]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_hi_2 = asUInt(out8[5]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_5 = cat(io_V_out_lo_hi_lo_hi_2, io_V_out_lo_hi_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_lo_2 = asUInt(out8[6]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_hi_2 = asUInt(out8[7]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_5 = cat(io_V_out_lo_hi_hi_hi_2, io_V_out_lo_hi_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_8 = cat(io_V_out_lo_hi_hi_5, io_V_out_lo_hi_lo_5) @[Cat.scala 30:58]
                        node io_V_out_lo_11 = cat(io_V_out_lo_hi_8, io_V_out_lo_lo_8) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_lo_2 = asUInt(out8[8]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_hi_2 = asUInt(out8[9]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_5 = cat(io_V_out_hi_lo_lo_hi_2, io_V_out_hi_lo_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_lo_2 = asUInt(out8[10]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_hi_2 = asUInt(out8[11]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_5 = cat(io_V_out_hi_lo_hi_hi_2, io_V_out_hi_lo_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_8 = cat(io_V_out_hi_lo_hi_5, io_V_out_hi_lo_lo_5) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_lo_2 = asUInt(out8[12]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_hi_2 = asUInt(out8[13]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_5 = cat(io_V_out_hi_hi_lo_hi_2, io_V_out_hi_hi_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_lo_2 = asUInt(out8[14]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_hi_2 = asUInt(out8[15]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_5 = cat(io_V_out_hi_hi_hi_hi_2, io_V_out_hi_hi_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_8 = cat(io_V_out_hi_hi_hi_5, io_V_out_hi_hi_lo_5) @[Cat.scala 30:58]
                        node io_V_out_hi_11 = cat(io_V_out_hi_hi_8, io_V_out_hi_lo_8) @[Cat.scala 30:58]
                        node _io_V_out_T_22 = cat(io_V_out_hi_11, io_V_out_lo_11) @[Cat.scala 30:58]
                        node _io_V_out_T_23 = asSInt(_io_V_out_T_22) @[ALU.scala 303:181]
                        io.V_out <= _io_V_out_T_23 @[ALU.scala 303:22]
                        skip @[ALU.scala 298:46]
                      else : @[ALU.scala 304:21]
                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 305:22]
                        skip @[ALU.scala 304:21]
                skip @[ALU.scala 279:70]
              else : @[ALU.scala 310:74]
                node _T_26 = eq(io.alu_Op, UInt<9>("h014")) @[ALU.scala 310:27]
                node _T_27 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 310:60]
                node _T_28 = and(_T_26, _T_27) @[ALU.scala 310:45]
                when _T_28 : @[ALU.scala 310:74]
                  node _T_29 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 311:26]
                  when _T_29 : @[ALU.scala 311:40]
                    node a_hi_1 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                    node a_lo_1 = asUInt(io.in_A) @[Cat.scala 30:58]
                    node _a_T_4 = cat(a_hi_1, a_lo_1) @[Cat.scala 30:58]
                    node a_4 = asSInt(_a_T_4) @[ALU.scala 312:49]
                    node _out64_0_T_9 = sub(V_inB_64[0], a_4) @[ALU.scala 314:42]
                    node _out64_0_T_10 = tail(_out64_0_T_9, 1) @[ALU.scala 314:42]
                    node _out64_0_T_11 = asSInt(_out64_0_T_10) @[ALU.scala 314:42]
                    out64[0] <= _out64_0_T_11 @[ALU.scala 314:26]
                    node _out64_1_T_9 = sub(V_inB_64[1], a_4) @[ALU.scala 314:42]
                    node _out64_1_T_10 = tail(_out64_1_T_9, 1) @[ALU.scala 314:42]
                    node _out64_1_T_11 = asSInt(_out64_1_T_10) @[ALU.scala 314:42]
                    out64[1] <= _out64_1_T_11 @[ALU.scala 314:26]
                    node io_V_out_lo_12 = asUInt(out64[0]) @[Cat.scala 30:58]
                    node io_V_out_hi_12 = asUInt(out64[1]) @[Cat.scala 30:58]
                    node _io_V_out_T_24 = cat(io_V_out_hi_12, io_V_out_lo_12) @[Cat.scala 30:58]
                    node _io_V_out_T_25 = asSInt(_io_V_out_T_24) @[ALU.scala 316:51]
                    io.V_out <= _io_V_out_T_25 @[ALU.scala 316:22]
                    skip @[ALU.scala 311:40]
                  else : @[ALU.scala 317:46]
                    node _T_30 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 317:32]
                    when _T_30 : @[ALU.scala 317:46]
                      node _a_T_5 = bits(io.in_A, 31, 0) @[ALU.scala 318:28]
                      node a_5 = asSInt(_a_T_5) @[ALU.scala 318:36]
                      node _out32_0_T_9 = sub(V_inB_32[0], a_5) @[ALU.scala 320:42]
                      node _out32_0_T_10 = tail(_out32_0_T_9, 1) @[ALU.scala 320:42]
                      node _out32_0_T_11 = asSInt(_out32_0_T_10) @[ALU.scala 320:42]
                      out32[0] <= _out32_0_T_11 @[ALU.scala 320:26]
                      node _out32_1_T_9 = sub(V_inB_32[1], a_5) @[ALU.scala 320:42]
                      node _out32_1_T_10 = tail(_out32_1_T_9, 1) @[ALU.scala 320:42]
                      node _out32_1_T_11 = asSInt(_out32_1_T_10) @[ALU.scala 320:42]
                      out32[1] <= _out32_1_T_11 @[ALU.scala 320:26]
                      node _out32_2_T_9 = sub(V_inB_32[2], a_5) @[ALU.scala 320:42]
                      node _out32_2_T_10 = tail(_out32_2_T_9, 1) @[ALU.scala 320:42]
                      node _out32_2_T_11 = asSInt(_out32_2_T_10) @[ALU.scala 320:42]
                      out32[2] <= _out32_2_T_11 @[ALU.scala 320:26]
                      node _out32_3_T_9 = sub(V_inB_32[3], a_5) @[ALU.scala 320:42]
                      node _out32_3_T_10 = tail(_out32_3_T_9, 1) @[ALU.scala 320:42]
                      node _out32_3_T_11 = asSInt(_out32_3_T_10) @[ALU.scala 320:42]
                      out32[3] <= _out32_3_T_11 @[ALU.scala 320:26]
                      node io_V_out_lo_lo_9 = asUInt(out32[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_9 = asUInt(out32[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_13 = cat(io_V_out_lo_hi_9, io_V_out_lo_lo_9) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_9 = asUInt(out32[2]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_9 = asUInt(out32[3]) @[Cat.scala 30:58]
                      node io_V_out_hi_13 = cat(io_V_out_hi_hi_9, io_V_out_hi_lo_9) @[Cat.scala 30:58]
                      node _io_V_out_T_26 = cat(io_V_out_hi_13, io_V_out_lo_13) @[Cat.scala 30:58]
                      node _io_V_out_T_27 = asSInt(_io_V_out_T_26) @[ALU.scala 322:71]
                      io.V_out <= _io_V_out_T_27 @[ALU.scala 322:22]
                      skip @[ALU.scala 317:46]
                    else : @[ALU.scala 323:46]
                      node _T_31 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 323:32]
                      when _T_31 : @[ALU.scala 323:46]
                        node _a_T_6 = bits(io.in_A, 15, 0) @[ALU.scala 324:28]
                        node a_6 = asSInt(_a_T_6) @[ALU.scala 324:36]
                        node _out16_0_T_9 = sub(V_inB_16[0], a_6) @[ALU.scala 326:42]
                        node _out16_0_T_10 = tail(_out16_0_T_9, 1) @[ALU.scala 326:42]
                        node _out16_0_T_11 = asSInt(_out16_0_T_10) @[ALU.scala 326:42]
                        out16[0] <= _out16_0_T_11 @[ALU.scala 326:26]
                        node _out16_1_T_9 = sub(V_inB_16[1], a_6) @[ALU.scala 326:42]
                        node _out16_1_T_10 = tail(_out16_1_T_9, 1) @[ALU.scala 326:42]
                        node _out16_1_T_11 = asSInt(_out16_1_T_10) @[ALU.scala 326:42]
                        out16[1] <= _out16_1_T_11 @[ALU.scala 326:26]
                        node _out16_2_T_9 = sub(V_inB_16[2], a_6) @[ALU.scala 326:42]
                        node _out16_2_T_10 = tail(_out16_2_T_9, 1) @[ALU.scala 326:42]
                        node _out16_2_T_11 = asSInt(_out16_2_T_10) @[ALU.scala 326:42]
                        out16[2] <= _out16_2_T_11 @[ALU.scala 326:26]
                        node _out16_3_T_9 = sub(V_inB_16[3], a_6) @[ALU.scala 326:42]
                        node _out16_3_T_10 = tail(_out16_3_T_9, 1) @[ALU.scala 326:42]
                        node _out16_3_T_11 = asSInt(_out16_3_T_10) @[ALU.scala 326:42]
                        out16[3] <= _out16_3_T_11 @[ALU.scala 326:26]
                        node _out16_4_T_9 = sub(V_inB_16[4], a_6) @[ALU.scala 326:42]
                        node _out16_4_T_10 = tail(_out16_4_T_9, 1) @[ALU.scala 326:42]
                        node _out16_4_T_11 = asSInt(_out16_4_T_10) @[ALU.scala 326:42]
                        out16[4] <= _out16_4_T_11 @[ALU.scala 326:26]
                        node _out16_5_T_9 = sub(V_inB_16[5], a_6) @[ALU.scala 326:42]
                        node _out16_5_T_10 = tail(_out16_5_T_9, 1) @[ALU.scala 326:42]
                        node _out16_5_T_11 = asSInt(_out16_5_T_10) @[ALU.scala 326:42]
                        out16[5] <= _out16_5_T_11 @[ALU.scala 326:26]
                        node _out16_6_T_9 = sub(V_inB_16[6], a_6) @[ALU.scala 326:42]
                        node _out16_6_T_10 = tail(_out16_6_T_9, 1) @[ALU.scala 326:42]
                        node _out16_6_T_11 = asSInt(_out16_6_T_10) @[ALU.scala 326:42]
                        out16[6] <= _out16_6_T_11 @[ALU.scala 326:26]
                        node _out16_7_T_9 = sub(V_inB_16[7], a_6) @[ALU.scala 326:42]
                        node _out16_7_T_10 = tail(_out16_7_T_9, 1) @[ALU.scala 326:42]
                        node _out16_7_T_11 = asSInt(_out16_7_T_10) @[ALU.scala 326:42]
                        out16[7] <= _out16_7_T_11 @[ALU.scala 326:26]
                        node io_V_out_lo_lo_lo_6 = asUInt(out16[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_6 = asUInt(out16[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_10 = cat(io_V_out_lo_lo_hi_6, io_V_out_lo_lo_lo_6) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_6 = asUInt(out16[2]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_6 = asUInt(out16[3]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_10 = cat(io_V_out_lo_hi_hi_6, io_V_out_lo_hi_lo_6) @[Cat.scala 30:58]
                        node io_V_out_lo_14 = cat(io_V_out_lo_hi_10, io_V_out_lo_lo_10) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_6 = asUInt(out16[4]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_6 = asUInt(out16[5]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_10 = cat(io_V_out_hi_lo_hi_6, io_V_out_hi_lo_lo_6) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_6 = asUInt(out16[6]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_6 = asUInt(out16[7]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_10 = cat(io_V_out_hi_hi_hi_6, io_V_out_hi_hi_lo_6) @[Cat.scala 30:58]
                        node io_V_out_hi_14 = cat(io_V_out_hi_hi_10, io_V_out_hi_lo_10) @[Cat.scala 30:58]
                        node _io_V_out_T_28 = cat(io_V_out_hi_14, io_V_out_lo_14) @[Cat.scala 30:58]
                        node _io_V_out_T_29 = asSInt(_io_V_out_T_28) @[ALU.scala 328:111]
                        io.V_out <= _io_V_out_T_29 @[ALU.scala 328:22]
                        skip @[ALU.scala 323:46]
                      else : @[ALU.scala 329:46]
                        node _T_32 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 329:32]
                        when _T_32 : @[ALU.scala 329:46]
                          node _a_T_7 = bits(io.in_A, 7, 0) @[ALU.scala 330:28]
                          node a_7 = asSInt(_a_T_7) @[ALU.scala 330:35]
                          node _out8_0_T_9 = sub(V_inB_8[0], a_7) @[ALU.scala 332:40]
                          node _out8_0_T_10 = tail(_out8_0_T_9, 1) @[ALU.scala 332:40]
                          node _out8_0_T_11 = asSInt(_out8_0_T_10) @[ALU.scala 332:40]
                          out8[0] <= _out8_0_T_11 @[ALU.scala 332:25]
                          node _out8_1_T_9 = sub(V_inB_8[1], a_7) @[ALU.scala 332:40]
                          node _out8_1_T_10 = tail(_out8_1_T_9, 1) @[ALU.scala 332:40]
                          node _out8_1_T_11 = asSInt(_out8_1_T_10) @[ALU.scala 332:40]
                          out8[1] <= _out8_1_T_11 @[ALU.scala 332:25]
                          node _out8_2_T_9 = sub(V_inB_8[2], a_7) @[ALU.scala 332:40]
                          node _out8_2_T_10 = tail(_out8_2_T_9, 1) @[ALU.scala 332:40]
                          node _out8_2_T_11 = asSInt(_out8_2_T_10) @[ALU.scala 332:40]
                          out8[2] <= _out8_2_T_11 @[ALU.scala 332:25]
                          node _out8_3_T_9 = sub(V_inB_8[3], a_7) @[ALU.scala 332:40]
                          node _out8_3_T_10 = tail(_out8_3_T_9, 1) @[ALU.scala 332:40]
                          node _out8_3_T_11 = asSInt(_out8_3_T_10) @[ALU.scala 332:40]
                          out8[3] <= _out8_3_T_11 @[ALU.scala 332:25]
                          node _out8_4_T_9 = sub(V_inB_8[4], a_7) @[ALU.scala 332:40]
                          node _out8_4_T_10 = tail(_out8_4_T_9, 1) @[ALU.scala 332:40]
                          node _out8_4_T_11 = asSInt(_out8_4_T_10) @[ALU.scala 332:40]
                          out8[4] <= _out8_4_T_11 @[ALU.scala 332:25]
                          node _out8_5_T_9 = sub(V_inB_8[5], a_7) @[ALU.scala 332:40]
                          node _out8_5_T_10 = tail(_out8_5_T_9, 1) @[ALU.scala 332:40]
                          node _out8_5_T_11 = asSInt(_out8_5_T_10) @[ALU.scala 332:40]
                          out8[5] <= _out8_5_T_11 @[ALU.scala 332:25]
                          node _out8_6_T_9 = sub(V_inB_8[6], a_7) @[ALU.scala 332:40]
                          node _out8_6_T_10 = tail(_out8_6_T_9, 1) @[ALU.scala 332:40]
                          node _out8_6_T_11 = asSInt(_out8_6_T_10) @[ALU.scala 332:40]
                          out8[6] <= _out8_6_T_11 @[ALU.scala 332:25]
                          node _out8_7_T_9 = sub(V_inB_8[7], a_7) @[ALU.scala 332:40]
                          node _out8_7_T_10 = tail(_out8_7_T_9, 1) @[ALU.scala 332:40]
                          node _out8_7_T_11 = asSInt(_out8_7_T_10) @[ALU.scala 332:40]
                          out8[7] <= _out8_7_T_11 @[ALU.scala 332:25]
                          node _out8_8_T_9 = sub(V_inB_8[8], a_7) @[ALU.scala 332:40]
                          node _out8_8_T_10 = tail(_out8_8_T_9, 1) @[ALU.scala 332:40]
                          node _out8_8_T_11 = asSInt(_out8_8_T_10) @[ALU.scala 332:40]
                          out8[8] <= _out8_8_T_11 @[ALU.scala 332:25]
                          node _out8_9_T_9 = sub(V_inB_8[9], a_7) @[ALU.scala 332:40]
                          node _out8_9_T_10 = tail(_out8_9_T_9, 1) @[ALU.scala 332:40]
                          node _out8_9_T_11 = asSInt(_out8_9_T_10) @[ALU.scala 332:40]
                          out8[9] <= _out8_9_T_11 @[ALU.scala 332:25]
                          node _out8_10_T_9 = sub(V_inB_8[10], a_7) @[ALU.scala 332:40]
                          node _out8_10_T_10 = tail(_out8_10_T_9, 1) @[ALU.scala 332:40]
                          node _out8_10_T_11 = asSInt(_out8_10_T_10) @[ALU.scala 332:40]
                          out8[10] <= _out8_10_T_11 @[ALU.scala 332:25]
                          node _out8_11_T_9 = sub(V_inB_8[11], a_7) @[ALU.scala 332:40]
                          node _out8_11_T_10 = tail(_out8_11_T_9, 1) @[ALU.scala 332:40]
                          node _out8_11_T_11 = asSInt(_out8_11_T_10) @[ALU.scala 332:40]
                          out8[11] <= _out8_11_T_11 @[ALU.scala 332:25]
                          node _out8_12_T_9 = sub(V_inB_8[12], a_7) @[ALU.scala 332:40]
                          node _out8_12_T_10 = tail(_out8_12_T_9, 1) @[ALU.scala 332:40]
                          node _out8_12_T_11 = asSInt(_out8_12_T_10) @[ALU.scala 332:40]
                          out8[12] <= _out8_12_T_11 @[ALU.scala 332:25]
                          node _out8_13_T_9 = sub(V_inB_8[13], a_7) @[ALU.scala 332:40]
                          node _out8_13_T_10 = tail(_out8_13_T_9, 1) @[ALU.scala 332:40]
                          node _out8_13_T_11 = asSInt(_out8_13_T_10) @[ALU.scala 332:40]
                          out8[13] <= _out8_13_T_11 @[ALU.scala 332:25]
                          node _out8_14_T_9 = sub(V_inB_8[14], a_7) @[ALU.scala 332:40]
                          node _out8_14_T_10 = tail(_out8_14_T_9, 1) @[ALU.scala 332:40]
                          node _out8_14_T_11 = asSInt(_out8_14_T_10) @[ALU.scala 332:40]
                          out8[14] <= _out8_14_T_11 @[ALU.scala 332:25]
                          node _out8_15_T_9 = sub(V_inB_8[15], a_7) @[ALU.scala 332:40]
                          node _out8_15_T_10 = tail(_out8_15_T_9, 1) @[ALU.scala 332:40]
                          node _out8_15_T_11 = asSInt(_out8_15_T_10) @[ALU.scala 332:40]
                          out8[15] <= _out8_15_T_11 @[ALU.scala 332:25]
                          node io_V_out_lo_lo_lo_lo_3 = asUInt(out8[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_lo_hi_3 = asUInt(out8[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_lo_7 = cat(io_V_out_lo_lo_lo_hi_3, io_V_out_lo_lo_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_lo_3 = asUInt(out8[2]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_hi_3 = asUInt(out8[3]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_7 = cat(io_V_out_lo_lo_hi_hi_3, io_V_out_lo_lo_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_11 = cat(io_V_out_lo_lo_hi_7, io_V_out_lo_lo_lo_7) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_lo_3 = asUInt(out8[4]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_hi_3 = asUInt(out8[5]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_7 = cat(io_V_out_lo_hi_lo_hi_3, io_V_out_lo_hi_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_lo_3 = asUInt(out8[6]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_hi_3 = asUInt(out8[7]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_7 = cat(io_V_out_lo_hi_hi_hi_3, io_V_out_lo_hi_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_11 = cat(io_V_out_lo_hi_hi_7, io_V_out_lo_hi_lo_7) @[Cat.scala 30:58]
                          node io_V_out_lo_15 = cat(io_V_out_lo_hi_11, io_V_out_lo_lo_11) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_lo_3 = asUInt(out8[8]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_hi_3 = asUInt(out8[9]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_7 = cat(io_V_out_hi_lo_lo_hi_3, io_V_out_hi_lo_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_lo_3 = asUInt(out8[10]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_hi_3 = asUInt(out8[11]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_7 = cat(io_V_out_hi_lo_hi_hi_3, io_V_out_hi_lo_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_11 = cat(io_V_out_hi_lo_hi_7, io_V_out_hi_lo_lo_7) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_lo_3 = asUInt(out8[12]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_hi_3 = asUInt(out8[13]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_7 = cat(io_V_out_hi_hi_lo_hi_3, io_V_out_hi_hi_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_lo_3 = asUInt(out8[14]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_hi_3 = asUInt(out8[15]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_7 = cat(io_V_out_hi_hi_hi_hi_3, io_V_out_hi_hi_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_11 = cat(io_V_out_hi_hi_hi_7, io_V_out_hi_hi_lo_7) @[Cat.scala 30:58]
                          node io_V_out_hi_15 = cat(io_V_out_hi_hi_11, io_V_out_hi_lo_11) @[Cat.scala 30:58]
                          node _io_V_out_T_30 = cat(io_V_out_hi_15, io_V_out_lo_15) @[Cat.scala 30:58]
                          node _io_V_out_T_31 = asSInt(_io_V_out_T_30) @[ALU.scala 334:181]
                          io.V_out <= _io_V_out_T_31 @[ALU.scala 334:22]
                          skip @[ALU.scala 329:46]
                        else : @[ALU.scala 335:21]
                          io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 336:22]
                          skip @[ALU.scala 335:21]
                  skip @[ALU.scala 310:74]
                else : @[ALU.scala 340:74]
                  node _T_33 = eq(io.alu_Op, UInt<9>("h010")) @[ALU.scala 340:27]
                  node _T_34 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 340:60]
                  node _T_35 = and(_T_33, _T_34) @[ALU.scala 340:45]
                  when _T_35 : @[ALU.scala 340:74]
                    node _T_36 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 341:26]
                    when _T_36 : @[ALU.scala 341:40]
                      node _out64_0_T_12 = sub(V_inB_64[0], V_inA_64[0]) @[ALU.scala 343:42]
                      node _out64_0_T_13 = tail(_out64_0_T_12, 1) @[ALU.scala 343:42]
                      node _out64_0_T_14 = asSInt(_out64_0_T_13) @[ALU.scala 343:42]
                      out64[0] <= _out64_0_T_14 @[ALU.scala 343:26]
                      node _out64_1_T_12 = sub(V_inB_64[1], V_inA_64[1]) @[ALU.scala 343:42]
                      node _out64_1_T_13 = tail(_out64_1_T_12, 1) @[ALU.scala 343:42]
                      node _out64_1_T_14 = asSInt(_out64_1_T_13) @[ALU.scala 343:42]
                      out64[1] <= _out64_1_T_14 @[ALU.scala 343:26]
                      node io_V_out_lo_16 = asUInt(out64[0]) @[Cat.scala 30:58]
                      node io_V_out_hi_16 = asUInt(out64[1]) @[Cat.scala 30:58]
                      node _io_V_out_T_32 = cat(io_V_out_hi_16, io_V_out_lo_16) @[Cat.scala 30:58]
                      node _io_V_out_T_33 = asSInt(_io_V_out_T_32) @[ALU.scala 345:51]
                      io.V_out <= _io_V_out_T_33 @[ALU.scala 345:22]
                      skip @[ALU.scala 341:40]
                    else : @[ALU.scala 346:46]
                      node _T_37 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 346:32]
                      when _T_37 : @[ALU.scala 346:46]
                        node _out32_0_T_12 = sub(V_inB_32[0], V_inA_32[0]) @[ALU.scala 348:42]
                        node _out32_0_T_13 = tail(_out32_0_T_12, 1) @[ALU.scala 348:42]
                        node _out32_0_T_14 = asSInt(_out32_0_T_13) @[ALU.scala 348:42]
                        out32[0] <= _out32_0_T_14 @[ALU.scala 348:26]
                        node _out32_1_T_12 = sub(V_inB_32[1], V_inA_32[1]) @[ALU.scala 348:42]
                        node _out32_1_T_13 = tail(_out32_1_T_12, 1) @[ALU.scala 348:42]
                        node _out32_1_T_14 = asSInt(_out32_1_T_13) @[ALU.scala 348:42]
                        out32[1] <= _out32_1_T_14 @[ALU.scala 348:26]
                        node _out32_2_T_12 = sub(V_inB_32[2], V_inA_32[2]) @[ALU.scala 348:42]
                        node _out32_2_T_13 = tail(_out32_2_T_12, 1) @[ALU.scala 348:42]
                        node _out32_2_T_14 = asSInt(_out32_2_T_13) @[ALU.scala 348:42]
                        out32[2] <= _out32_2_T_14 @[ALU.scala 348:26]
                        node _out32_3_T_12 = sub(V_inB_32[3], V_inA_32[3]) @[ALU.scala 348:42]
                        node _out32_3_T_13 = tail(_out32_3_T_12, 1) @[ALU.scala 348:42]
                        node _out32_3_T_14 = asSInt(_out32_3_T_13) @[ALU.scala 348:42]
                        out32[3] <= _out32_3_T_14 @[ALU.scala 348:26]
                        node io_V_out_lo_lo_12 = asUInt(out32[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_12 = asUInt(out32[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_17 = cat(io_V_out_lo_hi_12, io_V_out_lo_lo_12) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_12 = asUInt(out32[2]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_12 = asUInt(out32[3]) @[Cat.scala 30:58]
                        node io_V_out_hi_17 = cat(io_V_out_hi_hi_12, io_V_out_hi_lo_12) @[Cat.scala 30:58]
                        node _io_V_out_T_34 = cat(io_V_out_hi_17, io_V_out_lo_17) @[Cat.scala 30:58]
                        node _io_V_out_T_35 = asSInt(_io_V_out_T_34) @[ALU.scala 350:71]
                        io.V_out <= _io_V_out_T_35 @[ALU.scala 350:22]
                        skip @[ALU.scala 346:46]
                      else : @[ALU.scala 351:46]
                        node _T_38 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 351:32]
                        when _T_38 : @[ALU.scala 351:46]
                          node _out16_0_T_12 = sub(V_inB_16[0], V_inA_16[0]) @[ALU.scala 353:42]
                          node _out16_0_T_13 = tail(_out16_0_T_12, 1) @[ALU.scala 353:42]
                          node _out16_0_T_14 = asSInt(_out16_0_T_13) @[ALU.scala 353:42]
                          out16[0] <= _out16_0_T_14 @[ALU.scala 353:26]
                          node _out16_1_T_12 = sub(V_inB_16[1], V_inA_16[1]) @[ALU.scala 353:42]
                          node _out16_1_T_13 = tail(_out16_1_T_12, 1) @[ALU.scala 353:42]
                          node _out16_1_T_14 = asSInt(_out16_1_T_13) @[ALU.scala 353:42]
                          out16[1] <= _out16_1_T_14 @[ALU.scala 353:26]
                          node _out16_2_T_12 = sub(V_inB_16[2], V_inA_16[2]) @[ALU.scala 353:42]
                          node _out16_2_T_13 = tail(_out16_2_T_12, 1) @[ALU.scala 353:42]
                          node _out16_2_T_14 = asSInt(_out16_2_T_13) @[ALU.scala 353:42]
                          out16[2] <= _out16_2_T_14 @[ALU.scala 353:26]
                          node _out16_3_T_12 = sub(V_inB_16[3], V_inA_16[3]) @[ALU.scala 353:42]
                          node _out16_3_T_13 = tail(_out16_3_T_12, 1) @[ALU.scala 353:42]
                          node _out16_3_T_14 = asSInt(_out16_3_T_13) @[ALU.scala 353:42]
                          out16[3] <= _out16_3_T_14 @[ALU.scala 353:26]
                          node _out16_4_T_12 = sub(V_inB_16[4], V_inA_16[4]) @[ALU.scala 353:42]
                          node _out16_4_T_13 = tail(_out16_4_T_12, 1) @[ALU.scala 353:42]
                          node _out16_4_T_14 = asSInt(_out16_4_T_13) @[ALU.scala 353:42]
                          out16[4] <= _out16_4_T_14 @[ALU.scala 353:26]
                          node _out16_5_T_12 = sub(V_inB_16[5], V_inA_16[5]) @[ALU.scala 353:42]
                          node _out16_5_T_13 = tail(_out16_5_T_12, 1) @[ALU.scala 353:42]
                          node _out16_5_T_14 = asSInt(_out16_5_T_13) @[ALU.scala 353:42]
                          out16[5] <= _out16_5_T_14 @[ALU.scala 353:26]
                          node _out16_6_T_12 = sub(V_inB_16[6], V_inA_16[6]) @[ALU.scala 353:42]
                          node _out16_6_T_13 = tail(_out16_6_T_12, 1) @[ALU.scala 353:42]
                          node _out16_6_T_14 = asSInt(_out16_6_T_13) @[ALU.scala 353:42]
                          out16[6] <= _out16_6_T_14 @[ALU.scala 353:26]
                          node _out16_7_T_12 = sub(V_inB_16[7], V_inA_16[7]) @[ALU.scala 353:42]
                          node _out16_7_T_13 = tail(_out16_7_T_12, 1) @[ALU.scala 353:42]
                          node _out16_7_T_14 = asSInt(_out16_7_T_13) @[ALU.scala 353:42]
                          out16[7] <= _out16_7_T_14 @[ALU.scala 353:26]
                          node io_V_out_lo_lo_lo_8 = asUInt(out16[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_8 = asUInt(out16[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_13 = cat(io_V_out_lo_lo_hi_8, io_V_out_lo_lo_lo_8) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_8 = asUInt(out16[2]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_8 = asUInt(out16[3]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_13 = cat(io_V_out_lo_hi_hi_8, io_V_out_lo_hi_lo_8) @[Cat.scala 30:58]
                          node io_V_out_lo_18 = cat(io_V_out_lo_hi_13, io_V_out_lo_lo_13) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_8 = asUInt(out16[4]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_8 = asUInt(out16[5]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_13 = cat(io_V_out_hi_lo_hi_8, io_V_out_hi_lo_lo_8) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_8 = asUInt(out16[6]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_8 = asUInt(out16[7]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_13 = cat(io_V_out_hi_hi_hi_8, io_V_out_hi_hi_lo_8) @[Cat.scala 30:58]
                          node io_V_out_hi_18 = cat(io_V_out_hi_hi_13, io_V_out_hi_lo_13) @[Cat.scala 30:58]
                          node _io_V_out_T_36 = cat(io_V_out_hi_18, io_V_out_lo_18) @[Cat.scala 30:58]
                          node _io_V_out_T_37 = asSInt(_io_V_out_T_36) @[ALU.scala 355:111]
                          io.V_out <= _io_V_out_T_37 @[ALU.scala 355:22]
                          skip @[ALU.scala 351:46]
                        else : @[ALU.scala 356:46]
                          node _T_39 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 356:32]
                          when _T_39 : @[ALU.scala 356:46]
                            node _out8_0_T_12 = sub(V_inB_8[0], V_inA_8[0]) @[ALU.scala 358:40]
                            node _out8_0_T_13 = tail(_out8_0_T_12, 1) @[ALU.scala 358:40]
                            node _out8_0_T_14 = asSInt(_out8_0_T_13) @[ALU.scala 358:40]
                            out8[0] <= _out8_0_T_14 @[ALU.scala 358:25]
                            node _out8_1_T_12 = sub(V_inB_8[1], V_inA_8[1]) @[ALU.scala 358:40]
                            node _out8_1_T_13 = tail(_out8_1_T_12, 1) @[ALU.scala 358:40]
                            node _out8_1_T_14 = asSInt(_out8_1_T_13) @[ALU.scala 358:40]
                            out8[1] <= _out8_1_T_14 @[ALU.scala 358:25]
                            node _out8_2_T_12 = sub(V_inB_8[2], V_inA_8[2]) @[ALU.scala 358:40]
                            node _out8_2_T_13 = tail(_out8_2_T_12, 1) @[ALU.scala 358:40]
                            node _out8_2_T_14 = asSInt(_out8_2_T_13) @[ALU.scala 358:40]
                            out8[2] <= _out8_2_T_14 @[ALU.scala 358:25]
                            node _out8_3_T_12 = sub(V_inB_8[3], V_inA_8[3]) @[ALU.scala 358:40]
                            node _out8_3_T_13 = tail(_out8_3_T_12, 1) @[ALU.scala 358:40]
                            node _out8_3_T_14 = asSInt(_out8_3_T_13) @[ALU.scala 358:40]
                            out8[3] <= _out8_3_T_14 @[ALU.scala 358:25]
                            node _out8_4_T_12 = sub(V_inB_8[4], V_inA_8[4]) @[ALU.scala 358:40]
                            node _out8_4_T_13 = tail(_out8_4_T_12, 1) @[ALU.scala 358:40]
                            node _out8_4_T_14 = asSInt(_out8_4_T_13) @[ALU.scala 358:40]
                            out8[4] <= _out8_4_T_14 @[ALU.scala 358:25]
                            node _out8_5_T_12 = sub(V_inB_8[5], V_inA_8[5]) @[ALU.scala 358:40]
                            node _out8_5_T_13 = tail(_out8_5_T_12, 1) @[ALU.scala 358:40]
                            node _out8_5_T_14 = asSInt(_out8_5_T_13) @[ALU.scala 358:40]
                            out8[5] <= _out8_5_T_14 @[ALU.scala 358:25]
                            node _out8_6_T_12 = sub(V_inB_8[6], V_inA_8[6]) @[ALU.scala 358:40]
                            node _out8_6_T_13 = tail(_out8_6_T_12, 1) @[ALU.scala 358:40]
                            node _out8_6_T_14 = asSInt(_out8_6_T_13) @[ALU.scala 358:40]
                            out8[6] <= _out8_6_T_14 @[ALU.scala 358:25]
                            node _out8_7_T_12 = sub(V_inB_8[7], V_inA_8[7]) @[ALU.scala 358:40]
                            node _out8_7_T_13 = tail(_out8_7_T_12, 1) @[ALU.scala 358:40]
                            node _out8_7_T_14 = asSInt(_out8_7_T_13) @[ALU.scala 358:40]
                            out8[7] <= _out8_7_T_14 @[ALU.scala 358:25]
                            node _out8_8_T_12 = sub(V_inB_8[8], V_inA_8[8]) @[ALU.scala 358:40]
                            node _out8_8_T_13 = tail(_out8_8_T_12, 1) @[ALU.scala 358:40]
                            node _out8_8_T_14 = asSInt(_out8_8_T_13) @[ALU.scala 358:40]
                            out8[8] <= _out8_8_T_14 @[ALU.scala 358:25]
                            node _out8_9_T_12 = sub(V_inB_8[9], V_inA_8[9]) @[ALU.scala 358:40]
                            node _out8_9_T_13 = tail(_out8_9_T_12, 1) @[ALU.scala 358:40]
                            node _out8_9_T_14 = asSInt(_out8_9_T_13) @[ALU.scala 358:40]
                            out8[9] <= _out8_9_T_14 @[ALU.scala 358:25]
                            node _out8_10_T_12 = sub(V_inB_8[10], V_inA_8[10]) @[ALU.scala 358:40]
                            node _out8_10_T_13 = tail(_out8_10_T_12, 1) @[ALU.scala 358:40]
                            node _out8_10_T_14 = asSInt(_out8_10_T_13) @[ALU.scala 358:40]
                            out8[10] <= _out8_10_T_14 @[ALU.scala 358:25]
                            node _out8_11_T_12 = sub(V_inB_8[11], V_inA_8[11]) @[ALU.scala 358:40]
                            node _out8_11_T_13 = tail(_out8_11_T_12, 1) @[ALU.scala 358:40]
                            node _out8_11_T_14 = asSInt(_out8_11_T_13) @[ALU.scala 358:40]
                            out8[11] <= _out8_11_T_14 @[ALU.scala 358:25]
                            node _out8_12_T_12 = sub(V_inB_8[12], V_inA_8[12]) @[ALU.scala 358:40]
                            node _out8_12_T_13 = tail(_out8_12_T_12, 1) @[ALU.scala 358:40]
                            node _out8_12_T_14 = asSInt(_out8_12_T_13) @[ALU.scala 358:40]
                            out8[12] <= _out8_12_T_14 @[ALU.scala 358:25]
                            node _out8_13_T_12 = sub(V_inB_8[13], V_inA_8[13]) @[ALU.scala 358:40]
                            node _out8_13_T_13 = tail(_out8_13_T_12, 1) @[ALU.scala 358:40]
                            node _out8_13_T_14 = asSInt(_out8_13_T_13) @[ALU.scala 358:40]
                            out8[13] <= _out8_13_T_14 @[ALU.scala 358:25]
                            node _out8_14_T_12 = sub(V_inB_8[14], V_inA_8[14]) @[ALU.scala 358:40]
                            node _out8_14_T_13 = tail(_out8_14_T_12, 1) @[ALU.scala 358:40]
                            node _out8_14_T_14 = asSInt(_out8_14_T_13) @[ALU.scala 358:40]
                            out8[14] <= _out8_14_T_14 @[ALU.scala 358:25]
                            node _out8_15_T_12 = sub(V_inB_8[15], V_inA_8[15]) @[ALU.scala 358:40]
                            node _out8_15_T_13 = tail(_out8_15_T_12, 1) @[ALU.scala 358:40]
                            node _out8_15_T_14 = asSInt(_out8_15_T_13) @[ALU.scala 358:40]
                            out8[15] <= _out8_15_T_14 @[ALU.scala 358:25]
                            node io_V_out_lo_lo_lo_lo_4 = asUInt(out8[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_lo_hi_4 = asUInt(out8[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_lo_9 = cat(io_V_out_lo_lo_lo_hi_4, io_V_out_lo_lo_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_lo_4 = asUInt(out8[2]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_hi_4 = asUInt(out8[3]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_9 = cat(io_V_out_lo_lo_hi_hi_4, io_V_out_lo_lo_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_14 = cat(io_V_out_lo_lo_hi_9, io_V_out_lo_lo_lo_9) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_lo_4 = asUInt(out8[4]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_hi_4 = asUInt(out8[5]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_9 = cat(io_V_out_lo_hi_lo_hi_4, io_V_out_lo_hi_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_lo_4 = asUInt(out8[6]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_hi_4 = asUInt(out8[7]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_9 = cat(io_V_out_lo_hi_hi_hi_4, io_V_out_lo_hi_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_14 = cat(io_V_out_lo_hi_hi_9, io_V_out_lo_hi_lo_9) @[Cat.scala 30:58]
                            node io_V_out_lo_19 = cat(io_V_out_lo_hi_14, io_V_out_lo_lo_14) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_lo_4 = asUInt(out8[8]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_hi_4 = asUInt(out8[9]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_9 = cat(io_V_out_hi_lo_lo_hi_4, io_V_out_hi_lo_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_lo_4 = asUInt(out8[10]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_hi_4 = asUInt(out8[11]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_9 = cat(io_V_out_hi_lo_hi_hi_4, io_V_out_hi_lo_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_14 = cat(io_V_out_hi_lo_hi_9, io_V_out_hi_lo_lo_9) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_lo_4 = asUInt(out8[12]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_hi_4 = asUInt(out8[13]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_9 = cat(io_V_out_hi_hi_lo_hi_4, io_V_out_hi_hi_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_lo_4 = asUInt(out8[14]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_hi_4 = asUInt(out8[15]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_9 = cat(io_V_out_hi_hi_hi_hi_4, io_V_out_hi_hi_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_14 = cat(io_V_out_hi_hi_hi_9, io_V_out_hi_hi_lo_9) @[Cat.scala 30:58]
                            node io_V_out_hi_19 = cat(io_V_out_hi_hi_14, io_V_out_hi_lo_14) @[Cat.scala 30:58]
                            node _io_V_out_T_38 = cat(io_V_out_hi_19, io_V_out_lo_19) @[Cat.scala 30:58]
                            node _io_V_out_T_39 = asSInt(_io_V_out_T_38) @[ALU.scala 360:181]
                            io.V_out <= _io_V_out_T_39 @[ALU.scala 360:22]
                            skip @[ALU.scala 356:46]
                          else : @[ALU.scala 361:21]
                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 362:22]
                            skip @[ALU.scala 361:21]
                    skip @[ALU.scala 340:74]
                  else : @[ALU.scala 367:75]
                    node _T_40 = eq(io.alu_Op, UInt<9>("h01b")) @[ALU.scala 367:27]
                    node _T_41 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 367:61]
                    node _T_42 = and(_T_40, _T_41) @[ALU.scala 367:46]
                    when _T_42 : @[ALU.scala 367:75]
                      node _T_43 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 368:26]
                      when _T_43 : @[ALU.scala 368:40]
                        node _h_T_4 = bits(io.alu_imm, 63, 0) @[ALU.scala 369:32]
                        node h_4 = asSInt(_h_T_4) @[ALU.scala 369:39]
                        node _out64_0_T_15 = sub(h_4, V_inB_64[0]) @[ALU.scala 371:32]
                        node _out64_0_T_16 = tail(_out64_0_T_15, 1) @[ALU.scala 371:32]
                        node _out64_0_T_17 = asSInt(_out64_0_T_16) @[ALU.scala 371:32]
                        out64[0] <= _out64_0_T_17 @[ALU.scala 371:26]
                        node _out64_1_T_15 = sub(h_4, V_inB_64[1]) @[ALU.scala 371:32]
                        node _out64_1_T_16 = tail(_out64_1_T_15, 1) @[ALU.scala 371:32]
                        node _out64_1_T_17 = asSInt(_out64_1_T_16) @[ALU.scala 371:32]
                        out64[1] <= _out64_1_T_17 @[ALU.scala 371:26]
                        node io_V_out_lo_20 = asUInt(out64[0]) @[Cat.scala 30:58]
                        node io_V_out_hi_20 = asUInt(out64[1]) @[Cat.scala 30:58]
                        node _io_V_out_T_40 = cat(io_V_out_hi_20, io_V_out_lo_20) @[Cat.scala 30:58]
                        node _io_V_out_T_41 = asSInt(_io_V_out_T_40) @[ALU.scala 373:51]
                        io.V_out <= _io_V_out_T_41 @[ALU.scala 373:22]
                        skip @[ALU.scala 368:40]
                      else : @[ALU.scala 374:46]
                        node _T_44 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 374:32]
                        when _T_44 : @[ALU.scala 374:46]
                          node _h_T_5 = bits(io.alu_imm, 31, 0) @[ALU.scala 375:32]
                          node h_5 = asSInt(_h_T_5) @[ALU.scala 375:39]
                          node _out32_0_T_15 = sub(h_5, V_inB_32[0]) @[ALU.scala 377:32]
                          node _out32_0_T_16 = tail(_out32_0_T_15, 1) @[ALU.scala 377:32]
                          node _out32_0_T_17 = asSInt(_out32_0_T_16) @[ALU.scala 377:32]
                          out32[0] <= _out32_0_T_17 @[ALU.scala 377:26]
                          node _out32_1_T_15 = sub(h_5, V_inB_32[1]) @[ALU.scala 377:32]
                          node _out32_1_T_16 = tail(_out32_1_T_15, 1) @[ALU.scala 377:32]
                          node _out32_1_T_17 = asSInt(_out32_1_T_16) @[ALU.scala 377:32]
                          out32[1] <= _out32_1_T_17 @[ALU.scala 377:26]
                          node _out32_2_T_15 = sub(h_5, V_inB_32[2]) @[ALU.scala 377:32]
                          node _out32_2_T_16 = tail(_out32_2_T_15, 1) @[ALU.scala 377:32]
                          node _out32_2_T_17 = asSInt(_out32_2_T_16) @[ALU.scala 377:32]
                          out32[2] <= _out32_2_T_17 @[ALU.scala 377:26]
                          node _out32_3_T_15 = sub(h_5, V_inB_32[3]) @[ALU.scala 377:32]
                          node _out32_3_T_16 = tail(_out32_3_T_15, 1) @[ALU.scala 377:32]
                          node _out32_3_T_17 = asSInt(_out32_3_T_16) @[ALU.scala 377:32]
                          out32[3] <= _out32_3_T_17 @[ALU.scala 377:26]
                          node io_V_out_lo_lo_15 = asUInt(out32[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_15 = asUInt(out32[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_21 = cat(io_V_out_lo_hi_15, io_V_out_lo_lo_15) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_15 = asUInt(out32[2]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_15 = asUInt(out32[3]) @[Cat.scala 30:58]
                          node io_V_out_hi_21 = cat(io_V_out_hi_hi_15, io_V_out_hi_lo_15) @[Cat.scala 30:58]
                          node _io_V_out_T_42 = cat(io_V_out_hi_21, io_V_out_lo_21) @[Cat.scala 30:58]
                          node _io_V_out_T_43 = asSInt(_io_V_out_T_42) @[ALU.scala 379:71]
                          io.V_out <= _io_V_out_T_43 @[ALU.scala 379:22]
                          skip @[ALU.scala 374:46]
                        else : @[ALU.scala 380:46]
                          node _T_45 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 380:32]
                          when _T_45 : @[ALU.scala 380:46]
                            node _h_T_6 = bits(io.alu_imm, 15, 0) @[ALU.scala 381:32]
                            node h_6 = asSInt(_h_T_6) @[ALU.scala 381:39]
                            node _out16_0_T_15 = sub(h_6, V_inB_16[0]) @[ALU.scala 383:32]
                            node _out16_0_T_16 = tail(_out16_0_T_15, 1) @[ALU.scala 383:32]
                            node _out16_0_T_17 = asSInt(_out16_0_T_16) @[ALU.scala 383:32]
                            out16[0] <= _out16_0_T_17 @[ALU.scala 383:26]
                            node _out16_1_T_15 = sub(h_6, V_inB_16[1]) @[ALU.scala 383:32]
                            node _out16_1_T_16 = tail(_out16_1_T_15, 1) @[ALU.scala 383:32]
                            node _out16_1_T_17 = asSInt(_out16_1_T_16) @[ALU.scala 383:32]
                            out16[1] <= _out16_1_T_17 @[ALU.scala 383:26]
                            node _out16_2_T_15 = sub(h_6, V_inB_16[2]) @[ALU.scala 383:32]
                            node _out16_2_T_16 = tail(_out16_2_T_15, 1) @[ALU.scala 383:32]
                            node _out16_2_T_17 = asSInt(_out16_2_T_16) @[ALU.scala 383:32]
                            out16[2] <= _out16_2_T_17 @[ALU.scala 383:26]
                            node _out16_3_T_15 = sub(h_6, V_inB_16[3]) @[ALU.scala 383:32]
                            node _out16_3_T_16 = tail(_out16_3_T_15, 1) @[ALU.scala 383:32]
                            node _out16_3_T_17 = asSInt(_out16_3_T_16) @[ALU.scala 383:32]
                            out16[3] <= _out16_3_T_17 @[ALU.scala 383:26]
                            node _out16_4_T_15 = sub(h_6, V_inB_16[4]) @[ALU.scala 383:32]
                            node _out16_4_T_16 = tail(_out16_4_T_15, 1) @[ALU.scala 383:32]
                            node _out16_4_T_17 = asSInt(_out16_4_T_16) @[ALU.scala 383:32]
                            out16[4] <= _out16_4_T_17 @[ALU.scala 383:26]
                            node _out16_5_T_15 = sub(h_6, V_inB_16[5]) @[ALU.scala 383:32]
                            node _out16_5_T_16 = tail(_out16_5_T_15, 1) @[ALU.scala 383:32]
                            node _out16_5_T_17 = asSInt(_out16_5_T_16) @[ALU.scala 383:32]
                            out16[5] <= _out16_5_T_17 @[ALU.scala 383:26]
                            node _out16_6_T_15 = sub(h_6, V_inB_16[6]) @[ALU.scala 383:32]
                            node _out16_6_T_16 = tail(_out16_6_T_15, 1) @[ALU.scala 383:32]
                            node _out16_6_T_17 = asSInt(_out16_6_T_16) @[ALU.scala 383:32]
                            out16[6] <= _out16_6_T_17 @[ALU.scala 383:26]
                            node _out16_7_T_15 = sub(h_6, V_inB_16[7]) @[ALU.scala 383:32]
                            node _out16_7_T_16 = tail(_out16_7_T_15, 1) @[ALU.scala 383:32]
                            node _out16_7_T_17 = asSInt(_out16_7_T_16) @[ALU.scala 383:32]
                            out16[7] <= _out16_7_T_17 @[ALU.scala 383:26]
                            node io_V_out_lo_lo_lo_10 = asUInt(out16[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_10 = asUInt(out16[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_16 = cat(io_V_out_lo_lo_hi_10, io_V_out_lo_lo_lo_10) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_10 = asUInt(out16[2]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_10 = asUInt(out16[3]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_16 = cat(io_V_out_lo_hi_hi_10, io_V_out_lo_hi_lo_10) @[Cat.scala 30:58]
                            node io_V_out_lo_22 = cat(io_V_out_lo_hi_16, io_V_out_lo_lo_16) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_10 = asUInt(out16[4]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_10 = asUInt(out16[5]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_16 = cat(io_V_out_hi_lo_hi_10, io_V_out_hi_lo_lo_10) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_10 = asUInt(out16[6]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_10 = asUInt(out16[7]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_16 = cat(io_V_out_hi_hi_hi_10, io_V_out_hi_hi_lo_10) @[Cat.scala 30:58]
                            node io_V_out_hi_22 = cat(io_V_out_hi_hi_16, io_V_out_hi_lo_16) @[Cat.scala 30:58]
                            node _io_V_out_T_44 = cat(io_V_out_hi_22, io_V_out_lo_22) @[Cat.scala 30:58]
                            node _io_V_out_T_45 = asSInt(_io_V_out_T_44) @[ALU.scala 385:111]
                            io.V_out <= _io_V_out_T_45 @[ALU.scala 385:22]
                            skip @[ALU.scala 380:46]
                          else : @[ALU.scala 386:46]
                            node _T_46 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 386:32]
                            when _T_46 : @[ALU.scala 386:46]
                              node _h_T_7 = bits(io.alu_imm, 7, 0) @[ALU.scala 387:32]
                              node h_7 = asSInt(_h_T_7) @[ALU.scala 387:38]
                              node _out8_0_T_15 = sub(h_7, V_inB_8[0]) @[ALU.scala 389:31]
                              node _out8_0_T_16 = tail(_out8_0_T_15, 1) @[ALU.scala 389:31]
                              node _out8_0_T_17 = asSInt(_out8_0_T_16) @[ALU.scala 389:31]
                              out8[0] <= _out8_0_T_17 @[ALU.scala 389:25]
                              node _out8_1_T_15 = sub(h_7, V_inB_8[1]) @[ALU.scala 389:31]
                              node _out8_1_T_16 = tail(_out8_1_T_15, 1) @[ALU.scala 389:31]
                              node _out8_1_T_17 = asSInt(_out8_1_T_16) @[ALU.scala 389:31]
                              out8[1] <= _out8_1_T_17 @[ALU.scala 389:25]
                              node _out8_2_T_15 = sub(h_7, V_inB_8[2]) @[ALU.scala 389:31]
                              node _out8_2_T_16 = tail(_out8_2_T_15, 1) @[ALU.scala 389:31]
                              node _out8_2_T_17 = asSInt(_out8_2_T_16) @[ALU.scala 389:31]
                              out8[2] <= _out8_2_T_17 @[ALU.scala 389:25]
                              node _out8_3_T_15 = sub(h_7, V_inB_8[3]) @[ALU.scala 389:31]
                              node _out8_3_T_16 = tail(_out8_3_T_15, 1) @[ALU.scala 389:31]
                              node _out8_3_T_17 = asSInt(_out8_3_T_16) @[ALU.scala 389:31]
                              out8[3] <= _out8_3_T_17 @[ALU.scala 389:25]
                              node _out8_4_T_15 = sub(h_7, V_inB_8[4]) @[ALU.scala 389:31]
                              node _out8_4_T_16 = tail(_out8_4_T_15, 1) @[ALU.scala 389:31]
                              node _out8_4_T_17 = asSInt(_out8_4_T_16) @[ALU.scala 389:31]
                              out8[4] <= _out8_4_T_17 @[ALU.scala 389:25]
                              node _out8_5_T_15 = sub(h_7, V_inB_8[5]) @[ALU.scala 389:31]
                              node _out8_5_T_16 = tail(_out8_5_T_15, 1) @[ALU.scala 389:31]
                              node _out8_5_T_17 = asSInt(_out8_5_T_16) @[ALU.scala 389:31]
                              out8[5] <= _out8_5_T_17 @[ALU.scala 389:25]
                              node _out8_6_T_15 = sub(h_7, V_inB_8[6]) @[ALU.scala 389:31]
                              node _out8_6_T_16 = tail(_out8_6_T_15, 1) @[ALU.scala 389:31]
                              node _out8_6_T_17 = asSInt(_out8_6_T_16) @[ALU.scala 389:31]
                              out8[6] <= _out8_6_T_17 @[ALU.scala 389:25]
                              node _out8_7_T_15 = sub(h_7, V_inB_8[7]) @[ALU.scala 389:31]
                              node _out8_7_T_16 = tail(_out8_7_T_15, 1) @[ALU.scala 389:31]
                              node _out8_7_T_17 = asSInt(_out8_7_T_16) @[ALU.scala 389:31]
                              out8[7] <= _out8_7_T_17 @[ALU.scala 389:25]
                              node _out8_8_T_15 = sub(h_7, V_inB_8[8]) @[ALU.scala 389:31]
                              node _out8_8_T_16 = tail(_out8_8_T_15, 1) @[ALU.scala 389:31]
                              node _out8_8_T_17 = asSInt(_out8_8_T_16) @[ALU.scala 389:31]
                              out8[8] <= _out8_8_T_17 @[ALU.scala 389:25]
                              node _out8_9_T_15 = sub(h_7, V_inB_8[9]) @[ALU.scala 389:31]
                              node _out8_9_T_16 = tail(_out8_9_T_15, 1) @[ALU.scala 389:31]
                              node _out8_9_T_17 = asSInt(_out8_9_T_16) @[ALU.scala 389:31]
                              out8[9] <= _out8_9_T_17 @[ALU.scala 389:25]
                              node _out8_10_T_15 = sub(h_7, V_inB_8[10]) @[ALU.scala 389:31]
                              node _out8_10_T_16 = tail(_out8_10_T_15, 1) @[ALU.scala 389:31]
                              node _out8_10_T_17 = asSInt(_out8_10_T_16) @[ALU.scala 389:31]
                              out8[10] <= _out8_10_T_17 @[ALU.scala 389:25]
                              node _out8_11_T_15 = sub(h_7, V_inB_8[11]) @[ALU.scala 389:31]
                              node _out8_11_T_16 = tail(_out8_11_T_15, 1) @[ALU.scala 389:31]
                              node _out8_11_T_17 = asSInt(_out8_11_T_16) @[ALU.scala 389:31]
                              out8[11] <= _out8_11_T_17 @[ALU.scala 389:25]
                              node _out8_12_T_15 = sub(h_7, V_inB_8[12]) @[ALU.scala 389:31]
                              node _out8_12_T_16 = tail(_out8_12_T_15, 1) @[ALU.scala 389:31]
                              node _out8_12_T_17 = asSInt(_out8_12_T_16) @[ALU.scala 389:31]
                              out8[12] <= _out8_12_T_17 @[ALU.scala 389:25]
                              node _out8_13_T_15 = sub(h_7, V_inB_8[13]) @[ALU.scala 389:31]
                              node _out8_13_T_16 = tail(_out8_13_T_15, 1) @[ALU.scala 389:31]
                              node _out8_13_T_17 = asSInt(_out8_13_T_16) @[ALU.scala 389:31]
                              out8[13] <= _out8_13_T_17 @[ALU.scala 389:25]
                              node _out8_14_T_15 = sub(h_7, V_inB_8[14]) @[ALU.scala 389:31]
                              node _out8_14_T_16 = tail(_out8_14_T_15, 1) @[ALU.scala 389:31]
                              node _out8_14_T_17 = asSInt(_out8_14_T_16) @[ALU.scala 389:31]
                              out8[14] <= _out8_14_T_17 @[ALU.scala 389:25]
                              node _out8_15_T_15 = sub(h_7, V_inB_8[15]) @[ALU.scala 389:31]
                              node _out8_15_T_16 = tail(_out8_15_T_15, 1) @[ALU.scala 389:31]
                              node _out8_15_T_17 = asSInt(_out8_15_T_16) @[ALU.scala 389:31]
                              out8[15] <= _out8_15_T_17 @[ALU.scala 389:25]
                              node io_V_out_lo_lo_lo_lo_5 = asUInt(out8[0]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_lo_hi_5 = asUInt(out8[1]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_lo_11 = cat(io_V_out_lo_lo_lo_hi_5, io_V_out_lo_lo_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_lo_5 = asUInt(out8[2]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_hi_5 = asUInt(out8[3]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_11 = cat(io_V_out_lo_lo_hi_hi_5, io_V_out_lo_lo_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_17 = cat(io_V_out_lo_lo_hi_11, io_V_out_lo_lo_lo_11) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_lo_5 = asUInt(out8[4]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_hi_5 = asUInt(out8[5]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_11 = cat(io_V_out_lo_hi_lo_hi_5, io_V_out_lo_hi_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_lo_5 = asUInt(out8[6]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_hi_5 = asUInt(out8[7]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_11 = cat(io_V_out_lo_hi_hi_hi_5, io_V_out_lo_hi_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_17 = cat(io_V_out_lo_hi_hi_11, io_V_out_lo_hi_lo_11) @[Cat.scala 30:58]
                              node io_V_out_lo_23 = cat(io_V_out_lo_hi_17, io_V_out_lo_lo_17) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_lo_5 = asUInt(out8[8]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_hi_5 = asUInt(out8[9]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_11 = cat(io_V_out_hi_lo_lo_hi_5, io_V_out_hi_lo_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_lo_5 = asUInt(out8[10]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_hi_5 = asUInt(out8[11]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_11 = cat(io_V_out_hi_lo_hi_hi_5, io_V_out_hi_lo_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_17 = cat(io_V_out_hi_lo_hi_11, io_V_out_hi_lo_lo_11) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_lo_5 = asUInt(out8[12]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_hi_5 = asUInt(out8[13]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_11 = cat(io_V_out_hi_hi_lo_hi_5, io_V_out_hi_hi_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_lo_5 = asUInt(out8[14]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_hi_5 = asUInt(out8[15]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_11 = cat(io_V_out_hi_hi_hi_hi_5, io_V_out_hi_hi_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_17 = cat(io_V_out_hi_hi_hi_11, io_V_out_hi_hi_lo_11) @[Cat.scala 30:58]
                              node io_V_out_hi_23 = cat(io_V_out_hi_hi_17, io_V_out_hi_lo_17) @[Cat.scala 30:58]
                              node _io_V_out_T_46 = cat(io_V_out_hi_23, io_V_out_lo_23) @[Cat.scala 30:58]
                              node _io_V_out_T_47 = asSInt(_io_V_out_T_46) @[ALU.scala 391:181]
                              io.V_out <= _io_V_out_T_47 @[ALU.scala 391:22]
                              skip @[ALU.scala 386:46]
                            else : @[ALU.scala 392:21]
                              io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 393:22]
                              skip @[ALU.scala 392:21]
                      skip @[ALU.scala 367:75]
                    else : @[ALU.scala 397:75]
                      node _T_47 = eq(io.alu_Op, UInt<9>("h01c")) @[ALU.scala 397:27]
                      node _T_48 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 397:61]
                      node _T_49 = and(_T_47, _T_48) @[ALU.scala 397:46]
                      when _T_49 : @[ALU.scala 397:75]
                        node _T_50 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 398:26]
                        when _T_50 : @[ALU.scala 398:40]
                          node a_hi_2 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                          node a_lo_2 = asUInt(io.in_A) @[Cat.scala 30:58]
                          node _a_T_8 = cat(a_hi_2, a_lo_2) @[Cat.scala 30:58]
                          node a_8 = asSInt(_a_T_8) @[ALU.scala 399:49]
                          node _out64_0_T_18 = sub(a_8, V_inB_64[0]) @[ALU.scala 401:32]
                          node _out64_0_T_19 = tail(_out64_0_T_18, 1) @[ALU.scala 401:32]
                          node _out64_0_T_20 = asSInt(_out64_0_T_19) @[ALU.scala 401:32]
                          out64[0] <= _out64_0_T_20 @[ALU.scala 401:26]
                          node _out64_1_T_18 = sub(a_8, V_inB_64[1]) @[ALU.scala 401:32]
                          node _out64_1_T_19 = tail(_out64_1_T_18, 1) @[ALU.scala 401:32]
                          node _out64_1_T_20 = asSInt(_out64_1_T_19) @[ALU.scala 401:32]
                          out64[1] <= _out64_1_T_20 @[ALU.scala 401:26]
                          node io_V_out_lo_24 = asUInt(out64[0]) @[Cat.scala 30:58]
                          node io_V_out_hi_24 = asUInt(out64[1]) @[Cat.scala 30:58]
                          node _io_V_out_T_48 = cat(io_V_out_hi_24, io_V_out_lo_24) @[Cat.scala 30:58]
                          node _io_V_out_T_49 = asSInt(_io_V_out_T_48) @[ALU.scala 403:51]
                          io.V_out <= _io_V_out_T_49 @[ALU.scala 403:22]
                          skip @[ALU.scala 398:40]
                        else : @[ALU.scala 404:46]
                          node _T_51 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 404:32]
                          when _T_51 : @[ALU.scala 404:46]
                            node _a_T_9 = bits(io.in_A, 31, 0) @[ALU.scala 405:28]
                            node a_9 = asSInt(_a_T_9) @[ALU.scala 405:36]
                            node _out32_0_T_18 = sub(a_9, V_inB_32[0]) @[ALU.scala 407:32]
                            node _out32_0_T_19 = tail(_out32_0_T_18, 1) @[ALU.scala 407:32]
                            node _out32_0_T_20 = asSInt(_out32_0_T_19) @[ALU.scala 407:32]
                            out32[0] <= _out32_0_T_20 @[ALU.scala 407:26]
                            node _out32_1_T_18 = sub(a_9, V_inB_32[1]) @[ALU.scala 407:32]
                            node _out32_1_T_19 = tail(_out32_1_T_18, 1) @[ALU.scala 407:32]
                            node _out32_1_T_20 = asSInt(_out32_1_T_19) @[ALU.scala 407:32]
                            out32[1] <= _out32_1_T_20 @[ALU.scala 407:26]
                            node _out32_2_T_18 = sub(a_9, V_inB_32[2]) @[ALU.scala 407:32]
                            node _out32_2_T_19 = tail(_out32_2_T_18, 1) @[ALU.scala 407:32]
                            node _out32_2_T_20 = asSInt(_out32_2_T_19) @[ALU.scala 407:32]
                            out32[2] <= _out32_2_T_20 @[ALU.scala 407:26]
                            node _out32_3_T_18 = sub(a_9, V_inB_32[3]) @[ALU.scala 407:32]
                            node _out32_3_T_19 = tail(_out32_3_T_18, 1) @[ALU.scala 407:32]
                            node _out32_3_T_20 = asSInt(_out32_3_T_19) @[ALU.scala 407:32]
                            out32[3] <= _out32_3_T_20 @[ALU.scala 407:26]
                            node io_V_out_lo_lo_18 = asUInt(out32[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_18 = asUInt(out32[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_25 = cat(io_V_out_lo_hi_18, io_V_out_lo_lo_18) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_18 = asUInt(out32[2]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_18 = asUInt(out32[3]) @[Cat.scala 30:58]
                            node io_V_out_hi_25 = cat(io_V_out_hi_hi_18, io_V_out_hi_lo_18) @[Cat.scala 30:58]
                            node _io_V_out_T_50 = cat(io_V_out_hi_25, io_V_out_lo_25) @[Cat.scala 30:58]
                            node _io_V_out_T_51 = asSInt(_io_V_out_T_50) @[ALU.scala 409:71]
                            io.V_out <= _io_V_out_T_51 @[ALU.scala 409:22]
                            skip @[ALU.scala 404:46]
                          else : @[ALU.scala 410:46]
                            node _T_52 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 410:32]
                            when _T_52 : @[ALU.scala 410:46]
                              node _a_T_10 = bits(io.in_A, 15, 0) @[ALU.scala 411:28]
                              node a_10 = asSInt(_a_T_10) @[ALU.scala 411:36]
                              node _out16_0_T_18 = sub(a_10, V_inB_16[0]) @[ALU.scala 413:32]
                              node _out16_0_T_19 = tail(_out16_0_T_18, 1) @[ALU.scala 413:32]
                              node _out16_0_T_20 = asSInt(_out16_0_T_19) @[ALU.scala 413:32]
                              out16[0] <= _out16_0_T_20 @[ALU.scala 413:26]
                              node _out16_1_T_18 = sub(a_10, V_inB_16[1]) @[ALU.scala 413:32]
                              node _out16_1_T_19 = tail(_out16_1_T_18, 1) @[ALU.scala 413:32]
                              node _out16_1_T_20 = asSInt(_out16_1_T_19) @[ALU.scala 413:32]
                              out16[1] <= _out16_1_T_20 @[ALU.scala 413:26]
                              node _out16_2_T_18 = sub(a_10, V_inB_16[2]) @[ALU.scala 413:32]
                              node _out16_2_T_19 = tail(_out16_2_T_18, 1) @[ALU.scala 413:32]
                              node _out16_2_T_20 = asSInt(_out16_2_T_19) @[ALU.scala 413:32]
                              out16[2] <= _out16_2_T_20 @[ALU.scala 413:26]
                              node _out16_3_T_18 = sub(a_10, V_inB_16[3]) @[ALU.scala 413:32]
                              node _out16_3_T_19 = tail(_out16_3_T_18, 1) @[ALU.scala 413:32]
                              node _out16_3_T_20 = asSInt(_out16_3_T_19) @[ALU.scala 413:32]
                              out16[3] <= _out16_3_T_20 @[ALU.scala 413:26]
                              node _out16_4_T_18 = sub(a_10, V_inB_16[4]) @[ALU.scala 413:32]
                              node _out16_4_T_19 = tail(_out16_4_T_18, 1) @[ALU.scala 413:32]
                              node _out16_4_T_20 = asSInt(_out16_4_T_19) @[ALU.scala 413:32]
                              out16[4] <= _out16_4_T_20 @[ALU.scala 413:26]
                              node _out16_5_T_18 = sub(a_10, V_inB_16[5]) @[ALU.scala 413:32]
                              node _out16_5_T_19 = tail(_out16_5_T_18, 1) @[ALU.scala 413:32]
                              node _out16_5_T_20 = asSInt(_out16_5_T_19) @[ALU.scala 413:32]
                              out16[5] <= _out16_5_T_20 @[ALU.scala 413:26]
                              node _out16_6_T_18 = sub(a_10, V_inB_16[6]) @[ALU.scala 413:32]
                              node _out16_6_T_19 = tail(_out16_6_T_18, 1) @[ALU.scala 413:32]
                              node _out16_6_T_20 = asSInt(_out16_6_T_19) @[ALU.scala 413:32]
                              out16[6] <= _out16_6_T_20 @[ALU.scala 413:26]
                              node _out16_7_T_18 = sub(a_10, V_inB_16[7]) @[ALU.scala 413:32]
                              node _out16_7_T_19 = tail(_out16_7_T_18, 1) @[ALU.scala 413:32]
                              node _out16_7_T_20 = asSInt(_out16_7_T_19) @[ALU.scala 413:32]
                              out16[7] <= _out16_7_T_20 @[ALU.scala 413:26]
                              node io_V_out_lo_lo_lo_12 = asUInt(out16[0]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_12 = asUInt(out16[1]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_19 = cat(io_V_out_lo_lo_hi_12, io_V_out_lo_lo_lo_12) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_12 = asUInt(out16[2]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_12 = asUInt(out16[3]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_19 = cat(io_V_out_lo_hi_hi_12, io_V_out_lo_hi_lo_12) @[Cat.scala 30:58]
                              node io_V_out_lo_26 = cat(io_V_out_lo_hi_19, io_V_out_lo_lo_19) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_12 = asUInt(out16[4]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_12 = asUInt(out16[5]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_19 = cat(io_V_out_hi_lo_hi_12, io_V_out_hi_lo_lo_12) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_12 = asUInt(out16[6]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_12 = asUInt(out16[7]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_19 = cat(io_V_out_hi_hi_hi_12, io_V_out_hi_hi_lo_12) @[Cat.scala 30:58]
                              node io_V_out_hi_26 = cat(io_V_out_hi_hi_19, io_V_out_hi_lo_19) @[Cat.scala 30:58]
                              node _io_V_out_T_52 = cat(io_V_out_hi_26, io_V_out_lo_26) @[Cat.scala 30:58]
                              node _io_V_out_T_53 = asSInt(_io_V_out_T_52) @[ALU.scala 415:111]
                              io.V_out <= _io_V_out_T_53 @[ALU.scala 415:22]
                              skip @[ALU.scala 410:46]
                            else : @[ALU.scala 416:46]
                              node _T_53 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 416:32]
                              when _T_53 : @[ALU.scala 416:46]
                                node _a_T_11 = bits(io.in_A, 7, 0) @[ALU.scala 417:28]
                                node a_11 = asSInt(_a_T_11) @[ALU.scala 417:35]
                                node _out8_0_T_18 = sub(a_11, V_inB_8[0]) @[ALU.scala 419:31]
                                node _out8_0_T_19 = tail(_out8_0_T_18, 1) @[ALU.scala 419:31]
                                node _out8_0_T_20 = asSInt(_out8_0_T_19) @[ALU.scala 419:31]
                                out8[0] <= _out8_0_T_20 @[ALU.scala 419:25]
                                node _out8_1_T_18 = sub(a_11, V_inB_8[1]) @[ALU.scala 419:31]
                                node _out8_1_T_19 = tail(_out8_1_T_18, 1) @[ALU.scala 419:31]
                                node _out8_1_T_20 = asSInt(_out8_1_T_19) @[ALU.scala 419:31]
                                out8[1] <= _out8_1_T_20 @[ALU.scala 419:25]
                                node _out8_2_T_18 = sub(a_11, V_inB_8[2]) @[ALU.scala 419:31]
                                node _out8_2_T_19 = tail(_out8_2_T_18, 1) @[ALU.scala 419:31]
                                node _out8_2_T_20 = asSInt(_out8_2_T_19) @[ALU.scala 419:31]
                                out8[2] <= _out8_2_T_20 @[ALU.scala 419:25]
                                node _out8_3_T_18 = sub(a_11, V_inB_8[3]) @[ALU.scala 419:31]
                                node _out8_3_T_19 = tail(_out8_3_T_18, 1) @[ALU.scala 419:31]
                                node _out8_3_T_20 = asSInt(_out8_3_T_19) @[ALU.scala 419:31]
                                out8[3] <= _out8_3_T_20 @[ALU.scala 419:25]
                                node _out8_4_T_18 = sub(a_11, V_inB_8[4]) @[ALU.scala 419:31]
                                node _out8_4_T_19 = tail(_out8_4_T_18, 1) @[ALU.scala 419:31]
                                node _out8_4_T_20 = asSInt(_out8_4_T_19) @[ALU.scala 419:31]
                                out8[4] <= _out8_4_T_20 @[ALU.scala 419:25]
                                node _out8_5_T_18 = sub(a_11, V_inB_8[5]) @[ALU.scala 419:31]
                                node _out8_5_T_19 = tail(_out8_5_T_18, 1) @[ALU.scala 419:31]
                                node _out8_5_T_20 = asSInt(_out8_5_T_19) @[ALU.scala 419:31]
                                out8[5] <= _out8_5_T_20 @[ALU.scala 419:25]
                                node _out8_6_T_18 = sub(a_11, V_inB_8[6]) @[ALU.scala 419:31]
                                node _out8_6_T_19 = tail(_out8_6_T_18, 1) @[ALU.scala 419:31]
                                node _out8_6_T_20 = asSInt(_out8_6_T_19) @[ALU.scala 419:31]
                                out8[6] <= _out8_6_T_20 @[ALU.scala 419:25]
                                node _out8_7_T_18 = sub(a_11, V_inB_8[7]) @[ALU.scala 419:31]
                                node _out8_7_T_19 = tail(_out8_7_T_18, 1) @[ALU.scala 419:31]
                                node _out8_7_T_20 = asSInt(_out8_7_T_19) @[ALU.scala 419:31]
                                out8[7] <= _out8_7_T_20 @[ALU.scala 419:25]
                                node _out8_8_T_18 = sub(a_11, V_inB_8[8]) @[ALU.scala 419:31]
                                node _out8_8_T_19 = tail(_out8_8_T_18, 1) @[ALU.scala 419:31]
                                node _out8_8_T_20 = asSInt(_out8_8_T_19) @[ALU.scala 419:31]
                                out8[8] <= _out8_8_T_20 @[ALU.scala 419:25]
                                node _out8_9_T_18 = sub(a_11, V_inB_8[9]) @[ALU.scala 419:31]
                                node _out8_9_T_19 = tail(_out8_9_T_18, 1) @[ALU.scala 419:31]
                                node _out8_9_T_20 = asSInt(_out8_9_T_19) @[ALU.scala 419:31]
                                out8[9] <= _out8_9_T_20 @[ALU.scala 419:25]
                                node _out8_10_T_18 = sub(a_11, V_inB_8[10]) @[ALU.scala 419:31]
                                node _out8_10_T_19 = tail(_out8_10_T_18, 1) @[ALU.scala 419:31]
                                node _out8_10_T_20 = asSInt(_out8_10_T_19) @[ALU.scala 419:31]
                                out8[10] <= _out8_10_T_20 @[ALU.scala 419:25]
                                node _out8_11_T_18 = sub(a_11, V_inB_8[11]) @[ALU.scala 419:31]
                                node _out8_11_T_19 = tail(_out8_11_T_18, 1) @[ALU.scala 419:31]
                                node _out8_11_T_20 = asSInt(_out8_11_T_19) @[ALU.scala 419:31]
                                out8[11] <= _out8_11_T_20 @[ALU.scala 419:25]
                                node _out8_12_T_18 = sub(a_11, V_inB_8[12]) @[ALU.scala 419:31]
                                node _out8_12_T_19 = tail(_out8_12_T_18, 1) @[ALU.scala 419:31]
                                node _out8_12_T_20 = asSInt(_out8_12_T_19) @[ALU.scala 419:31]
                                out8[12] <= _out8_12_T_20 @[ALU.scala 419:25]
                                node _out8_13_T_18 = sub(a_11, V_inB_8[13]) @[ALU.scala 419:31]
                                node _out8_13_T_19 = tail(_out8_13_T_18, 1) @[ALU.scala 419:31]
                                node _out8_13_T_20 = asSInt(_out8_13_T_19) @[ALU.scala 419:31]
                                out8[13] <= _out8_13_T_20 @[ALU.scala 419:25]
                                node _out8_14_T_18 = sub(a_11, V_inB_8[14]) @[ALU.scala 419:31]
                                node _out8_14_T_19 = tail(_out8_14_T_18, 1) @[ALU.scala 419:31]
                                node _out8_14_T_20 = asSInt(_out8_14_T_19) @[ALU.scala 419:31]
                                out8[14] <= _out8_14_T_20 @[ALU.scala 419:25]
                                node _out8_15_T_18 = sub(a_11, V_inB_8[15]) @[ALU.scala 419:31]
                                node _out8_15_T_19 = tail(_out8_15_T_18, 1) @[ALU.scala 419:31]
                                node _out8_15_T_20 = asSInt(_out8_15_T_19) @[ALU.scala 419:31]
                                out8[15] <= _out8_15_T_20 @[ALU.scala 419:25]
                                node io_V_out_lo_lo_lo_lo_6 = asUInt(out8[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_lo_hi_6 = asUInt(out8[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_lo_13 = cat(io_V_out_lo_lo_lo_hi_6, io_V_out_lo_lo_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_lo_6 = asUInt(out8[2]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_hi_6 = asUInt(out8[3]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_13 = cat(io_V_out_lo_lo_hi_hi_6, io_V_out_lo_lo_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_20 = cat(io_V_out_lo_lo_hi_13, io_V_out_lo_lo_lo_13) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_lo_6 = asUInt(out8[4]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_hi_6 = asUInt(out8[5]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_13 = cat(io_V_out_lo_hi_lo_hi_6, io_V_out_lo_hi_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_lo_6 = asUInt(out8[6]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_hi_6 = asUInt(out8[7]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_13 = cat(io_V_out_lo_hi_hi_hi_6, io_V_out_lo_hi_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_20 = cat(io_V_out_lo_hi_hi_13, io_V_out_lo_hi_lo_13) @[Cat.scala 30:58]
                                node io_V_out_lo_27 = cat(io_V_out_lo_hi_20, io_V_out_lo_lo_20) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_lo_6 = asUInt(out8[8]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_hi_6 = asUInt(out8[9]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_13 = cat(io_V_out_hi_lo_lo_hi_6, io_V_out_hi_lo_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_lo_6 = asUInt(out8[10]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_hi_6 = asUInt(out8[11]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_13 = cat(io_V_out_hi_lo_hi_hi_6, io_V_out_hi_lo_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_20 = cat(io_V_out_hi_lo_hi_13, io_V_out_hi_lo_lo_13) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_lo_6 = asUInt(out8[12]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_hi_6 = asUInt(out8[13]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_13 = cat(io_V_out_hi_hi_lo_hi_6, io_V_out_hi_hi_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_lo_6 = asUInt(out8[14]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_hi_6 = asUInt(out8[15]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_13 = cat(io_V_out_hi_hi_hi_hi_6, io_V_out_hi_hi_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_20 = cat(io_V_out_hi_hi_hi_13, io_V_out_hi_hi_lo_13) @[Cat.scala 30:58]
                                node io_V_out_hi_27 = cat(io_V_out_hi_hi_20, io_V_out_hi_lo_20) @[Cat.scala 30:58]
                                node _io_V_out_T_54 = cat(io_V_out_hi_27, io_V_out_lo_27) @[Cat.scala 30:58]
                                node _io_V_out_T_55 = asSInt(_io_V_out_T_54) @[ALU.scala 421:181]
                                io.V_out <= _io_V_out_T_55 @[ALU.scala 421:22]
                                skip @[ALU.scala 416:46]
                              else : @[ALU.scala 422:21]
                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 423:22]
                                skip @[ALU.scala 422:21]
                        skip @[ALU.scala 397:75]
                      else : @[ALU.scala 429:78]
                        node _T_54 = eq(io.alu_Op, UInt<9>("h0bc")) @[ALU.scala 429:27]
                        node _T_55 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 429:64]
                        node _T_56 = and(_T_54, _T_55) @[ALU.scala 429:49]
                        when _T_56 : @[ALU.scala 429:78]
                          node _T_57 = eq(io.vd, asSInt(UInt<1>("h00"))) @[ALU.scala 430:21]
                          when _T_57 : @[ALU.scala 430:30]
                            node io_V_out_hi_28 = mux(UInt<1>("h00"), UInt<96>("h0ffffffffffffffffffffffff"), UInt<96>("h00")) @[Bitwise.scala 72:12]
                            node io_V_out_lo_28 = asUInt(io.in_A) @[Cat.scala 30:58]
                            node _io_V_out_T_56 = cat(io_V_out_hi_28, io_V_out_lo_28) @[Cat.scala 30:58]
                            node _io_V_out_T_57 = asSInt(_io_V_out_T_56) @[ALU.scala 431:57]
                            io.V_out <= _io_V_out_T_57 @[ALU.scala 431:26]
                            skip @[ALU.scala 430:30]
                          else : @[ALU.scala 432:21]
                            node _T_58 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 433:30]
                            when _T_58 : @[ALU.scala 433:44]
                              node a_hi_3 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                              node a_lo_3 = asUInt(io.in_A) @[Cat.scala 30:58]
                              node _a_T_12 = cat(a_hi_3, a_lo_3) @[Cat.scala 30:58]
                              node a_12 = asSInt(_a_T_12) @[ALU.scala 434:53]
                              out64[0] <= a_12 @[ALU.scala 436:30]
                              out64[1] <= a_12 @[ALU.scala 436:30]
                              node io_V_out_lo_29 = asUInt(out64[0]) @[Cat.scala 30:58]
                              node io_V_out_hi_29 = asUInt(out64[1]) @[Cat.scala 30:58]
                              node _io_V_out_T_58 = cat(io_V_out_hi_29, io_V_out_lo_29) @[Cat.scala 30:58]
                              node _io_V_out_T_59 = asSInt(_io_V_out_T_58) @[ALU.scala 438:55]
                              io.V_out <= _io_V_out_T_59 @[ALU.scala 438:26]
                              skip @[ALU.scala 433:44]
                            else : @[ALU.scala 439:50]
                              node _T_59 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 439:36]
                              when _T_59 : @[ALU.scala 439:50]
                                node _a_T_13 = bits(io.in_A, 31, 0) @[ALU.scala 440:32]
                                node a_13 = asSInt(_a_T_13) @[ALU.scala 440:40]
                                out32[0] <= a_13 @[ALU.scala 442:30]
                                out32[1] <= a_13 @[ALU.scala 442:30]
                                out32[2] <= a_13 @[ALU.scala 442:30]
                                out32[3] <= a_13 @[ALU.scala 442:30]
                                node io_V_out_lo_lo_21 = asUInt(out32[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_21 = asUInt(out32[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_30 = cat(io_V_out_lo_hi_21, io_V_out_lo_lo_21) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_21 = asUInt(out32[2]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_21 = asUInt(out32[3]) @[Cat.scala 30:58]
                                node io_V_out_hi_30 = cat(io_V_out_hi_hi_21, io_V_out_hi_lo_21) @[Cat.scala 30:58]
                                node _io_V_out_T_60 = cat(io_V_out_hi_30, io_V_out_lo_30) @[Cat.scala 30:58]
                                node _io_V_out_T_61 = asSInt(_io_V_out_T_60) @[ALU.scala 444:75]
                                io.V_out <= _io_V_out_T_61 @[ALU.scala 444:26]
                                skip @[ALU.scala 439:50]
                              else : @[ALU.scala 445:50]
                                node _T_60 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 445:36]
                                when _T_60 : @[ALU.scala 445:50]
                                  node _a_T_14 = bits(io.in_A, 15, 0) @[ALU.scala 446:32]
                                  node a_14 = asSInt(_a_T_14) @[ALU.scala 446:40]
                                  out16[0] <= a_14 @[ALU.scala 448:30]
                                  out16[1] <= a_14 @[ALU.scala 448:30]
                                  out16[2] <= a_14 @[ALU.scala 448:30]
                                  out16[3] <= a_14 @[ALU.scala 448:30]
                                  out16[4] <= a_14 @[ALU.scala 448:30]
                                  out16[5] <= a_14 @[ALU.scala 448:30]
                                  out16[6] <= a_14 @[ALU.scala 448:30]
                                  out16[7] <= a_14 @[ALU.scala 448:30]
                                  node io_V_out_lo_lo_lo_14 = asUInt(out16[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_14 = asUInt(out16[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_22 = cat(io_V_out_lo_lo_hi_14, io_V_out_lo_lo_lo_14) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_14 = asUInt(out16[2]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_14 = asUInt(out16[3]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_22 = cat(io_V_out_lo_hi_hi_14, io_V_out_lo_hi_lo_14) @[Cat.scala 30:58]
                                  node io_V_out_lo_31 = cat(io_V_out_lo_hi_22, io_V_out_lo_lo_22) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_14 = asUInt(out16[4]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_14 = asUInt(out16[5]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_22 = cat(io_V_out_hi_lo_hi_14, io_V_out_hi_lo_lo_14) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_14 = asUInt(out16[6]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_14 = asUInt(out16[7]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_22 = cat(io_V_out_hi_hi_hi_14, io_V_out_hi_hi_lo_14) @[Cat.scala 30:58]
                                  node io_V_out_hi_31 = cat(io_V_out_hi_hi_22, io_V_out_hi_lo_22) @[Cat.scala 30:58]
                                  node _io_V_out_T_62 = cat(io_V_out_hi_31, io_V_out_lo_31) @[Cat.scala 30:58]
                                  node _io_V_out_T_63 = asSInt(_io_V_out_T_62) @[ALU.scala 450:115]
                                  io.V_out <= _io_V_out_T_63 @[ALU.scala 450:26]
                                  skip @[ALU.scala 445:50]
                                else : @[ALU.scala 451:50]
                                  node _T_61 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 451:36]
                                  when _T_61 : @[ALU.scala 451:50]
                                    node _a_T_15 = bits(io.in_A, 7, 0) @[ALU.scala 452:32]
                                    node a_15 = asSInt(_a_T_15) @[ALU.scala 452:39]
                                    out8[0] <= a_15 @[ALU.scala 454:29]
                                    out8[1] <= a_15 @[ALU.scala 454:29]
                                    out8[2] <= a_15 @[ALU.scala 454:29]
                                    out8[3] <= a_15 @[ALU.scala 454:29]
                                    out8[4] <= a_15 @[ALU.scala 454:29]
                                    out8[5] <= a_15 @[ALU.scala 454:29]
                                    out8[6] <= a_15 @[ALU.scala 454:29]
                                    out8[7] <= a_15 @[ALU.scala 454:29]
                                    out8[8] <= a_15 @[ALU.scala 454:29]
                                    out8[9] <= a_15 @[ALU.scala 454:29]
                                    out8[10] <= a_15 @[ALU.scala 454:29]
                                    out8[11] <= a_15 @[ALU.scala 454:29]
                                    out8[12] <= a_15 @[ALU.scala 454:29]
                                    out8[13] <= a_15 @[ALU.scala 454:29]
                                    out8[14] <= a_15 @[ALU.scala 454:29]
                                    out8[15] <= a_15 @[ALU.scala 454:29]
                                    node io_V_out_lo_lo_lo_lo_7 = asUInt(out8[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_hi_7 = asUInt(out8[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_15 = cat(io_V_out_lo_lo_lo_hi_7, io_V_out_lo_lo_lo_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_lo_7 = asUInt(out8[2]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_hi_7 = asUInt(out8[3]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_15 = cat(io_V_out_lo_lo_hi_hi_7, io_V_out_lo_lo_hi_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_23 = cat(io_V_out_lo_lo_hi_15, io_V_out_lo_lo_lo_15) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_lo_7 = asUInt(out8[4]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_hi_7 = asUInt(out8[5]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_15 = cat(io_V_out_lo_hi_lo_hi_7, io_V_out_lo_hi_lo_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_lo_7 = asUInt(out8[6]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_hi_7 = asUInt(out8[7]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_15 = cat(io_V_out_lo_hi_hi_hi_7, io_V_out_lo_hi_hi_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_23 = cat(io_V_out_lo_hi_hi_15, io_V_out_lo_hi_lo_15) @[Cat.scala 30:58]
                                    node io_V_out_lo_32 = cat(io_V_out_lo_hi_23, io_V_out_lo_lo_23) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_lo_7 = asUInt(out8[8]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_hi_7 = asUInt(out8[9]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_15 = cat(io_V_out_hi_lo_lo_hi_7, io_V_out_hi_lo_lo_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_lo_7 = asUInt(out8[10]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_hi_7 = asUInt(out8[11]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_15 = cat(io_V_out_hi_lo_hi_hi_7, io_V_out_hi_lo_hi_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_23 = cat(io_V_out_hi_lo_hi_15, io_V_out_hi_lo_lo_15) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_lo_7 = asUInt(out8[12]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_hi_7 = asUInt(out8[13]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_15 = cat(io_V_out_hi_hi_lo_hi_7, io_V_out_hi_hi_lo_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_lo_7 = asUInt(out8[14]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_hi_7 = asUInt(out8[15]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_15 = cat(io_V_out_hi_hi_hi_hi_7, io_V_out_hi_hi_hi_lo_7) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_23 = cat(io_V_out_hi_hi_hi_15, io_V_out_hi_hi_lo_15) @[Cat.scala 30:58]
                                    node io_V_out_hi_32 = cat(io_V_out_hi_hi_23, io_V_out_hi_lo_23) @[Cat.scala 30:58]
                                    node _io_V_out_T_64 = cat(io_V_out_hi_32, io_V_out_lo_32) @[Cat.scala 30:58]
                                    node _io_V_out_T_65 = asSInt(_io_V_out_T_64) @[ALU.scala 456:185]
                                    io.V_out <= _io_V_out_T_65 @[ALU.scala 456:26]
                                    skip @[ALU.scala 451:50]
                                  else : @[ALU.scala 457:25]
                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 458:26]
                                    skip @[ALU.scala 457:25]
                            skip @[ALU.scala 432:21]
                          skip @[ALU.scala 429:78]
                        else : @[ALU.scala 463:78]
                          node _T_62 = eq(io.alu_Op, UInt<9>("h0bb")) @[ALU.scala 463:27]
                          node _T_63 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 463:64]
                          node _T_64 = and(_T_62, _T_63) @[ALU.scala 463:49]
                          when _T_64 : @[ALU.scala 463:78]
                            node _T_65 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 464:26]
                            when _T_65 : @[ALU.scala 464:40]
                              node _h_T_8 = bits(io.alu_imm, 63, 0) @[ALU.scala 465:32]
                              node h_8 = asSInt(_h_T_8) @[ALU.scala 465:39]
                              out64[0] <= h_8 @[ALU.scala 467:26]
                              out64[1] <= h_8 @[ALU.scala 467:26]
                              node io_V_out_lo_33 = asUInt(out64[0]) @[Cat.scala 30:58]
                              node io_V_out_hi_33 = asUInt(out64[1]) @[Cat.scala 30:58]
                              node _io_V_out_T_66 = cat(io_V_out_hi_33, io_V_out_lo_33) @[Cat.scala 30:58]
                              node _io_V_out_T_67 = asSInt(_io_V_out_T_66) @[ALU.scala 469:51]
                              io.V_out <= _io_V_out_T_67 @[ALU.scala 469:22]
                              skip @[ALU.scala 464:40]
                            else : @[ALU.scala 470:46]
                              node _T_66 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 470:32]
                              when _T_66 : @[ALU.scala 470:46]
                                node _h_T_9 = bits(io.alu_imm, 31, 0) @[ALU.scala 471:32]
                                node h_9 = asSInt(_h_T_9) @[ALU.scala 471:39]
                                out32[0] <= h_9 @[ALU.scala 473:26]
                                out32[1] <= h_9 @[ALU.scala 473:26]
                                out32[2] <= h_9 @[ALU.scala 473:26]
                                out32[3] <= h_9 @[ALU.scala 473:26]
                                node io_V_out_lo_lo_24 = asUInt(out32[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_24 = asUInt(out32[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_34 = cat(io_V_out_lo_hi_24, io_V_out_lo_lo_24) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_24 = asUInt(out32[2]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_24 = asUInt(out32[3]) @[Cat.scala 30:58]
                                node io_V_out_hi_34 = cat(io_V_out_hi_hi_24, io_V_out_hi_lo_24) @[Cat.scala 30:58]
                                node _io_V_out_T_68 = cat(io_V_out_hi_34, io_V_out_lo_34) @[Cat.scala 30:58]
                                node _io_V_out_T_69 = asSInt(_io_V_out_T_68) @[ALU.scala 475:71]
                                io.V_out <= _io_V_out_T_69 @[ALU.scala 475:22]
                                skip @[ALU.scala 470:46]
                              else : @[ALU.scala 476:46]
                                node _T_67 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 476:32]
                                when _T_67 : @[ALU.scala 476:46]
                                  node _h_T_10 = bits(io.alu_imm, 15, 0) @[ALU.scala 477:32]
                                  node h_10 = asSInt(_h_T_10) @[ALU.scala 477:39]
                                  out16[0] <= h_10 @[ALU.scala 479:26]
                                  out16[1] <= h_10 @[ALU.scala 479:26]
                                  out16[2] <= h_10 @[ALU.scala 479:26]
                                  out16[3] <= h_10 @[ALU.scala 479:26]
                                  out16[4] <= h_10 @[ALU.scala 479:26]
                                  out16[5] <= h_10 @[ALU.scala 479:26]
                                  out16[6] <= h_10 @[ALU.scala 479:26]
                                  out16[7] <= h_10 @[ALU.scala 479:26]
                                  node io_V_out_lo_lo_lo_16 = asUInt(out16[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_16 = asUInt(out16[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_25 = cat(io_V_out_lo_lo_hi_16, io_V_out_lo_lo_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_16 = asUInt(out16[2]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_16 = asUInt(out16[3]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_25 = cat(io_V_out_lo_hi_hi_16, io_V_out_lo_hi_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_lo_35 = cat(io_V_out_lo_hi_25, io_V_out_lo_lo_25) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_16 = asUInt(out16[4]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_16 = asUInt(out16[5]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_25 = cat(io_V_out_hi_lo_hi_16, io_V_out_hi_lo_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_16 = asUInt(out16[6]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_16 = asUInt(out16[7]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_25 = cat(io_V_out_hi_hi_hi_16, io_V_out_hi_hi_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_hi_35 = cat(io_V_out_hi_hi_25, io_V_out_hi_lo_25) @[Cat.scala 30:58]
                                  node _io_V_out_T_70 = cat(io_V_out_hi_35, io_V_out_lo_35) @[Cat.scala 30:58]
                                  node _io_V_out_T_71 = asSInt(_io_V_out_T_70) @[ALU.scala 481:111]
                                  io.V_out <= _io_V_out_T_71 @[ALU.scala 481:22]
                                  skip @[ALU.scala 476:46]
                                else : @[ALU.scala 482:46]
                                  node _T_68 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 482:32]
                                  when _T_68 : @[ALU.scala 482:46]
                                    node _h_T_11 = bits(io.alu_imm, 7, 0) @[ALU.scala 483:32]
                                    node h_11 = asSInt(_h_T_11) @[ALU.scala 483:38]
                                    out8[0] <= h_11 @[ALU.scala 485:25]
                                    out8[1] <= h_11 @[ALU.scala 485:25]
                                    out8[2] <= h_11 @[ALU.scala 485:25]
                                    out8[3] <= h_11 @[ALU.scala 485:25]
                                    out8[4] <= h_11 @[ALU.scala 485:25]
                                    out8[5] <= h_11 @[ALU.scala 485:25]
                                    out8[6] <= h_11 @[ALU.scala 485:25]
                                    out8[7] <= h_11 @[ALU.scala 485:25]
                                    out8[8] <= h_11 @[ALU.scala 485:25]
                                    out8[9] <= h_11 @[ALU.scala 485:25]
                                    out8[10] <= h_11 @[ALU.scala 485:25]
                                    out8[11] <= h_11 @[ALU.scala 485:25]
                                    out8[12] <= h_11 @[ALU.scala 485:25]
                                    out8[13] <= h_11 @[ALU.scala 485:25]
                                    out8[14] <= h_11 @[ALU.scala 485:25]
                                    out8[15] <= h_11 @[ALU.scala 485:25]
                                    node io_V_out_lo_lo_lo_lo_8 = asUInt(out8[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_hi_8 = asUInt(out8[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_17 = cat(io_V_out_lo_lo_lo_hi_8, io_V_out_lo_lo_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_lo_8 = asUInt(out8[2]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_hi_8 = asUInt(out8[3]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_17 = cat(io_V_out_lo_lo_hi_hi_8, io_V_out_lo_lo_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_26 = cat(io_V_out_lo_lo_hi_17, io_V_out_lo_lo_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_lo_8 = asUInt(out8[4]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_hi_8 = asUInt(out8[5]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_17 = cat(io_V_out_lo_hi_lo_hi_8, io_V_out_lo_hi_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_lo_8 = asUInt(out8[6]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_hi_8 = asUInt(out8[7]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_17 = cat(io_V_out_lo_hi_hi_hi_8, io_V_out_lo_hi_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_26 = cat(io_V_out_lo_hi_hi_17, io_V_out_lo_hi_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_lo_36 = cat(io_V_out_lo_hi_26, io_V_out_lo_lo_26) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_lo_8 = asUInt(out8[8]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_hi_8 = asUInt(out8[9]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_17 = cat(io_V_out_hi_lo_lo_hi_8, io_V_out_hi_lo_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_lo_8 = asUInt(out8[10]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_hi_8 = asUInt(out8[11]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_17 = cat(io_V_out_hi_lo_hi_hi_8, io_V_out_hi_lo_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_26 = cat(io_V_out_hi_lo_hi_17, io_V_out_hi_lo_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_lo_8 = asUInt(out8[12]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_hi_8 = asUInt(out8[13]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_17 = cat(io_V_out_hi_hi_lo_hi_8, io_V_out_hi_hi_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_lo_8 = asUInt(out8[14]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_hi_8 = asUInt(out8[15]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_17 = cat(io_V_out_hi_hi_hi_hi_8, io_V_out_hi_hi_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_26 = cat(io_V_out_hi_hi_hi_17, io_V_out_hi_hi_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_hi_36 = cat(io_V_out_hi_hi_26, io_V_out_hi_lo_26) @[Cat.scala 30:58]
                                    node _io_V_out_T_72 = cat(io_V_out_hi_36, io_V_out_lo_36) @[Cat.scala 30:58]
                                    node _io_V_out_T_73 = asSInt(_io_V_out_T_72) @[ALU.scala 487:181]
                                    io.V_out <= _io_V_out_T_73 @[ALU.scala 487:22]
                                    skip @[ALU.scala 482:46]
                                  else : @[ALU.scala 488:21]
                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 489:22]
                                    skip @[ALU.scala 488:21]
                            skip @[ALU.scala 463:78]
                          else : @[ALU.scala 493:78]
                            node _T_69 = eq(io.alu_Op, UInt<9>("h0b8")) @[ALU.scala 493:27]
                            node _T_70 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 493:64]
                            node _T_71 = and(_T_69, _T_70) @[ALU.scala 493:49]
                            when _T_71 : @[ALU.scala 493:78]
                              node _T_72 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 494:26]
                              when _T_72 : @[ALU.scala 494:40]
                                out64[0] <= V_inA_64[0] @[ALU.scala 496:26]
                                out64[1] <= V_inA_64[1] @[ALU.scala 496:26]
                                node io_V_out_lo_37 = asUInt(out64[0]) @[Cat.scala 30:58]
                                node io_V_out_hi_37 = asUInt(out64[1]) @[Cat.scala 30:58]
                                node _io_V_out_T_74 = cat(io_V_out_hi_37, io_V_out_lo_37) @[Cat.scala 30:58]
                                node _io_V_out_T_75 = asSInt(_io_V_out_T_74) @[ALU.scala 498:51]
                                io.V_out <= _io_V_out_T_75 @[ALU.scala 498:22]
                                skip @[ALU.scala 494:40]
                              else : @[ALU.scala 499:46]
                                node _T_73 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 499:32]
                                when _T_73 : @[ALU.scala 499:46]
                                  out32[0] <= V_inA_32[0] @[ALU.scala 501:26]
                                  out32[1] <= V_inA_32[1] @[ALU.scala 501:26]
                                  out32[2] <= V_inA_32[2] @[ALU.scala 501:26]
                                  out32[3] <= V_inA_32[3] @[ALU.scala 501:26]
                                  node io_V_out_lo_lo_27 = asUInt(out32[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_27 = asUInt(out32[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_38 = cat(io_V_out_lo_hi_27, io_V_out_lo_lo_27) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_27 = asUInt(out32[2]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_27 = asUInt(out32[3]) @[Cat.scala 30:58]
                                  node io_V_out_hi_38 = cat(io_V_out_hi_hi_27, io_V_out_hi_lo_27) @[Cat.scala 30:58]
                                  node _io_V_out_T_76 = cat(io_V_out_hi_38, io_V_out_lo_38) @[Cat.scala 30:58]
                                  node _io_V_out_T_77 = asSInt(_io_V_out_T_76) @[ALU.scala 503:71]
                                  io.V_out <= _io_V_out_T_77 @[ALU.scala 503:22]
                                  skip @[ALU.scala 499:46]
                                else : @[ALU.scala 504:46]
                                  node _T_74 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 504:32]
                                  when _T_74 : @[ALU.scala 504:46]
                                    out16[0] <= V_inA_16[0] @[ALU.scala 506:26]
                                    out16[1] <= V_inA_16[1] @[ALU.scala 506:26]
                                    out16[2] <= V_inA_16[2] @[ALU.scala 506:26]
                                    out16[3] <= V_inA_16[3] @[ALU.scala 506:26]
                                    out16[4] <= V_inA_16[4] @[ALU.scala 506:26]
                                    out16[5] <= V_inA_16[5] @[ALU.scala 506:26]
                                    out16[6] <= V_inA_16[6] @[ALU.scala 506:26]
                                    out16[7] <= V_inA_16[7] @[ALU.scala 506:26]
                                    node io_V_out_lo_lo_lo_18 = asUInt(out16[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_18 = asUInt(out16[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_28 = cat(io_V_out_lo_lo_hi_18, io_V_out_lo_lo_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_18 = asUInt(out16[2]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_18 = asUInt(out16[3]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_28 = cat(io_V_out_lo_hi_hi_18, io_V_out_lo_hi_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_lo_39 = cat(io_V_out_lo_hi_28, io_V_out_lo_lo_28) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_18 = asUInt(out16[4]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_18 = asUInt(out16[5]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_28 = cat(io_V_out_hi_lo_hi_18, io_V_out_hi_lo_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_18 = asUInt(out16[6]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_18 = asUInt(out16[7]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_28 = cat(io_V_out_hi_hi_hi_18, io_V_out_hi_hi_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_hi_39 = cat(io_V_out_hi_hi_28, io_V_out_hi_lo_28) @[Cat.scala 30:58]
                                    node _io_V_out_T_78 = cat(io_V_out_hi_39, io_V_out_lo_39) @[Cat.scala 30:58]
                                    node _io_V_out_T_79 = asSInt(_io_V_out_T_78) @[ALU.scala 508:111]
                                    io.V_out <= _io_V_out_T_79 @[ALU.scala 508:22]
                                    skip @[ALU.scala 504:46]
                                  else : @[ALU.scala 509:46]
                                    node _T_75 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 509:32]
                                    when _T_75 : @[ALU.scala 509:46]
                                      out8[0] <= V_inA_8[0] @[ALU.scala 511:25]
                                      out8[1] <= V_inA_8[1] @[ALU.scala 511:25]
                                      out8[2] <= V_inA_8[2] @[ALU.scala 511:25]
                                      out8[3] <= V_inA_8[3] @[ALU.scala 511:25]
                                      out8[4] <= V_inA_8[4] @[ALU.scala 511:25]
                                      out8[5] <= V_inA_8[5] @[ALU.scala 511:25]
                                      out8[6] <= V_inA_8[6] @[ALU.scala 511:25]
                                      out8[7] <= V_inA_8[7] @[ALU.scala 511:25]
                                      out8[8] <= V_inA_8[8] @[ALU.scala 511:25]
                                      out8[9] <= V_inA_8[9] @[ALU.scala 511:25]
                                      out8[10] <= V_inA_8[10] @[ALU.scala 511:25]
                                      out8[11] <= V_inA_8[11] @[ALU.scala 511:25]
                                      out8[12] <= V_inA_8[12] @[ALU.scala 511:25]
                                      out8[13] <= V_inA_8[13] @[ALU.scala 511:25]
                                      out8[14] <= V_inA_8[14] @[ALU.scala 511:25]
                                      out8[15] <= V_inA_8[15] @[ALU.scala 511:25]
                                      node io_V_out_lo_lo_lo_lo_9 = asUInt(out8[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_lo_hi_9 = asUInt(out8[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_lo_19 = cat(io_V_out_lo_lo_lo_hi_9, io_V_out_lo_lo_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_lo_9 = asUInt(out8[2]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_hi_9 = asUInt(out8[3]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_19 = cat(io_V_out_lo_lo_hi_hi_9, io_V_out_lo_lo_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_29 = cat(io_V_out_lo_lo_hi_19, io_V_out_lo_lo_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_lo_9 = asUInt(out8[4]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_hi_9 = asUInt(out8[5]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_19 = cat(io_V_out_lo_hi_lo_hi_9, io_V_out_lo_hi_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_lo_9 = asUInt(out8[6]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_hi_9 = asUInt(out8[7]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_19 = cat(io_V_out_lo_hi_hi_hi_9, io_V_out_lo_hi_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_29 = cat(io_V_out_lo_hi_hi_19, io_V_out_lo_hi_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_lo_40 = cat(io_V_out_lo_hi_29, io_V_out_lo_lo_29) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_lo_9 = asUInt(out8[8]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_hi_9 = asUInt(out8[9]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_19 = cat(io_V_out_hi_lo_lo_hi_9, io_V_out_hi_lo_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_lo_9 = asUInt(out8[10]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_hi_9 = asUInt(out8[11]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_19 = cat(io_V_out_hi_lo_hi_hi_9, io_V_out_hi_lo_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_29 = cat(io_V_out_hi_lo_hi_19, io_V_out_hi_lo_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_lo_9 = asUInt(out8[12]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_hi_9 = asUInt(out8[13]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_19 = cat(io_V_out_hi_hi_lo_hi_9, io_V_out_hi_hi_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_lo_9 = asUInt(out8[14]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_hi_9 = asUInt(out8[15]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_19 = cat(io_V_out_hi_hi_hi_hi_9, io_V_out_hi_hi_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_29 = cat(io_V_out_hi_hi_hi_19, io_V_out_hi_hi_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_hi_40 = cat(io_V_out_hi_hi_29, io_V_out_hi_lo_29) @[Cat.scala 30:58]
                                      node _io_V_out_T_80 = cat(io_V_out_hi_40, io_V_out_lo_40) @[Cat.scala 30:58]
                                      node _io_V_out_T_81 = asSInt(_io_V_out_T_80) @[ALU.scala 513:181]
                                      io.V_out <= _io_V_out_T_81 @[ALU.scala 513:22]
                                      skip @[ALU.scala 509:46]
                                    else : @[ALU.scala 514:21]
                                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 515:22]
                                      skip @[ALU.scala 514:21]
                              skip @[ALU.scala 493:78]
                            else : @[ALU.scala 522:81]
                              node _T_76 = eq(io.alu_Op, UInt<9>("h04b")) @[ALU.scala 522:27]
                              node _T_77 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 522:67]
                              node _T_78 = and(_T_76, _T_77) @[ALU.scala 522:52]
                              when _T_78 : @[ALU.scala 522:81]
                                node _T_79 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 523:26]
                                when _T_79 : @[ALU.scala 523:40]
                                  node _h_T_12 = bits(io.alu_imm, 63, 0) @[ALU.scala 524:32]
                                  node h_12 = asSInt(_h_T_12) @[ALU.scala 524:39]
                                  node _out64_0_T_21 = and(V_inB_64[0], h_12) @[ALU.scala 526:42]
                                  node _out64_0_T_22 = asSInt(_out64_0_T_21) @[ALU.scala 526:42]
                                  out64[0] <= _out64_0_T_22 @[ALU.scala 526:26]
                                  node _out64_1_T_21 = and(V_inB_64[1], h_12) @[ALU.scala 526:42]
                                  node _out64_1_T_22 = asSInt(_out64_1_T_21) @[ALU.scala 526:42]
                                  out64[1] <= _out64_1_T_22 @[ALU.scala 526:26]
                                  node io_V_out_lo_41 = asUInt(out64[0]) @[Cat.scala 30:58]
                                  node io_V_out_hi_41 = asUInt(out64[1]) @[Cat.scala 30:58]
                                  node _io_V_out_T_82 = cat(io_V_out_hi_41, io_V_out_lo_41) @[Cat.scala 30:58]
                                  node _io_V_out_T_83 = asSInt(_io_V_out_T_82) @[ALU.scala 528:51]
                                  io.V_out <= _io_V_out_T_83 @[ALU.scala 528:22]
                                  skip @[ALU.scala 523:40]
                                else : @[ALU.scala 529:46]
                                  node _T_80 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 529:32]
                                  when _T_80 : @[ALU.scala 529:46]
                                    node _h_T_13 = bits(io.alu_imm, 31, 0) @[ALU.scala 530:32]
                                    node h_13 = asSInt(_h_T_13) @[ALU.scala 530:39]
                                    node _out32_0_T_21 = and(V_inB_32[0], h_13) @[ALU.scala 532:42]
                                    node _out32_0_T_22 = asSInt(_out32_0_T_21) @[ALU.scala 532:42]
                                    out32[0] <= _out32_0_T_22 @[ALU.scala 532:26]
                                    node _out32_1_T_21 = and(V_inB_32[1], h_13) @[ALU.scala 532:42]
                                    node _out32_1_T_22 = asSInt(_out32_1_T_21) @[ALU.scala 532:42]
                                    out32[1] <= _out32_1_T_22 @[ALU.scala 532:26]
                                    node _out32_2_T_21 = and(V_inB_32[2], h_13) @[ALU.scala 532:42]
                                    node _out32_2_T_22 = asSInt(_out32_2_T_21) @[ALU.scala 532:42]
                                    out32[2] <= _out32_2_T_22 @[ALU.scala 532:26]
                                    node _out32_3_T_21 = and(V_inB_32[3], h_13) @[ALU.scala 532:42]
                                    node _out32_3_T_22 = asSInt(_out32_3_T_21) @[ALU.scala 532:42]
                                    out32[3] <= _out32_3_T_22 @[ALU.scala 532:26]
                                    node io_V_out_lo_lo_30 = asUInt(out32[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_30 = asUInt(out32[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_42 = cat(io_V_out_lo_hi_30, io_V_out_lo_lo_30) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_30 = asUInt(out32[2]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_30 = asUInt(out32[3]) @[Cat.scala 30:58]
                                    node io_V_out_hi_42 = cat(io_V_out_hi_hi_30, io_V_out_hi_lo_30) @[Cat.scala 30:58]
                                    node _io_V_out_T_84 = cat(io_V_out_hi_42, io_V_out_lo_42) @[Cat.scala 30:58]
                                    node _io_V_out_T_85 = asSInt(_io_V_out_T_84) @[ALU.scala 534:71]
                                    io.V_out <= _io_V_out_T_85 @[ALU.scala 534:22]
                                    skip @[ALU.scala 529:46]
                                  else : @[ALU.scala 535:46]
                                    node _T_81 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 535:32]
                                    when _T_81 : @[ALU.scala 535:46]
                                      node _h_T_14 = bits(io.alu_imm, 15, 0) @[ALU.scala 536:32]
                                      node h_14 = asSInt(_h_T_14) @[ALU.scala 536:39]
                                      node _out16_0_T_21 = and(V_inB_16[0], h_14) @[ALU.scala 538:42]
                                      node _out16_0_T_22 = asSInt(_out16_0_T_21) @[ALU.scala 538:42]
                                      out16[0] <= _out16_0_T_22 @[ALU.scala 538:26]
                                      node _out16_1_T_21 = and(V_inB_16[1], h_14) @[ALU.scala 538:42]
                                      node _out16_1_T_22 = asSInt(_out16_1_T_21) @[ALU.scala 538:42]
                                      out16[1] <= _out16_1_T_22 @[ALU.scala 538:26]
                                      node _out16_2_T_21 = and(V_inB_16[2], h_14) @[ALU.scala 538:42]
                                      node _out16_2_T_22 = asSInt(_out16_2_T_21) @[ALU.scala 538:42]
                                      out16[2] <= _out16_2_T_22 @[ALU.scala 538:26]
                                      node _out16_3_T_21 = and(V_inB_16[3], h_14) @[ALU.scala 538:42]
                                      node _out16_3_T_22 = asSInt(_out16_3_T_21) @[ALU.scala 538:42]
                                      out16[3] <= _out16_3_T_22 @[ALU.scala 538:26]
                                      node _out16_4_T_21 = and(V_inB_16[4], h_14) @[ALU.scala 538:42]
                                      node _out16_4_T_22 = asSInt(_out16_4_T_21) @[ALU.scala 538:42]
                                      out16[4] <= _out16_4_T_22 @[ALU.scala 538:26]
                                      node _out16_5_T_21 = and(V_inB_16[5], h_14) @[ALU.scala 538:42]
                                      node _out16_5_T_22 = asSInt(_out16_5_T_21) @[ALU.scala 538:42]
                                      out16[5] <= _out16_5_T_22 @[ALU.scala 538:26]
                                      node _out16_6_T_21 = and(V_inB_16[6], h_14) @[ALU.scala 538:42]
                                      node _out16_6_T_22 = asSInt(_out16_6_T_21) @[ALU.scala 538:42]
                                      out16[6] <= _out16_6_T_22 @[ALU.scala 538:26]
                                      node _out16_7_T_21 = and(V_inB_16[7], h_14) @[ALU.scala 538:42]
                                      node _out16_7_T_22 = asSInt(_out16_7_T_21) @[ALU.scala 538:42]
                                      out16[7] <= _out16_7_T_22 @[ALU.scala 538:26]
                                      node io_V_out_lo_lo_lo_20 = asUInt(out16[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_20 = asUInt(out16[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_31 = cat(io_V_out_lo_lo_hi_20, io_V_out_lo_lo_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_20 = asUInt(out16[2]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_20 = asUInt(out16[3]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_31 = cat(io_V_out_lo_hi_hi_20, io_V_out_lo_hi_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_lo_43 = cat(io_V_out_lo_hi_31, io_V_out_lo_lo_31) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_20 = asUInt(out16[4]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_20 = asUInt(out16[5]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_31 = cat(io_V_out_hi_lo_hi_20, io_V_out_hi_lo_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_20 = asUInt(out16[6]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_20 = asUInt(out16[7]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_31 = cat(io_V_out_hi_hi_hi_20, io_V_out_hi_hi_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_hi_43 = cat(io_V_out_hi_hi_31, io_V_out_hi_lo_31) @[Cat.scala 30:58]
                                      node _io_V_out_T_86 = cat(io_V_out_hi_43, io_V_out_lo_43) @[Cat.scala 30:58]
                                      node _io_V_out_T_87 = asSInt(_io_V_out_T_86) @[ALU.scala 540:111]
                                      io.V_out <= _io_V_out_T_87 @[ALU.scala 540:22]
                                      skip @[ALU.scala 535:46]
                                    else : @[ALU.scala 541:46]
                                      node _T_82 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 541:32]
                                      when _T_82 : @[ALU.scala 541:46]
                                        node _h_T_15 = bits(io.alu_imm, 7, 0) @[ALU.scala 542:32]
                                        node h_15 = asSInt(_h_T_15) @[ALU.scala 542:38]
                                        node _out8_0_T_21 = and(V_inB_8[0], h_15) @[ALU.scala 544:40]
                                        node _out8_0_T_22 = asSInt(_out8_0_T_21) @[ALU.scala 544:40]
                                        out8[0] <= _out8_0_T_22 @[ALU.scala 544:25]
                                        node _out8_1_T_21 = and(V_inB_8[1], h_15) @[ALU.scala 544:40]
                                        node _out8_1_T_22 = asSInt(_out8_1_T_21) @[ALU.scala 544:40]
                                        out8[1] <= _out8_1_T_22 @[ALU.scala 544:25]
                                        node _out8_2_T_21 = and(V_inB_8[2], h_15) @[ALU.scala 544:40]
                                        node _out8_2_T_22 = asSInt(_out8_2_T_21) @[ALU.scala 544:40]
                                        out8[2] <= _out8_2_T_22 @[ALU.scala 544:25]
                                        node _out8_3_T_21 = and(V_inB_8[3], h_15) @[ALU.scala 544:40]
                                        node _out8_3_T_22 = asSInt(_out8_3_T_21) @[ALU.scala 544:40]
                                        out8[3] <= _out8_3_T_22 @[ALU.scala 544:25]
                                        node _out8_4_T_21 = and(V_inB_8[4], h_15) @[ALU.scala 544:40]
                                        node _out8_4_T_22 = asSInt(_out8_4_T_21) @[ALU.scala 544:40]
                                        out8[4] <= _out8_4_T_22 @[ALU.scala 544:25]
                                        node _out8_5_T_21 = and(V_inB_8[5], h_15) @[ALU.scala 544:40]
                                        node _out8_5_T_22 = asSInt(_out8_5_T_21) @[ALU.scala 544:40]
                                        out8[5] <= _out8_5_T_22 @[ALU.scala 544:25]
                                        node _out8_6_T_21 = and(V_inB_8[6], h_15) @[ALU.scala 544:40]
                                        node _out8_6_T_22 = asSInt(_out8_6_T_21) @[ALU.scala 544:40]
                                        out8[6] <= _out8_6_T_22 @[ALU.scala 544:25]
                                        node _out8_7_T_21 = and(V_inB_8[7], h_15) @[ALU.scala 544:40]
                                        node _out8_7_T_22 = asSInt(_out8_7_T_21) @[ALU.scala 544:40]
                                        out8[7] <= _out8_7_T_22 @[ALU.scala 544:25]
                                        node _out8_8_T_21 = and(V_inB_8[8], h_15) @[ALU.scala 544:40]
                                        node _out8_8_T_22 = asSInt(_out8_8_T_21) @[ALU.scala 544:40]
                                        out8[8] <= _out8_8_T_22 @[ALU.scala 544:25]
                                        node _out8_9_T_21 = and(V_inB_8[9], h_15) @[ALU.scala 544:40]
                                        node _out8_9_T_22 = asSInt(_out8_9_T_21) @[ALU.scala 544:40]
                                        out8[9] <= _out8_9_T_22 @[ALU.scala 544:25]
                                        node _out8_10_T_21 = and(V_inB_8[10], h_15) @[ALU.scala 544:40]
                                        node _out8_10_T_22 = asSInt(_out8_10_T_21) @[ALU.scala 544:40]
                                        out8[10] <= _out8_10_T_22 @[ALU.scala 544:25]
                                        node _out8_11_T_21 = and(V_inB_8[11], h_15) @[ALU.scala 544:40]
                                        node _out8_11_T_22 = asSInt(_out8_11_T_21) @[ALU.scala 544:40]
                                        out8[11] <= _out8_11_T_22 @[ALU.scala 544:25]
                                        node _out8_12_T_21 = and(V_inB_8[12], h_15) @[ALU.scala 544:40]
                                        node _out8_12_T_22 = asSInt(_out8_12_T_21) @[ALU.scala 544:40]
                                        out8[12] <= _out8_12_T_22 @[ALU.scala 544:25]
                                        node _out8_13_T_21 = and(V_inB_8[13], h_15) @[ALU.scala 544:40]
                                        node _out8_13_T_22 = asSInt(_out8_13_T_21) @[ALU.scala 544:40]
                                        out8[13] <= _out8_13_T_22 @[ALU.scala 544:25]
                                        node _out8_14_T_21 = and(V_inB_8[14], h_15) @[ALU.scala 544:40]
                                        node _out8_14_T_22 = asSInt(_out8_14_T_21) @[ALU.scala 544:40]
                                        out8[14] <= _out8_14_T_22 @[ALU.scala 544:25]
                                        node _out8_15_T_21 = and(V_inB_8[15], h_15) @[ALU.scala 544:40]
                                        node _out8_15_T_22 = asSInt(_out8_15_T_21) @[ALU.scala 544:40]
                                        out8[15] <= _out8_15_T_22 @[ALU.scala 544:25]
                                        node io_V_out_lo_lo_lo_lo_10 = asUInt(out8[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_lo_hi_10 = asUInt(out8[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_lo_21 = cat(io_V_out_lo_lo_lo_hi_10, io_V_out_lo_lo_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_lo_10 = asUInt(out8[2]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_hi_10 = asUInt(out8[3]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_21 = cat(io_V_out_lo_lo_hi_hi_10, io_V_out_lo_lo_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_32 = cat(io_V_out_lo_lo_hi_21, io_V_out_lo_lo_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_lo_10 = asUInt(out8[4]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_hi_10 = asUInt(out8[5]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_21 = cat(io_V_out_lo_hi_lo_hi_10, io_V_out_lo_hi_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_lo_10 = asUInt(out8[6]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_hi_10 = asUInt(out8[7]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_21 = cat(io_V_out_lo_hi_hi_hi_10, io_V_out_lo_hi_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_32 = cat(io_V_out_lo_hi_hi_21, io_V_out_lo_hi_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_lo_44 = cat(io_V_out_lo_hi_32, io_V_out_lo_lo_32) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_lo_10 = asUInt(out8[8]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_hi_10 = asUInt(out8[9]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_21 = cat(io_V_out_hi_lo_lo_hi_10, io_V_out_hi_lo_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_lo_10 = asUInt(out8[10]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_hi_10 = asUInt(out8[11]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_21 = cat(io_V_out_hi_lo_hi_hi_10, io_V_out_hi_lo_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_32 = cat(io_V_out_hi_lo_hi_21, io_V_out_hi_lo_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_lo_10 = asUInt(out8[12]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_hi_10 = asUInt(out8[13]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_21 = cat(io_V_out_hi_hi_lo_hi_10, io_V_out_hi_hi_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_lo_10 = asUInt(out8[14]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_hi_10 = asUInt(out8[15]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_21 = cat(io_V_out_hi_hi_hi_hi_10, io_V_out_hi_hi_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_32 = cat(io_V_out_hi_hi_hi_21, io_V_out_hi_hi_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_hi_44 = cat(io_V_out_hi_hi_32, io_V_out_hi_lo_32) @[Cat.scala 30:58]
                                        node _io_V_out_T_88 = cat(io_V_out_hi_44, io_V_out_lo_44) @[Cat.scala 30:58]
                                        node _io_V_out_T_89 = asSInt(_io_V_out_T_88) @[ALU.scala 546:181]
                                        io.V_out <= _io_V_out_T_89 @[ALU.scala 546:22]
                                        skip @[ALU.scala 541:46]
                                      else : @[ALU.scala 547:21]
                                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 548:22]
                                        skip @[ALU.scala 547:21]
                                skip @[ALU.scala 522:81]
                              else : @[ALU.scala 552:81]
                                node _T_83 = eq(io.alu_Op, UInt<9>("h04c")) @[ALU.scala 552:27]
                                node _T_84 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 552:67]
                                node _T_85 = and(_T_83, _T_84) @[ALU.scala 552:52]
                                when _T_85 : @[ALU.scala 552:81]
                                  node _T_86 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 553:26]
                                  when _T_86 : @[ALU.scala 553:40]
                                    node a_hi_4 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                    node a_lo_4 = asUInt(io.in_A) @[Cat.scala 30:58]
                                    node _a_T_16 = cat(a_hi_4, a_lo_4) @[Cat.scala 30:58]
                                    node a_16 = asSInt(_a_T_16) @[ALU.scala 554:49]
                                    node _out64_0_T_23 = and(V_inB_64[0], a_16) @[ALU.scala 556:42]
                                    node _out64_0_T_24 = asSInt(_out64_0_T_23) @[ALU.scala 556:42]
                                    out64[0] <= _out64_0_T_24 @[ALU.scala 556:26]
                                    node _out64_1_T_23 = and(V_inB_64[1], a_16) @[ALU.scala 556:42]
                                    node _out64_1_T_24 = asSInt(_out64_1_T_23) @[ALU.scala 556:42]
                                    out64[1] <= _out64_1_T_24 @[ALU.scala 556:26]
                                    node io_V_out_lo_45 = asUInt(out64[0]) @[Cat.scala 30:58]
                                    node io_V_out_hi_45 = asUInt(out64[1]) @[Cat.scala 30:58]
                                    node _io_V_out_T_90 = cat(io_V_out_hi_45, io_V_out_lo_45) @[Cat.scala 30:58]
                                    node _io_V_out_T_91 = asSInt(_io_V_out_T_90) @[ALU.scala 558:51]
                                    io.V_out <= _io_V_out_T_91 @[ALU.scala 558:22]
                                    skip @[ALU.scala 553:40]
                                  else : @[ALU.scala 559:46]
                                    node _T_87 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 559:32]
                                    when _T_87 : @[ALU.scala 559:46]
                                      node _a_T_17 = bits(io.in_A, 31, 0) @[ALU.scala 560:28]
                                      node a_17 = asSInt(_a_T_17) @[ALU.scala 560:36]
                                      node _out32_0_T_23 = and(V_inB_32[0], a_17) @[ALU.scala 562:42]
                                      node _out32_0_T_24 = asSInt(_out32_0_T_23) @[ALU.scala 562:42]
                                      out32[0] <= _out32_0_T_24 @[ALU.scala 562:26]
                                      node _out32_1_T_23 = and(V_inB_32[1], a_17) @[ALU.scala 562:42]
                                      node _out32_1_T_24 = asSInt(_out32_1_T_23) @[ALU.scala 562:42]
                                      out32[1] <= _out32_1_T_24 @[ALU.scala 562:26]
                                      node _out32_2_T_23 = and(V_inB_32[2], a_17) @[ALU.scala 562:42]
                                      node _out32_2_T_24 = asSInt(_out32_2_T_23) @[ALU.scala 562:42]
                                      out32[2] <= _out32_2_T_24 @[ALU.scala 562:26]
                                      node _out32_3_T_23 = and(V_inB_32[3], a_17) @[ALU.scala 562:42]
                                      node _out32_3_T_24 = asSInt(_out32_3_T_23) @[ALU.scala 562:42]
                                      out32[3] <= _out32_3_T_24 @[ALU.scala 562:26]
                                      node io_V_out_lo_lo_33 = asUInt(out32[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_33 = asUInt(out32[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_46 = cat(io_V_out_lo_hi_33, io_V_out_lo_lo_33) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_33 = asUInt(out32[2]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_33 = asUInt(out32[3]) @[Cat.scala 30:58]
                                      node io_V_out_hi_46 = cat(io_V_out_hi_hi_33, io_V_out_hi_lo_33) @[Cat.scala 30:58]
                                      node _io_V_out_T_92 = cat(io_V_out_hi_46, io_V_out_lo_46) @[Cat.scala 30:58]
                                      node _io_V_out_T_93 = asSInt(_io_V_out_T_92) @[ALU.scala 564:71]
                                      io.V_out <= _io_V_out_T_93 @[ALU.scala 564:22]
                                      skip @[ALU.scala 559:46]
                                    else : @[ALU.scala 565:46]
                                      node _T_88 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 565:32]
                                      when _T_88 : @[ALU.scala 565:46]
                                        node _a_T_18 = bits(io.in_A, 15, 0) @[ALU.scala 566:28]
                                        node a_18 = asSInt(_a_T_18) @[ALU.scala 566:36]
                                        node _out16_0_T_23 = and(V_inB_16[0], a_18) @[ALU.scala 568:42]
                                        node _out16_0_T_24 = asSInt(_out16_0_T_23) @[ALU.scala 568:42]
                                        out16[0] <= _out16_0_T_24 @[ALU.scala 568:26]
                                        node _out16_1_T_23 = and(V_inB_16[1], a_18) @[ALU.scala 568:42]
                                        node _out16_1_T_24 = asSInt(_out16_1_T_23) @[ALU.scala 568:42]
                                        out16[1] <= _out16_1_T_24 @[ALU.scala 568:26]
                                        node _out16_2_T_23 = and(V_inB_16[2], a_18) @[ALU.scala 568:42]
                                        node _out16_2_T_24 = asSInt(_out16_2_T_23) @[ALU.scala 568:42]
                                        out16[2] <= _out16_2_T_24 @[ALU.scala 568:26]
                                        node _out16_3_T_23 = and(V_inB_16[3], a_18) @[ALU.scala 568:42]
                                        node _out16_3_T_24 = asSInt(_out16_3_T_23) @[ALU.scala 568:42]
                                        out16[3] <= _out16_3_T_24 @[ALU.scala 568:26]
                                        node _out16_4_T_23 = and(V_inB_16[4], a_18) @[ALU.scala 568:42]
                                        node _out16_4_T_24 = asSInt(_out16_4_T_23) @[ALU.scala 568:42]
                                        out16[4] <= _out16_4_T_24 @[ALU.scala 568:26]
                                        node _out16_5_T_23 = and(V_inB_16[5], a_18) @[ALU.scala 568:42]
                                        node _out16_5_T_24 = asSInt(_out16_5_T_23) @[ALU.scala 568:42]
                                        out16[5] <= _out16_5_T_24 @[ALU.scala 568:26]
                                        node _out16_6_T_23 = and(V_inB_16[6], a_18) @[ALU.scala 568:42]
                                        node _out16_6_T_24 = asSInt(_out16_6_T_23) @[ALU.scala 568:42]
                                        out16[6] <= _out16_6_T_24 @[ALU.scala 568:26]
                                        node _out16_7_T_23 = and(V_inB_16[7], a_18) @[ALU.scala 568:42]
                                        node _out16_7_T_24 = asSInt(_out16_7_T_23) @[ALU.scala 568:42]
                                        out16[7] <= _out16_7_T_24 @[ALU.scala 568:26]
                                        node io_V_out_lo_lo_lo_22 = asUInt(out16[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_22 = asUInt(out16[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_34 = cat(io_V_out_lo_lo_hi_22, io_V_out_lo_lo_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_22 = asUInt(out16[2]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_22 = asUInt(out16[3]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_34 = cat(io_V_out_lo_hi_hi_22, io_V_out_lo_hi_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_lo_47 = cat(io_V_out_lo_hi_34, io_V_out_lo_lo_34) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_22 = asUInt(out16[4]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_22 = asUInt(out16[5]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_34 = cat(io_V_out_hi_lo_hi_22, io_V_out_hi_lo_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_22 = asUInt(out16[6]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_22 = asUInt(out16[7]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_34 = cat(io_V_out_hi_hi_hi_22, io_V_out_hi_hi_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_hi_47 = cat(io_V_out_hi_hi_34, io_V_out_hi_lo_34) @[Cat.scala 30:58]
                                        node _io_V_out_T_94 = cat(io_V_out_hi_47, io_V_out_lo_47) @[Cat.scala 30:58]
                                        node _io_V_out_T_95 = asSInt(_io_V_out_T_94) @[ALU.scala 570:111]
                                        io.V_out <= _io_V_out_T_95 @[ALU.scala 570:22]
                                        skip @[ALU.scala 565:46]
                                      else : @[ALU.scala 571:46]
                                        node _T_89 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 571:32]
                                        when _T_89 : @[ALU.scala 571:46]
                                          node _a_T_19 = bits(io.in_A, 7, 0) @[ALU.scala 572:28]
                                          node a_19 = asSInt(_a_T_19) @[ALU.scala 572:35]
                                          node _out8_0_T_23 = and(V_inB_8[0], a_19) @[ALU.scala 574:40]
                                          node _out8_0_T_24 = asSInt(_out8_0_T_23) @[ALU.scala 574:40]
                                          out8[0] <= _out8_0_T_24 @[ALU.scala 574:25]
                                          node _out8_1_T_23 = and(V_inB_8[1], a_19) @[ALU.scala 574:40]
                                          node _out8_1_T_24 = asSInt(_out8_1_T_23) @[ALU.scala 574:40]
                                          out8[1] <= _out8_1_T_24 @[ALU.scala 574:25]
                                          node _out8_2_T_23 = and(V_inB_8[2], a_19) @[ALU.scala 574:40]
                                          node _out8_2_T_24 = asSInt(_out8_2_T_23) @[ALU.scala 574:40]
                                          out8[2] <= _out8_2_T_24 @[ALU.scala 574:25]
                                          node _out8_3_T_23 = and(V_inB_8[3], a_19) @[ALU.scala 574:40]
                                          node _out8_3_T_24 = asSInt(_out8_3_T_23) @[ALU.scala 574:40]
                                          out8[3] <= _out8_3_T_24 @[ALU.scala 574:25]
                                          node _out8_4_T_23 = and(V_inB_8[4], a_19) @[ALU.scala 574:40]
                                          node _out8_4_T_24 = asSInt(_out8_4_T_23) @[ALU.scala 574:40]
                                          out8[4] <= _out8_4_T_24 @[ALU.scala 574:25]
                                          node _out8_5_T_23 = and(V_inB_8[5], a_19) @[ALU.scala 574:40]
                                          node _out8_5_T_24 = asSInt(_out8_5_T_23) @[ALU.scala 574:40]
                                          out8[5] <= _out8_5_T_24 @[ALU.scala 574:25]
                                          node _out8_6_T_23 = and(V_inB_8[6], a_19) @[ALU.scala 574:40]
                                          node _out8_6_T_24 = asSInt(_out8_6_T_23) @[ALU.scala 574:40]
                                          out8[6] <= _out8_6_T_24 @[ALU.scala 574:25]
                                          node _out8_7_T_23 = and(V_inB_8[7], a_19) @[ALU.scala 574:40]
                                          node _out8_7_T_24 = asSInt(_out8_7_T_23) @[ALU.scala 574:40]
                                          out8[7] <= _out8_7_T_24 @[ALU.scala 574:25]
                                          node _out8_8_T_23 = and(V_inB_8[8], a_19) @[ALU.scala 574:40]
                                          node _out8_8_T_24 = asSInt(_out8_8_T_23) @[ALU.scala 574:40]
                                          out8[8] <= _out8_8_T_24 @[ALU.scala 574:25]
                                          node _out8_9_T_23 = and(V_inB_8[9], a_19) @[ALU.scala 574:40]
                                          node _out8_9_T_24 = asSInt(_out8_9_T_23) @[ALU.scala 574:40]
                                          out8[9] <= _out8_9_T_24 @[ALU.scala 574:25]
                                          node _out8_10_T_23 = and(V_inB_8[10], a_19) @[ALU.scala 574:40]
                                          node _out8_10_T_24 = asSInt(_out8_10_T_23) @[ALU.scala 574:40]
                                          out8[10] <= _out8_10_T_24 @[ALU.scala 574:25]
                                          node _out8_11_T_23 = and(V_inB_8[11], a_19) @[ALU.scala 574:40]
                                          node _out8_11_T_24 = asSInt(_out8_11_T_23) @[ALU.scala 574:40]
                                          out8[11] <= _out8_11_T_24 @[ALU.scala 574:25]
                                          node _out8_12_T_23 = and(V_inB_8[12], a_19) @[ALU.scala 574:40]
                                          node _out8_12_T_24 = asSInt(_out8_12_T_23) @[ALU.scala 574:40]
                                          out8[12] <= _out8_12_T_24 @[ALU.scala 574:25]
                                          node _out8_13_T_23 = and(V_inB_8[13], a_19) @[ALU.scala 574:40]
                                          node _out8_13_T_24 = asSInt(_out8_13_T_23) @[ALU.scala 574:40]
                                          out8[13] <= _out8_13_T_24 @[ALU.scala 574:25]
                                          node _out8_14_T_23 = and(V_inB_8[14], a_19) @[ALU.scala 574:40]
                                          node _out8_14_T_24 = asSInt(_out8_14_T_23) @[ALU.scala 574:40]
                                          out8[14] <= _out8_14_T_24 @[ALU.scala 574:25]
                                          node _out8_15_T_23 = and(V_inB_8[15], a_19) @[ALU.scala 574:40]
                                          node _out8_15_T_24 = asSInt(_out8_15_T_23) @[ALU.scala 574:40]
                                          out8[15] <= _out8_15_T_24 @[ALU.scala 574:25]
                                          node io_V_out_lo_lo_lo_lo_11 = asUInt(out8[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_lo_hi_11 = asUInt(out8[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_lo_23 = cat(io_V_out_lo_lo_lo_hi_11, io_V_out_lo_lo_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_lo_11 = asUInt(out8[2]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_hi_11 = asUInt(out8[3]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_23 = cat(io_V_out_lo_lo_hi_hi_11, io_V_out_lo_lo_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_35 = cat(io_V_out_lo_lo_hi_23, io_V_out_lo_lo_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_lo_11 = asUInt(out8[4]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_hi_11 = asUInt(out8[5]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_23 = cat(io_V_out_lo_hi_lo_hi_11, io_V_out_lo_hi_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_lo_11 = asUInt(out8[6]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_hi_11 = asUInt(out8[7]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_23 = cat(io_V_out_lo_hi_hi_hi_11, io_V_out_lo_hi_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_35 = cat(io_V_out_lo_hi_hi_23, io_V_out_lo_hi_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_lo_48 = cat(io_V_out_lo_hi_35, io_V_out_lo_lo_35) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_lo_11 = asUInt(out8[8]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_hi_11 = asUInt(out8[9]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_23 = cat(io_V_out_hi_lo_lo_hi_11, io_V_out_hi_lo_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_lo_11 = asUInt(out8[10]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_hi_11 = asUInt(out8[11]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_23 = cat(io_V_out_hi_lo_hi_hi_11, io_V_out_hi_lo_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_35 = cat(io_V_out_hi_lo_hi_23, io_V_out_hi_lo_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_lo_11 = asUInt(out8[12]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_hi_11 = asUInt(out8[13]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_23 = cat(io_V_out_hi_hi_lo_hi_11, io_V_out_hi_hi_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_lo_11 = asUInt(out8[14]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_hi_11 = asUInt(out8[15]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_23 = cat(io_V_out_hi_hi_hi_hi_11, io_V_out_hi_hi_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_35 = cat(io_V_out_hi_hi_hi_23, io_V_out_hi_hi_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_hi_48 = cat(io_V_out_hi_hi_35, io_V_out_hi_lo_35) @[Cat.scala 30:58]
                                          node _io_V_out_T_96 = cat(io_V_out_hi_48, io_V_out_lo_48) @[Cat.scala 30:58]
                                          node _io_V_out_T_97 = asSInt(_io_V_out_T_96) @[ALU.scala 576:181]
                                          io.V_out <= _io_V_out_T_97 @[ALU.scala 576:22]
                                          skip @[ALU.scala 571:46]
                                        else : @[ALU.scala 577:21]
                                          io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 578:22]
                                          skip @[ALU.scala 577:21]
                                  skip @[ALU.scala 552:81]
                                else : @[ALU.scala 582:81]
                                  node _T_90 = eq(io.alu_Op, UInt<9>("h048")) @[ALU.scala 582:27]
                                  node _T_91 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 582:67]
                                  node _T_92 = and(_T_90, _T_91) @[ALU.scala 582:52]
                                  when _T_92 : @[ALU.scala 582:81]
                                    node _T_93 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 583:26]
                                    when _T_93 : @[ALU.scala 583:40]
                                      node _out64_0_T_25 = and(V_inB_64[0], V_inA_64[0]) @[ALU.scala 585:42]
                                      node _out64_0_T_26 = asSInt(_out64_0_T_25) @[ALU.scala 585:42]
                                      out64[0] <= _out64_0_T_26 @[ALU.scala 585:26]
                                      node _out64_1_T_25 = and(V_inB_64[1], V_inA_64[1]) @[ALU.scala 585:42]
                                      node _out64_1_T_26 = asSInt(_out64_1_T_25) @[ALU.scala 585:42]
                                      out64[1] <= _out64_1_T_26 @[ALU.scala 585:26]
                                      node io_V_out_lo_49 = asUInt(out64[0]) @[Cat.scala 30:58]
                                      node io_V_out_hi_49 = asUInt(out64[1]) @[Cat.scala 30:58]
                                      node _io_V_out_T_98 = cat(io_V_out_hi_49, io_V_out_lo_49) @[Cat.scala 30:58]
                                      node _io_V_out_T_99 = asSInt(_io_V_out_T_98) @[ALU.scala 587:51]
                                      io.V_out <= _io_V_out_T_99 @[ALU.scala 587:22]
                                      skip @[ALU.scala 583:40]
                                    else : @[ALU.scala 588:46]
                                      node _T_94 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 588:32]
                                      when _T_94 : @[ALU.scala 588:46]
                                        node _out32_0_T_25 = and(V_inB_32[0], V_inA_32[0]) @[ALU.scala 590:42]
                                        node _out32_0_T_26 = asSInt(_out32_0_T_25) @[ALU.scala 590:42]
                                        out32[0] <= _out32_0_T_26 @[ALU.scala 590:26]
                                        node _out32_1_T_25 = and(V_inB_32[1], V_inA_32[1]) @[ALU.scala 590:42]
                                        node _out32_1_T_26 = asSInt(_out32_1_T_25) @[ALU.scala 590:42]
                                        out32[1] <= _out32_1_T_26 @[ALU.scala 590:26]
                                        node _out32_2_T_25 = and(V_inB_32[2], V_inA_32[2]) @[ALU.scala 590:42]
                                        node _out32_2_T_26 = asSInt(_out32_2_T_25) @[ALU.scala 590:42]
                                        out32[2] <= _out32_2_T_26 @[ALU.scala 590:26]
                                        node _out32_3_T_25 = and(V_inB_32[3], V_inA_32[3]) @[ALU.scala 590:42]
                                        node _out32_3_T_26 = asSInt(_out32_3_T_25) @[ALU.scala 590:42]
                                        out32[3] <= _out32_3_T_26 @[ALU.scala 590:26]
                                        node io_V_out_lo_lo_36 = asUInt(out32[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_36 = asUInt(out32[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_50 = cat(io_V_out_lo_hi_36, io_V_out_lo_lo_36) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_36 = asUInt(out32[2]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_36 = asUInt(out32[3]) @[Cat.scala 30:58]
                                        node io_V_out_hi_50 = cat(io_V_out_hi_hi_36, io_V_out_hi_lo_36) @[Cat.scala 30:58]
                                        node _io_V_out_T_100 = cat(io_V_out_hi_50, io_V_out_lo_50) @[Cat.scala 30:58]
                                        node _io_V_out_T_101 = asSInt(_io_V_out_T_100) @[ALU.scala 592:71]
                                        io.V_out <= _io_V_out_T_101 @[ALU.scala 592:22]
                                        skip @[ALU.scala 588:46]
                                      else : @[ALU.scala 593:46]
                                        node _T_95 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 593:32]
                                        when _T_95 : @[ALU.scala 593:46]
                                          node _out16_0_T_25 = and(V_inB_16[0], V_inA_16[0]) @[ALU.scala 595:42]
                                          node _out16_0_T_26 = asSInt(_out16_0_T_25) @[ALU.scala 595:42]
                                          out16[0] <= _out16_0_T_26 @[ALU.scala 595:26]
                                          node _out16_1_T_25 = and(V_inB_16[1], V_inA_16[1]) @[ALU.scala 595:42]
                                          node _out16_1_T_26 = asSInt(_out16_1_T_25) @[ALU.scala 595:42]
                                          out16[1] <= _out16_1_T_26 @[ALU.scala 595:26]
                                          node _out16_2_T_25 = and(V_inB_16[2], V_inA_16[2]) @[ALU.scala 595:42]
                                          node _out16_2_T_26 = asSInt(_out16_2_T_25) @[ALU.scala 595:42]
                                          out16[2] <= _out16_2_T_26 @[ALU.scala 595:26]
                                          node _out16_3_T_25 = and(V_inB_16[3], V_inA_16[3]) @[ALU.scala 595:42]
                                          node _out16_3_T_26 = asSInt(_out16_3_T_25) @[ALU.scala 595:42]
                                          out16[3] <= _out16_3_T_26 @[ALU.scala 595:26]
                                          node _out16_4_T_25 = and(V_inB_16[4], V_inA_16[4]) @[ALU.scala 595:42]
                                          node _out16_4_T_26 = asSInt(_out16_4_T_25) @[ALU.scala 595:42]
                                          out16[4] <= _out16_4_T_26 @[ALU.scala 595:26]
                                          node _out16_5_T_25 = and(V_inB_16[5], V_inA_16[5]) @[ALU.scala 595:42]
                                          node _out16_5_T_26 = asSInt(_out16_5_T_25) @[ALU.scala 595:42]
                                          out16[5] <= _out16_5_T_26 @[ALU.scala 595:26]
                                          node _out16_6_T_25 = and(V_inB_16[6], V_inA_16[6]) @[ALU.scala 595:42]
                                          node _out16_6_T_26 = asSInt(_out16_6_T_25) @[ALU.scala 595:42]
                                          out16[6] <= _out16_6_T_26 @[ALU.scala 595:26]
                                          node _out16_7_T_25 = and(V_inB_16[7], V_inA_16[7]) @[ALU.scala 595:42]
                                          node _out16_7_T_26 = asSInt(_out16_7_T_25) @[ALU.scala 595:42]
                                          out16[7] <= _out16_7_T_26 @[ALU.scala 595:26]
                                          node io_V_out_lo_lo_lo_24 = asUInt(out16[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_24 = asUInt(out16[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_37 = cat(io_V_out_lo_lo_hi_24, io_V_out_lo_lo_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_24 = asUInt(out16[2]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_24 = asUInt(out16[3]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_37 = cat(io_V_out_lo_hi_hi_24, io_V_out_lo_hi_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_lo_51 = cat(io_V_out_lo_hi_37, io_V_out_lo_lo_37) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_24 = asUInt(out16[4]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_24 = asUInt(out16[5]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_37 = cat(io_V_out_hi_lo_hi_24, io_V_out_hi_lo_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_24 = asUInt(out16[6]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_24 = asUInt(out16[7]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_37 = cat(io_V_out_hi_hi_hi_24, io_V_out_hi_hi_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_hi_51 = cat(io_V_out_hi_hi_37, io_V_out_hi_lo_37) @[Cat.scala 30:58]
                                          node _io_V_out_T_102 = cat(io_V_out_hi_51, io_V_out_lo_51) @[Cat.scala 30:58]
                                          node _io_V_out_T_103 = asSInt(_io_V_out_T_102) @[ALU.scala 597:111]
                                          io.V_out <= _io_V_out_T_103 @[ALU.scala 597:22]
                                          skip @[ALU.scala 593:46]
                                        else : @[ALU.scala 598:46]
                                          node _T_96 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 598:32]
                                          when _T_96 : @[ALU.scala 598:46]
                                            node _out8_0_T_25 = and(V_inB_8[0], V_inA_8[0]) @[ALU.scala 600:40]
                                            node _out8_0_T_26 = asSInt(_out8_0_T_25) @[ALU.scala 600:40]
                                            out8[0] <= _out8_0_T_26 @[ALU.scala 600:25]
                                            node _out8_1_T_25 = and(V_inB_8[1], V_inA_8[1]) @[ALU.scala 600:40]
                                            node _out8_1_T_26 = asSInt(_out8_1_T_25) @[ALU.scala 600:40]
                                            out8[1] <= _out8_1_T_26 @[ALU.scala 600:25]
                                            node _out8_2_T_25 = and(V_inB_8[2], V_inA_8[2]) @[ALU.scala 600:40]
                                            node _out8_2_T_26 = asSInt(_out8_2_T_25) @[ALU.scala 600:40]
                                            out8[2] <= _out8_2_T_26 @[ALU.scala 600:25]
                                            node _out8_3_T_25 = and(V_inB_8[3], V_inA_8[3]) @[ALU.scala 600:40]
                                            node _out8_3_T_26 = asSInt(_out8_3_T_25) @[ALU.scala 600:40]
                                            out8[3] <= _out8_3_T_26 @[ALU.scala 600:25]
                                            node _out8_4_T_25 = and(V_inB_8[4], V_inA_8[4]) @[ALU.scala 600:40]
                                            node _out8_4_T_26 = asSInt(_out8_4_T_25) @[ALU.scala 600:40]
                                            out8[4] <= _out8_4_T_26 @[ALU.scala 600:25]
                                            node _out8_5_T_25 = and(V_inB_8[5], V_inA_8[5]) @[ALU.scala 600:40]
                                            node _out8_5_T_26 = asSInt(_out8_5_T_25) @[ALU.scala 600:40]
                                            out8[5] <= _out8_5_T_26 @[ALU.scala 600:25]
                                            node _out8_6_T_25 = and(V_inB_8[6], V_inA_8[6]) @[ALU.scala 600:40]
                                            node _out8_6_T_26 = asSInt(_out8_6_T_25) @[ALU.scala 600:40]
                                            out8[6] <= _out8_6_T_26 @[ALU.scala 600:25]
                                            node _out8_7_T_25 = and(V_inB_8[7], V_inA_8[7]) @[ALU.scala 600:40]
                                            node _out8_7_T_26 = asSInt(_out8_7_T_25) @[ALU.scala 600:40]
                                            out8[7] <= _out8_7_T_26 @[ALU.scala 600:25]
                                            node _out8_8_T_25 = and(V_inB_8[8], V_inA_8[8]) @[ALU.scala 600:40]
                                            node _out8_8_T_26 = asSInt(_out8_8_T_25) @[ALU.scala 600:40]
                                            out8[8] <= _out8_8_T_26 @[ALU.scala 600:25]
                                            node _out8_9_T_25 = and(V_inB_8[9], V_inA_8[9]) @[ALU.scala 600:40]
                                            node _out8_9_T_26 = asSInt(_out8_9_T_25) @[ALU.scala 600:40]
                                            out8[9] <= _out8_9_T_26 @[ALU.scala 600:25]
                                            node _out8_10_T_25 = and(V_inB_8[10], V_inA_8[10]) @[ALU.scala 600:40]
                                            node _out8_10_T_26 = asSInt(_out8_10_T_25) @[ALU.scala 600:40]
                                            out8[10] <= _out8_10_T_26 @[ALU.scala 600:25]
                                            node _out8_11_T_25 = and(V_inB_8[11], V_inA_8[11]) @[ALU.scala 600:40]
                                            node _out8_11_T_26 = asSInt(_out8_11_T_25) @[ALU.scala 600:40]
                                            out8[11] <= _out8_11_T_26 @[ALU.scala 600:25]
                                            node _out8_12_T_25 = and(V_inB_8[12], V_inA_8[12]) @[ALU.scala 600:40]
                                            node _out8_12_T_26 = asSInt(_out8_12_T_25) @[ALU.scala 600:40]
                                            out8[12] <= _out8_12_T_26 @[ALU.scala 600:25]
                                            node _out8_13_T_25 = and(V_inB_8[13], V_inA_8[13]) @[ALU.scala 600:40]
                                            node _out8_13_T_26 = asSInt(_out8_13_T_25) @[ALU.scala 600:40]
                                            out8[13] <= _out8_13_T_26 @[ALU.scala 600:25]
                                            node _out8_14_T_25 = and(V_inB_8[14], V_inA_8[14]) @[ALU.scala 600:40]
                                            node _out8_14_T_26 = asSInt(_out8_14_T_25) @[ALU.scala 600:40]
                                            out8[14] <= _out8_14_T_26 @[ALU.scala 600:25]
                                            node _out8_15_T_25 = and(V_inB_8[15], V_inA_8[15]) @[ALU.scala 600:40]
                                            node _out8_15_T_26 = asSInt(_out8_15_T_25) @[ALU.scala 600:40]
                                            out8[15] <= _out8_15_T_26 @[ALU.scala 600:25]
                                            node io_V_out_lo_lo_lo_lo_12 = asUInt(out8[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_lo_hi_12 = asUInt(out8[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_lo_25 = cat(io_V_out_lo_lo_lo_hi_12, io_V_out_lo_lo_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_lo_12 = asUInt(out8[2]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_hi_12 = asUInt(out8[3]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_25 = cat(io_V_out_lo_lo_hi_hi_12, io_V_out_lo_lo_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_38 = cat(io_V_out_lo_lo_hi_25, io_V_out_lo_lo_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_lo_12 = asUInt(out8[4]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_hi_12 = asUInt(out8[5]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_25 = cat(io_V_out_lo_hi_lo_hi_12, io_V_out_lo_hi_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_lo_12 = asUInt(out8[6]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_hi_12 = asUInt(out8[7]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_25 = cat(io_V_out_lo_hi_hi_hi_12, io_V_out_lo_hi_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_38 = cat(io_V_out_lo_hi_hi_25, io_V_out_lo_hi_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_lo_52 = cat(io_V_out_lo_hi_38, io_V_out_lo_lo_38) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_lo_12 = asUInt(out8[8]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_hi_12 = asUInt(out8[9]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_25 = cat(io_V_out_hi_lo_lo_hi_12, io_V_out_hi_lo_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_lo_12 = asUInt(out8[10]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_hi_12 = asUInt(out8[11]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_25 = cat(io_V_out_hi_lo_hi_hi_12, io_V_out_hi_lo_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_38 = cat(io_V_out_hi_lo_hi_25, io_V_out_hi_lo_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_lo_12 = asUInt(out8[12]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_hi_12 = asUInt(out8[13]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_25 = cat(io_V_out_hi_hi_lo_hi_12, io_V_out_hi_hi_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_lo_12 = asUInt(out8[14]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_hi_12 = asUInt(out8[15]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_25 = cat(io_V_out_hi_hi_hi_hi_12, io_V_out_hi_hi_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_38 = cat(io_V_out_hi_hi_hi_25, io_V_out_hi_hi_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_hi_52 = cat(io_V_out_hi_hi_38, io_V_out_hi_lo_38) @[Cat.scala 30:58]
                                            node _io_V_out_T_104 = cat(io_V_out_hi_52, io_V_out_lo_52) @[Cat.scala 30:58]
                                            node _io_V_out_T_105 = asSInt(_io_V_out_T_104) @[ALU.scala 602:181]
                                            io.V_out <= _io_V_out_T_105 @[ALU.scala 602:22]
                                            skip @[ALU.scala 598:46]
                                          else : @[ALU.scala 603:21]
                                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 604:22]
                                            skip @[ALU.scala 603:21]
                                    skip @[ALU.scala 582:81]
                                  else : @[ALU.scala 609:80]
                                    node _T_97 = eq(io.alu_Op, UInt<9>("h053")) @[ALU.scala 609:27]
                                    node _T_98 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 609:66]
                                    node _T_99 = and(_T_97, _T_98) @[ALU.scala 609:51]
                                    when _T_99 : @[ALU.scala 609:80]
                                      node _T_100 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 610:26]
                                      when _T_100 : @[ALU.scala 610:40]
                                        node _h_T_16 = bits(io.alu_imm, 63, 0) @[ALU.scala 611:32]
                                        node h_16 = asSInt(_h_T_16) @[ALU.scala 611:39]
                                        node _out64_0_T_27 = or(V_inB_64[0], h_16) @[ALU.scala 613:42]
                                        node _out64_0_T_28 = asSInt(_out64_0_T_27) @[ALU.scala 613:42]
                                        out64[0] <= _out64_0_T_28 @[ALU.scala 613:26]
                                        node _out64_1_T_27 = or(V_inB_64[1], h_16) @[ALU.scala 613:42]
                                        node _out64_1_T_28 = asSInt(_out64_1_T_27) @[ALU.scala 613:42]
                                        out64[1] <= _out64_1_T_28 @[ALU.scala 613:26]
                                        node io_V_out_lo_53 = asUInt(out64[0]) @[Cat.scala 30:58]
                                        node io_V_out_hi_53 = asUInt(out64[1]) @[Cat.scala 30:58]
                                        node _io_V_out_T_106 = cat(io_V_out_hi_53, io_V_out_lo_53) @[Cat.scala 30:58]
                                        node _io_V_out_T_107 = asSInt(_io_V_out_T_106) @[ALU.scala 615:51]
                                        io.V_out <= _io_V_out_T_107 @[ALU.scala 615:22]
                                        skip @[ALU.scala 610:40]
                                      else : @[ALU.scala 616:46]
                                        node _T_101 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 616:32]
                                        when _T_101 : @[ALU.scala 616:46]
                                          node _h_T_17 = bits(io.alu_imm, 31, 0) @[ALU.scala 617:32]
                                          node h_17 = asSInt(_h_T_17) @[ALU.scala 617:39]
                                          node _out32_0_T_27 = or(V_inB_32[0], h_17) @[ALU.scala 619:42]
                                          node _out32_0_T_28 = asSInt(_out32_0_T_27) @[ALU.scala 619:42]
                                          out32[0] <= _out32_0_T_28 @[ALU.scala 619:26]
                                          node _out32_1_T_27 = or(V_inB_32[1], h_17) @[ALU.scala 619:42]
                                          node _out32_1_T_28 = asSInt(_out32_1_T_27) @[ALU.scala 619:42]
                                          out32[1] <= _out32_1_T_28 @[ALU.scala 619:26]
                                          node _out32_2_T_27 = or(V_inB_32[2], h_17) @[ALU.scala 619:42]
                                          node _out32_2_T_28 = asSInt(_out32_2_T_27) @[ALU.scala 619:42]
                                          out32[2] <= _out32_2_T_28 @[ALU.scala 619:26]
                                          node _out32_3_T_27 = or(V_inB_32[3], h_17) @[ALU.scala 619:42]
                                          node _out32_3_T_28 = asSInt(_out32_3_T_27) @[ALU.scala 619:42]
                                          out32[3] <= _out32_3_T_28 @[ALU.scala 619:26]
                                          node io_V_out_lo_lo_39 = asUInt(out32[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_39 = asUInt(out32[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_54 = cat(io_V_out_lo_hi_39, io_V_out_lo_lo_39) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_39 = asUInt(out32[2]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_39 = asUInt(out32[3]) @[Cat.scala 30:58]
                                          node io_V_out_hi_54 = cat(io_V_out_hi_hi_39, io_V_out_hi_lo_39) @[Cat.scala 30:58]
                                          node _io_V_out_T_108 = cat(io_V_out_hi_54, io_V_out_lo_54) @[Cat.scala 30:58]
                                          node _io_V_out_T_109 = asSInt(_io_V_out_T_108) @[ALU.scala 621:71]
                                          io.V_out <= _io_V_out_T_109 @[ALU.scala 621:22]
                                          skip @[ALU.scala 616:46]
                                        else : @[ALU.scala 622:46]
                                          node _T_102 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 622:32]
                                          when _T_102 : @[ALU.scala 622:46]
                                            node _h_T_18 = bits(io.alu_imm, 15, 0) @[ALU.scala 623:32]
                                            node h_18 = asSInt(_h_T_18) @[ALU.scala 623:39]
                                            node _out16_0_T_27 = or(V_inB_16[0], h_18) @[ALU.scala 625:42]
                                            node _out16_0_T_28 = asSInt(_out16_0_T_27) @[ALU.scala 625:42]
                                            out16[0] <= _out16_0_T_28 @[ALU.scala 625:26]
                                            node _out16_1_T_27 = or(V_inB_16[1], h_18) @[ALU.scala 625:42]
                                            node _out16_1_T_28 = asSInt(_out16_1_T_27) @[ALU.scala 625:42]
                                            out16[1] <= _out16_1_T_28 @[ALU.scala 625:26]
                                            node _out16_2_T_27 = or(V_inB_16[2], h_18) @[ALU.scala 625:42]
                                            node _out16_2_T_28 = asSInt(_out16_2_T_27) @[ALU.scala 625:42]
                                            out16[2] <= _out16_2_T_28 @[ALU.scala 625:26]
                                            node _out16_3_T_27 = or(V_inB_16[3], h_18) @[ALU.scala 625:42]
                                            node _out16_3_T_28 = asSInt(_out16_3_T_27) @[ALU.scala 625:42]
                                            out16[3] <= _out16_3_T_28 @[ALU.scala 625:26]
                                            node _out16_4_T_27 = or(V_inB_16[4], h_18) @[ALU.scala 625:42]
                                            node _out16_4_T_28 = asSInt(_out16_4_T_27) @[ALU.scala 625:42]
                                            out16[4] <= _out16_4_T_28 @[ALU.scala 625:26]
                                            node _out16_5_T_27 = or(V_inB_16[5], h_18) @[ALU.scala 625:42]
                                            node _out16_5_T_28 = asSInt(_out16_5_T_27) @[ALU.scala 625:42]
                                            out16[5] <= _out16_5_T_28 @[ALU.scala 625:26]
                                            node _out16_6_T_27 = or(V_inB_16[6], h_18) @[ALU.scala 625:42]
                                            node _out16_6_T_28 = asSInt(_out16_6_T_27) @[ALU.scala 625:42]
                                            out16[6] <= _out16_6_T_28 @[ALU.scala 625:26]
                                            node _out16_7_T_27 = or(V_inB_16[7], h_18) @[ALU.scala 625:42]
                                            node _out16_7_T_28 = asSInt(_out16_7_T_27) @[ALU.scala 625:42]
                                            out16[7] <= _out16_7_T_28 @[ALU.scala 625:26]
                                            node io_V_out_lo_lo_lo_26 = asUInt(out16[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_26 = asUInt(out16[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_40 = cat(io_V_out_lo_lo_hi_26, io_V_out_lo_lo_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_26 = asUInt(out16[2]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_26 = asUInt(out16[3]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_40 = cat(io_V_out_lo_hi_hi_26, io_V_out_lo_hi_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_lo_55 = cat(io_V_out_lo_hi_40, io_V_out_lo_lo_40) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_26 = asUInt(out16[4]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_26 = asUInt(out16[5]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_40 = cat(io_V_out_hi_lo_hi_26, io_V_out_hi_lo_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_26 = asUInt(out16[6]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_26 = asUInt(out16[7]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_40 = cat(io_V_out_hi_hi_hi_26, io_V_out_hi_hi_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_hi_55 = cat(io_V_out_hi_hi_40, io_V_out_hi_lo_40) @[Cat.scala 30:58]
                                            node _io_V_out_T_110 = cat(io_V_out_hi_55, io_V_out_lo_55) @[Cat.scala 30:58]
                                            node _io_V_out_T_111 = asSInt(_io_V_out_T_110) @[ALU.scala 627:111]
                                            io.V_out <= _io_V_out_T_111 @[ALU.scala 627:22]
                                            skip @[ALU.scala 622:46]
                                          else : @[ALU.scala 628:46]
                                            node _T_103 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 628:32]
                                            when _T_103 : @[ALU.scala 628:46]
                                              node _h_T_19 = bits(io.alu_imm, 7, 0) @[ALU.scala 629:32]
                                              node h_19 = asSInt(_h_T_19) @[ALU.scala 629:38]
                                              node _out8_0_T_27 = or(V_inB_8[0], h_19) @[ALU.scala 631:40]
                                              node _out8_0_T_28 = asSInt(_out8_0_T_27) @[ALU.scala 631:40]
                                              out8[0] <= _out8_0_T_28 @[ALU.scala 631:25]
                                              node _out8_1_T_27 = or(V_inB_8[1], h_19) @[ALU.scala 631:40]
                                              node _out8_1_T_28 = asSInt(_out8_1_T_27) @[ALU.scala 631:40]
                                              out8[1] <= _out8_1_T_28 @[ALU.scala 631:25]
                                              node _out8_2_T_27 = or(V_inB_8[2], h_19) @[ALU.scala 631:40]
                                              node _out8_2_T_28 = asSInt(_out8_2_T_27) @[ALU.scala 631:40]
                                              out8[2] <= _out8_2_T_28 @[ALU.scala 631:25]
                                              node _out8_3_T_27 = or(V_inB_8[3], h_19) @[ALU.scala 631:40]
                                              node _out8_3_T_28 = asSInt(_out8_3_T_27) @[ALU.scala 631:40]
                                              out8[3] <= _out8_3_T_28 @[ALU.scala 631:25]
                                              node _out8_4_T_27 = or(V_inB_8[4], h_19) @[ALU.scala 631:40]
                                              node _out8_4_T_28 = asSInt(_out8_4_T_27) @[ALU.scala 631:40]
                                              out8[4] <= _out8_4_T_28 @[ALU.scala 631:25]
                                              node _out8_5_T_27 = or(V_inB_8[5], h_19) @[ALU.scala 631:40]
                                              node _out8_5_T_28 = asSInt(_out8_5_T_27) @[ALU.scala 631:40]
                                              out8[5] <= _out8_5_T_28 @[ALU.scala 631:25]
                                              node _out8_6_T_27 = or(V_inB_8[6], h_19) @[ALU.scala 631:40]
                                              node _out8_6_T_28 = asSInt(_out8_6_T_27) @[ALU.scala 631:40]
                                              out8[6] <= _out8_6_T_28 @[ALU.scala 631:25]
                                              node _out8_7_T_27 = or(V_inB_8[7], h_19) @[ALU.scala 631:40]
                                              node _out8_7_T_28 = asSInt(_out8_7_T_27) @[ALU.scala 631:40]
                                              out8[7] <= _out8_7_T_28 @[ALU.scala 631:25]
                                              node _out8_8_T_27 = or(V_inB_8[8], h_19) @[ALU.scala 631:40]
                                              node _out8_8_T_28 = asSInt(_out8_8_T_27) @[ALU.scala 631:40]
                                              out8[8] <= _out8_8_T_28 @[ALU.scala 631:25]
                                              node _out8_9_T_27 = or(V_inB_8[9], h_19) @[ALU.scala 631:40]
                                              node _out8_9_T_28 = asSInt(_out8_9_T_27) @[ALU.scala 631:40]
                                              out8[9] <= _out8_9_T_28 @[ALU.scala 631:25]
                                              node _out8_10_T_27 = or(V_inB_8[10], h_19) @[ALU.scala 631:40]
                                              node _out8_10_T_28 = asSInt(_out8_10_T_27) @[ALU.scala 631:40]
                                              out8[10] <= _out8_10_T_28 @[ALU.scala 631:25]
                                              node _out8_11_T_27 = or(V_inB_8[11], h_19) @[ALU.scala 631:40]
                                              node _out8_11_T_28 = asSInt(_out8_11_T_27) @[ALU.scala 631:40]
                                              out8[11] <= _out8_11_T_28 @[ALU.scala 631:25]
                                              node _out8_12_T_27 = or(V_inB_8[12], h_19) @[ALU.scala 631:40]
                                              node _out8_12_T_28 = asSInt(_out8_12_T_27) @[ALU.scala 631:40]
                                              out8[12] <= _out8_12_T_28 @[ALU.scala 631:25]
                                              node _out8_13_T_27 = or(V_inB_8[13], h_19) @[ALU.scala 631:40]
                                              node _out8_13_T_28 = asSInt(_out8_13_T_27) @[ALU.scala 631:40]
                                              out8[13] <= _out8_13_T_28 @[ALU.scala 631:25]
                                              node _out8_14_T_27 = or(V_inB_8[14], h_19) @[ALU.scala 631:40]
                                              node _out8_14_T_28 = asSInt(_out8_14_T_27) @[ALU.scala 631:40]
                                              out8[14] <= _out8_14_T_28 @[ALU.scala 631:25]
                                              node _out8_15_T_27 = or(V_inB_8[15], h_19) @[ALU.scala 631:40]
                                              node _out8_15_T_28 = asSInt(_out8_15_T_27) @[ALU.scala 631:40]
                                              out8[15] <= _out8_15_T_28 @[ALU.scala 631:25]
                                              node io_V_out_lo_lo_lo_lo_13 = asUInt(out8[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_lo_hi_13 = asUInt(out8[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_lo_27 = cat(io_V_out_lo_lo_lo_hi_13, io_V_out_lo_lo_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_lo_13 = asUInt(out8[2]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_hi_13 = asUInt(out8[3]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_27 = cat(io_V_out_lo_lo_hi_hi_13, io_V_out_lo_lo_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_41 = cat(io_V_out_lo_lo_hi_27, io_V_out_lo_lo_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_lo_13 = asUInt(out8[4]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_hi_13 = asUInt(out8[5]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_27 = cat(io_V_out_lo_hi_lo_hi_13, io_V_out_lo_hi_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_lo_13 = asUInt(out8[6]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_hi_13 = asUInt(out8[7]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_27 = cat(io_V_out_lo_hi_hi_hi_13, io_V_out_lo_hi_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_41 = cat(io_V_out_lo_hi_hi_27, io_V_out_lo_hi_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_lo_56 = cat(io_V_out_lo_hi_41, io_V_out_lo_lo_41) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_lo_13 = asUInt(out8[8]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_hi_13 = asUInt(out8[9]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_27 = cat(io_V_out_hi_lo_lo_hi_13, io_V_out_hi_lo_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_lo_13 = asUInt(out8[10]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_hi_13 = asUInt(out8[11]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_27 = cat(io_V_out_hi_lo_hi_hi_13, io_V_out_hi_lo_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_41 = cat(io_V_out_hi_lo_hi_27, io_V_out_hi_lo_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_lo_13 = asUInt(out8[12]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_hi_13 = asUInt(out8[13]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_27 = cat(io_V_out_hi_hi_lo_hi_13, io_V_out_hi_hi_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_lo_13 = asUInt(out8[14]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_hi_13 = asUInt(out8[15]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_27 = cat(io_V_out_hi_hi_hi_hi_13, io_V_out_hi_hi_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_41 = cat(io_V_out_hi_hi_hi_27, io_V_out_hi_hi_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_hi_56 = cat(io_V_out_hi_hi_41, io_V_out_hi_lo_41) @[Cat.scala 30:58]
                                              node _io_V_out_T_112 = cat(io_V_out_hi_56, io_V_out_lo_56) @[Cat.scala 30:58]
                                              node _io_V_out_T_113 = asSInt(_io_V_out_T_112) @[ALU.scala 633:181]
                                              io.V_out <= _io_V_out_T_113 @[ALU.scala 633:22]
                                              skip @[ALU.scala 628:46]
                                            else : @[ALU.scala 634:21]
                                              io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 635:22]
                                              skip @[ALU.scala 634:21]
                                      skip @[ALU.scala 609:80]
                                    else : @[ALU.scala 639:80]
                                      node _T_104 = eq(io.alu_Op, UInt<9>("h054")) @[ALU.scala 639:27]
                                      node _T_105 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 639:66]
                                      node _T_106 = and(_T_104, _T_105) @[ALU.scala 639:51]
                                      when _T_106 : @[ALU.scala 639:80]
                                        node _T_107 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 640:26]
                                        when _T_107 : @[ALU.scala 640:40]
                                          node a_hi_5 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                          node a_lo_5 = asUInt(io.in_A) @[Cat.scala 30:58]
                                          node _a_T_20 = cat(a_hi_5, a_lo_5) @[Cat.scala 30:58]
                                          node a_20 = asSInt(_a_T_20) @[ALU.scala 641:49]
                                          node _out64_0_T_29 = or(V_inB_64[0], a_20) @[ALU.scala 643:42]
                                          node _out64_0_T_30 = asSInt(_out64_0_T_29) @[ALU.scala 643:42]
                                          out64[0] <= _out64_0_T_30 @[ALU.scala 643:26]
                                          node _out64_1_T_29 = or(V_inB_64[1], a_20) @[ALU.scala 643:42]
                                          node _out64_1_T_30 = asSInt(_out64_1_T_29) @[ALU.scala 643:42]
                                          out64[1] <= _out64_1_T_30 @[ALU.scala 643:26]
                                          node io_V_out_lo_57 = asUInt(out64[0]) @[Cat.scala 30:58]
                                          node io_V_out_hi_57 = asUInt(out64[1]) @[Cat.scala 30:58]
                                          node _io_V_out_T_114 = cat(io_V_out_hi_57, io_V_out_lo_57) @[Cat.scala 30:58]
                                          node _io_V_out_T_115 = asSInt(_io_V_out_T_114) @[ALU.scala 645:51]
                                          io.V_out <= _io_V_out_T_115 @[ALU.scala 645:22]
                                          skip @[ALU.scala 640:40]
                                        else : @[ALU.scala 646:46]
                                          node _T_108 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 646:32]
                                          when _T_108 : @[ALU.scala 646:46]
                                            node _a_T_21 = bits(io.in_A, 31, 0) @[ALU.scala 647:28]
                                            node a_21 = asSInt(_a_T_21) @[ALU.scala 647:36]
                                            node _out32_0_T_29 = or(V_inB_32[0], a_21) @[ALU.scala 649:42]
                                            node _out32_0_T_30 = asSInt(_out32_0_T_29) @[ALU.scala 649:42]
                                            out32[0] <= _out32_0_T_30 @[ALU.scala 649:26]
                                            node _out32_1_T_29 = or(V_inB_32[1], a_21) @[ALU.scala 649:42]
                                            node _out32_1_T_30 = asSInt(_out32_1_T_29) @[ALU.scala 649:42]
                                            out32[1] <= _out32_1_T_30 @[ALU.scala 649:26]
                                            node _out32_2_T_29 = or(V_inB_32[2], a_21) @[ALU.scala 649:42]
                                            node _out32_2_T_30 = asSInt(_out32_2_T_29) @[ALU.scala 649:42]
                                            out32[2] <= _out32_2_T_30 @[ALU.scala 649:26]
                                            node _out32_3_T_29 = or(V_inB_32[3], a_21) @[ALU.scala 649:42]
                                            node _out32_3_T_30 = asSInt(_out32_3_T_29) @[ALU.scala 649:42]
                                            out32[3] <= _out32_3_T_30 @[ALU.scala 649:26]
                                            node io_V_out_lo_lo_42 = asUInt(out32[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_42 = asUInt(out32[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_58 = cat(io_V_out_lo_hi_42, io_V_out_lo_lo_42) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_42 = asUInt(out32[2]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_42 = asUInt(out32[3]) @[Cat.scala 30:58]
                                            node io_V_out_hi_58 = cat(io_V_out_hi_hi_42, io_V_out_hi_lo_42) @[Cat.scala 30:58]
                                            node _io_V_out_T_116 = cat(io_V_out_hi_58, io_V_out_lo_58) @[Cat.scala 30:58]
                                            node _io_V_out_T_117 = asSInt(_io_V_out_T_116) @[ALU.scala 651:71]
                                            io.V_out <= _io_V_out_T_117 @[ALU.scala 651:22]
                                            skip @[ALU.scala 646:46]
                                          else : @[ALU.scala 652:46]
                                            node _T_109 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 652:32]
                                            when _T_109 : @[ALU.scala 652:46]
                                              node _a_T_22 = bits(io.in_A, 15, 0) @[ALU.scala 653:28]
                                              node a_22 = asSInt(_a_T_22) @[ALU.scala 653:36]
                                              node _out16_0_T_29 = or(V_inB_16[0], a_22) @[ALU.scala 655:42]
                                              node _out16_0_T_30 = asSInt(_out16_0_T_29) @[ALU.scala 655:42]
                                              out16[0] <= _out16_0_T_30 @[ALU.scala 655:26]
                                              node _out16_1_T_29 = or(V_inB_16[1], a_22) @[ALU.scala 655:42]
                                              node _out16_1_T_30 = asSInt(_out16_1_T_29) @[ALU.scala 655:42]
                                              out16[1] <= _out16_1_T_30 @[ALU.scala 655:26]
                                              node _out16_2_T_29 = or(V_inB_16[2], a_22) @[ALU.scala 655:42]
                                              node _out16_2_T_30 = asSInt(_out16_2_T_29) @[ALU.scala 655:42]
                                              out16[2] <= _out16_2_T_30 @[ALU.scala 655:26]
                                              node _out16_3_T_29 = or(V_inB_16[3], a_22) @[ALU.scala 655:42]
                                              node _out16_3_T_30 = asSInt(_out16_3_T_29) @[ALU.scala 655:42]
                                              out16[3] <= _out16_3_T_30 @[ALU.scala 655:26]
                                              node _out16_4_T_29 = or(V_inB_16[4], a_22) @[ALU.scala 655:42]
                                              node _out16_4_T_30 = asSInt(_out16_4_T_29) @[ALU.scala 655:42]
                                              out16[4] <= _out16_4_T_30 @[ALU.scala 655:26]
                                              node _out16_5_T_29 = or(V_inB_16[5], a_22) @[ALU.scala 655:42]
                                              node _out16_5_T_30 = asSInt(_out16_5_T_29) @[ALU.scala 655:42]
                                              out16[5] <= _out16_5_T_30 @[ALU.scala 655:26]
                                              node _out16_6_T_29 = or(V_inB_16[6], a_22) @[ALU.scala 655:42]
                                              node _out16_6_T_30 = asSInt(_out16_6_T_29) @[ALU.scala 655:42]
                                              out16[6] <= _out16_6_T_30 @[ALU.scala 655:26]
                                              node _out16_7_T_29 = or(V_inB_16[7], a_22) @[ALU.scala 655:42]
                                              node _out16_7_T_30 = asSInt(_out16_7_T_29) @[ALU.scala 655:42]
                                              out16[7] <= _out16_7_T_30 @[ALU.scala 655:26]
                                              node io_V_out_lo_lo_lo_28 = asUInt(out16[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_28 = asUInt(out16[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_43 = cat(io_V_out_lo_lo_hi_28, io_V_out_lo_lo_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_28 = asUInt(out16[2]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_28 = asUInt(out16[3]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_43 = cat(io_V_out_lo_hi_hi_28, io_V_out_lo_hi_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_lo_59 = cat(io_V_out_lo_hi_43, io_V_out_lo_lo_43) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_28 = asUInt(out16[4]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_28 = asUInt(out16[5]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_43 = cat(io_V_out_hi_lo_hi_28, io_V_out_hi_lo_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_28 = asUInt(out16[6]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_28 = asUInt(out16[7]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_43 = cat(io_V_out_hi_hi_hi_28, io_V_out_hi_hi_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_hi_59 = cat(io_V_out_hi_hi_43, io_V_out_hi_lo_43) @[Cat.scala 30:58]
                                              node _io_V_out_T_118 = cat(io_V_out_hi_59, io_V_out_lo_59) @[Cat.scala 30:58]
                                              node _io_V_out_T_119 = asSInt(_io_V_out_T_118) @[ALU.scala 657:111]
                                              io.V_out <= _io_V_out_T_119 @[ALU.scala 657:22]
                                              skip @[ALU.scala 652:46]
                                            else : @[ALU.scala 658:46]
                                              node _T_110 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 658:32]
                                              when _T_110 : @[ALU.scala 658:46]
                                                node _a_T_23 = bits(io.in_A, 7, 0) @[ALU.scala 659:28]
                                                node a_23 = asSInt(_a_T_23) @[ALU.scala 659:35]
                                                node _out8_0_T_29 = or(V_inB_8[0], a_23) @[ALU.scala 661:40]
                                                node _out8_0_T_30 = asSInt(_out8_0_T_29) @[ALU.scala 661:40]
                                                out8[0] <= _out8_0_T_30 @[ALU.scala 661:25]
                                                node _out8_1_T_29 = or(V_inB_8[1], a_23) @[ALU.scala 661:40]
                                                node _out8_1_T_30 = asSInt(_out8_1_T_29) @[ALU.scala 661:40]
                                                out8[1] <= _out8_1_T_30 @[ALU.scala 661:25]
                                                node _out8_2_T_29 = or(V_inB_8[2], a_23) @[ALU.scala 661:40]
                                                node _out8_2_T_30 = asSInt(_out8_2_T_29) @[ALU.scala 661:40]
                                                out8[2] <= _out8_2_T_30 @[ALU.scala 661:25]
                                                node _out8_3_T_29 = or(V_inB_8[3], a_23) @[ALU.scala 661:40]
                                                node _out8_3_T_30 = asSInt(_out8_3_T_29) @[ALU.scala 661:40]
                                                out8[3] <= _out8_3_T_30 @[ALU.scala 661:25]
                                                node _out8_4_T_29 = or(V_inB_8[4], a_23) @[ALU.scala 661:40]
                                                node _out8_4_T_30 = asSInt(_out8_4_T_29) @[ALU.scala 661:40]
                                                out8[4] <= _out8_4_T_30 @[ALU.scala 661:25]
                                                node _out8_5_T_29 = or(V_inB_8[5], a_23) @[ALU.scala 661:40]
                                                node _out8_5_T_30 = asSInt(_out8_5_T_29) @[ALU.scala 661:40]
                                                out8[5] <= _out8_5_T_30 @[ALU.scala 661:25]
                                                node _out8_6_T_29 = or(V_inB_8[6], a_23) @[ALU.scala 661:40]
                                                node _out8_6_T_30 = asSInt(_out8_6_T_29) @[ALU.scala 661:40]
                                                out8[6] <= _out8_6_T_30 @[ALU.scala 661:25]
                                                node _out8_7_T_29 = or(V_inB_8[7], a_23) @[ALU.scala 661:40]
                                                node _out8_7_T_30 = asSInt(_out8_7_T_29) @[ALU.scala 661:40]
                                                out8[7] <= _out8_7_T_30 @[ALU.scala 661:25]
                                                node _out8_8_T_29 = or(V_inB_8[8], a_23) @[ALU.scala 661:40]
                                                node _out8_8_T_30 = asSInt(_out8_8_T_29) @[ALU.scala 661:40]
                                                out8[8] <= _out8_8_T_30 @[ALU.scala 661:25]
                                                node _out8_9_T_29 = or(V_inB_8[9], a_23) @[ALU.scala 661:40]
                                                node _out8_9_T_30 = asSInt(_out8_9_T_29) @[ALU.scala 661:40]
                                                out8[9] <= _out8_9_T_30 @[ALU.scala 661:25]
                                                node _out8_10_T_29 = or(V_inB_8[10], a_23) @[ALU.scala 661:40]
                                                node _out8_10_T_30 = asSInt(_out8_10_T_29) @[ALU.scala 661:40]
                                                out8[10] <= _out8_10_T_30 @[ALU.scala 661:25]
                                                node _out8_11_T_29 = or(V_inB_8[11], a_23) @[ALU.scala 661:40]
                                                node _out8_11_T_30 = asSInt(_out8_11_T_29) @[ALU.scala 661:40]
                                                out8[11] <= _out8_11_T_30 @[ALU.scala 661:25]
                                                node _out8_12_T_29 = or(V_inB_8[12], a_23) @[ALU.scala 661:40]
                                                node _out8_12_T_30 = asSInt(_out8_12_T_29) @[ALU.scala 661:40]
                                                out8[12] <= _out8_12_T_30 @[ALU.scala 661:25]
                                                node _out8_13_T_29 = or(V_inB_8[13], a_23) @[ALU.scala 661:40]
                                                node _out8_13_T_30 = asSInt(_out8_13_T_29) @[ALU.scala 661:40]
                                                out8[13] <= _out8_13_T_30 @[ALU.scala 661:25]
                                                node _out8_14_T_29 = or(V_inB_8[14], a_23) @[ALU.scala 661:40]
                                                node _out8_14_T_30 = asSInt(_out8_14_T_29) @[ALU.scala 661:40]
                                                out8[14] <= _out8_14_T_30 @[ALU.scala 661:25]
                                                node _out8_15_T_29 = or(V_inB_8[15], a_23) @[ALU.scala 661:40]
                                                node _out8_15_T_30 = asSInt(_out8_15_T_29) @[ALU.scala 661:40]
                                                out8[15] <= _out8_15_T_30 @[ALU.scala 661:25]
                                                node io_V_out_lo_lo_lo_lo_14 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_lo_hi_14 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_lo_29 = cat(io_V_out_lo_lo_lo_hi_14, io_V_out_lo_lo_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_lo_14 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_hi_14 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_29 = cat(io_V_out_lo_lo_hi_hi_14, io_V_out_lo_lo_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_44 = cat(io_V_out_lo_lo_hi_29, io_V_out_lo_lo_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_lo_14 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_hi_14 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_29 = cat(io_V_out_lo_hi_lo_hi_14, io_V_out_lo_hi_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_lo_14 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_hi_14 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_29 = cat(io_V_out_lo_hi_hi_hi_14, io_V_out_lo_hi_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_44 = cat(io_V_out_lo_hi_hi_29, io_V_out_lo_hi_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_lo_60 = cat(io_V_out_lo_hi_44, io_V_out_lo_lo_44) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_lo_14 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_hi_14 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_29 = cat(io_V_out_hi_lo_lo_hi_14, io_V_out_hi_lo_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_lo_14 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_hi_14 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_29 = cat(io_V_out_hi_lo_hi_hi_14, io_V_out_hi_lo_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_44 = cat(io_V_out_hi_lo_hi_29, io_V_out_hi_lo_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_lo_14 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_hi_14 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_29 = cat(io_V_out_hi_hi_lo_hi_14, io_V_out_hi_hi_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_lo_14 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_hi_14 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_29 = cat(io_V_out_hi_hi_hi_hi_14, io_V_out_hi_hi_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_44 = cat(io_V_out_hi_hi_hi_29, io_V_out_hi_hi_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_hi_60 = cat(io_V_out_hi_hi_44, io_V_out_hi_lo_44) @[Cat.scala 30:58]
                                                node _io_V_out_T_120 = cat(io_V_out_hi_60, io_V_out_lo_60) @[Cat.scala 30:58]
                                                node _io_V_out_T_121 = asSInt(_io_V_out_T_120) @[ALU.scala 663:181]
                                                io.V_out <= _io_V_out_T_121 @[ALU.scala 663:22]
                                                skip @[ALU.scala 658:46]
                                              else : @[ALU.scala 664:21]
                                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 665:22]
                                                skip @[ALU.scala 664:21]
                                        skip @[ALU.scala 639:80]
                                      else : @[ALU.scala 669:80]
                                        node _T_111 = eq(io.alu_Op, UInt<9>("h050")) @[ALU.scala 669:27]
                                        node _T_112 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 669:66]
                                        node _T_113 = and(_T_111, _T_112) @[ALU.scala 669:51]
                                        when _T_113 : @[ALU.scala 669:80]
                                          node _T_114 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 670:26]
                                          when _T_114 : @[ALU.scala 670:40]
                                            node _out64_0_T_31 = or(V_inB_64[0], V_inA_64[0]) @[ALU.scala 672:42]
                                            node _out64_0_T_32 = asSInt(_out64_0_T_31) @[ALU.scala 672:42]
                                            out64[0] <= _out64_0_T_32 @[ALU.scala 672:26]
                                            node _out64_1_T_31 = or(V_inB_64[1], V_inA_64[1]) @[ALU.scala 672:42]
                                            node _out64_1_T_32 = asSInt(_out64_1_T_31) @[ALU.scala 672:42]
                                            out64[1] <= _out64_1_T_32 @[ALU.scala 672:26]
                                            node io_V_out_lo_61 = asUInt(out64[0]) @[Cat.scala 30:58]
                                            node io_V_out_hi_61 = asUInt(out64[1]) @[Cat.scala 30:58]
                                            node _io_V_out_T_122 = cat(io_V_out_hi_61, io_V_out_lo_61) @[Cat.scala 30:58]
                                            node _io_V_out_T_123 = asSInt(_io_V_out_T_122) @[ALU.scala 674:51]
                                            io.V_out <= _io_V_out_T_123 @[ALU.scala 674:22]
                                            skip @[ALU.scala 670:40]
                                          else : @[ALU.scala 675:46]
                                            node _T_115 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 675:32]
                                            when _T_115 : @[ALU.scala 675:46]
                                              node _out32_0_T_31 = or(V_inB_32[0], V_inA_32[0]) @[ALU.scala 677:42]
                                              node _out32_0_T_32 = asSInt(_out32_0_T_31) @[ALU.scala 677:42]
                                              out32[0] <= _out32_0_T_32 @[ALU.scala 677:26]
                                              node _out32_1_T_31 = or(V_inB_32[1], V_inA_32[1]) @[ALU.scala 677:42]
                                              node _out32_1_T_32 = asSInt(_out32_1_T_31) @[ALU.scala 677:42]
                                              out32[1] <= _out32_1_T_32 @[ALU.scala 677:26]
                                              node _out32_2_T_31 = or(V_inB_32[2], V_inA_32[2]) @[ALU.scala 677:42]
                                              node _out32_2_T_32 = asSInt(_out32_2_T_31) @[ALU.scala 677:42]
                                              out32[2] <= _out32_2_T_32 @[ALU.scala 677:26]
                                              node _out32_3_T_31 = or(V_inB_32[3], V_inA_32[3]) @[ALU.scala 677:42]
                                              node _out32_3_T_32 = asSInt(_out32_3_T_31) @[ALU.scala 677:42]
                                              out32[3] <= _out32_3_T_32 @[ALU.scala 677:26]
                                              node io_V_out_lo_lo_45 = asUInt(out32[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_45 = asUInt(out32[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_62 = cat(io_V_out_lo_hi_45, io_V_out_lo_lo_45) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_45 = asUInt(out32[2]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_45 = asUInt(out32[3]) @[Cat.scala 30:58]
                                              node io_V_out_hi_62 = cat(io_V_out_hi_hi_45, io_V_out_hi_lo_45) @[Cat.scala 30:58]
                                              node _io_V_out_T_124 = cat(io_V_out_hi_62, io_V_out_lo_62) @[Cat.scala 30:58]
                                              node _io_V_out_T_125 = asSInt(_io_V_out_T_124) @[ALU.scala 679:71]
                                              io.V_out <= _io_V_out_T_125 @[ALU.scala 679:22]
                                              skip @[ALU.scala 675:46]
                                            else : @[ALU.scala 680:46]
                                              node _T_116 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 680:32]
                                              when _T_116 : @[ALU.scala 680:46]
                                                node _out16_0_T_31 = or(V_inB_16[0], V_inA_16[0]) @[ALU.scala 682:42]
                                                node _out16_0_T_32 = asSInt(_out16_0_T_31) @[ALU.scala 682:42]
                                                out16[0] <= _out16_0_T_32 @[ALU.scala 682:26]
                                                node _out16_1_T_31 = or(V_inB_16[1], V_inA_16[1]) @[ALU.scala 682:42]
                                                node _out16_1_T_32 = asSInt(_out16_1_T_31) @[ALU.scala 682:42]
                                                out16[1] <= _out16_1_T_32 @[ALU.scala 682:26]
                                                node _out16_2_T_31 = or(V_inB_16[2], V_inA_16[2]) @[ALU.scala 682:42]
                                                node _out16_2_T_32 = asSInt(_out16_2_T_31) @[ALU.scala 682:42]
                                                out16[2] <= _out16_2_T_32 @[ALU.scala 682:26]
                                                node _out16_3_T_31 = or(V_inB_16[3], V_inA_16[3]) @[ALU.scala 682:42]
                                                node _out16_3_T_32 = asSInt(_out16_3_T_31) @[ALU.scala 682:42]
                                                out16[3] <= _out16_3_T_32 @[ALU.scala 682:26]
                                                node _out16_4_T_31 = or(V_inB_16[4], V_inA_16[4]) @[ALU.scala 682:42]
                                                node _out16_4_T_32 = asSInt(_out16_4_T_31) @[ALU.scala 682:42]
                                                out16[4] <= _out16_4_T_32 @[ALU.scala 682:26]
                                                node _out16_5_T_31 = or(V_inB_16[5], V_inA_16[5]) @[ALU.scala 682:42]
                                                node _out16_5_T_32 = asSInt(_out16_5_T_31) @[ALU.scala 682:42]
                                                out16[5] <= _out16_5_T_32 @[ALU.scala 682:26]
                                                node _out16_6_T_31 = or(V_inB_16[6], V_inA_16[6]) @[ALU.scala 682:42]
                                                node _out16_6_T_32 = asSInt(_out16_6_T_31) @[ALU.scala 682:42]
                                                out16[6] <= _out16_6_T_32 @[ALU.scala 682:26]
                                                node _out16_7_T_31 = or(V_inB_16[7], V_inA_16[7]) @[ALU.scala 682:42]
                                                node _out16_7_T_32 = asSInt(_out16_7_T_31) @[ALU.scala 682:42]
                                                out16[7] <= _out16_7_T_32 @[ALU.scala 682:26]
                                                node io_V_out_lo_lo_lo_30 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_30 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_46 = cat(io_V_out_lo_lo_hi_30, io_V_out_lo_lo_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_30 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_30 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_46 = cat(io_V_out_lo_hi_hi_30, io_V_out_lo_hi_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_lo_63 = cat(io_V_out_lo_hi_46, io_V_out_lo_lo_46) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_30 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_30 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_46 = cat(io_V_out_hi_lo_hi_30, io_V_out_hi_lo_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_30 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_30 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_46 = cat(io_V_out_hi_hi_hi_30, io_V_out_hi_hi_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_hi_63 = cat(io_V_out_hi_hi_46, io_V_out_hi_lo_46) @[Cat.scala 30:58]
                                                node _io_V_out_T_126 = cat(io_V_out_hi_63, io_V_out_lo_63) @[Cat.scala 30:58]
                                                node _io_V_out_T_127 = asSInt(_io_V_out_T_126) @[ALU.scala 684:111]
                                                io.V_out <= _io_V_out_T_127 @[ALU.scala 684:22]
                                                skip @[ALU.scala 680:46]
                                              else : @[ALU.scala 685:46]
                                                node _T_117 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 685:32]
                                                when _T_117 : @[ALU.scala 685:46]
                                                  node _out8_0_T_31 = or(V_inB_8[0], V_inA_8[0]) @[ALU.scala 687:40]
                                                  node _out8_0_T_32 = asSInt(_out8_0_T_31) @[ALU.scala 687:40]
                                                  out8[0] <= _out8_0_T_32 @[ALU.scala 687:25]
                                                  node _out8_1_T_31 = or(V_inB_8[1], V_inA_8[1]) @[ALU.scala 687:40]
                                                  node _out8_1_T_32 = asSInt(_out8_1_T_31) @[ALU.scala 687:40]
                                                  out8[1] <= _out8_1_T_32 @[ALU.scala 687:25]
                                                  node _out8_2_T_31 = or(V_inB_8[2], V_inA_8[2]) @[ALU.scala 687:40]
                                                  node _out8_2_T_32 = asSInt(_out8_2_T_31) @[ALU.scala 687:40]
                                                  out8[2] <= _out8_2_T_32 @[ALU.scala 687:25]
                                                  node _out8_3_T_31 = or(V_inB_8[3], V_inA_8[3]) @[ALU.scala 687:40]
                                                  node _out8_3_T_32 = asSInt(_out8_3_T_31) @[ALU.scala 687:40]
                                                  out8[3] <= _out8_3_T_32 @[ALU.scala 687:25]
                                                  node _out8_4_T_31 = or(V_inB_8[4], V_inA_8[4]) @[ALU.scala 687:40]
                                                  node _out8_4_T_32 = asSInt(_out8_4_T_31) @[ALU.scala 687:40]
                                                  out8[4] <= _out8_4_T_32 @[ALU.scala 687:25]
                                                  node _out8_5_T_31 = or(V_inB_8[5], V_inA_8[5]) @[ALU.scala 687:40]
                                                  node _out8_5_T_32 = asSInt(_out8_5_T_31) @[ALU.scala 687:40]
                                                  out8[5] <= _out8_5_T_32 @[ALU.scala 687:25]
                                                  node _out8_6_T_31 = or(V_inB_8[6], V_inA_8[6]) @[ALU.scala 687:40]
                                                  node _out8_6_T_32 = asSInt(_out8_6_T_31) @[ALU.scala 687:40]
                                                  out8[6] <= _out8_6_T_32 @[ALU.scala 687:25]
                                                  node _out8_7_T_31 = or(V_inB_8[7], V_inA_8[7]) @[ALU.scala 687:40]
                                                  node _out8_7_T_32 = asSInt(_out8_7_T_31) @[ALU.scala 687:40]
                                                  out8[7] <= _out8_7_T_32 @[ALU.scala 687:25]
                                                  node _out8_8_T_31 = or(V_inB_8[8], V_inA_8[8]) @[ALU.scala 687:40]
                                                  node _out8_8_T_32 = asSInt(_out8_8_T_31) @[ALU.scala 687:40]
                                                  out8[8] <= _out8_8_T_32 @[ALU.scala 687:25]
                                                  node _out8_9_T_31 = or(V_inB_8[9], V_inA_8[9]) @[ALU.scala 687:40]
                                                  node _out8_9_T_32 = asSInt(_out8_9_T_31) @[ALU.scala 687:40]
                                                  out8[9] <= _out8_9_T_32 @[ALU.scala 687:25]
                                                  node _out8_10_T_31 = or(V_inB_8[10], V_inA_8[10]) @[ALU.scala 687:40]
                                                  node _out8_10_T_32 = asSInt(_out8_10_T_31) @[ALU.scala 687:40]
                                                  out8[10] <= _out8_10_T_32 @[ALU.scala 687:25]
                                                  node _out8_11_T_31 = or(V_inB_8[11], V_inA_8[11]) @[ALU.scala 687:40]
                                                  node _out8_11_T_32 = asSInt(_out8_11_T_31) @[ALU.scala 687:40]
                                                  out8[11] <= _out8_11_T_32 @[ALU.scala 687:25]
                                                  node _out8_12_T_31 = or(V_inB_8[12], V_inA_8[12]) @[ALU.scala 687:40]
                                                  node _out8_12_T_32 = asSInt(_out8_12_T_31) @[ALU.scala 687:40]
                                                  out8[12] <= _out8_12_T_32 @[ALU.scala 687:25]
                                                  node _out8_13_T_31 = or(V_inB_8[13], V_inA_8[13]) @[ALU.scala 687:40]
                                                  node _out8_13_T_32 = asSInt(_out8_13_T_31) @[ALU.scala 687:40]
                                                  out8[13] <= _out8_13_T_32 @[ALU.scala 687:25]
                                                  node _out8_14_T_31 = or(V_inB_8[14], V_inA_8[14]) @[ALU.scala 687:40]
                                                  node _out8_14_T_32 = asSInt(_out8_14_T_31) @[ALU.scala 687:40]
                                                  out8[14] <= _out8_14_T_32 @[ALU.scala 687:25]
                                                  node _out8_15_T_31 = or(V_inB_8[15], V_inA_8[15]) @[ALU.scala 687:40]
                                                  node _out8_15_T_32 = asSInt(_out8_15_T_31) @[ALU.scala 687:40]
                                                  out8[15] <= _out8_15_T_32 @[ALU.scala 687:25]
                                                  node io_V_out_lo_lo_lo_lo_15 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_lo_hi_15 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_lo_31 = cat(io_V_out_lo_lo_lo_hi_15, io_V_out_lo_lo_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_lo_15 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_hi_15 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_31 = cat(io_V_out_lo_lo_hi_hi_15, io_V_out_lo_lo_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_47 = cat(io_V_out_lo_lo_hi_31, io_V_out_lo_lo_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_lo_15 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_hi_15 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_31 = cat(io_V_out_lo_hi_lo_hi_15, io_V_out_lo_hi_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_lo_15 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_hi_15 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_31 = cat(io_V_out_lo_hi_hi_hi_15, io_V_out_lo_hi_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_47 = cat(io_V_out_lo_hi_hi_31, io_V_out_lo_hi_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_lo_64 = cat(io_V_out_lo_hi_47, io_V_out_lo_lo_47) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_lo_15 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_hi_15 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_31 = cat(io_V_out_hi_lo_lo_hi_15, io_V_out_hi_lo_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_lo_15 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_hi_15 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_31 = cat(io_V_out_hi_lo_hi_hi_15, io_V_out_hi_lo_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_47 = cat(io_V_out_hi_lo_hi_31, io_V_out_hi_lo_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_lo_15 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_hi_15 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_31 = cat(io_V_out_hi_hi_lo_hi_15, io_V_out_hi_hi_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_lo_15 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_hi_15 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_31 = cat(io_V_out_hi_hi_hi_hi_15, io_V_out_hi_hi_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_47 = cat(io_V_out_hi_hi_hi_31, io_V_out_hi_hi_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_hi_64 = cat(io_V_out_hi_hi_47, io_V_out_hi_lo_47) @[Cat.scala 30:58]
                                                  node _io_V_out_T_128 = cat(io_V_out_hi_64, io_V_out_lo_64) @[Cat.scala 30:58]
                                                  node _io_V_out_T_129 = asSInt(_io_V_out_T_128) @[ALU.scala 689:181]
                                                  io.V_out <= _io_V_out_T_129 @[ALU.scala 689:22]
                                                  skip @[ALU.scala 685:46]
                                                else : @[ALU.scala 690:21]
                                                  io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 691:22]
                                                  skip @[ALU.scala 690:21]
                                          skip @[ALU.scala 669:80]
                                        else : @[ALU.scala 696:81]
                                          node _T_118 = eq(io.alu_Op, UInt<9>("h05b")) @[ALU.scala 696:27]
                                          node _T_119 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 696:67]
                                          node _T_120 = and(_T_118, _T_119) @[ALU.scala 696:52]
                                          when _T_120 : @[ALU.scala 696:81]
                                            node _T_121 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 697:26]
                                            when _T_121 : @[ALU.scala 697:40]
                                              node _h_T_20 = bits(io.alu_imm, 63, 0) @[ALU.scala 698:32]
                                              node h_20 = asSInt(_h_T_20) @[ALU.scala 698:39]
                                              node _out64_0_T_33 = xor(V_inB_64[0], h_20) @[ALU.scala 700:42]
                                              node _out64_0_T_34 = asSInt(_out64_0_T_33) @[ALU.scala 700:42]
                                              out64[0] <= _out64_0_T_34 @[ALU.scala 700:26]
                                              node _out64_1_T_33 = xor(V_inB_64[1], h_20) @[ALU.scala 700:42]
                                              node _out64_1_T_34 = asSInt(_out64_1_T_33) @[ALU.scala 700:42]
                                              out64[1] <= _out64_1_T_34 @[ALU.scala 700:26]
                                              node io_V_out_lo_65 = asUInt(out64[0]) @[Cat.scala 30:58]
                                              node io_V_out_hi_65 = asUInt(out64[1]) @[Cat.scala 30:58]
                                              node _io_V_out_T_130 = cat(io_V_out_hi_65, io_V_out_lo_65) @[Cat.scala 30:58]
                                              node _io_V_out_T_131 = asSInt(_io_V_out_T_130) @[ALU.scala 702:51]
                                              io.V_out <= _io_V_out_T_131 @[ALU.scala 702:22]
                                              skip @[ALU.scala 697:40]
                                            else : @[ALU.scala 703:46]
                                              node _T_122 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 703:32]
                                              when _T_122 : @[ALU.scala 703:46]
                                                node _h_T_21 = bits(io.alu_imm, 31, 0) @[ALU.scala 704:32]
                                                node h_21 = asSInt(_h_T_21) @[ALU.scala 704:39]
                                                node _out32_0_T_33 = xor(V_inB_32[0], h_21) @[ALU.scala 706:42]
                                                node _out32_0_T_34 = asSInt(_out32_0_T_33) @[ALU.scala 706:42]
                                                out32[0] <= _out32_0_T_34 @[ALU.scala 706:26]
                                                node _out32_1_T_33 = xor(V_inB_32[1], h_21) @[ALU.scala 706:42]
                                                node _out32_1_T_34 = asSInt(_out32_1_T_33) @[ALU.scala 706:42]
                                                out32[1] <= _out32_1_T_34 @[ALU.scala 706:26]
                                                node _out32_2_T_33 = xor(V_inB_32[2], h_21) @[ALU.scala 706:42]
                                                node _out32_2_T_34 = asSInt(_out32_2_T_33) @[ALU.scala 706:42]
                                                out32[2] <= _out32_2_T_34 @[ALU.scala 706:26]
                                                node _out32_3_T_33 = xor(V_inB_32[3], h_21) @[ALU.scala 706:42]
                                                node _out32_3_T_34 = asSInt(_out32_3_T_33) @[ALU.scala 706:42]
                                                out32[3] <= _out32_3_T_34 @[ALU.scala 706:26]
                                                node io_V_out_lo_lo_48 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_48 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_66 = cat(io_V_out_lo_hi_48, io_V_out_lo_lo_48) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_48 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_48 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                node io_V_out_hi_66 = cat(io_V_out_hi_hi_48, io_V_out_hi_lo_48) @[Cat.scala 30:58]
                                                node _io_V_out_T_132 = cat(io_V_out_hi_66, io_V_out_lo_66) @[Cat.scala 30:58]
                                                node _io_V_out_T_133 = asSInt(_io_V_out_T_132) @[ALU.scala 708:71]
                                                io.V_out <= _io_V_out_T_133 @[ALU.scala 708:22]
                                                skip @[ALU.scala 703:46]
                                              else : @[ALU.scala 709:46]
                                                node _T_123 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 709:32]
                                                when _T_123 : @[ALU.scala 709:46]
                                                  node _h_T_22 = bits(io.alu_imm, 15, 0) @[ALU.scala 710:32]
                                                  node h_22 = asSInt(_h_T_22) @[ALU.scala 710:39]
                                                  node _out16_0_T_33 = xor(V_inB_16[0], h_22) @[ALU.scala 712:42]
                                                  node _out16_0_T_34 = asSInt(_out16_0_T_33) @[ALU.scala 712:42]
                                                  out16[0] <= _out16_0_T_34 @[ALU.scala 712:26]
                                                  node _out16_1_T_33 = xor(V_inB_16[1], h_22) @[ALU.scala 712:42]
                                                  node _out16_1_T_34 = asSInt(_out16_1_T_33) @[ALU.scala 712:42]
                                                  out16[1] <= _out16_1_T_34 @[ALU.scala 712:26]
                                                  node _out16_2_T_33 = xor(V_inB_16[2], h_22) @[ALU.scala 712:42]
                                                  node _out16_2_T_34 = asSInt(_out16_2_T_33) @[ALU.scala 712:42]
                                                  out16[2] <= _out16_2_T_34 @[ALU.scala 712:26]
                                                  node _out16_3_T_33 = xor(V_inB_16[3], h_22) @[ALU.scala 712:42]
                                                  node _out16_3_T_34 = asSInt(_out16_3_T_33) @[ALU.scala 712:42]
                                                  out16[3] <= _out16_3_T_34 @[ALU.scala 712:26]
                                                  node _out16_4_T_33 = xor(V_inB_16[4], h_22) @[ALU.scala 712:42]
                                                  node _out16_4_T_34 = asSInt(_out16_4_T_33) @[ALU.scala 712:42]
                                                  out16[4] <= _out16_4_T_34 @[ALU.scala 712:26]
                                                  node _out16_5_T_33 = xor(V_inB_16[5], h_22) @[ALU.scala 712:42]
                                                  node _out16_5_T_34 = asSInt(_out16_5_T_33) @[ALU.scala 712:42]
                                                  out16[5] <= _out16_5_T_34 @[ALU.scala 712:26]
                                                  node _out16_6_T_33 = xor(V_inB_16[6], h_22) @[ALU.scala 712:42]
                                                  node _out16_6_T_34 = asSInt(_out16_6_T_33) @[ALU.scala 712:42]
                                                  out16[6] <= _out16_6_T_34 @[ALU.scala 712:26]
                                                  node _out16_7_T_33 = xor(V_inB_16[7], h_22) @[ALU.scala 712:42]
                                                  node _out16_7_T_34 = asSInt(_out16_7_T_33) @[ALU.scala 712:42]
                                                  out16[7] <= _out16_7_T_34 @[ALU.scala 712:26]
                                                  node io_V_out_lo_lo_lo_32 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_32 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_49 = cat(io_V_out_lo_lo_hi_32, io_V_out_lo_lo_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_32 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_32 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_49 = cat(io_V_out_lo_hi_hi_32, io_V_out_lo_hi_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_lo_67 = cat(io_V_out_lo_hi_49, io_V_out_lo_lo_49) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_32 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_32 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_49 = cat(io_V_out_hi_lo_hi_32, io_V_out_hi_lo_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_32 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_32 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_49 = cat(io_V_out_hi_hi_hi_32, io_V_out_hi_hi_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_hi_67 = cat(io_V_out_hi_hi_49, io_V_out_hi_lo_49) @[Cat.scala 30:58]
                                                  node _io_V_out_T_134 = cat(io_V_out_hi_67, io_V_out_lo_67) @[Cat.scala 30:58]
                                                  node _io_V_out_T_135 = asSInt(_io_V_out_T_134) @[ALU.scala 714:111]
                                                  io.V_out <= _io_V_out_T_135 @[ALU.scala 714:22]
                                                  skip @[ALU.scala 709:46]
                                                else : @[ALU.scala 715:46]
                                                  node _T_124 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 715:32]
                                                  when _T_124 : @[ALU.scala 715:46]
                                                    node _h_T_23 = bits(io.alu_imm, 7, 0) @[ALU.scala 716:32]
                                                    node h_23 = asSInt(_h_T_23) @[ALU.scala 716:38]
                                                    node _out8_0_T_33 = xor(V_inB_8[0], h_23) @[ALU.scala 718:40]
                                                    node _out8_0_T_34 = asSInt(_out8_0_T_33) @[ALU.scala 718:40]
                                                    out8[0] <= _out8_0_T_34 @[ALU.scala 718:25]
                                                    node _out8_1_T_33 = xor(V_inB_8[1], h_23) @[ALU.scala 718:40]
                                                    node _out8_1_T_34 = asSInt(_out8_1_T_33) @[ALU.scala 718:40]
                                                    out8[1] <= _out8_1_T_34 @[ALU.scala 718:25]
                                                    node _out8_2_T_33 = xor(V_inB_8[2], h_23) @[ALU.scala 718:40]
                                                    node _out8_2_T_34 = asSInt(_out8_2_T_33) @[ALU.scala 718:40]
                                                    out8[2] <= _out8_2_T_34 @[ALU.scala 718:25]
                                                    node _out8_3_T_33 = xor(V_inB_8[3], h_23) @[ALU.scala 718:40]
                                                    node _out8_3_T_34 = asSInt(_out8_3_T_33) @[ALU.scala 718:40]
                                                    out8[3] <= _out8_3_T_34 @[ALU.scala 718:25]
                                                    node _out8_4_T_33 = xor(V_inB_8[4], h_23) @[ALU.scala 718:40]
                                                    node _out8_4_T_34 = asSInt(_out8_4_T_33) @[ALU.scala 718:40]
                                                    out8[4] <= _out8_4_T_34 @[ALU.scala 718:25]
                                                    node _out8_5_T_33 = xor(V_inB_8[5], h_23) @[ALU.scala 718:40]
                                                    node _out8_5_T_34 = asSInt(_out8_5_T_33) @[ALU.scala 718:40]
                                                    out8[5] <= _out8_5_T_34 @[ALU.scala 718:25]
                                                    node _out8_6_T_33 = xor(V_inB_8[6], h_23) @[ALU.scala 718:40]
                                                    node _out8_6_T_34 = asSInt(_out8_6_T_33) @[ALU.scala 718:40]
                                                    out8[6] <= _out8_6_T_34 @[ALU.scala 718:25]
                                                    node _out8_7_T_33 = xor(V_inB_8[7], h_23) @[ALU.scala 718:40]
                                                    node _out8_7_T_34 = asSInt(_out8_7_T_33) @[ALU.scala 718:40]
                                                    out8[7] <= _out8_7_T_34 @[ALU.scala 718:25]
                                                    node _out8_8_T_33 = xor(V_inB_8[8], h_23) @[ALU.scala 718:40]
                                                    node _out8_8_T_34 = asSInt(_out8_8_T_33) @[ALU.scala 718:40]
                                                    out8[8] <= _out8_8_T_34 @[ALU.scala 718:25]
                                                    node _out8_9_T_33 = xor(V_inB_8[9], h_23) @[ALU.scala 718:40]
                                                    node _out8_9_T_34 = asSInt(_out8_9_T_33) @[ALU.scala 718:40]
                                                    out8[9] <= _out8_9_T_34 @[ALU.scala 718:25]
                                                    node _out8_10_T_33 = xor(V_inB_8[10], h_23) @[ALU.scala 718:40]
                                                    node _out8_10_T_34 = asSInt(_out8_10_T_33) @[ALU.scala 718:40]
                                                    out8[10] <= _out8_10_T_34 @[ALU.scala 718:25]
                                                    node _out8_11_T_33 = xor(V_inB_8[11], h_23) @[ALU.scala 718:40]
                                                    node _out8_11_T_34 = asSInt(_out8_11_T_33) @[ALU.scala 718:40]
                                                    out8[11] <= _out8_11_T_34 @[ALU.scala 718:25]
                                                    node _out8_12_T_33 = xor(V_inB_8[12], h_23) @[ALU.scala 718:40]
                                                    node _out8_12_T_34 = asSInt(_out8_12_T_33) @[ALU.scala 718:40]
                                                    out8[12] <= _out8_12_T_34 @[ALU.scala 718:25]
                                                    node _out8_13_T_33 = xor(V_inB_8[13], h_23) @[ALU.scala 718:40]
                                                    node _out8_13_T_34 = asSInt(_out8_13_T_33) @[ALU.scala 718:40]
                                                    out8[13] <= _out8_13_T_34 @[ALU.scala 718:25]
                                                    node _out8_14_T_33 = xor(V_inB_8[14], h_23) @[ALU.scala 718:40]
                                                    node _out8_14_T_34 = asSInt(_out8_14_T_33) @[ALU.scala 718:40]
                                                    out8[14] <= _out8_14_T_34 @[ALU.scala 718:25]
                                                    node _out8_15_T_33 = xor(V_inB_8[15], h_23) @[ALU.scala 718:40]
                                                    node _out8_15_T_34 = asSInt(_out8_15_T_33) @[ALU.scala 718:40]
                                                    out8[15] <= _out8_15_T_34 @[ALU.scala 718:25]
                                                    node io_V_out_lo_lo_lo_lo_16 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_lo_hi_16 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_lo_33 = cat(io_V_out_lo_lo_lo_hi_16, io_V_out_lo_lo_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_lo_16 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_hi_16 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_33 = cat(io_V_out_lo_lo_hi_hi_16, io_V_out_lo_lo_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_50 = cat(io_V_out_lo_lo_hi_33, io_V_out_lo_lo_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_lo_16 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_hi_16 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_33 = cat(io_V_out_lo_hi_lo_hi_16, io_V_out_lo_hi_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_lo_16 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_hi_16 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_33 = cat(io_V_out_lo_hi_hi_hi_16, io_V_out_lo_hi_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_50 = cat(io_V_out_lo_hi_hi_33, io_V_out_lo_hi_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_lo_68 = cat(io_V_out_lo_hi_50, io_V_out_lo_lo_50) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_lo_16 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_hi_16 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_33 = cat(io_V_out_hi_lo_lo_hi_16, io_V_out_hi_lo_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_lo_16 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_hi_16 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_33 = cat(io_V_out_hi_lo_hi_hi_16, io_V_out_hi_lo_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_50 = cat(io_V_out_hi_lo_hi_33, io_V_out_hi_lo_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_lo_16 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_hi_16 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_33 = cat(io_V_out_hi_hi_lo_hi_16, io_V_out_hi_hi_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_lo_16 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_hi_16 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_33 = cat(io_V_out_hi_hi_hi_hi_16, io_V_out_hi_hi_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_50 = cat(io_V_out_hi_hi_hi_33, io_V_out_hi_hi_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_hi_68 = cat(io_V_out_hi_hi_50, io_V_out_hi_lo_50) @[Cat.scala 30:58]
                                                    node _io_V_out_T_136 = cat(io_V_out_hi_68, io_V_out_lo_68) @[Cat.scala 30:58]
                                                    node _io_V_out_T_137 = asSInt(_io_V_out_T_136) @[ALU.scala 720:181]
                                                    io.V_out <= _io_V_out_T_137 @[ALU.scala 720:22]
                                                    skip @[ALU.scala 715:46]
                                                  else : @[ALU.scala 721:21]
                                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 722:22]
                                                    skip @[ALU.scala 721:21]
                                            skip @[ALU.scala 696:81]
                                          else : @[ALU.scala 726:81]
                                            node _T_125 = eq(io.alu_Op, UInt<9>("h05c")) @[ALU.scala 726:27]
                                            node _T_126 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 726:67]
                                            node _T_127 = and(_T_125, _T_126) @[ALU.scala 726:52]
                                            when _T_127 : @[ALU.scala 726:81]
                                              node _T_128 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 727:26]
                                              when _T_128 : @[ALU.scala 727:40]
                                                node a_hi_6 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                node a_lo_6 = asUInt(io.in_A) @[Cat.scala 30:58]
                                                node _a_T_24 = cat(a_hi_6, a_lo_6) @[Cat.scala 30:58]
                                                node a_24 = asSInt(_a_T_24) @[ALU.scala 728:49]
                                                node _out64_0_T_35 = xor(V_inB_64[0], a_24) @[ALU.scala 730:42]
                                                node _out64_0_T_36 = asSInt(_out64_0_T_35) @[ALU.scala 730:42]
                                                out64[0] <= _out64_0_T_36 @[ALU.scala 730:26]
                                                node _out64_1_T_35 = xor(V_inB_64[1], a_24) @[ALU.scala 730:42]
                                                node _out64_1_T_36 = asSInt(_out64_1_T_35) @[ALU.scala 730:42]
                                                out64[1] <= _out64_1_T_36 @[ALU.scala 730:26]
                                                node io_V_out_lo_69 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                node io_V_out_hi_69 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                node _io_V_out_T_138 = cat(io_V_out_hi_69, io_V_out_lo_69) @[Cat.scala 30:58]
                                                node _io_V_out_T_139 = asSInt(_io_V_out_T_138) @[ALU.scala 732:51]
                                                io.V_out <= _io_V_out_T_139 @[ALU.scala 732:22]
                                                skip @[ALU.scala 727:40]
                                              else : @[ALU.scala 733:46]
                                                node _T_129 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 733:32]
                                                when _T_129 : @[ALU.scala 733:46]
                                                  node _a_T_25 = bits(io.in_A, 31, 0) @[ALU.scala 734:28]
                                                  node a_25 = asSInt(_a_T_25) @[ALU.scala 734:36]
                                                  node _out32_0_T_35 = xor(V_inB_32[0], a_25) @[ALU.scala 736:42]
                                                  node _out32_0_T_36 = asSInt(_out32_0_T_35) @[ALU.scala 736:42]
                                                  out32[0] <= _out32_0_T_36 @[ALU.scala 736:26]
                                                  node _out32_1_T_35 = xor(V_inB_32[1], a_25) @[ALU.scala 736:42]
                                                  node _out32_1_T_36 = asSInt(_out32_1_T_35) @[ALU.scala 736:42]
                                                  out32[1] <= _out32_1_T_36 @[ALU.scala 736:26]
                                                  node _out32_2_T_35 = xor(V_inB_32[2], a_25) @[ALU.scala 736:42]
                                                  node _out32_2_T_36 = asSInt(_out32_2_T_35) @[ALU.scala 736:42]
                                                  out32[2] <= _out32_2_T_36 @[ALU.scala 736:26]
                                                  node _out32_3_T_35 = xor(V_inB_32[3], a_25) @[ALU.scala 736:42]
                                                  node _out32_3_T_36 = asSInt(_out32_3_T_35) @[ALU.scala 736:42]
                                                  out32[3] <= _out32_3_T_36 @[ALU.scala 736:26]
                                                  node io_V_out_lo_lo_51 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_51 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_70 = cat(io_V_out_lo_hi_51, io_V_out_lo_lo_51) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_51 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_51 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_70 = cat(io_V_out_hi_hi_51, io_V_out_hi_lo_51) @[Cat.scala 30:58]
                                                  node _io_V_out_T_140 = cat(io_V_out_hi_70, io_V_out_lo_70) @[Cat.scala 30:58]
                                                  node _io_V_out_T_141 = asSInt(_io_V_out_T_140) @[ALU.scala 738:71]
                                                  io.V_out <= _io_V_out_T_141 @[ALU.scala 738:22]
                                                  skip @[ALU.scala 733:46]
                                                else : @[ALU.scala 739:46]
                                                  node _T_130 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 739:32]
                                                  when _T_130 : @[ALU.scala 739:46]
                                                    node _a_T_26 = bits(io.in_A, 15, 0) @[ALU.scala 740:28]
                                                    node a_26 = asSInt(_a_T_26) @[ALU.scala 740:36]
                                                    node _out16_0_T_35 = xor(V_inB_16[0], a_26) @[ALU.scala 742:42]
                                                    node _out16_0_T_36 = asSInt(_out16_0_T_35) @[ALU.scala 742:42]
                                                    out16[0] <= _out16_0_T_36 @[ALU.scala 742:26]
                                                    node _out16_1_T_35 = xor(V_inB_16[1], a_26) @[ALU.scala 742:42]
                                                    node _out16_1_T_36 = asSInt(_out16_1_T_35) @[ALU.scala 742:42]
                                                    out16[1] <= _out16_1_T_36 @[ALU.scala 742:26]
                                                    node _out16_2_T_35 = xor(V_inB_16[2], a_26) @[ALU.scala 742:42]
                                                    node _out16_2_T_36 = asSInt(_out16_2_T_35) @[ALU.scala 742:42]
                                                    out16[2] <= _out16_2_T_36 @[ALU.scala 742:26]
                                                    node _out16_3_T_35 = xor(V_inB_16[3], a_26) @[ALU.scala 742:42]
                                                    node _out16_3_T_36 = asSInt(_out16_3_T_35) @[ALU.scala 742:42]
                                                    out16[3] <= _out16_3_T_36 @[ALU.scala 742:26]
                                                    node _out16_4_T_35 = xor(V_inB_16[4], a_26) @[ALU.scala 742:42]
                                                    node _out16_4_T_36 = asSInt(_out16_4_T_35) @[ALU.scala 742:42]
                                                    out16[4] <= _out16_4_T_36 @[ALU.scala 742:26]
                                                    node _out16_5_T_35 = xor(V_inB_16[5], a_26) @[ALU.scala 742:42]
                                                    node _out16_5_T_36 = asSInt(_out16_5_T_35) @[ALU.scala 742:42]
                                                    out16[5] <= _out16_5_T_36 @[ALU.scala 742:26]
                                                    node _out16_6_T_35 = xor(V_inB_16[6], a_26) @[ALU.scala 742:42]
                                                    node _out16_6_T_36 = asSInt(_out16_6_T_35) @[ALU.scala 742:42]
                                                    out16[6] <= _out16_6_T_36 @[ALU.scala 742:26]
                                                    node _out16_7_T_35 = xor(V_inB_16[7], a_26) @[ALU.scala 742:42]
                                                    node _out16_7_T_36 = asSInt(_out16_7_T_35) @[ALU.scala 742:42]
                                                    out16[7] <= _out16_7_T_36 @[ALU.scala 742:26]
                                                    node io_V_out_lo_lo_lo_34 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_34 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_52 = cat(io_V_out_lo_lo_hi_34, io_V_out_lo_lo_lo_34) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_34 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_34 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_52 = cat(io_V_out_lo_hi_hi_34, io_V_out_lo_hi_lo_34) @[Cat.scala 30:58]
                                                    node io_V_out_lo_71 = cat(io_V_out_lo_hi_52, io_V_out_lo_lo_52) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_34 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_34 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_52 = cat(io_V_out_hi_lo_hi_34, io_V_out_hi_lo_lo_34) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_34 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_34 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_52 = cat(io_V_out_hi_hi_hi_34, io_V_out_hi_hi_lo_34) @[Cat.scala 30:58]
                                                    node io_V_out_hi_71 = cat(io_V_out_hi_hi_52, io_V_out_hi_lo_52) @[Cat.scala 30:58]
                                                    node _io_V_out_T_142 = cat(io_V_out_hi_71, io_V_out_lo_71) @[Cat.scala 30:58]
                                                    node _io_V_out_T_143 = asSInt(_io_V_out_T_142) @[ALU.scala 744:111]
                                                    io.V_out <= _io_V_out_T_143 @[ALU.scala 744:22]
                                                    skip @[ALU.scala 739:46]
                                                  else : @[ALU.scala 745:46]
                                                    node _T_131 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 745:32]
                                                    when _T_131 : @[ALU.scala 745:46]
                                                      node _a_T_27 = bits(io.in_A, 7, 0) @[ALU.scala 746:28]
                                                      node a_27 = asSInt(_a_T_27) @[ALU.scala 746:35]
                                                      node _out8_0_T_35 = xor(V_inB_8[0], a_27) @[ALU.scala 748:40]
                                                      node _out8_0_T_36 = asSInt(_out8_0_T_35) @[ALU.scala 748:40]
                                                      out8[0] <= _out8_0_T_36 @[ALU.scala 748:25]
                                                      node _out8_1_T_35 = xor(V_inB_8[1], a_27) @[ALU.scala 748:40]
                                                      node _out8_1_T_36 = asSInt(_out8_1_T_35) @[ALU.scala 748:40]
                                                      out8[1] <= _out8_1_T_36 @[ALU.scala 748:25]
                                                      node _out8_2_T_35 = xor(V_inB_8[2], a_27) @[ALU.scala 748:40]
                                                      node _out8_2_T_36 = asSInt(_out8_2_T_35) @[ALU.scala 748:40]
                                                      out8[2] <= _out8_2_T_36 @[ALU.scala 748:25]
                                                      node _out8_3_T_35 = xor(V_inB_8[3], a_27) @[ALU.scala 748:40]
                                                      node _out8_3_T_36 = asSInt(_out8_3_T_35) @[ALU.scala 748:40]
                                                      out8[3] <= _out8_3_T_36 @[ALU.scala 748:25]
                                                      node _out8_4_T_35 = xor(V_inB_8[4], a_27) @[ALU.scala 748:40]
                                                      node _out8_4_T_36 = asSInt(_out8_4_T_35) @[ALU.scala 748:40]
                                                      out8[4] <= _out8_4_T_36 @[ALU.scala 748:25]
                                                      node _out8_5_T_35 = xor(V_inB_8[5], a_27) @[ALU.scala 748:40]
                                                      node _out8_5_T_36 = asSInt(_out8_5_T_35) @[ALU.scala 748:40]
                                                      out8[5] <= _out8_5_T_36 @[ALU.scala 748:25]
                                                      node _out8_6_T_35 = xor(V_inB_8[6], a_27) @[ALU.scala 748:40]
                                                      node _out8_6_T_36 = asSInt(_out8_6_T_35) @[ALU.scala 748:40]
                                                      out8[6] <= _out8_6_T_36 @[ALU.scala 748:25]
                                                      node _out8_7_T_35 = xor(V_inB_8[7], a_27) @[ALU.scala 748:40]
                                                      node _out8_7_T_36 = asSInt(_out8_7_T_35) @[ALU.scala 748:40]
                                                      out8[7] <= _out8_7_T_36 @[ALU.scala 748:25]
                                                      node _out8_8_T_35 = xor(V_inB_8[8], a_27) @[ALU.scala 748:40]
                                                      node _out8_8_T_36 = asSInt(_out8_8_T_35) @[ALU.scala 748:40]
                                                      out8[8] <= _out8_8_T_36 @[ALU.scala 748:25]
                                                      node _out8_9_T_35 = xor(V_inB_8[9], a_27) @[ALU.scala 748:40]
                                                      node _out8_9_T_36 = asSInt(_out8_9_T_35) @[ALU.scala 748:40]
                                                      out8[9] <= _out8_9_T_36 @[ALU.scala 748:25]
                                                      node _out8_10_T_35 = xor(V_inB_8[10], a_27) @[ALU.scala 748:40]
                                                      node _out8_10_T_36 = asSInt(_out8_10_T_35) @[ALU.scala 748:40]
                                                      out8[10] <= _out8_10_T_36 @[ALU.scala 748:25]
                                                      node _out8_11_T_35 = xor(V_inB_8[11], a_27) @[ALU.scala 748:40]
                                                      node _out8_11_T_36 = asSInt(_out8_11_T_35) @[ALU.scala 748:40]
                                                      out8[11] <= _out8_11_T_36 @[ALU.scala 748:25]
                                                      node _out8_12_T_35 = xor(V_inB_8[12], a_27) @[ALU.scala 748:40]
                                                      node _out8_12_T_36 = asSInt(_out8_12_T_35) @[ALU.scala 748:40]
                                                      out8[12] <= _out8_12_T_36 @[ALU.scala 748:25]
                                                      node _out8_13_T_35 = xor(V_inB_8[13], a_27) @[ALU.scala 748:40]
                                                      node _out8_13_T_36 = asSInt(_out8_13_T_35) @[ALU.scala 748:40]
                                                      out8[13] <= _out8_13_T_36 @[ALU.scala 748:25]
                                                      node _out8_14_T_35 = xor(V_inB_8[14], a_27) @[ALU.scala 748:40]
                                                      node _out8_14_T_36 = asSInt(_out8_14_T_35) @[ALU.scala 748:40]
                                                      out8[14] <= _out8_14_T_36 @[ALU.scala 748:25]
                                                      node _out8_15_T_35 = xor(V_inB_8[15], a_27) @[ALU.scala 748:40]
                                                      node _out8_15_T_36 = asSInt(_out8_15_T_35) @[ALU.scala 748:40]
                                                      out8[15] <= _out8_15_T_36 @[ALU.scala 748:25]
                                                      node io_V_out_lo_lo_lo_lo_17 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_lo_hi_17 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_lo_35 = cat(io_V_out_lo_lo_lo_hi_17, io_V_out_lo_lo_lo_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_hi_lo_17 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_hi_hi_17 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_hi_35 = cat(io_V_out_lo_lo_hi_hi_17, io_V_out_lo_lo_hi_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_53 = cat(io_V_out_lo_lo_hi_35, io_V_out_lo_lo_lo_35) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_lo_lo_17 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_lo_hi_17 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_lo_35 = cat(io_V_out_lo_hi_lo_hi_17, io_V_out_lo_hi_lo_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_hi_lo_17 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_hi_hi_17 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_hi_35 = cat(io_V_out_lo_hi_hi_hi_17, io_V_out_lo_hi_hi_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_53 = cat(io_V_out_lo_hi_hi_35, io_V_out_lo_hi_lo_35) @[Cat.scala 30:58]
                                                      node io_V_out_lo_72 = cat(io_V_out_lo_hi_53, io_V_out_lo_lo_53) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_lo_lo_17 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_lo_hi_17 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_lo_35 = cat(io_V_out_hi_lo_lo_hi_17, io_V_out_hi_lo_lo_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_hi_lo_17 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_hi_hi_17 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_hi_35 = cat(io_V_out_hi_lo_hi_hi_17, io_V_out_hi_lo_hi_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_53 = cat(io_V_out_hi_lo_hi_35, io_V_out_hi_lo_lo_35) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_lo_lo_17 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_lo_hi_17 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_lo_35 = cat(io_V_out_hi_hi_lo_hi_17, io_V_out_hi_hi_lo_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_hi_lo_17 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_hi_hi_17 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_hi_35 = cat(io_V_out_hi_hi_hi_hi_17, io_V_out_hi_hi_hi_lo_17) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_53 = cat(io_V_out_hi_hi_hi_35, io_V_out_hi_hi_lo_35) @[Cat.scala 30:58]
                                                      node io_V_out_hi_72 = cat(io_V_out_hi_hi_53, io_V_out_hi_lo_53) @[Cat.scala 30:58]
                                                      node _io_V_out_T_144 = cat(io_V_out_hi_72, io_V_out_lo_72) @[Cat.scala 30:58]
                                                      node _io_V_out_T_145 = asSInt(_io_V_out_T_144) @[ALU.scala 750:181]
                                                      io.V_out <= _io_V_out_T_145 @[ALU.scala 750:22]
                                                      skip @[ALU.scala 745:46]
                                                    else : @[ALU.scala 751:21]
                                                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 752:22]
                                                      skip @[ALU.scala 751:21]
                                              skip @[ALU.scala 726:81]
                                            else : @[ALU.scala 756:81]
                                              node _T_132 = eq(io.alu_Op, UInt<9>("h058")) @[ALU.scala 756:27]
                                              node _T_133 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 756:67]
                                              node _T_134 = and(_T_132, _T_133) @[ALU.scala 756:52]
                                              when _T_134 : @[ALU.scala 756:81]
                                                node _T_135 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 757:26]
                                                when _T_135 : @[ALU.scala 757:40]
                                                  node _out64_0_T_37 = xor(V_inB_64[0], V_inA_64[0]) @[ALU.scala 759:42]
                                                  node _out64_0_T_38 = asSInt(_out64_0_T_37) @[ALU.scala 759:42]
                                                  out64[0] <= _out64_0_T_38 @[ALU.scala 759:26]
                                                  node _out64_1_T_37 = xor(V_inB_64[1], V_inA_64[1]) @[ALU.scala 759:42]
                                                  node _out64_1_T_38 = asSInt(_out64_1_T_37) @[ALU.scala 759:42]
                                                  out64[1] <= _out64_1_T_38 @[ALU.scala 759:26]
                                                  node io_V_out_lo_73 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_73 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                  node _io_V_out_T_146 = cat(io_V_out_hi_73, io_V_out_lo_73) @[Cat.scala 30:58]
                                                  node _io_V_out_T_147 = asSInt(_io_V_out_T_146) @[ALU.scala 761:51]
                                                  io.V_out <= _io_V_out_T_147 @[ALU.scala 761:22]
                                                  skip @[ALU.scala 757:40]
                                                else : @[ALU.scala 762:46]
                                                  node _T_136 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 762:32]
                                                  when _T_136 : @[ALU.scala 762:46]
                                                    node _out32_0_T_37 = xor(V_inB_32[0], V_inA_32[0]) @[ALU.scala 764:42]
                                                    node _out32_0_T_38 = asSInt(_out32_0_T_37) @[ALU.scala 764:42]
                                                    out32[0] <= _out32_0_T_38 @[ALU.scala 764:26]
                                                    node _out32_1_T_37 = xor(V_inB_32[1], V_inA_32[1]) @[ALU.scala 764:42]
                                                    node _out32_1_T_38 = asSInt(_out32_1_T_37) @[ALU.scala 764:42]
                                                    out32[1] <= _out32_1_T_38 @[ALU.scala 764:26]
                                                    node _out32_2_T_37 = xor(V_inB_32[2], V_inA_32[2]) @[ALU.scala 764:42]
                                                    node _out32_2_T_38 = asSInt(_out32_2_T_37) @[ALU.scala 764:42]
                                                    out32[2] <= _out32_2_T_38 @[ALU.scala 764:26]
                                                    node _out32_3_T_37 = xor(V_inB_32[3], V_inA_32[3]) @[ALU.scala 764:42]
                                                    node _out32_3_T_38 = asSInt(_out32_3_T_37) @[ALU.scala 764:42]
                                                    out32[3] <= _out32_3_T_38 @[ALU.scala 764:26]
                                                    node io_V_out_lo_lo_54 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_54 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_74 = cat(io_V_out_lo_hi_54, io_V_out_lo_lo_54) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_54 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_54 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_74 = cat(io_V_out_hi_hi_54, io_V_out_hi_lo_54) @[Cat.scala 30:58]
                                                    node _io_V_out_T_148 = cat(io_V_out_hi_74, io_V_out_lo_74) @[Cat.scala 30:58]
                                                    node _io_V_out_T_149 = asSInt(_io_V_out_T_148) @[ALU.scala 766:71]
                                                    io.V_out <= _io_V_out_T_149 @[ALU.scala 766:22]
                                                    skip @[ALU.scala 762:46]
                                                  else : @[ALU.scala 767:46]
                                                    node _T_137 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 767:32]
                                                    when _T_137 : @[ALU.scala 767:46]
                                                      node _out16_0_T_37 = xor(V_inB_16[0], V_inA_16[0]) @[ALU.scala 769:42]
                                                      node _out16_0_T_38 = asSInt(_out16_0_T_37) @[ALU.scala 769:42]
                                                      out16[0] <= _out16_0_T_38 @[ALU.scala 769:26]
                                                      node _out16_1_T_37 = xor(V_inB_16[1], V_inA_16[1]) @[ALU.scala 769:42]
                                                      node _out16_1_T_38 = asSInt(_out16_1_T_37) @[ALU.scala 769:42]
                                                      out16[1] <= _out16_1_T_38 @[ALU.scala 769:26]
                                                      node _out16_2_T_37 = xor(V_inB_16[2], V_inA_16[2]) @[ALU.scala 769:42]
                                                      node _out16_2_T_38 = asSInt(_out16_2_T_37) @[ALU.scala 769:42]
                                                      out16[2] <= _out16_2_T_38 @[ALU.scala 769:26]
                                                      node _out16_3_T_37 = xor(V_inB_16[3], V_inA_16[3]) @[ALU.scala 769:42]
                                                      node _out16_3_T_38 = asSInt(_out16_3_T_37) @[ALU.scala 769:42]
                                                      out16[3] <= _out16_3_T_38 @[ALU.scala 769:26]
                                                      node _out16_4_T_37 = xor(V_inB_16[4], V_inA_16[4]) @[ALU.scala 769:42]
                                                      node _out16_4_T_38 = asSInt(_out16_4_T_37) @[ALU.scala 769:42]
                                                      out16[4] <= _out16_4_T_38 @[ALU.scala 769:26]
                                                      node _out16_5_T_37 = xor(V_inB_16[5], V_inA_16[5]) @[ALU.scala 769:42]
                                                      node _out16_5_T_38 = asSInt(_out16_5_T_37) @[ALU.scala 769:42]
                                                      out16[5] <= _out16_5_T_38 @[ALU.scala 769:26]
                                                      node _out16_6_T_37 = xor(V_inB_16[6], V_inA_16[6]) @[ALU.scala 769:42]
                                                      node _out16_6_T_38 = asSInt(_out16_6_T_37) @[ALU.scala 769:42]
                                                      out16[6] <= _out16_6_T_38 @[ALU.scala 769:26]
                                                      node _out16_7_T_37 = xor(V_inB_16[7], V_inA_16[7]) @[ALU.scala 769:42]
                                                      node _out16_7_T_38 = asSInt(_out16_7_T_37) @[ALU.scala 769:42]
                                                      out16[7] <= _out16_7_T_38 @[ALU.scala 769:26]
                                                      node io_V_out_lo_lo_lo_36 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_hi_36 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_lo_55 = cat(io_V_out_lo_lo_hi_36, io_V_out_lo_lo_lo_36) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_lo_36 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_hi_36 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_55 = cat(io_V_out_lo_hi_hi_36, io_V_out_lo_hi_lo_36) @[Cat.scala 30:58]
                                                      node io_V_out_lo_75 = cat(io_V_out_lo_hi_55, io_V_out_lo_lo_55) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_lo_36 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_hi_36 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_55 = cat(io_V_out_hi_lo_hi_36, io_V_out_hi_lo_lo_36) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_lo_36 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_hi_36 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_55 = cat(io_V_out_hi_hi_hi_36, io_V_out_hi_hi_lo_36) @[Cat.scala 30:58]
                                                      node io_V_out_hi_75 = cat(io_V_out_hi_hi_55, io_V_out_hi_lo_55) @[Cat.scala 30:58]
                                                      node _io_V_out_T_150 = cat(io_V_out_hi_75, io_V_out_lo_75) @[Cat.scala 30:58]
                                                      node _io_V_out_T_151 = asSInt(_io_V_out_T_150) @[ALU.scala 771:111]
                                                      io.V_out <= _io_V_out_T_151 @[ALU.scala 771:22]
                                                      skip @[ALU.scala 767:46]
                                                    else : @[ALU.scala 772:46]
                                                      node _T_138 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 772:32]
                                                      when _T_138 : @[ALU.scala 772:46]
                                                        node _out8_0_T_37 = xor(V_inB_8[0], V_inA_8[0]) @[ALU.scala 774:40]
                                                        node _out8_0_T_38 = asSInt(_out8_0_T_37) @[ALU.scala 774:40]
                                                        out8[0] <= _out8_0_T_38 @[ALU.scala 774:25]
                                                        node _out8_1_T_37 = xor(V_inB_8[1], V_inA_8[1]) @[ALU.scala 774:40]
                                                        node _out8_1_T_38 = asSInt(_out8_1_T_37) @[ALU.scala 774:40]
                                                        out8[1] <= _out8_1_T_38 @[ALU.scala 774:25]
                                                        node _out8_2_T_37 = xor(V_inB_8[2], V_inA_8[2]) @[ALU.scala 774:40]
                                                        node _out8_2_T_38 = asSInt(_out8_2_T_37) @[ALU.scala 774:40]
                                                        out8[2] <= _out8_2_T_38 @[ALU.scala 774:25]
                                                        node _out8_3_T_37 = xor(V_inB_8[3], V_inA_8[3]) @[ALU.scala 774:40]
                                                        node _out8_3_T_38 = asSInt(_out8_3_T_37) @[ALU.scala 774:40]
                                                        out8[3] <= _out8_3_T_38 @[ALU.scala 774:25]
                                                        node _out8_4_T_37 = xor(V_inB_8[4], V_inA_8[4]) @[ALU.scala 774:40]
                                                        node _out8_4_T_38 = asSInt(_out8_4_T_37) @[ALU.scala 774:40]
                                                        out8[4] <= _out8_4_T_38 @[ALU.scala 774:25]
                                                        node _out8_5_T_37 = xor(V_inB_8[5], V_inA_8[5]) @[ALU.scala 774:40]
                                                        node _out8_5_T_38 = asSInt(_out8_5_T_37) @[ALU.scala 774:40]
                                                        out8[5] <= _out8_5_T_38 @[ALU.scala 774:25]
                                                        node _out8_6_T_37 = xor(V_inB_8[6], V_inA_8[6]) @[ALU.scala 774:40]
                                                        node _out8_6_T_38 = asSInt(_out8_6_T_37) @[ALU.scala 774:40]
                                                        out8[6] <= _out8_6_T_38 @[ALU.scala 774:25]
                                                        node _out8_7_T_37 = xor(V_inB_8[7], V_inA_8[7]) @[ALU.scala 774:40]
                                                        node _out8_7_T_38 = asSInt(_out8_7_T_37) @[ALU.scala 774:40]
                                                        out8[7] <= _out8_7_T_38 @[ALU.scala 774:25]
                                                        node _out8_8_T_37 = xor(V_inB_8[8], V_inA_8[8]) @[ALU.scala 774:40]
                                                        node _out8_8_T_38 = asSInt(_out8_8_T_37) @[ALU.scala 774:40]
                                                        out8[8] <= _out8_8_T_38 @[ALU.scala 774:25]
                                                        node _out8_9_T_37 = xor(V_inB_8[9], V_inA_8[9]) @[ALU.scala 774:40]
                                                        node _out8_9_T_38 = asSInt(_out8_9_T_37) @[ALU.scala 774:40]
                                                        out8[9] <= _out8_9_T_38 @[ALU.scala 774:25]
                                                        node _out8_10_T_37 = xor(V_inB_8[10], V_inA_8[10]) @[ALU.scala 774:40]
                                                        node _out8_10_T_38 = asSInt(_out8_10_T_37) @[ALU.scala 774:40]
                                                        out8[10] <= _out8_10_T_38 @[ALU.scala 774:25]
                                                        node _out8_11_T_37 = xor(V_inB_8[11], V_inA_8[11]) @[ALU.scala 774:40]
                                                        node _out8_11_T_38 = asSInt(_out8_11_T_37) @[ALU.scala 774:40]
                                                        out8[11] <= _out8_11_T_38 @[ALU.scala 774:25]
                                                        node _out8_12_T_37 = xor(V_inB_8[12], V_inA_8[12]) @[ALU.scala 774:40]
                                                        node _out8_12_T_38 = asSInt(_out8_12_T_37) @[ALU.scala 774:40]
                                                        out8[12] <= _out8_12_T_38 @[ALU.scala 774:25]
                                                        node _out8_13_T_37 = xor(V_inB_8[13], V_inA_8[13]) @[ALU.scala 774:40]
                                                        node _out8_13_T_38 = asSInt(_out8_13_T_37) @[ALU.scala 774:40]
                                                        out8[13] <= _out8_13_T_38 @[ALU.scala 774:25]
                                                        node _out8_14_T_37 = xor(V_inB_8[14], V_inA_8[14]) @[ALU.scala 774:40]
                                                        node _out8_14_T_38 = asSInt(_out8_14_T_37) @[ALU.scala 774:40]
                                                        out8[14] <= _out8_14_T_38 @[ALU.scala 774:25]
                                                        node _out8_15_T_37 = xor(V_inB_8[15], V_inA_8[15]) @[ALU.scala 774:40]
                                                        node _out8_15_T_38 = asSInt(_out8_15_T_37) @[ALU.scala 774:40]
                                                        out8[15] <= _out8_15_T_38 @[ALU.scala 774:25]
                                                        node io_V_out_lo_lo_lo_lo_18 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_lo_hi_18 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_lo_37 = cat(io_V_out_lo_lo_lo_hi_18, io_V_out_lo_lo_lo_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_hi_lo_18 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_hi_hi_18 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_hi_37 = cat(io_V_out_lo_lo_hi_hi_18, io_V_out_lo_lo_hi_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_56 = cat(io_V_out_lo_lo_hi_37, io_V_out_lo_lo_lo_37) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_lo_lo_18 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_lo_hi_18 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_lo_37 = cat(io_V_out_lo_hi_lo_hi_18, io_V_out_lo_hi_lo_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_hi_lo_18 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_hi_hi_18 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_hi_37 = cat(io_V_out_lo_hi_hi_hi_18, io_V_out_lo_hi_hi_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_56 = cat(io_V_out_lo_hi_hi_37, io_V_out_lo_hi_lo_37) @[Cat.scala 30:58]
                                                        node io_V_out_lo_76 = cat(io_V_out_lo_hi_56, io_V_out_lo_lo_56) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_lo_lo_18 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_lo_hi_18 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_lo_37 = cat(io_V_out_hi_lo_lo_hi_18, io_V_out_hi_lo_lo_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_hi_lo_18 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_hi_hi_18 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_hi_37 = cat(io_V_out_hi_lo_hi_hi_18, io_V_out_hi_lo_hi_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_56 = cat(io_V_out_hi_lo_hi_37, io_V_out_hi_lo_lo_37) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_lo_lo_18 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_lo_hi_18 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_lo_37 = cat(io_V_out_hi_hi_lo_hi_18, io_V_out_hi_hi_lo_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_hi_lo_18 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_hi_hi_18 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_hi_37 = cat(io_V_out_hi_hi_hi_hi_18, io_V_out_hi_hi_hi_lo_18) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_56 = cat(io_V_out_hi_hi_hi_37, io_V_out_hi_hi_lo_37) @[Cat.scala 30:58]
                                                        node io_V_out_hi_76 = cat(io_V_out_hi_hi_56, io_V_out_hi_lo_56) @[Cat.scala 30:58]
                                                        node _io_V_out_T_152 = cat(io_V_out_hi_76, io_V_out_lo_76) @[Cat.scala 30:58]
                                                        node _io_V_out_T_153 = asSInt(_io_V_out_T_152) @[ALU.scala 776:181]
                                                        io.V_out <= _io_V_out_T_153 @[ALU.scala 776:22]
                                                        skip @[ALU.scala 772:46]
                                                      else : @[ALU.scala 777:21]
                                                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 778:22]
                                                        skip @[ALU.scala 777:21]
                                                skip @[ALU.scala 756:81]
                                              else : @[ALU.scala 786:78]
                                                node _T_139 = eq(io.alu_Op, UInt<9>("h024")) @[ALU.scala 786:27]
                                                node _T_140 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 786:64]
                                                node _T_141 = and(_T_139, _T_140) @[ALU.scala 786:49]
                                                when _T_141 : @[ALU.scala 786:78]
                                                  node _T_142 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 787:26]
                                                  when _T_142 : @[ALU.scala 787:40]
                                                    node a_hi_7 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                    node a_lo_7 = asUInt(io.in_A) @[Cat.scala 30:58]
                                                    node _a_T_28 = cat(a_hi_7, a_lo_7) @[Cat.scala 30:58]
                                                    node a_28 = asSInt(_a_T_28) @[ALU.scala 788:49]
                                                    node _T_143 = leq(V_inB_64[0], a_28) @[ALU.scala 790:35]
                                                    when _T_143 : @[ALU.scala 790:41]
                                                      node _out64_0_T_39 = asUInt(V_inB_64[0]) @[ALU.scala 791:46]
                                                      node _out64_0_T_40 = asSInt(_out64_0_T_39) @[ALU.scala 791:54]
                                                      out64[0] <= _out64_0_T_40 @[ALU.scala 791:30]
                                                      skip @[ALU.scala 790:41]
                                                    else : @[ALU.scala 792:29]
                                                      node _out64_0_T_41 = asUInt(a_28) @[ALU.scala 793:36]
                                                      node _out64_0_T_42 = asSInt(_out64_0_T_41) @[ALU.scala 793:44]
                                                      out64[0] <= _out64_0_T_42 @[ALU.scala 793:30]
                                                      skip @[ALU.scala 792:29]
                                                    node _T_144 = leq(V_inB_64[1], a_28) @[ALU.scala 790:35]
                                                    when _T_144 : @[ALU.scala 790:41]
                                                      node _out64_1_T_39 = asUInt(V_inB_64[1]) @[ALU.scala 791:46]
                                                      node _out64_1_T_40 = asSInt(_out64_1_T_39) @[ALU.scala 791:54]
                                                      out64[1] <= _out64_1_T_40 @[ALU.scala 791:30]
                                                      skip @[ALU.scala 790:41]
                                                    else : @[ALU.scala 792:29]
                                                      node _out64_1_T_41 = asUInt(a_28) @[ALU.scala 793:36]
                                                      node _out64_1_T_42 = asSInt(_out64_1_T_41) @[ALU.scala 793:44]
                                                      out64[1] <= _out64_1_T_42 @[ALU.scala 793:30]
                                                      skip @[ALU.scala 792:29]
                                                    node io_V_out_lo_77 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_77 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                    node _io_V_out_T_154 = cat(io_V_out_hi_77, io_V_out_lo_77) @[Cat.scala 30:58]
                                                    node _io_V_out_T_155 = asSInt(_io_V_out_T_154) @[ALU.scala 796:51]
                                                    io.V_out <= _io_V_out_T_155 @[ALU.scala 796:22]
                                                    skip @[ALU.scala 787:40]
                                                  else : @[ALU.scala 797:46]
                                                    node _T_145 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 797:32]
                                                    when _T_145 : @[ALU.scala 797:46]
                                                      node _a_T_29 = bits(io.in_A, 31, 0) @[ALU.scala 798:28]
                                                      node a_29 = asSInt(_a_T_29) @[ALU.scala 798:36]
                                                      node _T_146 = leq(V_inB_32[0], a_29) @[ALU.scala 800:35]
                                                      when _T_146 : @[ALU.scala 800:41]
                                                        node _out32_0_T_39 = asUInt(V_inB_32[0]) @[ALU.scala 801:46]
                                                        node _out32_0_T_40 = asSInt(_out32_0_T_39) @[ALU.scala 801:54]
                                                        out32[0] <= _out32_0_T_40 @[ALU.scala 801:30]
                                                        skip @[ALU.scala 800:41]
                                                      else : @[ALU.scala 802:29]
                                                        node _out32_0_T_41 = asUInt(a_29) @[ALU.scala 803:36]
                                                        node _out32_0_T_42 = asSInt(_out32_0_T_41) @[ALU.scala 803:44]
                                                        out32[0] <= _out32_0_T_42 @[ALU.scala 803:30]
                                                        skip @[ALU.scala 802:29]
                                                      node _T_147 = leq(V_inB_32[1], a_29) @[ALU.scala 800:35]
                                                      when _T_147 : @[ALU.scala 800:41]
                                                        node _out32_1_T_39 = asUInt(V_inB_32[1]) @[ALU.scala 801:46]
                                                        node _out32_1_T_40 = asSInt(_out32_1_T_39) @[ALU.scala 801:54]
                                                        out32[1] <= _out32_1_T_40 @[ALU.scala 801:30]
                                                        skip @[ALU.scala 800:41]
                                                      else : @[ALU.scala 802:29]
                                                        node _out32_1_T_41 = asUInt(a_29) @[ALU.scala 803:36]
                                                        node _out32_1_T_42 = asSInt(_out32_1_T_41) @[ALU.scala 803:44]
                                                        out32[1] <= _out32_1_T_42 @[ALU.scala 803:30]
                                                        skip @[ALU.scala 802:29]
                                                      node _T_148 = leq(V_inB_32[2], a_29) @[ALU.scala 800:35]
                                                      when _T_148 : @[ALU.scala 800:41]
                                                        node _out32_2_T_39 = asUInt(V_inB_32[2]) @[ALU.scala 801:46]
                                                        node _out32_2_T_40 = asSInt(_out32_2_T_39) @[ALU.scala 801:54]
                                                        out32[2] <= _out32_2_T_40 @[ALU.scala 801:30]
                                                        skip @[ALU.scala 800:41]
                                                      else : @[ALU.scala 802:29]
                                                        node _out32_2_T_41 = asUInt(a_29) @[ALU.scala 803:36]
                                                        node _out32_2_T_42 = asSInt(_out32_2_T_41) @[ALU.scala 803:44]
                                                        out32[2] <= _out32_2_T_42 @[ALU.scala 803:30]
                                                        skip @[ALU.scala 802:29]
                                                      node _T_149 = leq(V_inB_32[3], a_29) @[ALU.scala 800:35]
                                                      when _T_149 : @[ALU.scala 800:41]
                                                        node _out32_3_T_39 = asUInt(V_inB_32[3]) @[ALU.scala 801:46]
                                                        node _out32_3_T_40 = asSInt(_out32_3_T_39) @[ALU.scala 801:54]
                                                        out32[3] <= _out32_3_T_40 @[ALU.scala 801:30]
                                                        skip @[ALU.scala 800:41]
                                                      else : @[ALU.scala 802:29]
                                                        node _out32_3_T_41 = asUInt(a_29) @[ALU.scala 803:36]
                                                        node _out32_3_T_42 = asSInt(_out32_3_T_41) @[ALU.scala 803:44]
                                                        out32[3] <= _out32_3_T_42 @[ALU.scala 803:30]
                                                        skip @[ALU.scala 802:29]
                                                      node io_V_out_lo_lo_57 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_hi_57 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                      node io_V_out_lo_78 = cat(io_V_out_lo_hi_57, io_V_out_lo_lo_57) @[Cat.scala 30:58]
                                                      node io_V_out_hi_lo_57 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_hi_57 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_78 = cat(io_V_out_hi_hi_57, io_V_out_hi_lo_57) @[Cat.scala 30:58]
                                                      node _io_V_out_T_156 = cat(io_V_out_hi_78, io_V_out_lo_78) @[Cat.scala 30:58]
                                                      node _io_V_out_T_157 = asSInt(_io_V_out_T_156) @[ALU.scala 806:71]
                                                      io.V_out <= _io_V_out_T_157 @[ALU.scala 806:22]
                                                      skip @[ALU.scala 797:46]
                                                    else : @[ALU.scala 807:46]
                                                      node _T_150 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 807:32]
                                                      when _T_150 : @[ALU.scala 807:46]
                                                        node _a_T_30 = bits(io.in_A, 15, 0) @[ALU.scala 808:28]
                                                        node a_30 = asSInt(_a_T_30) @[ALU.scala 808:36]
                                                        node _T_151 = leq(V_inB_16[0], a_30) @[ALU.scala 810:35]
                                                        when _T_151 : @[ALU.scala 810:41]
                                                          node _out16_0_T_39 = asUInt(V_inB_16[0]) @[ALU.scala 811:46]
                                                          node _out16_0_T_40 = asSInt(_out16_0_T_39) @[ALU.scala 811:54]
                                                          out16[0] <= _out16_0_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_0_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_0_T_42 = asSInt(_out16_0_T_41) @[ALU.scala 813:44]
                                                          out16[0] <= _out16_0_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_152 = leq(V_inB_16[1], a_30) @[ALU.scala 810:35]
                                                        when _T_152 : @[ALU.scala 810:41]
                                                          node _out16_1_T_39 = asUInt(V_inB_16[1]) @[ALU.scala 811:46]
                                                          node _out16_1_T_40 = asSInt(_out16_1_T_39) @[ALU.scala 811:54]
                                                          out16[1] <= _out16_1_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_1_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_1_T_42 = asSInt(_out16_1_T_41) @[ALU.scala 813:44]
                                                          out16[1] <= _out16_1_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_153 = leq(V_inB_16[2], a_30) @[ALU.scala 810:35]
                                                        when _T_153 : @[ALU.scala 810:41]
                                                          node _out16_2_T_39 = asUInt(V_inB_16[2]) @[ALU.scala 811:46]
                                                          node _out16_2_T_40 = asSInt(_out16_2_T_39) @[ALU.scala 811:54]
                                                          out16[2] <= _out16_2_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_2_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_2_T_42 = asSInt(_out16_2_T_41) @[ALU.scala 813:44]
                                                          out16[2] <= _out16_2_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_154 = leq(V_inB_16[3], a_30) @[ALU.scala 810:35]
                                                        when _T_154 : @[ALU.scala 810:41]
                                                          node _out16_3_T_39 = asUInt(V_inB_16[3]) @[ALU.scala 811:46]
                                                          node _out16_3_T_40 = asSInt(_out16_3_T_39) @[ALU.scala 811:54]
                                                          out16[3] <= _out16_3_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_3_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_3_T_42 = asSInt(_out16_3_T_41) @[ALU.scala 813:44]
                                                          out16[3] <= _out16_3_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_155 = leq(V_inB_16[4], a_30) @[ALU.scala 810:35]
                                                        when _T_155 : @[ALU.scala 810:41]
                                                          node _out16_4_T_39 = asUInt(V_inB_16[4]) @[ALU.scala 811:46]
                                                          node _out16_4_T_40 = asSInt(_out16_4_T_39) @[ALU.scala 811:54]
                                                          out16[4] <= _out16_4_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_4_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_4_T_42 = asSInt(_out16_4_T_41) @[ALU.scala 813:44]
                                                          out16[4] <= _out16_4_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_156 = leq(V_inB_16[5], a_30) @[ALU.scala 810:35]
                                                        when _T_156 : @[ALU.scala 810:41]
                                                          node _out16_5_T_39 = asUInt(V_inB_16[5]) @[ALU.scala 811:46]
                                                          node _out16_5_T_40 = asSInt(_out16_5_T_39) @[ALU.scala 811:54]
                                                          out16[5] <= _out16_5_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_5_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_5_T_42 = asSInt(_out16_5_T_41) @[ALU.scala 813:44]
                                                          out16[5] <= _out16_5_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_157 = leq(V_inB_16[6], a_30) @[ALU.scala 810:35]
                                                        when _T_157 : @[ALU.scala 810:41]
                                                          node _out16_6_T_39 = asUInt(V_inB_16[6]) @[ALU.scala 811:46]
                                                          node _out16_6_T_40 = asSInt(_out16_6_T_39) @[ALU.scala 811:54]
                                                          out16[6] <= _out16_6_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_6_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_6_T_42 = asSInt(_out16_6_T_41) @[ALU.scala 813:44]
                                                          out16[6] <= _out16_6_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node _T_158 = leq(V_inB_16[7], a_30) @[ALU.scala 810:35]
                                                        when _T_158 : @[ALU.scala 810:41]
                                                          node _out16_7_T_39 = asUInt(V_inB_16[7]) @[ALU.scala 811:46]
                                                          node _out16_7_T_40 = asSInt(_out16_7_T_39) @[ALU.scala 811:54]
                                                          out16[7] <= _out16_7_T_40 @[ALU.scala 811:30]
                                                          skip @[ALU.scala 810:41]
                                                        else : @[ALU.scala 812:29]
                                                          node _out16_7_T_41 = asUInt(a_30) @[ALU.scala 813:36]
                                                          node _out16_7_T_42 = asSInt(_out16_7_T_41) @[ALU.scala 813:44]
                                                          out16[7] <= _out16_7_T_42 @[ALU.scala 813:30]
                                                          skip @[ALU.scala 812:29]
                                                        node io_V_out_lo_lo_lo_38 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_hi_38 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_lo_58 = cat(io_V_out_lo_lo_hi_38, io_V_out_lo_lo_lo_38) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_lo_38 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_hi_38 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_58 = cat(io_V_out_lo_hi_hi_38, io_V_out_lo_hi_lo_38) @[Cat.scala 30:58]
                                                        node io_V_out_lo_79 = cat(io_V_out_lo_hi_58, io_V_out_lo_lo_58) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_lo_38 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_hi_38 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_58 = cat(io_V_out_hi_lo_hi_38, io_V_out_hi_lo_lo_38) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_lo_38 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_hi_38 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_58 = cat(io_V_out_hi_hi_hi_38, io_V_out_hi_hi_lo_38) @[Cat.scala 30:58]
                                                        node io_V_out_hi_79 = cat(io_V_out_hi_hi_58, io_V_out_hi_lo_58) @[Cat.scala 30:58]
                                                        node _io_V_out_T_158 = cat(io_V_out_hi_79, io_V_out_lo_79) @[Cat.scala 30:58]
                                                        node _io_V_out_T_159 = asSInt(_io_V_out_T_158) @[ALU.scala 816:111]
                                                        io.V_out <= _io_V_out_T_159 @[ALU.scala 816:22]
                                                        skip @[ALU.scala 807:46]
                                                      else : @[ALU.scala 817:46]
                                                        node _T_159 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 817:32]
                                                        when _T_159 : @[ALU.scala 817:46]
                                                          node _a_T_31 = bits(io.in_A, 7, 0) @[ALU.scala 818:28]
                                                          node a_31 = asSInt(_a_T_31) @[ALU.scala 818:35]
                                                          node _T_160 = leq(V_inB_8[0], a_31) @[ALU.scala 820:34]
                                                          when _T_160 : @[ALU.scala 820:40]
                                                            node _out8_0_T_39 = asUInt(V_inB_8[0]) @[ALU.scala 821:44]
                                                            node _out8_0_T_40 = asSInt(_out8_0_T_39) @[ALU.scala 821:52]
                                                            out8[0] <= _out8_0_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_0_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_0_T_42 = asSInt(_out8_0_T_41) @[ALU.scala 823:43]
                                                            out8[0] <= _out8_0_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_161 = leq(V_inB_8[1], a_31) @[ALU.scala 820:34]
                                                          when _T_161 : @[ALU.scala 820:40]
                                                            node _out8_1_T_39 = asUInt(V_inB_8[1]) @[ALU.scala 821:44]
                                                            node _out8_1_T_40 = asSInt(_out8_1_T_39) @[ALU.scala 821:52]
                                                            out8[1] <= _out8_1_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_1_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_1_T_42 = asSInt(_out8_1_T_41) @[ALU.scala 823:43]
                                                            out8[1] <= _out8_1_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_162 = leq(V_inB_8[2], a_31) @[ALU.scala 820:34]
                                                          when _T_162 : @[ALU.scala 820:40]
                                                            node _out8_2_T_39 = asUInt(V_inB_8[2]) @[ALU.scala 821:44]
                                                            node _out8_2_T_40 = asSInt(_out8_2_T_39) @[ALU.scala 821:52]
                                                            out8[2] <= _out8_2_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_2_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_2_T_42 = asSInt(_out8_2_T_41) @[ALU.scala 823:43]
                                                            out8[2] <= _out8_2_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_163 = leq(V_inB_8[3], a_31) @[ALU.scala 820:34]
                                                          when _T_163 : @[ALU.scala 820:40]
                                                            node _out8_3_T_39 = asUInt(V_inB_8[3]) @[ALU.scala 821:44]
                                                            node _out8_3_T_40 = asSInt(_out8_3_T_39) @[ALU.scala 821:52]
                                                            out8[3] <= _out8_3_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_3_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_3_T_42 = asSInt(_out8_3_T_41) @[ALU.scala 823:43]
                                                            out8[3] <= _out8_3_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_164 = leq(V_inB_8[4], a_31) @[ALU.scala 820:34]
                                                          when _T_164 : @[ALU.scala 820:40]
                                                            node _out8_4_T_39 = asUInt(V_inB_8[4]) @[ALU.scala 821:44]
                                                            node _out8_4_T_40 = asSInt(_out8_4_T_39) @[ALU.scala 821:52]
                                                            out8[4] <= _out8_4_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_4_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_4_T_42 = asSInt(_out8_4_T_41) @[ALU.scala 823:43]
                                                            out8[4] <= _out8_4_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_165 = leq(V_inB_8[5], a_31) @[ALU.scala 820:34]
                                                          when _T_165 : @[ALU.scala 820:40]
                                                            node _out8_5_T_39 = asUInt(V_inB_8[5]) @[ALU.scala 821:44]
                                                            node _out8_5_T_40 = asSInt(_out8_5_T_39) @[ALU.scala 821:52]
                                                            out8[5] <= _out8_5_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_5_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_5_T_42 = asSInt(_out8_5_T_41) @[ALU.scala 823:43]
                                                            out8[5] <= _out8_5_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_166 = leq(V_inB_8[6], a_31) @[ALU.scala 820:34]
                                                          when _T_166 : @[ALU.scala 820:40]
                                                            node _out8_6_T_39 = asUInt(V_inB_8[6]) @[ALU.scala 821:44]
                                                            node _out8_6_T_40 = asSInt(_out8_6_T_39) @[ALU.scala 821:52]
                                                            out8[6] <= _out8_6_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_6_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_6_T_42 = asSInt(_out8_6_T_41) @[ALU.scala 823:43]
                                                            out8[6] <= _out8_6_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_167 = leq(V_inB_8[7], a_31) @[ALU.scala 820:34]
                                                          when _T_167 : @[ALU.scala 820:40]
                                                            node _out8_7_T_39 = asUInt(V_inB_8[7]) @[ALU.scala 821:44]
                                                            node _out8_7_T_40 = asSInt(_out8_7_T_39) @[ALU.scala 821:52]
                                                            out8[7] <= _out8_7_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_7_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_7_T_42 = asSInt(_out8_7_T_41) @[ALU.scala 823:43]
                                                            out8[7] <= _out8_7_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_168 = leq(V_inB_8[8], a_31) @[ALU.scala 820:34]
                                                          when _T_168 : @[ALU.scala 820:40]
                                                            node _out8_8_T_39 = asUInt(V_inB_8[8]) @[ALU.scala 821:44]
                                                            node _out8_8_T_40 = asSInt(_out8_8_T_39) @[ALU.scala 821:52]
                                                            out8[8] <= _out8_8_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_8_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_8_T_42 = asSInt(_out8_8_T_41) @[ALU.scala 823:43]
                                                            out8[8] <= _out8_8_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_169 = leq(V_inB_8[9], a_31) @[ALU.scala 820:34]
                                                          when _T_169 : @[ALU.scala 820:40]
                                                            node _out8_9_T_39 = asUInt(V_inB_8[9]) @[ALU.scala 821:44]
                                                            node _out8_9_T_40 = asSInt(_out8_9_T_39) @[ALU.scala 821:52]
                                                            out8[9] <= _out8_9_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_9_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_9_T_42 = asSInt(_out8_9_T_41) @[ALU.scala 823:43]
                                                            out8[9] <= _out8_9_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_170 = leq(V_inB_8[10], a_31) @[ALU.scala 820:34]
                                                          when _T_170 : @[ALU.scala 820:40]
                                                            node _out8_10_T_39 = asUInt(V_inB_8[10]) @[ALU.scala 821:44]
                                                            node _out8_10_T_40 = asSInt(_out8_10_T_39) @[ALU.scala 821:52]
                                                            out8[10] <= _out8_10_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_10_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_10_T_42 = asSInt(_out8_10_T_41) @[ALU.scala 823:43]
                                                            out8[10] <= _out8_10_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_171 = leq(V_inB_8[11], a_31) @[ALU.scala 820:34]
                                                          when _T_171 : @[ALU.scala 820:40]
                                                            node _out8_11_T_39 = asUInt(V_inB_8[11]) @[ALU.scala 821:44]
                                                            node _out8_11_T_40 = asSInt(_out8_11_T_39) @[ALU.scala 821:52]
                                                            out8[11] <= _out8_11_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_11_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_11_T_42 = asSInt(_out8_11_T_41) @[ALU.scala 823:43]
                                                            out8[11] <= _out8_11_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_172 = leq(V_inB_8[12], a_31) @[ALU.scala 820:34]
                                                          when _T_172 : @[ALU.scala 820:40]
                                                            node _out8_12_T_39 = asUInt(V_inB_8[12]) @[ALU.scala 821:44]
                                                            node _out8_12_T_40 = asSInt(_out8_12_T_39) @[ALU.scala 821:52]
                                                            out8[12] <= _out8_12_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_12_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_12_T_42 = asSInt(_out8_12_T_41) @[ALU.scala 823:43]
                                                            out8[12] <= _out8_12_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_173 = leq(V_inB_8[13], a_31) @[ALU.scala 820:34]
                                                          when _T_173 : @[ALU.scala 820:40]
                                                            node _out8_13_T_39 = asUInt(V_inB_8[13]) @[ALU.scala 821:44]
                                                            node _out8_13_T_40 = asSInt(_out8_13_T_39) @[ALU.scala 821:52]
                                                            out8[13] <= _out8_13_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_13_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_13_T_42 = asSInt(_out8_13_T_41) @[ALU.scala 823:43]
                                                            out8[13] <= _out8_13_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_174 = leq(V_inB_8[14], a_31) @[ALU.scala 820:34]
                                                          when _T_174 : @[ALU.scala 820:40]
                                                            node _out8_14_T_39 = asUInt(V_inB_8[14]) @[ALU.scala 821:44]
                                                            node _out8_14_T_40 = asSInt(_out8_14_T_39) @[ALU.scala 821:52]
                                                            out8[14] <= _out8_14_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_14_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_14_T_42 = asSInt(_out8_14_T_41) @[ALU.scala 823:43]
                                                            out8[14] <= _out8_14_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node _T_175 = leq(V_inB_8[15], a_31) @[ALU.scala 820:34]
                                                          when _T_175 : @[ALU.scala 820:40]
                                                            node _out8_15_T_39 = asUInt(V_inB_8[15]) @[ALU.scala 821:44]
                                                            node _out8_15_T_40 = asSInt(_out8_15_T_39) @[ALU.scala 821:52]
                                                            out8[15] <= _out8_15_T_40 @[ALU.scala 821:29]
                                                            skip @[ALU.scala 820:40]
                                                          else : @[ALU.scala 822:29]
                                                            node _out8_15_T_41 = asUInt(a_31) @[ALU.scala 823:35]
                                                            node _out8_15_T_42 = asSInt(_out8_15_T_41) @[ALU.scala 823:43]
                                                            out8[15] <= _out8_15_T_42 @[ALU.scala 823:29]
                                                            skip @[ALU.scala 822:29]
                                                          node io_V_out_lo_lo_lo_lo_19 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_lo_hi_19 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_lo_39 = cat(io_V_out_lo_lo_lo_hi_19, io_V_out_lo_lo_lo_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_hi_lo_19 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_hi_hi_19 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_hi_39 = cat(io_V_out_lo_lo_hi_hi_19, io_V_out_lo_lo_hi_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_59 = cat(io_V_out_lo_lo_hi_39, io_V_out_lo_lo_lo_39) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_lo_lo_19 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_lo_hi_19 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_lo_39 = cat(io_V_out_lo_hi_lo_hi_19, io_V_out_lo_hi_lo_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_hi_lo_19 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_hi_hi_19 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_hi_39 = cat(io_V_out_lo_hi_hi_hi_19, io_V_out_lo_hi_hi_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_59 = cat(io_V_out_lo_hi_hi_39, io_V_out_lo_hi_lo_39) @[Cat.scala 30:58]
                                                          node io_V_out_lo_80 = cat(io_V_out_lo_hi_59, io_V_out_lo_lo_59) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_lo_lo_19 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_lo_hi_19 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_lo_39 = cat(io_V_out_hi_lo_lo_hi_19, io_V_out_hi_lo_lo_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_hi_lo_19 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_hi_hi_19 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_hi_39 = cat(io_V_out_hi_lo_hi_hi_19, io_V_out_hi_lo_hi_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_59 = cat(io_V_out_hi_lo_hi_39, io_V_out_hi_lo_lo_39) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_lo_lo_19 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_lo_hi_19 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_lo_39 = cat(io_V_out_hi_hi_lo_hi_19, io_V_out_hi_hi_lo_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_hi_lo_19 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_hi_hi_19 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_hi_39 = cat(io_V_out_hi_hi_hi_hi_19, io_V_out_hi_hi_hi_lo_19) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_59 = cat(io_V_out_hi_hi_hi_39, io_V_out_hi_hi_lo_39) @[Cat.scala 30:58]
                                                          node io_V_out_hi_80 = cat(io_V_out_hi_hi_59, io_V_out_hi_lo_59) @[Cat.scala 30:58]
                                                          node _io_V_out_T_160 = cat(io_V_out_hi_80, io_V_out_lo_80) @[Cat.scala 30:58]
                                                          node _io_V_out_T_161 = asSInt(_io_V_out_T_160) @[ALU.scala 826:181]
                                                          io.V_out <= _io_V_out_T_161 @[ALU.scala 826:22]
                                                          skip @[ALU.scala 817:46]
                                                        else : @[ALU.scala 827:21]
                                                          io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 828:22]
                                                          skip @[ALU.scala 827:21]
                                                  skip @[ALU.scala 786:78]
                                                else : @[ALU.scala 832:79]
                                                  node _T_176 = eq(io.alu_Op, UInt<9>("h020")) @[ALU.scala 832:27]
                                                  node _T_177 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 832:65]
                                                  node _T_178 = and(_T_176, _T_177) @[ALU.scala 832:50]
                                                  when _T_178 : @[ALU.scala 832:79]
                                                    node _T_179 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 833:26]
                                                    when _T_179 : @[ALU.scala 833:40]
                                                      node _T_180 = leq(V_inB_64[0], V_inA_64[0]) @[ALU.scala 835:35]
                                                      when _T_180 : @[ALU.scala 835:51]
                                                        node _out64_0_T_43 = asUInt(V_inB_64[0]) @[ALU.scala 836:46]
                                                        node _out64_0_T_44 = asSInt(_out64_0_T_43) @[ALU.scala 836:54]
                                                        out64[0] <= _out64_0_T_44 @[ALU.scala 836:30]
                                                        skip @[ALU.scala 835:51]
                                                      else : @[ALU.scala 837:29]
                                                        node _out64_0_T_45 = asUInt(V_inA_64[0]) @[ALU.scala 838:46]
                                                        node _out64_0_T_46 = asSInt(_out64_0_T_45) @[ALU.scala 838:54]
                                                        out64[0] <= _out64_0_T_46 @[ALU.scala 838:30]
                                                        skip @[ALU.scala 837:29]
                                                      node _T_181 = leq(V_inB_64[1], V_inA_64[1]) @[ALU.scala 835:35]
                                                      when _T_181 : @[ALU.scala 835:51]
                                                        node _out64_1_T_43 = asUInt(V_inB_64[1]) @[ALU.scala 836:46]
                                                        node _out64_1_T_44 = asSInt(_out64_1_T_43) @[ALU.scala 836:54]
                                                        out64[1] <= _out64_1_T_44 @[ALU.scala 836:30]
                                                        skip @[ALU.scala 835:51]
                                                      else : @[ALU.scala 837:29]
                                                        node _out64_1_T_45 = asUInt(V_inA_64[1]) @[ALU.scala 838:46]
                                                        node _out64_1_T_46 = asSInt(_out64_1_T_45) @[ALU.scala 838:54]
                                                        out64[1] <= _out64_1_T_46 @[ALU.scala 838:30]
                                                        skip @[ALU.scala 837:29]
                                                      node io_V_out_lo_81 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                      node io_V_out_hi_81 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                      node _io_V_out_T_162 = cat(io_V_out_hi_81, io_V_out_lo_81) @[Cat.scala 30:58]
                                                      node _io_V_out_T_163 = asSInt(_io_V_out_T_162) @[ALU.scala 841:51]
                                                      io.V_out <= _io_V_out_T_163 @[ALU.scala 841:22]
                                                      skip @[ALU.scala 833:40]
                                                    else : @[ALU.scala 842:46]
                                                      node _T_182 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 842:32]
                                                      when _T_182 : @[ALU.scala 842:46]
                                                        node _T_183 = leq(V_inB_32[0], V_inA_32[0]) @[ALU.scala 844:35]
                                                        when _T_183 : @[ALU.scala 844:51]
                                                          node _out32_0_T_43 = asUInt(V_inB_32[0]) @[ALU.scala 845:46]
                                                          node _out32_0_T_44 = asSInt(_out32_0_T_43) @[ALU.scala 845:54]
                                                          out32[0] <= _out32_0_T_44 @[ALU.scala 845:30]
                                                          skip @[ALU.scala 844:51]
                                                        else : @[ALU.scala 846:29]
                                                          node _out32_0_T_45 = asUInt(V_inA_32[0]) @[ALU.scala 847:46]
                                                          node _out32_0_T_46 = asSInt(_out32_0_T_45) @[ALU.scala 847:54]
                                                          out32[0] <= _out32_0_T_46 @[ALU.scala 847:30]
                                                          skip @[ALU.scala 846:29]
                                                        node _T_184 = leq(V_inB_32[1], V_inA_32[1]) @[ALU.scala 844:35]
                                                        when _T_184 : @[ALU.scala 844:51]
                                                          node _out32_1_T_43 = asUInt(V_inB_32[1]) @[ALU.scala 845:46]
                                                          node _out32_1_T_44 = asSInt(_out32_1_T_43) @[ALU.scala 845:54]
                                                          out32[1] <= _out32_1_T_44 @[ALU.scala 845:30]
                                                          skip @[ALU.scala 844:51]
                                                        else : @[ALU.scala 846:29]
                                                          node _out32_1_T_45 = asUInt(V_inA_32[1]) @[ALU.scala 847:46]
                                                          node _out32_1_T_46 = asSInt(_out32_1_T_45) @[ALU.scala 847:54]
                                                          out32[1] <= _out32_1_T_46 @[ALU.scala 847:30]
                                                          skip @[ALU.scala 846:29]
                                                        node _T_185 = leq(V_inB_32[2], V_inA_32[2]) @[ALU.scala 844:35]
                                                        when _T_185 : @[ALU.scala 844:51]
                                                          node _out32_2_T_43 = asUInt(V_inB_32[2]) @[ALU.scala 845:46]
                                                          node _out32_2_T_44 = asSInt(_out32_2_T_43) @[ALU.scala 845:54]
                                                          out32[2] <= _out32_2_T_44 @[ALU.scala 845:30]
                                                          skip @[ALU.scala 844:51]
                                                        else : @[ALU.scala 846:29]
                                                          node _out32_2_T_45 = asUInt(V_inA_32[2]) @[ALU.scala 847:46]
                                                          node _out32_2_T_46 = asSInt(_out32_2_T_45) @[ALU.scala 847:54]
                                                          out32[2] <= _out32_2_T_46 @[ALU.scala 847:30]
                                                          skip @[ALU.scala 846:29]
                                                        node _T_186 = leq(V_inB_32[3], V_inA_32[3]) @[ALU.scala 844:35]
                                                        when _T_186 : @[ALU.scala 844:51]
                                                          node _out32_3_T_43 = asUInt(V_inB_32[3]) @[ALU.scala 845:46]
                                                          node _out32_3_T_44 = asSInt(_out32_3_T_43) @[ALU.scala 845:54]
                                                          out32[3] <= _out32_3_T_44 @[ALU.scala 845:30]
                                                          skip @[ALU.scala 844:51]
                                                        else : @[ALU.scala 846:29]
                                                          node _out32_3_T_45 = asUInt(V_inA_32[3]) @[ALU.scala 847:46]
                                                          node _out32_3_T_46 = asSInt(_out32_3_T_45) @[ALU.scala 847:54]
                                                          out32[3] <= _out32_3_T_46 @[ALU.scala 847:30]
                                                          skip @[ALU.scala 846:29]
                                                        node io_V_out_lo_lo_60 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_hi_60 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                        node io_V_out_lo_82 = cat(io_V_out_lo_hi_60, io_V_out_lo_lo_60) @[Cat.scala 30:58]
                                                        node io_V_out_hi_lo_60 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_hi_60 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_82 = cat(io_V_out_hi_hi_60, io_V_out_hi_lo_60) @[Cat.scala 30:58]
                                                        node _io_V_out_T_164 = cat(io_V_out_hi_82, io_V_out_lo_82) @[Cat.scala 30:58]
                                                        node _io_V_out_T_165 = asSInt(_io_V_out_T_164) @[ALU.scala 850:71]
                                                        io.V_out <= _io_V_out_T_165 @[ALU.scala 850:22]
                                                        skip @[ALU.scala 842:46]
                                                      else : @[ALU.scala 851:46]
                                                        node _T_187 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 851:32]
                                                        when _T_187 : @[ALU.scala 851:46]
                                                          node _T_188 = leq(V_inB_16[0], V_inA_16[0]) @[ALU.scala 853:35]
                                                          when _T_188 : @[ALU.scala 853:51]
                                                            node _out16_0_T_43 = asUInt(V_inB_16[0]) @[ALU.scala 854:46]
                                                            node _out16_0_T_44 = asSInt(_out16_0_T_43) @[ALU.scala 854:54]
                                                            out16[0] <= _out16_0_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_0_T_45 = asUInt(V_inA_16[0]) @[ALU.scala 856:46]
                                                            node _out16_0_T_46 = asSInt(_out16_0_T_45) @[ALU.scala 856:54]
                                                            out16[0] <= _out16_0_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_189 = leq(V_inB_16[1], V_inA_16[1]) @[ALU.scala 853:35]
                                                          when _T_189 : @[ALU.scala 853:51]
                                                            node _out16_1_T_43 = asUInt(V_inB_16[1]) @[ALU.scala 854:46]
                                                            node _out16_1_T_44 = asSInt(_out16_1_T_43) @[ALU.scala 854:54]
                                                            out16[1] <= _out16_1_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_1_T_45 = asUInt(V_inA_16[1]) @[ALU.scala 856:46]
                                                            node _out16_1_T_46 = asSInt(_out16_1_T_45) @[ALU.scala 856:54]
                                                            out16[1] <= _out16_1_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_190 = leq(V_inB_16[2], V_inA_16[2]) @[ALU.scala 853:35]
                                                          when _T_190 : @[ALU.scala 853:51]
                                                            node _out16_2_T_43 = asUInt(V_inB_16[2]) @[ALU.scala 854:46]
                                                            node _out16_2_T_44 = asSInt(_out16_2_T_43) @[ALU.scala 854:54]
                                                            out16[2] <= _out16_2_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_2_T_45 = asUInt(V_inA_16[2]) @[ALU.scala 856:46]
                                                            node _out16_2_T_46 = asSInt(_out16_2_T_45) @[ALU.scala 856:54]
                                                            out16[2] <= _out16_2_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_191 = leq(V_inB_16[3], V_inA_16[3]) @[ALU.scala 853:35]
                                                          when _T_191 : @[ALU.scala 853:51]
                                                            node _out16_3_T_43 = asUInt(V_inB_16[3]) @[ALU.scala 854:46]
                                                            node _out16_3_T_44 = asSInt(_out16_3_T_43) @[ALU.scala 854:54]
                                                            out16[3] <= _out16_3_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_3_T_45 = asUInt(V_inA_16[3]) @[ALU.scala 856:46]
                                                            node _out16_3_T_46 = asSInt(_out16_3_T_45) @[ALU.scala 856:54]
                                                            out16[3] <= _out16_3_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_192 = leq(V_inB_16[4], V_inA_16[4]) @[ALU.scala 853:35]
                                                          when _T_192 : @[ALU.scala 853:51]
                                                            node _out16_4_T_43 = asUInt(V_inB_16[4]) @[ALU.scala 854:46]
                                                            node _out16_4_T_44 = asSInt(_out16_4_T_43) @[ALU.scala 854:54]
                                                            out16[4] <= _out16_4_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_4_T_45 = asUInt(V_inA_16[4]) @[ALU.scala 856:46]
                                                            node _out16_4_T_46 = asSInt(_out16_4_T_45) @[ALU.scala 856:54]
                                                            out16[4] <= _out16_4_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_193 = leq(V_inB_16[5], V_inA_16[5]) @[ALU.scala 853:35]
                                                          when _T_193 : @[ALU.scala 853:51]
                                                            node _out16_5_T_43 = asUInt(V_inB_16[5]) @[ALU.scala 854:46]
                                                            node _out16_5_T_44 = asSInt(_out16_5_T_43) @[ALU.scala 854:54]
                                                            out16[5] <= _out16_5_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_5_T_45 = asUInt(V_inA_16[5]) @[ALU.scala 856:46]
                                                            node _out16_5_T_46 = asSInt(_out16_5_T_45) @[ALU.scala 856:54]
                                                            out16[5] <= _out16_5_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_194 = leq(V_inB_16[6], V_inA_16[6]) @[ALU.scala 853:35]
                                                          when _T_194 : @[ALU.scala 853:51]
                                                            node _out16_6_T_43 = asUInt(V_inB_16[6]) @[ALU.scala 854:46]
                                                            node _out16_6_T_44 = asSInt(_out16_6_T_43) @[ALU.scala 854:54]
                                                            out16[6] <= _out16_6_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_6_T_45 = asUInt(V_inA_16[6]) @[ALU.scala 856:46]
                                                            node _out16_6_T_46 = asSInt(_out16_6_T_45) @[ALU.scala 856:54]
                                                            out16[6] <= _out16_6_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node _T_195 = leq(V_inB_16[7], V_inA_16[7]) @[ALU.scala 853:35]
                                                          when _T_195 : @[ALU.scala 853:51]
                                                            node _out16_7_T_43 = asUInt(V_inB_16[7]) @[ALU.scala 854:46]
                                                            node _out16_7_T_44 = asSInt(_out16_7_T_43) @[ALU.scala 854:54]
                                                            out16[7] <= _out16_7_T_44 @[ALU.scala 854:30]
                                                            skip @[ALU.scala 853:51]
                                                          else : @[ALU.scala 855:29]
                                                            node _out16_7_T_45 = asUInt(V_inA_16[7]) @[ALU.scala 856:46]
                                                            node _out16_7_T_46 = asSInt(_out16_7_T_45) @[ALU.scala 856:54]
                                                            out16[7] <= _out16_7_T_46 @[ALU.scala 856:30]
                                                            skip @[ALU.scala 855:29]
                                                          node io_V_out_lo_lo_lo_40 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_hi_40 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_lo_61 = cat(io_V_out_lo_lo_hi_40, io_V_out_lo_lo_lo_40) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_lo_40 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_hi_40 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_61 = cat(io_V_out_lo_hi_hi_40, io_V_out_lo_hi_lo_40) @[Cat.scala 30:58]
                                                          node io_V_out_lo_83 = cat(io_V_out_lo_hi_61, io_V_out_lo_lo_61) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_lo_40 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_hi_40 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_61 = cat(io_V_out_hi_lo_hi_40, io_V_out_hi_lo_lo_40) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_lo_40 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_hi_40 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_61 = cat(io_V_out_hi_hi_hi_40, io_V_out_hi_hi_lo_40) @[Cat.scala 30:58]
                                                          node io_V_out_hi_83 = cat(io_V_out_hi_hi_61, io_V_out_hi_lo_61) @[Cat.scala 30:58]
                                                          node _io_V_out_T_166 = cat(io_V_out_hi_83, io_V_out_lo_83) @[Cat.scala 30:58]
                                                          node _io_V_out_T_167 = asSInt(_io_V_out_T_166) @[ALU.scala 859:111]
                                                          io.V_out <= _io_V_out_T_167 @[ALU.scala 859:22]
                                                          skip @[ALU.scala 851:46]
                                                        else : @[ALU.scala 860:46]
                                                          node _T_196 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 860:32]
                                                          when _T_196 : @[ALU.scala 860:46]
                                                            node _T_197 = leq(V_inB_8[0], V_inA_8[0]) @[ALU.scala 862:34]
                                                            when _T_197 : @[ALU.scala 862:49]
                                                              node _out8_0_T_43 = asUInt(V_inB_8[0]) @[ALU.scala 863:44]
                                                              node _out8_0_T_44 = asSInt(_out8_0_T_43) @[ALU.scala 863:52]
                                                              out8[0] <= _out8_0_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_0_T_45 = asUInt(V_inA_8[0]) @[ALU.scala 865:44]
                                                              node _out8_0_T_46 = asSInt(_out8_0_T_45) @[ALU.scala 865:52]
                                                              out8[0] <= _out8_0_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_198 = leq(V_inB_8[1], V_inA_8[1]) @[ALU.scala 862:34]
                                                            when _T_198 : @[ALU.scala 862:49]
                                                              node _out8_1_T_43 = asUInt(V_inB_8[1]) @[ALU.scala 863:44]
                                                              node _out8_1_T_44 = asSInt(_out8_1_T_43) @[ALU.scala 863:52]
                                                              out8[1] <= _out8_1_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_1_T_45 = asUInt(V_inA_8[1]) @[ALU.scala 865:44]
                                                              node _out8_1_T_46 = asSInt(_out8_1_T_45) @[ALU.scala 865:52]
                                                              out8[1] <= _out8_1_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_199 = leq(V_inB_8[2], V_inA_8[2]) @[ALU.scala 862:34]
                                                            when _T_199 : @[ALU.scala 862:49]
                                                              node _out8_2_T_43 = asUInt(V_inB_8[2]) @[ALU.scala 863:44]
                                                              node _out8_2_T_44 = asSInt(_out8_2_T_43) @[ALU.scala 863:52]
                                                              out8[2] <= _out8_2_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_2_T_45 = asUInt(V_inA_8[2]) @[ALU.scala 865:44]
                                                              node _out8_2_T_46 = asSInt(_out8_2_T_45) @[ALU.scala 865:52]
                                                              out8[2] <= _out8_2_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_200 = leq(V_inB_8[3], V_inA_8[3]) @[ALU.scala 862:34]
                                                            when _T_200 : @[ALU.scala 862:49]
                                                              node _out8_3_T_43 = asUInt(V_inB_8[3]) @[ALU.scala 863:44]
                                                              node _out8_3_T_44 = asSInt(_out8_3_T_43) @[ALU.scala 863:52]
                                                              out8[3] <= _out8_3_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_3_T_45 = asUInt(V_inA_8[3]) @[ALU.scala 865:44]
                                                              node _out8_3_T_46 = asSInt(_out8_3_T_45) @[ALU.scala 865:52]
                                                              out8[3] <= _out8_3_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_201 = leq(V_inB_8[4], V_inA_8[4]) @[ALU.scala 862:34]
                                                            when _T_201 : @[ALU.scala 862:49]
                                                              node _out8_4_T_43 = asUInt(V_inB_8[4]) @[ALU.scala 863:44]
                                                              node _out8_4_T_44 = asSInt(_out8_4_T_43) @[ALU.scala 863:52]
                                                              out8[4] <= _out8_4_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_4_T_45 = asUInt(V_inA_8[4]) @[ALU.scala 865:44]
                                                              node _out8_4_T_46 = asSInt(_out8_4_T_45) @[ALU.scala 865:52]
                                                              out8[4] <= _out8_4_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_202 = leq(V_inB_8[5], V_inA_8[5]) @[ALU.scala 862:34]
                                                            when _T_202 : @[ALU.scala 862:49]
                                                              node _out8_5_T_43 = asUInt(V_inB_8[5]) @[ALU.scala 863:44]
                                                              node _out8_5_T_44 = asSInt(_out8_5_T_43) @[ALU.scala 863:52]
                                                              out8[5] <= _out8_5_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_5_T_45 = asUInt(V_inA_8[5]) @[ALU.scala 865:44]
                                                              node _out8_5_T_46 = asSInt(_out8_5_T_45) @[ALU.scala 865:52]
                                                              out8[5] <= _out8_5_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_203 = leq(V_inB_8[6], V_inA_8[6]) @[ALU.scala 862:34]
                                                            when _T_203 : @[ALU.scala 862:49]
                                                              node _out8_6_T_43 = asUInt(V_inB_8[6]) @[ALU.scala 863:44]
                                                              node _out8_6_T_44 = asSInt(_out8_6_T_43) @[ALU.scala 863:52]
                                                              out8[6] <= _out8_6_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_6_T_45 = asUInt(V_inA_8[6]) @[ALU.scala 865:44]
                                                              node _out8_6_T_46 = asSInt(_out8_6_T_45) @[ALU.scala 865:52]
                                                              out8[6] <= _out8_6_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_204 = leq(V_inB_8[7], V_inA_8[7]) @[ALU.scala 862:34]
                                                            when _T_204 : @[ALU.scala 862:49]
                                                              node _out8_7_T_43 = asUInt(V_inB_8[7]) @[ALU.scala 863:44]
                                                              node _out8_7_T_44 = asSInt(_out8_7_T_43) @[ALU.scala 863:52]
                                                              out8[7] <= _out8_7_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_7_T_45 = asUInt(V_inA_8[7]) @[ALU.scala 865:44]
                                                              node _out8_7_T_46 = asSInt(_out8_7_T_45) @[ALU.scala 865:52]
                                                              out8[7] <= _out8_7_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_205 = leq(V_inB_8[8], V_inA_8[8]) @[ALU.scala 862:34]
                                                            when _T_205 : @[ALU.scala 862:49]
                                                              node _out8_8_T_43 = asUInt(V_inB_8[8]) @[ALU.scala 863:44]
                                                              node _out8_8_T_44 = asSInt(_out8_8_T_43) @[ALU.scala 863:52]
                                                              out8[8] <= _out8_8_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_8_T_45 = asUInt(V_inA_8[8]) @[ALU.scala 865:44]
                                                              node _out8_8_T_46 = asSInt(_out8_8_T_45) @[ALU.scala 865:52]
                                                              out8[8] <= _out8_8_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_206 = leq(V_inB_8[9], V_inA_8[9]) @[ALU.scala 862:34]
                                                            when _T_206 : @[ALU.scala 862:49]
                                                              node _out8_9_T_43 = asUInt(V_inB_8[9]) @[ALU.scala 863:44]
                                                              node _out8_9_T_44 = asSInt(_out8_9_T_43) @[ALU.scala 863:52]
                                                              out8[9] <= _out8_9_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_9_T_45 = asUInt(V_inA_8[9]) @[ALU.scala 865:44]
                                                              node _out8_9_T_46 = asSInt(_out8_9_T_45) @[ALU.scala 865:52]
                                                              out8[9] <= _out8_9_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_207 = leq(V_inB_8[10], V_inA_8[10]) @[ALU.scala 862:34]
                                                            when _T_207 : @[ALU.scala 862:49]
                                                              node _out8_10_T_43 = asUInt(V_inB_8[10]) @[ALU.scala 863:44]
                                                              node _out8_10_T_44 = asSInt(_out8_10_T_43) @[ALU.scala 863:52]
                                                              out8[10] <= _out8_10_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_10_T_45 = asUInt(V_inA_8[10]) @[ALU.scala 865:44]
                                                              node _out8_10_T_46 = asSInt(_out8_10_T_45) @[ALU.scala 865:52]
                                                              out8[10] <= _out8_10_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_208 = leq(V_inB_8[11], V_inA_8[11]) @[ALU.scala 862:34]
                                                            when _T_208 : @[ALU.scala 862:49]
                                                              node _out8_11_T_43 = asUInt(V_inB_8[11]) @[ALU.scala 863:44]
                                                              node _out8_11_T_44 = asSInt(_out8_11_T_43) @[ALU.scala 863:52]
                                                              out8[11] <= _out8_11_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_11_T_45 = asUInt(V_inA_8[11]) @[ALU.scala 865:44]
                                                              node _out8_11_T_46 = asSInt(_out8_11_T_45) @[ALU.scala 865:52]
                                                              out8[11] <= _out8_11_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_209 = leq(V_inB_8[12], V_inA_8[12]) @[ALU.scala 862:34]
                                                            when _T_209 : @[ALU.scala 862:49]
                                                              node _out8_12_T_43 = asUInt(V_inB_8[12]) @[ALU.scala 863:44]
                                                              node _out8_12_T_44 = asSInt(_out8_12_T_43) @[ALU.scala 863:52]
                                                              out8[12] <= _out8_12_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_12_T_45 = asUInt(V_inA_8[12]) @[ALU.scala 865:44]
                                                              node _out8_12_T_46 = asSInt(_out8_12_T_45) @[ALU.scala 865:52]
                                                              out8[12] <= _out8_12_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_210 = leq(V_inB_8[13], V_inA_8[13]) @[ALU.scala 862:34]
                                                            when _T_210 : @[ALU.scala 862:49]
                                                              node _out8_13_T_43 = asUInt(V_inB_8[13]) @[ALU.scala 863:44]
                                                              node _out8_13_T_44 = asSInt(_out8_13_T_43) @[ALU.scala 863:52]
                                                              out8[13] <= _out8_13_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_13_T_45 = asUInt(V_inA_8[13]) @[ALU.scala 865:44]
                                                              node _out8_13_T_46 = asSInt(_out8_13_T_45) @[ALU.scala 865:52]
                                                              out8[13] <= _out8_13_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_211 = leq(V_inB_8[14], V_inA_8[14]) @[ALU.scala 862:34]
                                                            when _T_211 : @[ALU.scala 862:49]
                                                              node _out8_14_T_43 = asUInt(V_inB_8[14]) @[ALU.scala 863:44]
                                                              node _out8_14_T_44 = asSInt(_out8_14_T_43) @[ALU.scala 863:52]
                                                              out8[14] <= _out8_14_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_14_T_45 = asUInt(V_inA_8[14]) @[ALU.scala 865:44]
                                                              node _out8_14_T_46 = asSInt(_out8_14_T_45) @[ALU.scala 865:52]
                                                              out8[14] <= _out8_14_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node _T_212 = leq(V_inB_8[15], V_inA_8[15]) @[ALU.scala 862:34]
                                                            when _T_212 : @[ALU.scala 862:49]
                                                              node _out8_15_T_43 = asUInt(V_inB_8[15]) @[ALU.scala 863:44]
                                                              node _out8_15_T_44 = asSInt(_out8_15_T_43) @[ALU.scala 863:52]
                                                              out8[15] <= _out8_15_T_44 @[ALU.scala 863:29]
                                                              skip @[ALU.scala 862:49]
                                                            else : @[ALU.scala 864:29]
                                                              node _out8_15_T_45 = asUInt(V_inA_8[15]) @[ALU.scala 865:44]
                                                              node _out8_15_T_46 = asSInt(_out8_15_T_45) @[ALU.scala 865:52]
                                                              out8[15] <= _out8_15_T_46 @[ALU.scala 865:29]
                                                              skip @[ALU.scala 864:29]
                                                            node io_V_out_lo_lo_lo_lo_20 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_lo_hi_20 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_lo_41 = cat(io_V_out_lo_lo_lo_hi_20, io_V_out_lo_lo_lo_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_hi_lo_20 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_hi_hi_20 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_hi_41 = cat(io_V_out_lo_lo_hi_hi_20, io_V_out_lo_lo_hi_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_62 = cat(io_V_out_lo_lo_hi_41, io_V_out_lo_lo_lo_41) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_lo_lo_20 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_lo_hi_20 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_lo_41 = cat(io_V_out_lo_hi_lo_hi_20, io_V_out_lo_hi_lo_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_hi_lo_20 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_hi_hi_20 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_hi_41 = cat(io_V_out_lo_hi_hi_hi_20, io_V_out_lo_hi_hi_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_62 = cat(io_V_out_lo_hi_hi_41, io_V_out_lo_hi_lo_41) @[Cat.scala 30:58]
                                                            node io_V_out_lo_84 = cat(io_V_out_lo_hi_62, io_V_out_lo_lo_62) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_lo_lo_20 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_lo_hi_20 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_lo_41 = cat(io_V_out_hi_lo_lo_hi_20, io_V_out_hi_lo_lo_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_hi_lo_20 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_hi_hi_20 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_hi_41 = cat(io_V_out_hi_lo_hi_hi_20, io_V_out_hi_lo_hi_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_62 = cat(io_V_out_hi_lo_hi_41, io_V_out_hi_lo_lo_41) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_lo_lo_20 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_lo_hi_20 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_lo_41 = cat(io_V_out_hi_hi_lo_hi_20, io_V_out_hi_hi_lo_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_hi_lo_20 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_hi_hi_20 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_hi_41 = cat(io_V_out_hi_hi_hi_hi_20, io_V_out_hi_hi_hi_lo_20) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_62 = cat(io_V_out_hi_hi_hi_41, io_V_out_hi_hi_lo_41) @[Cat.scala 30:58]
                                                            node io_V_out_hi_84 = cat(io_V_out_hi_hi_62, io_V_out_hi_lo_62) @[Cat.scala 30:58]
                                                            node _io_V_out_T_168 = cat(io_V_out_hi_84, io_V_out_lo_84) @[Cat.scala 30:58]
                                                            node _io_V_out_T_169 = asSInt(_io_V_out_T_168) @[ALU.scala 868:181]
                                                            io.V_out <= _io_V_out_T_169 @[ALU.scala 868:22]
                                                            skip @[ALU.scala 860:46]
                                                          else : @[ALU.scala 869:21]
                                                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 870:22]
                                                            skip @[ALU.scala 869:21]
                                                    skip @[ALU.scala 832:79]
                                                  else : @[ALU.scala 875:78]
                                                    node _T_213 = eq(io.alu_Op, UInt<9>("h02c")) @[ALU.scala 875:27]
                                                    node _T_214 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 875:64]
                                                    node _T_215 = and(_T_213, _T_214) @[ALU.scala 875:49]
                                                    when _T_215 : @[ALU.scala 875:78]
                                                      node _T_216 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 876:26]
                                                      when _T_216 : @[ALU.scala 876:40]
                                                        node a_hi_8 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                        node a_lo_8 = asUInt(io.in_A) @[Cat.scala 30:58]
                                                        node _a_T_32 = cat(a_hi_8, a_lo_8) @[Cat.scala 30:58]
                                                        node a_32 = asSInt(_a_T_32) @[ALU.scala 877:49]
                                                        node _T_217 = leq(V_inB_64[0], a_32) @[ALU.scala 879:35]
                                                        when _T_217 : @[ALU.scala 879:41]
                                                          out64[0] <= V_inB_64[0] @[ALU.scala 880:30]
                                                          skip @[ALU.scala 879:41]
                                                        else : @[ALU.scala 881:29]
                                                          out64[0] <= a_32 @[ALU.scala 882:30]
                                                          skip @[ALU.scala 881:29]
                                                        node _T_218 = leq(V_inB_64[1], a_32) @[ALU.scala 879:35]
                                                        when _T_218 : @[ALU.scala 879:41]
                                                          out64[1] <= V_inB_64[1] @[ALU.scala 880:30]
                                                          skip @[ALU.scala 879:41]
                                                        else : @[ALU.scala 881:29]
                                                          out64[1] <= a_32 @[ALU.scala 882:30]
                                                          skip @[ALU.scala 881:29]
                                                        node io_V_out_lo_85 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                        node io_V_out_hi_85 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                        node _io_V_out_T_170 = cat(io_V_out_hi_85, io_V_out_lo_85) @[Cat.scala 30:58]
                                                        node _io_V_out_T_171 = asSInt(_io_V_out_T_170) @[ALU.scala 885:51]
                                                        io.V_out <= _io_V_out_T_171 @[ALU.scala 885:22]
                                                        skip @[ALU.scala 876:40]
                                                      else : @[ALU.scala 886:46]
                                                        node _T_219 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 886:32]
                                                        when _T_219 : @[ALU.scala 886:46]
                                                          node _a_T_33 = bits(io.in_A, 31, 0) @[ALU.scala 887:28]
                                                          node a_33 = asSInt(_a_T_33) @[ALU.scala 887:36]
                                                          node _T_220 = leq(V_inB_32[0], a_33) @[ALU.scala 889:35]
                                                          when _T_220 : @[ALU.scala 889:41]
                                                            out32[0] <= V_inB_32[0] @[ALU.scala 890:30]
                                                            skip @[ALU.scala 889:41]
                                                          else : @[ALU.scala 891:29]
                                                            out32[0] <= a_33 @[ALU.scala 892:30]
                                                            skip @[ALU.scala 891:29]
                                                          node _T_221 = leq(V_inB_32[1], a_33) @[ALU.scala 889:35]
                                                          when _T_221 : @[ALU.scala 889:41]
                                                            out32[1] <= V_inB_32[1] @[ALU.scala 890:30]
                                                            skip @[ALU.scala 889:41]
                                                          else : @[ALU.scala 891:29]
                                                            out32[1] <= a_33 @[ALU.scala 892:30]
                                                            skip @[ALU.scala 891:29]
                                                          node _T_222 = leq(V_inB_32[2], a_33) @[ALU.scala 889:35]
                                                          when _T_222 : @[ALU.scala 889:41]
                                                            out32[2] <= V_inB_32[2] @[ALU.scala 890:30]
                                                            skip @[ALU.scala 889:41]
                                                          else : @[ALU.scala 891:29]
                                                            out32[2] <= a_33 @[ALU.scala 892:30]
                                                            skip @[ALU.scala 891:29]
                                                          node _T_223 = leq(V_inB_32[3], a_33) @[ALU.scala 889:35]
                                                          when _T_223 : @[ALU.scala 889:41]
                                                            out32[3] <= V_inB_32[3] @[ALU.scala 890:30]
                                                            skip @[ALU.scala 889:41]
                                                          else : @[ALU.scala 891:29]
                                                            out32[3] <= a_33 @[ALU.scala 892:30]
                                                            skip @[ALU.scala 891:29]
                                                          node io_V_out_lo_lo_63 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_hi_63 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                          node io_V_out_lo_86 = cat(io_V_out_lo_hi_63, io_V_out_lo_lo_63) @[Cat.scala 30:58]
                                                          node io_V_out_hi_lo_63 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_hi_63 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_86 = cat(io_V_out_hi_hi_63, io_V_out_hi_lo_63) @[Cat.scala 30:58]
                                                          node _io_V_out_T_172 = cat(io_V_out_hi_86, io_V_out_lo_86) @[Cat.scala 30:58]
                                                          node _io_V_out_T_173 = asSInt(_io_V_out_T_172) @[ALU.scala 895:71]
                                                          io.V_out <= _io_V_out_T_173 @[ALU.scala 895:22]
                                                          skip @[ALU.scala 886:46]
                                                        else : @[ALU.scala 896:46]
                                                          node _T_224 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 896:32]
                                                          when _T_224 : @[ALU.scala 896:46]
                                                            node _a_T_34 = bits(io.in_A, 15, 0) @[ALU.scala 897:28]
                                                            node a_34 = asSInt(_a_T_34) @[ALU.scala 897:36]
                                                            node _T_225 = leq(V_inB_16[0], a_34) @[ALU.scala 899:35]
                                                            when _T_225 : @[ALU.scala 899:41]
                                                              out16[0] <= V_inB_16[0] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[0] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_226 = leq(V_inB_16[1], a_34) @[ALU.scala 899:35]
                                                            when _T_226 : @[ALU.scala 899:41]
                                                              out16[1] <= V_inB_16[1] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[1] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_227 = leq(V_inB_16[2], a_34) @[ALU.scala 899:35]
                                                            when _T_227 : @[ALU.scala 899:41]
                                                              out16[2] <= V_inB_16[2] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[2] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_228 = leq(V_inB_16[3], a_34) @[ALU.scala 899:35]
                                                            when _T_228 : @[ALU.scala 899:41]
                                                              out16[3] <= V_inB_16[3] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[3] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_229 = leq(V_inB_16[4], a_34) @[ALU.scala 899:35]
                                                            when _T_229 : @[ALU.scala 899:41]
                                                              out16[4] <= V_inB_16[4] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[4] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_230 = leq(V_inB_16[5], a_34) @[ALU.scala 899:35]
                                                            when _T_230 : @[ALU.scala 899:41]
                                                              out16[5] <= V_inB_16[5] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[5] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_231 = leq(V_inB_16[6], a_34) @[ALU.scala 899:35]
                                                            when _T_231 : @[ALU.scala 899:41]
                                                              out16[6] <= V_inB_16[6] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[6] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node _T_232 = leq(V_inB_16[7], a_34) @[ALU.scala 899:35]
                                                            when _T_232 : @[ALU.scala 899:41]
                                                              out16[7] <= V_inB_16[7] @[ALU.scala 900:30]
                                                              skip @[ALU.scala 899:41]
                                                            else : @[ALU.scala 901:29]
                                                              out16[7] <= a_34 @[ALU.scala 902:30]
                                                              skip @[ALU.scala 901:29]
                                                            node io_V_out_lo_lo_lo_42 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_hi_42 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_lo_64 = cat(io_V_out_lo_lo_hi_42, io_V_out_lo_lo_lo_42) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_lo_42 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_hi_42 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_64 = cat(io_V_out_lo_hi_hi_42, io_V_out_lo_hi_lo_42) @[Cat.scala 30:58]
                                                            node io_V_out_lo_87 = cat(io_V_out_lo_hi_64, io_V_out_lo_lo_64) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_lo_42 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_hi_42 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_64 = cat(io_V_out_hi_lo_hi_42, io_V_out_hi_lo_lo_42) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_lo_42 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_hi_42 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_64 = cat(io_V_out_hi_hi_hi_42, io_V_out_hi_hi_lo_42) @[Cat.scala 30:58]
                                                            node io_V_out_hi_87 = cat(io_V_out_hi_hi_64, io_V_out_hi_lo_64) @[Cat.scala 30:58]
                                                            node _io_V_out_T_174 = cat(io_V_out_hi_87, io_V_out_lo_87) @[Cat.scala 30:58]
                                                            node _io_V_out_T_175 = asSInt(_io_V_out_T_174) @[ALU.scala 905:111]
                                                            io.V_out <= _io_V_out_T_175 @[ALU.scala 905:22]
                                                            skip @[ALU.scala 896:46]
                                                          else : @[ALU.scala 906:46]
                                                            node _T_233 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 906:32]
                                                            when _T_233 : @[ALU.scala 906:46]
                                                              node _a_T_35 = bits(io.in_A, 7, 0) @[ALU.scala 907:28]
                                                              node a_35 = asSInt(_a_T_35) @[ALU.scala 907:35]
                                                              node _T_234 = leq(V_inB_8[0], a_35) @[ALU.scala 909:34]
                                                              when _T_234 : @[ALU.scala 909:40]
                                                                out8[0] <= V_inB_8[0] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[0] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_235 = leq(V_inB_8[1], a_35) @[ALU.scala 909:34]
                                                              when _T_235 : @[ALU.scala 909:40]
                                                                out8[1] <= V_inB_8[1] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[1] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_236 = leq(V_inB_8[2], a_35) @[ALU.scala 909:34]
                                                              when _T_236 : @[ALU.scala 909:40]
                                                                out8[2] <= V_inB_8[2] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[2] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_237 = leq(V_inB_8[3], a_35) @[ALU.scala 909:34]
                                                              when _T_237 : @[ALU.scala 909:40]
                                                                out8[3] <= V_inB_8[3] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[3] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_238 = leq(V_inB_8[4], a_35) @[ALU.scala 909:34]
                                                              when _T_238 : @[ALU.scala 909:40]
                                                                out8[4] <= V_inB_8[4] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[4] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_239 = leq(V_inB_8[5], a_35) @[ALU.scala 909:34]
                                                              when _T_239 : @[ALU.scala 909:40]
                                                                out8[5] <= V_inB_8[5] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[5] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_240 = leq(V_inB_8[6], a_35) @[ALU.scala 909:34]
                                                              when _T_240 : @[ALU.scala 909:40]
                                                                out8[6] <= V_inB_8[6] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[6] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_241 = leq(V_inB_8[7], a_35) @[ALU.scala 909:34]
                                                              when _T_241 : @[ALU.scala 909:40]
                                                                out8[7] <= V_inB_8[7] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[7] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_242 = leq(V_inB_8[8], a_35) @[ALU.scala 909:34]
                                                              when _T_242 : @[ALU.scala 909:40]
                                                                out8[8] <= V_inB_8[8] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[8] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_243 = leq(V_inB_8[9], a_35) @[ALU.scala 909:34]
                                                              when _T_243 : @[ALU.scala 909:40]
                                                                out8[9] <= V_inB_8[9] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[9] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_244 = leq(V_inB_8[10], a_35) @[ALU.scala 909:34]
                                                              when _T_244 : @[ALU.scala 909:40]
                                                                out8[10] <= V_inB_8[10] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[10] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_245 = leq(V_inB_8[11], a_35) @[ALU.scala 909:34]
                                                              when _T_245 : @[ALU.scala 909:40]
                                                                out8[11] <= V_inB_8[11] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[11] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_246 = leq(V_inB_8[12], a_35) @[ALU.scala 909:34]
                                                              when _T_246 : @[ALU.scala 909:40]
                                                                out8[12] <= V_inB_8[12] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[12] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_247 = leq(V_inB_8[13], a_35) @[ALU.scala 909:34]
                                                              when _T_247 : @[ALU.scala 909:40]
                                                                out8[13] <= V_inB_8[13] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[13] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_248 = leq(V_inB_8[14], a_35) @[ALU.scala 909:34]
                                                              when _T_248 : @[ALU.scala 909:40]
                                                                out8[14] <= V_inB_8[14] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[14] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node _T_249 = leq(V_inB_8[15], a_35) @[ALU.scala 909:34]
                                                              when _T_249 : @[ALU.scala 909:40]
                                                                out8[15] <= V_inB_8[15] @[ALU.scala 910:29]
                                                                skip @[ALU.scala 909:40]
                                                              else : @[ALU.scala 911:29]
                                                                out8[15] <= a_35 @[ALU.scala 912:29]
                                                                skip @[ALU.scala 911:29]
                                                              node io_V_out_lo_lo_lo_lo_21 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_lo_hi_21 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_lo_43 = cat(io_V_out_lo_lo_lo_hi_21, io_V_out_lo_lo_lo_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_hi_lo_21 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_hi_hi_21 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_hi_43 = cat(io_V_out_lo_lo_hi_hi_21, io_V_out_lo_lo_hi_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_65 = cat(io_V_out_lo_lo_hi_43, io_V_out_lo_lo_lo_43) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_lo_lo_21 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_lo_hi_21 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_lo_43 = cat(io_V_out_lo_hi_lo_hi_21, io_V_out_lo_hi_lo_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_hi_lo_21 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_hi_hi_21 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_hi_43 = cat(io_V_out_lo_hi_hi_hi_21, io_V_out_lo_hi_hi_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_65 = cat(io_V_out_lo_hi_hi_43, io_V_out_lo_hi_lo_43) @[Cat.scala 30:58]
                                                              node io_V_out_lo_88 = cat(io_V_out_lo_hi_65, io_V_out_lo_lo_65) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_lo_lo_21 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_lo_hi_21 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_lo_43 = cat(io_V_out_hi_lo_lo_hi_21, io_V_out_hi_lo_lo_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_hi_lo_21 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_hi_hi_21 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_hi_43 = cat(io_V_out_hi_lo_hi_hi_21, io_V_out_hi_lo_hi_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_65 = cat(io_V_out_hi_lo_hi_43, io_V_out_hi_lo_lo_43) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_lo_lo_21 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_lo_hi_21 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_lo_43 = cat(io_V_out_hi_hi_lo_hi_21, io_V_out_hi_hi_lo_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_hi_lo_21 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_hi_hi_21 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_hi_43 = cat(io_V_out_hi_hi_hi_hi_21, io_V_out_hi_hi_hi_lo_21) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_65 = cat(io_V_out_hi_hi_hi_43, io_V_out_hi_hi_lo_43) @[Cat.scala 30:58]
                                                              node io_V_out_hi_88 = cat(io_V_out_hi_hi_65, io_V_out_hi_lo_65) @[Cat.scala 30:58]
                                                              node _io_V_out_T_176 = cat(io_V_out_hi_88, io_V_out_lo_88) @[Cat.scala 30:58]
                                                              node _io_V_out_T_177 = asSInt(_io_V_out_T_176) @[ALU.scala 915:181]
                                                              io.V_out <= _io_V_out_T_177 @[ALU.scala 915:22]
                                                              skip @[ALU.scala 906:46]
                                                            else : @[ALU.scala 916:21]
                                                              io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 917:22]
                                                              skip @[ALU.scala 916:21]
                                                      skip @[ALU.scala 875:78]
                                                    else : @[ALU.scala 921:79]
                                                      node _T_250 = eq(io.alu_Op, UInt<9>("h028")) @[ALU.scala 921:27]
                                                      node _T_251 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 921:65]
                                                      node _T_252 = and(_T_250, _T_251) @[ALU.scala 921:50]
                                                      when _T_252 : @[ALU.scala 921:79]
                                                        node _T_253 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 922:26]
                                                        when _T_253 : @[ALU.scala 922:40]
                                                          node _T_254 = leq(V_inB_64[0], V_inA_64[0]) @[ALU.scala 924:35]
                                                          when _T_254 : @[ALU.scala 924:51]
                                                            out64[0] <= V_inB_64[0] @[ALU.scala 925:30]
                                                            skip @[ALU.scala 924:51]
                                                          else : @[ALU.scala 926:29]
                                                            out64[0] <= V_inA_64[0] @[ALU.scala 927:30]
                                                            skip @[ALU.scala 926:29]
                                                          node _T_255 = leq(V_inB_64[1], V_inA_64[1]) @[ALU.scala 924:35]
                                                          when _T_255 : @[ALU.scala 924:51]
                                                            out64[1] <= V_inB_64[1] @[ALU.scala 925:30]
                                                            skip @[ALU.scala 924:51]
                                                          else : @[ALU.scala 926:29]
                                                            out64[1] <= V_inA_64[1] @[ALU.scala 927:30]
                                                            skip @[ALU.scala 926:29]
                                                          node io_V_out_lo_89 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                          node io_V_out_hi_89 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                          node _io_V_out_T_178 = cat(io_V_out_hi_89, io_V_out_lo_89) @[Cat.scala 30:58]
                                                          node _io_V_out_T_179 = asSInt(_io_V_out_T_178) @[ALU.scala 930:51]
                                                          io.V_out <= _io_V_out_T_179 @[ALU.scala 930:22]
                                                          skip @[ALU.scala 922:40]
                                                        else : @[ALU.scala 931:46]
                                                          node _T_256 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 931:32]
                                                          when _T_256 : @[ALU.scala 931:46]
                                                            node _T_257 = leq(V_inB_32[0], V_inA_32[0]) @[ALU.scala 933:35]
                                                            when _T_257 : @[ALU.scala 933:51]
                                                              out32[0] <= V_inB_32[0] @[ALU.scala 934:30]
                                                              skip @[ALU.scala 933:51]
                                                            else : @[ALU.scala 935:29]
                                                              out32[0] <= V_inA_32[0] @[ALU.scala 936:30]
                                                              skip @[ALU.scala 935:29]
                                                            node _T_258 = leq(V_inB_32[1], V_inA_32[1]) @[ALU.scala 933:35]
                                                            when _T_258 : @[ALU.scala 933:51]
                                                              out32[1] <= V_inB_32[1] @[ALU.scala 934:30]
                                                              skip @[ALU.scala 933:51]
                                                            else : @[ALU.scala 935:29]
                                                              out32[1] <= V_inA_32[1] @[ALU.scala 936:30]
                                                              skip @[ALU.scala 935:29]
                                                            node _T_259 = leq(V_inB_32[2], V_inA_32[2]) @[ALU.scala 933:35]
                                                            when _T_259 : @[ALU.scala 933:51]
                                                              out32[2] <= V_inB_32[2] @[ALU.scala 934:30]
                                                              skip @[ALU.scala 933:51]
                                                            else : @[ALU.scala 935:29]
                                                              out32[2] <= V_inA_32[2] @[ALU.scala 936:30]
                                                              skip @[ALU.scala 935:29]
                                                            node _T_260 = leq(V_inB_32[3], V_inA_32[3]) @[ALU.scala 933:35]
                                                            when _T_260 : @[ALU.scala 933:51]
                                                              out32[3] <= V_inB_32[3] @[ALU.scala 934:30]
                                                              skip @[ALU.scala 933:51]
                                                            else : @[ALU.scala 935:29]
                                                              out32[3] <= V_inA_32[3] @[ALU.scala 936:30]
                                                              skip @[ALU.scala 935:29]
                                                            node io_V_out_lo_lo_66 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_hi_66 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                            node io_V_out_lo_90 = cat(io_V_out_lo_hi_66, io_V_out_lo_lo_66) @[Cat.scala 30:58]
                                                            node io_V_out_hi_lo_66 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_hi_66 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_90 = cat(io_V_out_hi_hi_66, io_V_out_hi_lo_66) @[Cat.scala 30:58]
                                                            node _io_V_out_T_180 = cat(io_V_out_hi_90, io_V_out_lo_90) @[Cat.scala 30:58]
                                                            node _io_V_out_T_181 = asSInt(_io_V_out_T_180) @[ALU.scala 939:71]
                                                            io.V_out <= _io_V_out_T_181 @[ALU.scala 939:22]
                                                            skip @[ALU.scala 931:46]
                                                          else : @[ALU.scala 940:46]
                                                            node _T_261 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 940:32]
                                                            when _T_261 : @[ALU.scala 940:46]
                                                              node _T_262 = leq(V_inB_16[0], V_inA_16[0]) @[ALU.scala 942:35]
                                                              when _T_262 : @[ALU.scala 942:51]
                                                                out16[0] <= V_inB_16[0] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[0] <= V_inA_16[0] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_263 = leq(V_inB_16[1], V_inA_16[1]) @[ALU.scala 942:35]
                                                              when _T_263 : @[ALU.scala 942:51]
                                                                out16[1] <= V_inB_16[1] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[1] <= V_inA_16[1] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_264 = leq(V_inB_16[2], V_inA_16[2]) @[ALU.scala 942:35]
                                                              when _T_264 : @[ALU.scala 942:51]
                                                                out16[2] <= V_inB_16[2] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[2] <= V_inA_16[2] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_265 = leq(V_inB_16[3], V_inA_16[3]) @[ALU.scala 942:35]
                                                              when _T_265 : @[ALU.scala 942:51]
                                                                out16[3] <= V_inB_16[3] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[3] <= V_inA_16[3] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_266 = leq(V_inB_16[4], V_inA_16[4]) @[ALU.scala 942:35]
                                                              when _T_266 : @[ALU.scala 942:51]
                                                                out16[4] <= V_inB_16[4] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[4] <= V_inA_16[4] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_267 = leq(V_inB_16[5], V_inA_16[5]) @[ALU.scala 942:35]
                                                              when _T_267 : @[ALU.scala 942:51]
                                                                out16[5] <= V_inB_16[5] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[5] <= V_inA_16[5] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_268 = leq(V_inB_16[6], V_inA_16[6]) @[ALU.scala 942:35]
                                                              when _T_268 : @[ALU.scala 942:51]
                                                                out16[6] <= V_inB_16[6] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[6] <= V_inA_16[6] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node _T_269 = leq(V_inB_16[7], V_inA_16[7]) @[ALU.scala 942:35]
                                                              when _T_269 : @[ALU.scala 942:51]
                                                                out16[7] <= V_inB_16[7] @[ALU.scala 943:30]
                                                                skip @[ALU.scala 942:51]
                                                              else : @[ALU.scala 944:29]
                                                                out16[7] <= V_inA_16[7] @[ALU.scala 945:30]
                                                                skip @[ALU.scala 944:29]
                                                              node io_V_out_lo_lo_lo_44 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_hi_44 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_lo_67 = cat(io_V_out_lo_lo_hi_44, io_V_out_lo_lo_lo_44) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_lo_44 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_hi_44 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_67 = cat(io_V_out_lo_hi_hi_44, io_V_out_lo_hi_lo_44) @[Cat.scala 30:58]
                                                              node io_V_out_lo_91 = cat(io_V_out_lo_hi_67, io_V_out_lo_lo_67) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_lo_44 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_hi_44 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_67 = cat(io_V_out_hi_lo_hi_44, io_V_out_hi_lo_lo_44) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_lo_44 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_hi_44 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_67 = cat(io_V_out_hi_hi_hi_44, io_V_out_hi_hi_lo_44) @[Cat.scala 30:58]
                                                              node io_V_out_hi_91 = cat(io_V_out_hi_hi_67, io_V_out_hi_lo_67) @[Cat.scala 30:58]
                                                              node _io_V_out_T_182 = cat(io_V_out_hi_91, io_V_out_lo_91) @[Cat.scala 30:58]
                                                              node _io_V_out_T_183 = asSInt(_io_V_out_T_182) @[ALU.scala 948:111]
                                                              io.V_out <= _io_V_out_T_183 @[ALU.scala 948:22]
                                                              skip @[ALU.scala 940:46]
                                                            else : @[ALU.scala 949:46]
                                                              node _T_270 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 949:32]
                                                              when _T_270 : @[ALU.scala 949:46]
                                                                node _T_271 = leq(V_inB_8[0], V_inA_8[0]) @[ALU.scala 951:34]
                                                                when _T_271 : @[ALU.scala 951:49]
                                                                  out8[0] <= V_inB_8[0] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[0] <= V_inA_8[0] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_272 = leq(V_inB_8[1], V_inA_8[1]) @[ALU.scala 951:34]
                                                                when _T_272 : @[ALU.scala 951:49]
                                                                  out8[1] <= V_inB_8[1] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[1] <= V_inA_8[1] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_273 = leq(V_inB_8[2], V_inA_8[2]) @[ALU.scala 951:34]
                                                                when _T_273 : @[ALU.scala 951:49]
                                                                  out8[2] <= V_inB_8[2] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[2] <= V_inA_8[2] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_274 = leq(V_inB_8[3], V_inA_8[3]) @[ALU.scala 951:34]
                                                                when _T_274 : @[ALU.scala 951:49]
                                                                  out8[3] <= V_inB_8[3] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[3] <= V_inA_8[3] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_275 = leq(V_inB_8[4], V_inA_8[4]) @[ALU.scala 951:34]
                                                                when _T_275 : @[ALU.scala 951:49]
                                                                  out8[4] <= V_inB_8[4] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[4] <= V_inA_8[4] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_276 = leq(V_inB_8[5], V_inA_8[5]) @[ALU.scala 951:34]
                                                                when _T_276 : @[ALU.scala 951:49]
                                                                  out8[5] <= V_inB_8[5] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[5] <= V_inA_8[5] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_277 = leq(V_inB_8[6], V_inA_8[6]) @[ALU.scala 951:34]
                                                                when _T_277 : @[ALU.scala 951:49]
                                                                  out8[6] <= V_inB_8[6] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[6] <= V_inA_8[6] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_278 = leq(V_inB_8[7], V_inA_8[7]) @[ALU.scala 951:34]
                                                                when _T_278 : @[ALU.scala 951:49]
                                                                  out8[7] <= V_inB_8[7] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[7] <= V_inA_8[7] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_279 = leq(V_inB_8[8], V_inA_8[8]) @[ALU.scala 951:34]
                                                                when _T_279 : @[ALU.scala 951:49]
                                                                  out8[8] <= V_inB_8[8] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[8] <= V_inA_8[8] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_280 = leq(V_inB_8[9], V_inA_8[9]) @[ALU.scala 951:34]
                                                                when _T_280 : @[ALU.scala 951:49]
                                                                  out8[9] <= V_inB_8[9] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[9] <= V_inA_8[9] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_281 = leq(V_inB_8[10], V_inA_8[10]) @[ALU.scala 951:34]
                                                                when _T_281 : @[ALU.scala 951:49]
                                                                  out8[10] <= V_inB_8[10] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[10] <= V_inA_8[10] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_282 = leq(V_inB_8[11], V_inA_8[11]) @[ALU.scala 951:34]
                                                                when _T_282 : @[ALU.scala 951:49]
                                                                  out8[11] <= V_inB_8[11] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[11] <= V_inA_8[11] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_283 = leq(V_inB_8[12], V_inA_8[12]) @[ALU.scala 951:34]
                                                                when _T_283 : @[ALU.scala 951:49]
                                                                  out8[12] <= V_inB_8[12] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[12] <= V_inA_8[12] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_284 = leq(V_inB_8[13], V_inA_8[13]) @[ALU.scala 951:34]
                                                                when _T_284 : @[ALU.scala 951:49]
                                                                  out8[13] <= V_inB_8[13] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[13] <= V_inA_8[13] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_285 = leq(V_inB_8[14], V_inA_8[14]) @[ALU.scala 951:34]
                                                                when _T_285 : @[ALU.scala 951:49]
                                                                  out8[14] <= V_inB_8[14] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[14] <= V_inA_8[14] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node _T_286 = leq(V_inB_8[15], V_inA_8[15]) @[ALU.scala 951:34]
                                                                when _T_286 : @[ALU.scala 951:49]
                                                                  out8[15] <= V_inB_8[15] @[ALU.scala 952:29]
                                                                  skip @[ALU.scala 951:49]
                                                                else : @[ALU.scala 953:29]
                                                                  out8[15] <= V_inA_8[15] @[ALU.scala 954:29]
                                                                  skip @[ALU.scala 953:29]
                                                                node io_V_out_lo_lo_lo_lo_22 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_lo_hi_22 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_lo_45 = cat(io_V_out_lo_lo_lo_hi_22, io_V_out_lo_lo_lo_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_hi_lo_22 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_hi_hi_22 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_hi_45 = cat(io_V_out_lo_lo_hi_hi_22, io_V_out_lo_lo_hi_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_68 = cat(io_V_out_lo_lo_hi_45, io_V_out_lo_lo_lo_45) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_lo_lo_22 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_lo_hi_22 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_lo_45 = cat(io_V_out_lo_hi_lo_hi_22, io_V_out_lo_hi_lo_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_hi_lo_22 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_hi_hi_22 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_hi_45 = cat(io_V_out_lo_hi_hi_hi_22, io_V_out_lo_hi_hi_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_68 = cat(io_V_out_lo_hi_hi_45, io_V_out_lo_hi_lo_45) @[Cat.scala 30:58]
                                                                node io_V_out_lo_92 = cat(io_V_out_lo_hi_68, io_V_out_lo_lo_68) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_lo_lo_22 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_lo_hi_22 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_lo_45 = cat(io_V_out_hi_lo_lo_hi_22, io_V_out_hi_lo_lo_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_hi_lo_22 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_hi_hi_22 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_hi_45 = cat(io_V_out_hi_lo_hi_hi_22, io_V_out_hi_lo_hi_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_68 = cat(io_V_out_hi_lo_hi_45, io_V_out_hi_lo_lo_45) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_lo_lo_22 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_lo_hi_22 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_lo_45 = cat(io_V_out_hi_hi_lo_hi_22, io_V_out_hi_hi_lo_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_hi_lo_22 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_hi_hi_22 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_hi_45 = cat(io_V_out_hi_hi_hi_hi_22, io_V_out_hi_hi_hi_lo_22) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_68 = cat(io_V_out_hi_hi_hi_45, io_V_out_hi_hi_lo_45) @[Cat.scala 30:58]
                                                                node io_V_out_hi_92 = cat(io_V_out_hi_hi_68, io_V_out_hi_lo_68) @[Cat.scala 30:58]
                                                                node _io_V_out_T_184 = cat(io_V_out_hi_92, io_V_out_lo_92) @[Cat.scala 30:58]
                                                                node _io_V_out_T_185 = asSInt(_io_V_out_T_184) @[ALU.scala 957:181]
                                                                io.V_out <= _io_V_out_T_185 @[ALU.scala 957:22]
                                                                skip @[ALU.scala 949:46]
                                                              else : @[ALU.scala 958:21]
                                                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 959:22]
                                                                skip @[ALU.scala 958:21]
                                                        skip @[ALU.scala 921:79]
                                                      else : @[ALU.scala 965:78]
                                                        node _T_287 = eq(io.alu_Op, UInt<9>("h034")) @[ALU.scala 965:27]
                                                        node _T_288 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 965:64]
                                                        node _T_289 = and(_T_287, _T_288) @[ALU.scala 965:49]
                                                        when _T_289 : @[ALU.scala 965:78]
                                                          node _T_290 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 966:26]
                                                          when _T_290 : @[ALU.scala 966:40]
                                                            node a_hi_9 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                            node a_lo_9 = asUInt(io.in_A) @[Cat.scala 30:58]
                                                            node _a_T_36 = cat(a_hi_9, a_lo_9) @[Cat.scala 30:58]
                                                            node a_36 = asSInt(_a_T_36) @[ALU.scala 967:49]
                                                            node _T_291 = geq(V_inB_64[0], a_36) @[ALU.scala 969:35]
                                                            when _T_291 : @[ALU.scala 969:41]
                                                              node _out64_0_T_47 = asUInt(V_inB_64[0]) @[ALU.scala 970:46]
                                                              node _out64_0_T_48 = asSInt(_out64_0_T_47) @[ALU.scala 970:54]
                                                              out64[0] <= _out64_0_T_48 @[ALU.scala 970:30]
                                                              skip @[ALU.scala 969:41]
                                                            else : @[ALU.scala 971:29]
                                                              node _out64_0_T_49 = asUInt(a_36) @[ALU.scala 972:36]
                                                              node _out64_0_T_50 = asSInt(_out64_0_T_49) @[ALU.scala 972:44]
                                                              out64[0] <= _out64_0_T_50 @[ALU.scala 972:30]
                                                              skip @[ALU.scala 971:29]
                                                            node _T_292 = geq(V_inB_64[1], a_36) @[ALU.scala 969:35]
                                                            when _T_292 : @[ALU.scala 969:41]
                                                              node _out64_1_T_47 = asUInt(V_inB_64[1]) @[ALU.scala 970:46]
                                                              node _out64_1_T_48 = asSInt(_out64_1_T_47) @[ALU.scala 970:54]
                                                              out64[1] <= _out64_1_T_48 @[ALU.scala 970:30]
                                                              skip @[ALU.scala 969:41]
                                                            else : @[ALU.scala 971:29]
                                                              node _out64_1_T_49 = asUInt(a_36) @[ALU.scala 972:36]
                                                              node _out64_1_T_50 = asSInt(_out64_1_T_49) @[ALU.scala 972:44]
                                                              out64[1] <= _out64_1_T_50 @[ALU.scala 972:30]
                                                              skip @[ALU.scala 971:29]
                                                            node io_V_out_lo_93 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                            node io_V_out_hi_93 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                            node _io_V_out_T_186 = cat(io_V_out_hi_93, io_V_out_lo_93) @[Cat.scala 30:58]
                                                            node _io_V_out_T_187 = asSInt(_io_V_out_T_186) @[ALU.scala 975:51]
                                                            io.V_out <= _io_V_out_T_187 @[ALU.scala 975:22]
                                                            skip @[ALU.scala 966:40]
                                                          else : @[ALU.scala 976:46]
                                                            node _T_293 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 976:32]
                                                            when _T_293 : @[ALU.scala 976:46]
                                                              node _a_T_37 = bits(io.in_A, 31, 0) @[ALU.scala 977:28]
                                                              node a_37 = asSInt(_a_T_37) @[ALU.scala 977:36]
                                                              node _T_294 = geq(V_inB_32[0], a_37) @[ALU.scala 979:35]
                                                              when _T_294 : @[ALU.scala 979:41]
                                                                node _out32_0_T_47 = asUInt(V_inB_32[0]) @[ALU.scala 980:46]
                                                                node _out32_0_T_48 = asSInt(_out32_0_T_47) @[ALU.scala 980:54]
                                                                out32[0] <= _out32_0_T_48 @[ALU.scala 980:30]
                                                                skip @[ALU.scala 979:41]
                                                              else : @[ALU.scala 981:29]
                                                                node _out32_0_T_49 = asUInt(a_37) @[ALU.scala 982:36]
                                                                node _out32_0_T_50 = asSInt(_out32_0_T_49) @[ALU.scala 982:44]
                                                                out32[0] <= _out32_0_T_50 @[ALU.scala 982:30]
                                                                skip @[ALU.scala 981:29]
                                                              node _T_295 = geq(V_inB_32[1], a_37) @[ALU.scala 979:35]
                                                              when _T_295 : @[ALU.scala 979:41]
                                                                node _out32_1_T_47 = asUInt(V_inB_32[1]) @[ALU.scala 980:46]
                                                                node _out32_1_T_48 = asSInt(_out32_1_T_47) @[ALU.scala 980:54]
                                                                out32[1] <= _out32_1_T_48 @[ALU.scala 980:30]
                                                                skip @[ALU.scala 979:41]
                                                              else : @[ALU.scala 981:29]
                                                                node _out32_1_T_49 = asUInt(a_37) @[ALU.scala 982:36]
                                                                node _out32_1_T_50 = asSInt(_out32_1_T_49) @[ALU.scala 982:44]
                                                                out32[1] <= _out32_1_T_50 @[ALU.scala 982:30]
                                                                skip @[ALU.scala 981:29]
                                                              node _T_296 = geq(V_inB_32[2], a_37) @[ALU.scala 979:35]
                                                              when _T_296 : @[ALU.scala 979:41]
                                                                node _out32_2_T_47 = asUInt(V_inB_32[2]) @[ALU.scala 980:46]
                                                                node _out32_2_T_48 = asSInt(_out32_2_T_47) @[ALU.scala 980:54]
                                                                out32[2] <= _out32_2_T_48 @[ALU.scala 980:30]
                                                                skip @[ALU.scala 979:41]
                                                              else : @[ALU.scala 981:29]
                                                                node _out32_2_T_49 = asUInt(a_37) @[ALU.scala 982:36]
                                                                node _out32_2_T_50 = asSInt(_out32_2_T_49) @[ALU.scala 982:44]
                                                                out32[2] <= _out32_2_T_50 @[ALU.scala 982:30]
                                                                skip @[ALU.scala 981:29]
                                                              node _T_297 = geq(V_inB_32[3], a_37) @[ALU.scala 979:35]
                                                              when _T_297 : @[ALU.scala 979:41]
                                                                node _out32_3_T_47 = asUInt(V_inB_32[3]) @[ALU.scala 980:46]
                                                                node _out32_3_T_48 = asSInt(_out32_3_T_47) @[ALU.scala 980:54]
                                                                out32[3] <= _out32_3_T_48 @[ALU.scala 980:30]
                                                                skip @[ALU.scala 979:41]
                                                              else : @[ALU.scala 981:29]
                                                                node _out32_3_T_49 = asUInt(a_37) @[ALU.scala 982:36]
                                                                node _out32_3_T_50 = asSInt(_out32_3_T_49) @[ALU.scala 982:44]
                                                                out32[3] <= _out32_3_T_50 @[ALU.scala 982:30]
                                                                skip @[ALU.scala 981:29]
                                                              node io_V_out_lo_lo_69 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_hi_69 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                              node io_V_out_lo_94 = cat(io_V_out_lo_hi_69, io_V_out_lo_lo_69) @[Cat.scala 30:58]
                                                              node io_V_out_hi_lo_69 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_hi_69 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_94 = cat(io_V_out_hi_hi_69, io_V_out_hi_lo_69) @[Cat.scala 30:58]
                                                              node _io_V_out_T_188 = cat(io_V_out_hi_94, io_V_out_lo_94) @[Cat.scala 30:58]
                                                              node _io_V_out_T_189 = asSInt(_io_V_out_T_188) @[ALU.scala 985:71]
                                                              io.V_out <= _io_V_out_T_189 @[ALU.scala 985:22]
                                                              skip @[ALU.scala 976:46]
                                                            else : @[ALU.scala 986:46]
                                                              node _T_298 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 986:32]
                                                              when _T_298 : @[ALU.scala 986:46]
                                                                node _a_T_38 = bits(io.in_A, 15, 0) @[ALU.scala 987:28]
                                                                node a_38 = asSInt(_a_T_38) @[ALU.scala 987:36]
                                                                node _T_299 = geq(V_inB_16[0], a_38) @[ALU.scala 989:35]
                                                                when _T_299 : @[ALU.scala 989:41]
                                                                  node _out16_0_T_47 = asUInt(V_inB_16[0]) @[ALU.scala 990:46]
                                                                  node _out16_0_T_48 = asSInt(_out16_0_T_47) @[ALU.scala 990:54]
                                                                  out16[0] <= _out16_0_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_0_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_0_T_50 = asSInt(_out16_0_T_49) @[ALU.scala 992:44]
                                                                  out16[0] <= _out16_0_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_300 = geq(V_inB_16[1], a_38) @[ALU.scala 989:35]
                                                                when _T_300 : @[ALU.scala 989:41]
                                                                  node _out16_1_T_47 = asUInt(V_inB_16[1]) @[ALU.scala 990:46]
                                                                  node _out16_1_T_48 = asSInt(_out16_1_T_47) @[ALU.scala 990:54]
                                                                  out16[1] <= _out16_1_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_1_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_1_T_50 = asSInt(_out16_1_T_49) @[ALU.scala 992:44]
                                                                  out16[1] <= _out16_1_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_301 = geq(V_inB_16[2], a_38) @[ALU.scala 989:35]
                                                                when _T_301 : @[ALU.scala 989:41]
                                                                  node _out16_2_T_47 = asUInt(V_inB_16[2]) @[ALU.scala 990:46]
                                                                  node _out16_2_T_48 = asSInt(_out16_2_T_47) @[ALU.scala 990:54]
                                                                  out16[2] <= _out16_2_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_2_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_2_T_50 = asSInt(_out16_2_T_49) @[ALU.scala 992:44]
                                                                  out16[2] <= _out16_2_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_302 = geq(V_inB_16[3], a_38) @[ALU.scala 989:35]
                                                                when _T_302 : @[ALU.scala 989:41]
                                                                  node _out16_3_T_47 = asUInt(V_inB_16[3]) @[ALU.scala 990:46]
                                                                  node _out16_3_T_48 = asSInt(_out16_3_T_47) @[ALU.scala 990:54]
                                                                  out16[3] <= _out16_3_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_3_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_3_T_50 = asSInt(_out16_3_T_49) @[ALU.scala 992:44]
                                                                  out16[3] <= _out16_3_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_303 = geq(V_inB_16[4], a_38) @[ALU.scala 989:35]
                                                                when _T_303 : @[ALU.scala 989:41]
                                                                  node _out16_4_T_47 = asUInt(V_inB_16[4]) @[ALU.scala 990:46]
                                                                  node _out16_4_T_48 = asSInt(_out16_4_T_47) @[ALU.scala 990:54]
                                                                  out16[4] <= _out16_4_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_4_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_4_T_50 = asSInt(_out16_4_T_49) @[ALU.scala 992:44]
                                                                  out16[4] <= _out16_4_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_304 = geq(V_inB_16[5], a_38) @[ALU.scala 989:35]
                                                                when _T_304 : @[ALU.scala 989:41]
                                                                  node _out16_5_T_47 = asUInt(V_inB_16[5]) @[ALU.scala 990:46]
                                                                  node _out16_5_T_48 = asSInt(_out16_5_T_47) @[ALU.scala 990:54]
                                                                  out16[5] <= _out16_5_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_5_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_5_T_50 = asSInt(_out16_5_T_49) @[ALU.scala 992:44]
                                                                  out16[5] <= _out16_5_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_305 = geq(V_inB_16[6], a_38) @[ALU.scala 989:35]
                                                                when _T_305 : @[ALU.scala 989:41]
                                                                  node _out16_6_T_47 = asUInt(V_inB_16[6]) @[ALU.scala 990:46]
                                                                  node _out16_6_T_48 = asSInt(_out16_6_T_47) @[ALU.scala 990:54]
                                                                  out16[6] <= _out16_6_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_6_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_6_T_50 = asSInt(_out16_6_T_49) @[ALU.scala 992:44]
                                                                  out16[6] <= _out16_6_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node _T_306 = geq(V_inB_16[7], a_38) @[ALU.scala 989:35]
                                                                when _T_306 : @[ALU.scala 989:41]
                                                                  node _out16_7_T_47 = asUInt(V_inB_16[7]) @[ALU.scala 990:46]
                                                                  node _out16_7_T_48 = asSInt(_out16_7_T_47) @[ALU.scala 990:54]
                                                                  out16[7] <= _out16_7_T_48 @[ALU.scala 990:30]
                                                                  skip @[ALU.scala 989:41]
                                                                else : @[ALU.scala 991:29]
                                                                  node _out16_7_T_49 = asUInt(a_38) @[ALU.scala 992:36]
                                                                  node _out16_7_T_50 = asSInt(_out16_7_T_49) @[ALU.scala 992:44]
                                                                  out16[7] <= _out16_7_T_50 @[ALU.scala 992:30]
                                                                  skip @[ALU.scala 991:29]
                                                                node io_V_out_lo_lo_lo_46 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_hi_46 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_lo_70 = cat(io_V_out_lo_lo_hi_46, io_V_out_lo_lo_lo_46) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_lo_46 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_hi_46 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_70 = cat(io_V_out_lo_hi_hi_46, io_V_out_lo_hi_lo_46) @[Cat.scala 30:58]
                                                                node io_V_out_lo_95 = cat(io_V_out_lo_hi_70, io_V_out_lo_lo_70) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_lo_46 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_hi_46 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_70 = cat(io_V_out_hi_lo_hi_46, io_V_out_hi_lo_lo_46) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_lo_46 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_hi_46 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_70 = cat(io_V_out_hi_hi_hi_46, io_V_out_hi_hi_lo_46) @[Cat.scala 30:58]
                                                                node io_V_out_hi_95 = cat(io_V_out_hi_hi_70, io_V_out_hi_lo_70) @[Cat.scala 30:58]
                                                                node _io_V_out_T_190 = cat(io_V_out_hi_95, io_V_out_lo_95) @[Cat.scala 30:58]
                                                                node _io_V_out_T_191 = asSInt(_io_V_out_T_190) @[ALU.scala 995:111]
                                                                io.V_out <= _io_V_out_T_191 @[ALU.scala 995:22]
                                                                skip @[ALU.scala 986:46]
                                                              else : @[ALU.scala 996:46]
                                                                node _T_307 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 996:32]
                                                                when _T_307 : @[ALU.scala 996:46]
                                                                  node _a_T_39 = bits(io.in_A, 7, 0) @[ALU.scala 997:28]
                                                                  node a_39 = asSInt(_a_T_39) @[ALU.scala 997:35]
                                                                  node _T_308 = geq(V_inB_8[0], a_39) @[ALU.scala 999:34]
                                                                  when _T_308 : @[ALU.scala 999:40]
                                                                    node _out8_0_T_47 = asUInt(V_inB_8[0]) @[ALU.scala 1000:44]
                                                                    node _out8_0_T_48 = asSInt(_out8_0_T_47) @[ALU.scala 1000:52]
                                                                    out8[0] <= _out8_0_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_0_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_0_T_50 = asSInt(_out8_0_T_49) @[ALU.scala 1002:43]
                                                                    out8[0] <= _out8_0_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_309 = geq(V_inB_8[1], a_39) @[ALU.scala 999:34]
                                                                  when _T_309 : @[ALU.scala 999:40]
                                                                    node _out8_1_T_47 = asUInt(V_inB_8[1]) @[ALU.scala 1000:44]
                                                                    node _out8_1_T_48 = asSInt(_out8_1_T_47) @[ALU.scala 1000:52]
                                                                    out8[1] <= _out8_1_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_1_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_1_T_50 = asSInt(_out8_1_T_49) @[ALU.scala 1002:43]
                                                                    out8[1] <= _out8_1_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_310 = geq(V_inB_8[2], a_39) @[ALU.scala 999:34]
                                                                  when _T_310 : @[ALU.scala 999:40]
                                                                    node _out8_2_T_47 = asUInt(V_inB_8[2]) @[ALU.scala 1000:44]
                                                                    node _out8_2_T_48 = asSInt(_out8_2_T_47) @[ALU.scala 1000:52]
                                                                    out8[2] <= _out8_2_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_2_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_2_T_50 = asSInt(_out8_2_T_49) @[ALU.scala 1002:43]
                                                                    out8[2] <= _out8_2_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_311 = geq(V_inB_8[3], a_39) @[ALU.scala 999:34]
                                                                  when _T_311 : @[ALU.scala 999:40]
                                                                    node _out8_3_T_47 = asUInt(V_inB_8[3]) @[ALU.scala 1000:44]
                                                                    node _out8_3_T_48 = asSInt(_out8_3_T_47) @[ALU.scala 1000:52]
                                                                    out8[3] <= _out8_3_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_3_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_3_T_50 = asSInt(_out8_3_T_49) @[ALU.scala 1002:43]
                                                                    out8[3] <= _out8_3_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_312 = geq(V_inB_8[4], a_39) @[ALU.scala 999:34]
                                                                  when _T_312 : @[ALU.scala 999:40]
                                                                    node _out8_4_T_47 = asUInt(V_inB_8[4]) @[ALU.scala 1000:44]
                                                                    node _out8_4_T_48 = asSInt(_out8_4_T_47) @[ALU.scala 1000:52]
                                                                    out8[4] <= _out8_4_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_4_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_4_T_50 = asSInt(_out8_4_T_49) @[ALU.scala 1002:43]
                                                                    out8[4] <= _out8_4_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_313 = geq(V_inB_8[5], a_39) @[ALU.scala 999:34]
                                                                  when _T_313 : @[ALU.scala 999:40]
                                                                    node _out8_5_T_47 = asUInt(V_inB_8[5]) @[ALU.scala 1000:44]
                                                                    node _out8_5_T_48 = asSInt(_out8_5_T_47) @[ALU.scala 1000:52]
                                                                    out8[5] <= _out8_5_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_5_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_5_T_50 = asSInt(_out8_5_T_49) @[ALU.scala 1002:43]
                                                                    out8[5] <= _out8_5_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_314 = geq(V_inB_8[6], a_39) @[ALU.scala 999:34]
                                                                  when _T_314 : @[ALU.scala 999:40]
                                                                    node _out8_6_T_47 = asUInt(V_inB_8[6]) @[ALU.scala 1000:44]
                                                                    node _out8_6_T_48 = asSInt(_out8_6_T_47) @[ALU.scala 1000:52]
                                                                    out8[6] <= _out8_6_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_6_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_6_T_50 = asSInt(_out8_6_T_49) @[ALU.scala 1002:43]
                                                                    out8[6] <= _out8_6_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_315 = geq(V_inB_8[7], a_39) @[ALU.scala 999:34]
                                                                  when _T_315 : @[ALU.scala 999:40]
                                                                    node _out8_7_T_47 = asUInt(V_inB_8[7]) @[ALU.scala 1000:44]
                                                                    node _out8_7_T_48 = asSInt(_out8_7_T_47) @[ALU.scala 1000:52]
                                                                    out8[7] <= _out8_7_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_7_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_7_T_50 = asSInt(_out8_7_T_49) @[ALU.scala 1002:43]
                                                                    out8[7] <= _out8_7_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_316 = geq(V_inB_8[8], a_39) @[ALU.scala 999:34]
                                                                  when _T_316 : @[ALU.scala 999:40]
                                                                    node _out8_8_T_47 = asUInt(V_inB_8[8]) @[ALU.scala 1000:44]
                                                                    node _out8_8_T_48 = asSInt(_out8_8_T_47) @[ALU.scala 1000:52]
                                                                    out8[8] <= _out8_8_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_8_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_8_T_50 = asSInt(_out8_8_T_49) @[ALU.scala 1002:43]
                                                                    out8[8] <= _out8_8_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_317 = geq(V_inB_8[9], a_39) @[ALU.scala 999:34]
                                                                  when _T_317 : @[ALU.scala 999:40]
                                                                    node _out8_9_T_47 = asUInt(V_inB_8[9]) @[ALU.scala 1000:44]
                                                                    node _out8_9_T_48 = asSInt(_out8_9_T_47) @[ALU.scala 1000:52]
                                                                    out8[9] <= _out8_9_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_9_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_9_T_50 = asSInt(_out8_9_T_49) @[ALU.scala 1002:43]
                                                                    out8[9] <= _out8_9_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_318 = geq(V_inB_8[10], a_39) @[ALU.scala 999:34]
                                                                  when _T_318 : @[ALU.scala 999:40]
                                                                    node _out8_10_T_47 = asUInt(V_inB_8[10]) @[ALU.scala 1000:44]
                                                                    node _out8_10_T_48 = asSInt(_out8_10_T_47) @[ALU.scala 1000:52]
                                                                    out8[10] <= _out8_10_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_10_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_10_T_50 = asSInt(_out8_10_T_49) @[ALU.scala 1002:43]
                                                                    out8[10] <= _out8_10_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_319 = geq(V_inB_8[11], a_39) @[ALU.scala 999:34]
                                                                  when _T_319 : @[ALU.scala 999:40]
                                                                    node _out8_11_T_47 = asUInt(V_inB_8[11]) @[ALU.scala 1000:44]
                                                                    node _out8_11_T_48 = asSInt(_out8_11_T_47) @[ALU.scala 1000:52]
                                                                    out8[11] <= _out8_11_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_11_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_11_T_50 = asSInt(_out8_11_T_49) @[ALU.scala 1002:43]
                                                                    out8[11] <= _out8_11_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_320 = geq(V_inB_8[12], a_39) @[ALU.scala 999:34]
                                                                  when _T_320 : @[ALU.scala 999:40]
                                                                    node _out8_12_T_47 = asUInt(V_inB_8[12]) @[ALU.scala 1000:44]
                                                                    node _out8_12_T_48 = asSInt(_out8_12_T_47) @[ALU.scala 1000:52]
                                                                    out8[12] <= _out8_12_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_12_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_12_T_50 = asSInt(_out8_12_T_49) @[ALU.scala 1002:43]
                                                                    out8[12] <= _out8_12_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_321 = geq(V_inB_8[13], a_39) @[ALU.scala 999:34]
                                                                  when _T_321 : @[ALU.scala 999:40]
                                                                    node _out8_13_T_47 = asUInt(V_inB_8[13]) @[ALU.scala 1000:44]
                                                                    node _out8_13_T_48 = asSInt(_out8_13_T_47) @[ALU.scala 1000:52]
                                                                    out8[13] <= _out8_13_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_13_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_13_T_50 = asSInt(_out8_13_T_49) @[ALU.scala 1002:43]
                                                                    out8[13] <= _out8_13_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_322 = geq(V_inB_8[14], a_39) @[ALU.scala 999:34]
                                                                  when _T_322 : @[ALU.scala 999:40]
                                                                    node _out8_14_T_47 = asUInt(V_inB_8[14]) @[ALU.scala 1000:44]
                                                                    node _out8_14_T_48 = asSInt(_out8_14_T_47) @[ALU.scala 1000:52]
                                                                    out8[14] <= _out8_14_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_14_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_14_T_50 = asSInt(_out8_14_T_49) @[ALU.scala 1002:43]
                                                                    out8[14] <= _out8_14_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node _T_323 = geq(V_inB_8[15], a_39) @[ALU.scala 999:34]
                                                                  when _T_323 : @[ALU.scala 999:40]
                                                                    node _out8_15_T_47 = asUInt(V_inB_8[15]) @[ALU.scala 1000:44]
                                                                    node _out8_15_T_48 = asSInt(_out8_15_T_47) @[ALU.scala 1000:52]
                                                                    out8[15] <= _out8_15_T_48 @[ALU.scala 1000:29]
                                                                    skip @[ALU.scala 999:40]
                                                                  else : @[ALU.scala 1001:29]
                                                                    node _out8_15_T_49 = asUInt(a_39) @[ALU.scala 1002:35]
                                                                    node _out8_15_T_50 = asSInt(_out8_15_T_49) @[ALU.scala 1002:43]
                                                                    out8[15] <= _out8_15_T_50 @[ALU.scala 1002:29]
                                                                    skip @[ALU.scala 1001:29]
                                                                  node io_V_out_lo_lo_lo_lo_23 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_lo_hi_23 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_lo_47 = cat(io_V_out_lo_lo_lo_hi_23, io_V_out_lo_lo_lo_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_hi_lo_23 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_hi_hi_23 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_hi_47 = cat(io_V_out_lo_lo_hi_hi_23, io_V_out_lo_lo_hi_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_71 = cat(io_V_out_lo_lo_hi_47, io_V_out_lo_lo_lo_47) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_lo_lo_23 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_lo_hi_23 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_lo_47 = cat(io_V_out_lo_hi_lo_hi_23, io_V_out_lo_hi_lo_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_hi_lo_23 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_hi_hi_23 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_hi_47 = cat(io_V_out_lo_hi_hi_hi_23, io_V_out_lo_hi_hi_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_71 = cat(io_V_out_lo_hi_hi_47, io_V_out_lo_hi_lo_47) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_96 = cat(io_V_out_lo_hi_71, io_V_out_lo_lo_71) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_lo_lo_23 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_lo_hi_23 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_lo_47 = cat(io_V_out_hi_lo_lo_hi_23, io_V_out_hi_lo_lo_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_hi_lo_23 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_hi_hi_23 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_hi_47 = cat(io_V_out_hi_lo_hi_hi_23, io_V_out_hi_lo_hi_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_71 = cat(io_V_out_hi_lo_hi_47, io_V_out_hi_lo_lo_47) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_lo_lo_23 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_lo_hi_23 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_lo_47 = cat(io_V_out_hi_hi_lo_hi_23, io_V_out_hi_hi_lo_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_hi_lo_23 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_hi_hi_23 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_hi_47 = cat(io_V_out_hi_hi_hi_hi_23, io_V_out_hi_hi_hi_lo_23) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_71 = cat(io_V_out_hi_hi_hi_47, io_V_out_hi_hi_lo_47) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_96 = cat(io_V_out_hi_hi_71, io_V_out_hi_lo_71) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_192 = cat(io_V_out_hi_96, io_V_out_lo_96) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_193 = asSInt(_io_V_out_T_192) @[ALU.scala 1005:181]
                                                                  io.V_out <= _io_V_out_T_193 @[ALU.scala 1005:22]
                                                                  skip @[ALU.scala 996:46]
                                                                else : @[ALU.scala 1006:21]
                                                                  io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1007:22]
                                                                  skip @[ALU.scala 1006:21]
                                                          skip @[ALU.scala 965:78]
                                                        else : @[ALU.scala 1011:79]
                                                          node _T_324 = eq(io.alu_Op, UInt<9>("h030")) @[ALU.scala 1011:27]
                                                          node _T_325 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 1011:65]
                                                          node _T_326 = and(_T_324, _T_325) @[ALU.scala 1011:50]
                                                          when _T_326 : @[ALU.scala 1011:79]
                                                            node _T_327 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 1012:26]
                                                            when _T_327 : @[ALU.scala 1012:40]
                                                              node _T_328 = geq(V_inB_64[0], V_inA_64[0]) @[ALU.scala 1014:35]
                                                              when _T_328 : @[ALU.scala 1014:51]
                                                                node _out64_0_T_51 = asUInt(V_inB_64[0]) @[ALU.scala 1015:46]
                                                                node _out64_0_T_52 = asSInt(_out64_0_T_51) @[ALU.scala 1015:54]
                                                                out64[0] <= _out64_0_T_52 @[ALU.scala 1015:30]
                                                                skip @[ALU.scala 1014:51]
                                                              else : @[ALU.scala 1016:29]
                                                                node _out64_0_T_53 = asUInt(V_inA_64[0]) @[ALU.scala 1017:46]
                                                                node _out64_0_T_54 = asSInt(_out64_0_T_53) @[ALU.scala 1017:54]
                                                                out64[0] <= _out64_0_T_54 @[ALU.scala 1017:30]
                                                                skip @[ALU.scala 1016:29]
                                                              node _T_329 = geq(V_inB_64[1], V_inA_64[1]) @[ALU.scala 1014:35]
                                                              when _T_329 : @[ALU.scala 1014:51]
                                                                node _out64_1_T_51 = asUInt(V_inB_64[1]) @[ALU.scala 1015:46]
                                                                node _out64_1_T_52 = asSInt(_out64_1_T_51) @[ALU.scala 1015:54]
                                                                out64[1] <= _out64_1_T_52 @[ALU.scala 1015:30]
                                                                skip @[ALU.scala 1014:51]
                                                              else : @[ALU.scala 1016:29]
                                                                node _out64_1_T_53 = asUInt(V_inA_64[1]) @[ALU.scala 1017:46]
                                                                node _out64_1_T_54 = asSInt(_out64_1_T_53) @[ALU.scala 1017:54]
                                                                out64[1] <= _out64_1_T_54 @[ALU.scala 1017:30]
                                                                skip @[ALU.scala 1016:29]
                                                              node io_V_out_lo_97 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                              node io_V_out_hi_97 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                              node _io_V_out_T_194 = cat(io_V_out_hi_97, io_V_out_lo_97) @[Cat.scala 30:58]
                                                              node _io_V_out_T_195 = asSInt(_io_V_out_T_194) @[ALU.scala 1020:51]
                                                              io.V_out <= _io_V_out_T_195 @[ALU.scala 1020:22]
                                                              skip @[ALU.scala 1012:40]
                                                            else : @[ALU.scala 1021:46]
                                                              node _T_330 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 1021:32]
                                                              when _T_330 : @[ALU.scala 1021:46]
                                                                node _T_331 = geq(V_inB_32[0], V_inA_32[0]) @[ALU.scala 1023:35]
                                                                when _T_331 : @[ALU.scala 1023:51]
                                                                  node _out32_0_T_51 = asUInt(V_inB_32[0]) @[ALU.scala 1024:46]
                                                                  node _out32_0_T_52 = asSInt(_out32_0_T_51) @[ALU.scala 1024:54]
                                                                  out32[0] <= _out32_0_T_52 @[ALU.scala 1024:30]
                                                                  skip @[ALU.scala 1023:51]
                                                                else : @[ALU.scala 1025:29]
                                                                  node _out32_0_T_53 = asUInt(V_inA_32[0]) @[ALU.scala 1026:46]
                                                                  node _out32_0_T_54 = asSInt(_out32_0_T_53) @[ALU.scala 1026:54]
                                                                  out32[0] <= _out32_0_T_54 @[ALU.scala 1026:30]
                                                                  skip @[ALU.scala 1025:29]
                                                                node _T_332 = geq(V_inB_32[1], V_inA_32[1]) @[ALU.scala 1023:35]
                                                                when _T_332 : @[ALU.scala 1023:51]
                                                                  node _out32_1_T_51 = asUInt(V_inB_32[1]) @[ALU.scala 1024:46]
                                                                  node _out32_1_T_52 = asSInt(_out32_1_T_51) @[ALU.scala 1024:54]
                                                                  out32[1] <= _out32_1_T_52 @[ALU.scala 1024:30]
                                                                  skip @[ALU.scala 1023:51]
                                                                else : @[ALU.scala 1025:29]
                                                                  node _out32_1_T_53 = asUInt(V_inA_32[1]) @[ALU.scala 1026:46]
                                                                  node _out32_1_T_54 = asSInt(_out32_1_T_53) @[ALU.scala 1026:54]
                                                                  out32[1] <= _out32_1_T_54 @[ALU.scala 1026:30]
                                                                  skip @[ALU.scala 1025:29]
                                                                node _T_333 = geq(V_inB_32[2], V_inA_32[2]) @[ALU.scala 1023:35]
                                                                when _T_333 : @[ALU.scala 1023:51]
                                                                  node _out32_2_T_51 = asUInt(V_inB_32[2]) @[ALU.scala 1024:46]
                                                                  node _out32_2_T_52 = asSInt(_out32_2_T_51) @[ALU.scala 1024:54]
                                                                  out32[2] <= _out32_2_T_52 @[ALU.scala 1024:30]
                                                                  skip @[ALU.scala 1023:51]
                                                                else : @[ALU.scala 1025:29]
                                                                  node _out32_2_T_53 = asUInt(V_inA_32[2]) @[ALU.scala 1026:46]
                                                                  node _out32_2_T_54 = asSInt(_out32_2_T_53) @[ALU.scala 1026:54]
                                                                  out32[2] <= _out32_2_T_54 @[ALU.scala 1026:30]
                                                                  skip @[ALU.scala 1025:29]
                                                                node _T_334 = geq(V_inB_32[3], V_inA_32[3]) @[ALU.scala 1023:35]
                                                                when _T_334 : @[ALU.scala 1023:51]
                                                                  node _out32_3_T_51 = asUInt(V_inB_32[3]) @[ALU.scala 1024:46]
                                                                  node _out32_3_T_52 = asSInt(_out32_3_T_51) @[ALU.scala 1024:54]
                                                                  out32[3] <= _out32_3_T_52 @[ALU.scala 1024:30]
                                                                  skip @[ALU.scala 1023:51]
                                                                else : @[ALU.scala 1025:29]
                                                                  node _out32_3_T_53 = asUInt(V_inA_32[3]) @[ALU.scala 1026:46]
                                                                  node _out32_3_T_54 = asSInt(_out32_3_T_53) @[ALU.scala 1026:54]
                                                                  out32[3] <= _out32_3_T_54 @[ALU.scala 1026:30]
                                                                  skip @[ALU.scala 1025:29]
                                                                node io_V_out_lo_lo_72 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_hi_72 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                                node io_V_out_lo_98 = cat(io_V_out_lo_hi_72, io_V_out_lo_lo_72) @[Cat.scala 30:58]
                                                                node io_V_out_hi_lo_72 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_hi_72 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_98 = cat(io_V_out_hi_hi_72, io_V_out_hi_lo_72) @[Cat.scala 30:58]
                                                                node _io_V_out_T_196 = cat(io_V_out_hi_98, io_V_out_lo_98) @[Cat.scala 30:58]
                                                                node _io_V_out_T_197 = asSInt(_io_V_out_T_196) @[ALU.scala 1029:71]
                                                                io.V_out <= _io_V_out_T_197 @[ALU.scala 1029:22]
                                                                skip @[ALU.scala 1021:46]
                                                              else : @[ALU.scala 1030:46]
                                                                node _T_335 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 1030:32]
                                                                when _T_335 : @[ALU.scala 1030:46]
                                                                  node _T_336 = geq(V_inB_16[0], V_inA_16[0]) @[ALU.scala 1032:35]
                                                                  when _T_336 : @[ALU.scala 1032:51]
                                                                    node _out16_0_T_51 = asUInt(V_inB_16[0]) @[ALU.scala 1033:46]
                                                                    node _out16_0_T_52 = asSInt(_out16_0_T_51) @[ALU.scala 1033:54]
                                                                    out16[0] <= _out16_0_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_0_T_53 = asUInt(V_inA_16[0]) @[ALU.scala 1035:46]
                                                                    node _out16_0_T_54 = asSInt(_out16_0_T_53) @[ALU.scala 1035:54]
                                                                    out16[0] <= _out16_0_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_337 = geq(V_inB_16[1], V_inA_16[1]) @[ALU.scala 1032:35]
                                                                  when _T_337 : @[ALU.scala 1032:51]
                                                                    node _out16_1_T_51 = asUInt(V_inB_16[1]) @[ALU.scala 1033:46]
                                                                    node _out16_1_T_52 = asSInt(_out16_1_T_51) @[ALU.scala 1033:54]
                                                                    out16[1] <= _out16_1_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_1_T_53 = asUInt(V_inA_16[1]) @[ALU.scala 1035:46]
                                                                    node _out16_1_T_54 = asSInt(_out16_1_T_53) @[ALU.scala 1035:54]
                                                                    out16[1] <= _out16_1_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_338 = geq(V_inB_16[2], V_inA_16[2]) @[ALU.scala 1032:35]
                                                                  when _T_338 : @[ALU.scala 1032:51]
                                                                    node _out16_2_T_51 = asUInt(V_inB_16[2]) @[ALU.scala 1033:46]
                                                                    node _out16_2_T_52 = asSInt(_out16_2_T_51) @[ALU.scala 1033:54]
                                                                    out16[2] <= _out16_2_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_2_T_53 = asUInt(V_inA_16[2]) @[ALU.scala 1035:46]
                                                                    node _out16_2_T_54 = asSInt(_out16_2_T_53) @[ALU.scala 1035:54]
                                                                    out16[2] <= _out16_2_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_339 = geq(V_inB_16[3], V_inA_16[3]) @[ALU.scala 1032:35]
                                                                  when _T_339 : @[ALU.scala 1032:51]
                                                                    node _out16_3_T_51 = asUInt(V_inB_16[3]) @[ALU.scala 1033:46]
                                                                    node _out16_3_T_52 = asSInt(_out16_3_T_51) @[ALU.scala 1033:54]
                                                                    out16[3] <= _out16_3_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_3_T_53 = asUInt(V_inA_16[3]) @[ALU.scala 1035:46]
                                                                    node _out16_3_T_54 = asSInt(_out16_3_T_53) @[ALU.scala 1035:54]
                                                                    out16[3] <= _out16_3_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_340 = geq(V_inB_16[4], V_inA_16[4]) @[ALU.scala 1032:35]
                                                                  when _T_340 : @[ALU.scala 1032:51]
                                                                    node _out16_4_T_51 = asUInt(V_inB_16[4]) @[ALU.scala 1033:46]
                                                                    node _out16_4_T_52 = asSInt(_out16_4_T_51) @[ALU.scala 1033:54]
                                                                    out16[4] <= _out16_4_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_4_T_53 = asUInt(V_inA_16[4]) @[ALU.scala 1035:46]
                                                                    node _out16_4_T_54 = asSInt(_out16_4_T_53) @[ALU.scala 1035:54]
                                                                    out16[4] <= _out16_4_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_341 = geq(V_inB_16[5], V_inA_16[5]) @[ALU.scala 1032:35]
                                                                  when _T_341 : @[ALU.scala 1032:51]
                                                                    node _out16_5_T_51 = asUInt(V_inB_16[5]) @[ALU.scala 1033:46]
                                                                    node _out16_5_T_52 = asSInt(_out16_5_T_51) @[ALU.scala 1033:54]
                                                                    out16[5] <= _out16_5_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_5_T_53 = asUInt(V_inA_16[5]) @[ALU.scala 1035:46]
                                                                    node _out16_5_T_54 = asSInt(_out16_5_T_53) @[ALU.scala 1035:54]
                                                                    out16[5] <= _out16_5_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_342 = geq(V_inB_16[6], V_inA_16[6]) @[ALU.scala 1032:35]
                                                                  when _T_342 : @[ALU.scala 1032:51]
                                                                    node _out16_6_T_51 = asUInt(V_inB_16[6]) @[ALU.scala 1033:46]
                                                                    node _out16_6_T_52 = asSInt(_out16_6_T_51) @[ALU.scala 1033:54]
                                                                    out16[6] <= _out16_6_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_6_T_53 = asUInt(V_inA_16[6]) @[ALU.scala 1035:46]
                                                                    node _out16_6_T_54 = asSInt(_out16_6_T_53) @[ALU.scala 1035:54]
                                                                    out16[6] <= _out16_6_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node _T_343 = geq(V_inB_16[7], V_inA_16[7]) @[ALU.scala 1032:35]
                                                                  when _T_343 : @[ALU.scala 1032:51]
                                                                    node _out16_7_T_51 = asUInt(V_inB_16[7]) @[ALU.scala 1033:46]
                                                                    node _out16_7_T_52 = asSInt(_out16_7_T_51) @[ALU.scala 1033:54]
                                                                    out16[7] <= _out16_7_T_52 @[ALU.scala 1033:30]
                                                                    skip @[ALU.scala 1032:51]
                                                                  else : @[ALU.scala 1034:29]
                                                                    node _out16_7_T_53 = asUInt(V_inA_16[7]) @[ALU.scala 1035:46]
                                                                    node _out16_7_T_54 = asSInt(_out16_7_T_53) @[ALU.scala 1035:54]
                                                                    out16[7] <= _out16_7_T_54 @[ALU.scala 1035:30]
                                                                    skip @[ALU.scala 1034:29]
                                                                  node io_V_out_lo_lo_lo_48 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_hi_48 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_lo_73 = cat(io_V_out_lo_lo_hi_48, io_V_out_lo_lo_lo_48) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_lo_48 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_hi_48 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_73 = cat(io_V_out_lo_hi_hi_48, io_V_out_lo_hi_lo_48) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_99 = cat(io_V_out_lo_hi_73, io_V_out_lo_lo_73) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_lo_48 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_hi_48 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_73 = cat(io_V_out_hi_lo_hi_48, io_V_out_hi_lo_lo_48) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_lo_48 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_hi_48 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_73 = cat(io_V_out_hi_hi_hi_48, io_V_out_hi_hi_lo_48) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_99 = cat(io_V_out_hi_hi_73, io_V_out_hi_lo_73) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_198 = cat(io_V_out_hi_99, io_V_out_lo_99) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_199 = asSInt(_io_V_out_T_198) @[ALU.scala 1038:111]
                                                                  io.V_out <= _io_V_out_T_199 @[ALU.scala 1038:22]
                                                                  skip @[ALU.scala 1030:46]
                                                                else : @[ALU.scala 1039:46]
                                                                  node _T_344 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 1039:32]
                                                                  when _T_344 : @[ALU.scala 1039:46]
                                                                    node _T_345 = geq(V_inB_8[0], V_inA_8[0]) @[ALU.scala 1041:34]
                                                                    when _T_345 : @[ALU.scala 1041:49]
                                                                      node _out8_0_T_51 = asUInt(V_inB_8[0]) @[ALU.scala 1042:44]
                                                                      node _out8_0_T_52 = asSInt(_out8_0_T_51) @[ALU.scala 1042:52]
                                                                      out8[0] <= _out8_0_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_0_T_53 = asUInt(V_inA_8[0]) @[ALU.scala 1044:44]
                                                                      node _out8_0_T_54 = asSInt(_out8_0_T_53) @[ALU.scala 1044:52]
                                                                      out8[0] <= _out8_0_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_346 = geq(V_inB_8[1], V_inA_8[1]) @[ALU.scala 1041:34]
                                                                    when _T_346 : @[ALU.scala 1041:49]
                                                                      node _out8_1_T_51 = asUInt(V_inB_8[1]) @[ALU.scala 1042:44]
                                                                      node _out8_1_T_52 = asSInt(_out8_1_T_51) @[ALU.scala 1042:52]
                                                                      out8[1] <= _out8_1_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_1_T_53 = asUInt(V_inA_8[1]) @[ALU.scala 1044:44]
                                                                      node _out8_1_T_54 = asSInt(_out8_1_T_53) @[ALU.scala 1044:52]
                                                                      out8[1] <= _out8_1_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_347 = geq(V_inB_8[2], V_inA_8[2]) @[ALU.scala 1041:34]
                                                                    when _T_347 : @[ALU.scala 1041:49]
                                                                      node _out8_2_T_51 = asUInt(V_inB_8[2]) @[ALU.scala 1042:44]
                                                                      node _out8_2_T_52 = asSInt(_out8_2_T_51) @[ALU.scala 1042:52]
                                                                      out8[2] <= _out8_2_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_2_T_53 = asUInt(V_inA_8[2]) @[ALU.scala 1044:44]
                                                                      node _out8_2_T_54 = asSInt(_out8_2_T_53) @[ALU.scala 1044:52]
                                                                      out8[2] <= _out8_2_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_348 = geq(V_inB_8[3], V_inA_8[3]) @[ALU.scala 1041:34]
                                                                    when _T_348 : @[ALU.scala 1041:49]
                                                                      node _out8_3_T_51 = asUInt(V_inB_8[3]) @[ALU.scala 1042:44]
                                                                      node _out8_3_T_52 = asSInt(_out8_3_T_51) @[ALU.scala 1042:52]
                                                                      out8[3] <= _out8_3_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_3_T_53 = asUInt(V_inA_8[3]) @[ALU.scala 1044:44]
                                                                      node _out8_3_T_54 = asSInt(_out8_3_T_53) @[ALU.scala 1044:52]
                                                                      out8[3] <= _out8_3_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_349 = geq(V_inB_8[4], V_inA_8[4]) @[ALU.scala 1041:34]
                                                                    when _T_349 : @[ALU.scala 1041:49]
                                                                      node _out8_4_T_51 = asUInt(V_inB_8[4]) @[ALU.scala 1042:44]
                                                                      node _out8_4_T_52 = asSInt(_out8_4_T_51) @[ALU.scala 1042:52]
                                                                      out8[4] <= _out8_4_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_4_T_53 = asUInt(V_inA_8[4]) @[ALU.scala 1044:44]
                                                                      node _out8_4_T_54 = asSInt(_out8_4_T_53) @[ALU.scala 1044:52]
                                                                      out8[4] <= _out8_4_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_350 = geq(V_inB_8[5], V_inA_8[5]) @[ALU.scala 1041:34]
                                                                    when _T_350 : @[ALU.scala 1041:49]
                                                                      node _out8_5_T_51 = asUInt(V_inB_8[5]) @[ALU.scala 1042:44]
                                                                      node _out8_5_T_52 = asSInt(_out8_5_T_51) @[ALU.scala 1042:52]
                                                                      out8[5] <= _out8_5_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_5_T_53 = asUInt(V_inA_8[5]) @[ALU.scala 1044:44]
                                                                      node _out8_5_T_54 = asSInt(_out8_5_T_53) @[ALU.scala 1044:52]
                                                                      out8[5] <= _out8_5_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_351 = geq(V_inB_8[6], V_inA_8[6]) @[ALU.scala 1041:34]
                                                                    when _T_351 : @[ALU.scala 1041:49]
                                                                      node _out8_6_T_51 = asUInt(V_inB_8[6]) @[ALU.scala 1042:44]
                                                                      node _out8_6_T_52 = asSInt(_out8_6_T_51) @[ALU.scala 1042:52]
                                                                      out8[6] <= _out8_6_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_6_T_53 = asUInt(V_inA_8[6]) @[ALU.scala 1044:44]
                                                                      node _out8_6_T_54 = asSInt(_out8_6_T_53) @[ALU.scala 1044:52]
                                                                      out8[6] <= _out8_6_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_352 = geq(V_inB_8[7], V_inA_8[7]) @[ALU.scala 1041:34]
                                                                    when _T_352 : @[ALU.scala 1041:49]
                                                                      node _out8_7_T_51 = asUInt(V_inB_8[7]) @[ALU.scala 1042:44]
                                                                      node _out8_7_T_52 = asSInt(_out8_7_T_51) @[ALU.scala 1042:52]
                                                                      out8[7] <= _out8_7_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_7_T_53 = asUInt(V_inA_8[7]) @[ALU.scala 1044:44]
                                                                      node _out8_7_T_54 = asSInt(_out8_7_T_53) @[ALU.scala 1044:52]
                                                                      out8[7] <= _out8_7_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_353 = geq(V_inB_8[8], V_inA_8[8]) @[ALU.scala 1041:34]
                                                                    when _T_353 : @[ALU.scala 1041:49]
                                                                      node _out8_8_T_51 = asUInt(V_inB_8[8]) @[ALU.scala 1042:44]
                                                                      node _out8_8_T_52 = asSInt(_out8_8_T_51) @[ALU.scala 1042:52]
                                                                      out8[8] <= _out8_8_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_8_T_53 = asUInt(V_inA_8[8]) @[ALU.scala 1044:44]
                                                                      node _out8_8_T_54 = asSInt(_out8_8_T_53) @[ALU.scala 1044:52]
                                                                      out8[8] <= _out8_8_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_354 = geq(V_inB_8[9], V_inA_8[9]) @[ALU.scala 1041:34]
                                                                    when _T_354 : @[ALU.scala 1041:49]
                                                                      node _out8_9_T_51 = asUInt(V_inB_8[9]) @[ALU.scala 1042:44]
                                                                      node _out8_9_T_52 = asSInt(_out8_9_T_51) @[ALU.scala 1042:52]
                                                                      out8[9] <= _out8_9_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_9_T_53 = asUInt(V_inA_8[9]) @[ALU.scala 1044:44]
                                                                      node _out8_9_T_54 = asSInt(_out8_9_T_53) @[ALU.scala 1044:52]
                                                                      out8[9] <= _out8_9_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_355 = geq(V_inB_8[10], V_inA_8[10]) @[ALU.scala 1041:34]
                                                                    when _T_355 : @[ALU.scala 1041:49]
                                                                      node _out8_10_T_51 = asUInt(V_inB_8[10]) @[ALU.scala 1042:44]
                                                                      node _out8_10_T_52 = asSInt(_out8_10_T_51) @[ALU.scala 1042:52]
                                                                      out8[10] <= _out8_10_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_10_T_53 = asUInt(V_inA_8[10]) @[ALU.scala 1044:44]
                                                                      node _out8_10_T_54 = asSInt(_out8_10_T_53) @[ALU.scala 1044:52]
                                                                      out8[10] <= _out8_10_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_356 = geq(V_inB_8[11], V_inA_8[11]) @[ALU.scala 1041:34]
                                                                    when _T_356 : @[ALU.scala 1041:49]
                                                                      node _out8_11_T_51 = asUInt(V_inB_8[11]) @[ALU.scala 1042:44]
                                                                      node _out8_11_T_52 = asSInt(_out8_11_T_51) @[ALU.scala 1042:52]
                                                                      out8[11] <= _out8_11_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_11_T_53 = asUInt(V_inA_8[11]) @[ALU.scala 1044:44]
                                                                      node _out8_11_T_54 = asSInt(_out8_11_T_53) @[ALU.scala 1044:52]
                                                                      out8[11] <= _out8_11_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_357 = geq(V_inB_8[12], V_inA_8[12]) @[ALU.scala 1041:34]
                                                                    when _T_357 : @[ALU.scala 1041:49]
                                                                      node _out8_12_T_51 = asUInt(V_inB_8[12]) @[ALU.scala 1042:44]
                                                                      node _out8_12_T_52 = asSInt(_out8_12_T_51) @[ALU.scala 1042:52]
                                                                      out8[12] <= _out8_12_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_12_T_53 = asUInt(V_inA_8[12]) @[ALU.scala 1044:44]
                                                                      node _out8_12_T_54 = asSInt(_out8_12_T_53) @[ALU.scala 1044:52]
                                                                      out8[12] <= _out8_12_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_358 = geq(V_inB_8[13], V_inA_8[13]) @[ALU.scala 1041:34]
                                                                    when _T_358 : @[ALU.scala 1041:49]
                                                                      node _out8_13_T_51 = asUInt(V_inB_8[13]) @[ALU.scala 1042:44]
                                                                      node _out8_13_T_52 = asSInt(_out8_13_T_51) @[ALU.scala 1042:52]
                                                                      out8[13] <= _out8_13_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_13_T_53 = asUInt(V_inA_8[13]) @[ALU.scala 1044:44]
                                                                      node _out8_13_T_54 = asSInt(_out8_13_T_53) @[ALU.scala 1044:52]
                                                                      out8[13] <= _out8_13_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_359 = geq(V_inB_8[14], V_inA_8[14]) @[ALU.scala 1041:34]
                                                                    when _T_359 : @[ALU.scala 1041:49]
                                                                      node _out8_14_T_51 = asUInt(V_inB_8[14]) @[ALU.scala 1042:44]
                                                                      node _out8_14_T_52 = asSInt(_out8_14_T_51) @[ALU.scala 1042:52]
                                                                      out8[14] <= _out8_14_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_14_T_53 = asUInt(V_inA_8[14]) @[ALU.scala 1044:44]
                                                                      node _out8_14_T_54 = asSInt(_out8_14_T_53) @[ALU.scala 1044:52]
                                                                      out8[14] <= _out8_14_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node _T_360 = geq(V_inB_8[15], V_inA_8[15]) @[ALU.scala 1041:34]
                                                                    when _T_360 : @[ALU.scala 1041:49]
                                                                      node _out8_15_T_51 = asUInt(V_inB_8[15]) @[ALU.scala 1042:44]
                                                                      node _out8_15_T_52 = asSInt(_out8_15_T_51) @[ALU.scala 1042:52]
                                                                      out8[15] <= _out8_15_T_52 @[ALU.scala 1042:29]
                                                                      skip @[ALU.scala 1041:49]
                                                                    else : @[ALU.scala 1043:29]
                                                                      node _out8_15_T_53 = asUInt(V_inA_8[15]) @[ALU.scala 1044:44]
                                                                      node _out8_15_T_54 = asSInt(_out8_15_T_53) @[ALU.scala 1044:52]
                                                                      out8[15] <= _out8_15_T_54 @[ALU.scala 1044:29]
                                                                      skip @[ALU.scala 1043:29]
                                                                    node io_V_out_lo_lo_lo_lo_24 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_lo_hi_24 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_lo_49 = cat(io_V_out_lo_lo_lo_hi_24, io_V_out_lo_lo_lo_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_hi_lo_24 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_hi_hi_24 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_hi_49 = cat(io_V_out_lo_lo_hi_hi_24, io_V_out_lo_lo_hi_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_74 = cat(io_V_out_lo_lo_hi_49, io_V_out_lo_lo_lo_49) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_lo_lo_24 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_lo_hi_24 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_lo_49 = cat(io_V_out_lo_hi_lo_hi_24, io_V_out_lo_hi_lo_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_hi_lo_24 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_hi_hi_24 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_hi_49 = cat(io_V_out_lo_hi_hi_hi_24, io_V_out_lo_hi_hi_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_74 = cat(io_V_out_lo_hi_hi_49, io_V_out_lo_hi_lo_49) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_100 = cat(io_V_out_lo_hi_74, io_V_out_lo_lo_74) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_lo_lo_24 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_lo_hi_24 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_lo_49 = cat(io_V_out_hi_lo_lo_hi_24, io_V_out_hi_lo_lo_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_hi_lo_24 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_hi_hi_24 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_hi_49 = cat(io_V_out_hi_lo_hi_hi_24, io_V_out_hi_lo_hi_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_74 = cat(io_V_out_hi_lo_hi_49, io_V_out_hi_lo_lo_49) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_lo_lo_24 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_lo_hi_24 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_lo_49 = cat(io_V_out_hi_hi_lo_hi_24, io_V_out_hi_hi_lo_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_hi_lo_24 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_hi_hi_24 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_hi_49 = cat(io_V_out_hi_hi_hi_hi_24, io_V_out_hi_hi_hi_lo_24) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_74 = cat(io_V_out_hi_hi_hi_49, io_V_out_hi_hi_lo_49) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_100 = cat(io_V_out_hi_hi_74, io_V_out_hi_lo_74) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_200 = cat(io_V_out_hi_100, io_V_out_lo_100) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_201 = asSInt(_io_V_out_T_200) @[ALU.scala 1047:181]
                                                                    io.V_out <= _io_V_out_T_201 @[ALU.scala 1047:22]
                                                                    skip @[ALU.scala 1039:46]
                                                                  else : @[ALU.scala 1048:21]
                                                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1049:22]
                                                                    skip @[ALU.scala 1048:21]
                                                            skip @[ALU.scala 1011:79]
                                                          else : @[ALU.scala 1054:78]
                                                            node _T_361 = eq(io.alu_Op, UInt<9>("h03c")) @[ALU.scala 1054:27]
                                                            node _T_362 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 1054:64]
                                                            node _T_363 = and(_T_361, _T_362) @[ALU.scala 1054:49]
                                                            when _T_363 : @[ALU.scala 1054:78]
                                                              node _T_364 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 1055:26]
                                                              when _T_364 : @[ALU.scala 1055:40]
                                                                node a_hi_10 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                                node a_lo_10 = asUInt(io.in_A) @[Cat.scala 30:58]
                                                                node _a_T_40 = cat(a_hi_10, a_lo_10) @[Cat.scala 30:58]
                                                                node a_40 = asSInt(_a_T_40) @[ALU.scala 1056:49]
                                                                node _T_365 = geq(V_inB_64[0], a_40) @[ALU.scala 1058:35]
                                                                when _T_365 : @[ALU.scala 1058:41]
                                                                  out64[0] <= V_inB_64[0] @[ALU.scala 1059:30]
                                                                  skip @[ALU.scala 1058:41]
                                                                else : @[ALU.scala 1060:29]
                                                                  out64[0] <= a_40 @[ALU.scala 1061:30]
                                                                  skip @[ALU.scala 1060:29]
                                                                node _T_366 = geq(V_inB_64[1], a_40) @[ALU.scala 1058:35]
                                                                when _T_366 : @[ALU.scala 1058:41]
                                                                  out64[1] <= V_inB_64[1] @[ALU.scala 1059:30]
                                                                  skip @[ALU.scala 1058:41]
                                                                else : @[ALU.scala 1060:29]
                                                                  out64[1] <= a_40 @[ALU.scala 1061:30]
                                                                  skip @[ALU.scala 1060:29]
                                                                node io_V_out_lo_101 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                                node io_V_out_hi_101 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                                node _io_V_out_T_202 = cat(io_V_out_hi_101, io_V_out_lo_101) @[Cat.scala 30:58]
                                                                node _io_V_out_T_203 = asSInt(_io_V_out_T_202) @[ALU.scala 1064:51]
                                                                io.V_out <= _io_V_out_T_203 @[ALU.scala 1064:22]
                                                                skip @[ALU.scala 1055:40]
                                                              else : @[ALU.scala 1065:46]
                                                                node _T_367 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 1065:32]
                                                                when _T_367 : @[ALU.scala 1065:46]
                                                                  node _a_T_41 = bits(io.in_A, 31, 0) @[ALU.scala 1066:28]
                                                                  node a_41 = asSInt(_a_T_41) @[ALU.scala 1066:36]
                                                                  node _T_368 = geq(V_inB_32[0], a_41) @[ALU.scala 1068:35]
                                                                  when _T_368 : @[ALU.scala 1068:41]
                                                                    out32[0] <= V_inB_32[0] @[ALU.scala 1069:30]
                                                                    skip @[ALU.scala 1068:41]
                                                                  else : @[ALU.scala 1070:29]
                                                                    out32[0] <= a_41 @[ALU.scala 1071:30]
                                                                    skip @[ALU.scala 1070:29]
                                                                  node _T_369 = geq(V_inB_32[1], a_41) @[ALU.scala 1068:35]
                                                                  when _T_369 : @[ALU.scala 1068:41]
                                                                    out32[1] <= V_inB_32[1] @[ALU.scala 1069:30]
                                                                    skip @[ALU.scala 1068:41]
                                                                  else : @[ALU.scala 1070:29]
                                                                    out32[1] <= a_41 @[ALU.scala 1071:30]
                                                                    skip @[ALU.scala 1070:29]
                                                                  node _T_370 = geq(V_inB_32[2], a_41) @[ALU.scala 1068:35]
                                                                  when _T_370 : @[ALU.scala 1068:41]
                                                                    out32[2] <= V_inB_32[2] @[ALU.scala 1069:30]
                                                                    skip @[ALU.scala 1068:41]
                                                                  else : @[ALU.scala 1070:29]
                                                                    out32[2] <= a_41 @[ALU.scala 1071:30]
                                                                    skip @[ALU.scala 1070:29]
                                                                  node _T_371 = geq(V_inB_32[3], a_41) @[ALU.scala 1068:35]
                                                                  when _T_371 : @[ALU.scala 1068:41]
                                                                    out32[3] <= V_inB_32[3] @[ALU.scala 1069:30]
                                                                    skip @[ALU.scala 1068:41]
                                                                  else : @[ALU.scala 1070:29]
                                                                    out32[3] <= a_41 @[ALU.scala 1071:30]
                                                                    skip @[ALU.scala 1070:29]
                                                                  node io_V_out_lo_lo_75 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_hi_75 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                                  node io_V_out_lo_102 = cat(io_V_out_lo_hi_75, io_V_out_lo_lo_75) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_lo_75 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_hi_75 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_102 = cat(io_V_out_hi_hi_75, io_V_out_hi_lo_75) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_204 = cat(io_V_out_hi_102, io_V_out_lo_102) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_205 = asSInt(_io_V_out_T_204) @[ALU.scala 1074:71]
                                                                  io.V_out <= _io_V_out_T_205 @[ALU.scala 1074:22]
                                                                  skip @[ALU.scala 1065:46]
                                                                else : @[ALU.scala 1075:46]
                                                                  node _T_372 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 1075:32]
                                                                  when _T_372 : @[ALU.scala 1075:46]
                                                                    node _a_T_42 = bits(io.in_A, 15, 0) @[ALU.scala 1076:28]
                                                                    node a_42 = asSInt(_a_T_42) @[ALU.scala 1076:36]
                                                                    node _T_373 = geq(V_inB_16[0], a_42) @[ALU.scala 1078:35]
                                                                    when _T_373 : @[ALU.scala 1078:41]
                                                                      out16[0] <= V_inB_16[0] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[0] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_374 = geq(V_inB_16[1], a_42) @[ALU.scala 1078:35]
                                                                    when _T_374 : @[ALU.scala 1078:41]
                                                                      out16[1] <= V_inB_16[1] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[1] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_375 = geq(V_inB_16[2], a_42) @[ALU.scala 1078:35]
                                                                    when _T_375 : @[ALU.scala 1078:41]
                                                                      out16[2] <= V_inB_16[2] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[2] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_376 = geq(V_inB_16[3], a_42) @[ALU.scala 1078:35]
                                                                    when _T_376 : @[ALU.scala 1078:41]
                                                                      out16[3] <= V_inB_16[3] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[3] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_377 = geq(V_inB_16[4], a_42) @[ALU.scala 1078:35]
                                                                    when _T_377 : @[ALU.scala 1078:41]
                                                                      out16[4] <= V_inB_16[4] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[4] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_378 = geq(V_inB_16[5], a_42) @[ALU.scala 1078:35]
                                                                    when _T_378 : @[ALU.scala 1078:41]
                                                                      out16[5] <= V_inB_16[5] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[5] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_379 = geq(V_inB_16[6], a_42) @[ALU.scala 1078:35]
                                                                    when _T_379 : @[ALU.scala 1078:41]
                                                                      out16[6] <= V_inB_16[6] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[6] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node _T_380 = geq(V_inB_16[7], a_42) @[ALU.scala 1078:35]
                                                                    when _T_380 : @[ALU.scala 1078:41]
                                                                      out16[7] <= V_inB_16[7] @[ALU.scala 1079:30]
                                                                      skip @[ALU.scala 1078:41]
                                                                    else : @[ALU.scala 1080:29]
                                                                      out16[7] <= a_42 @[ALU.scala 1081:30]
                                                                      skip @[ALU.scala 1080:29]
                                                                    node io_V_out_lo_lo_lo_50 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_hi_50 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_lo_76 = cat(io_V_out_lo_lo_hi_50, io_V_out_lo_lo_lo_50) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_lo_50 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_hi_50 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_76 = cat(io_V_out_lo_hi_hi_50, io_V_out_lo_hi_lo_50) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_103 = cat(io_V_out_lo_hi_76, io_V_out_lo_lo_76) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_lo_50 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_hi_50 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_76 = cat(io_V_out_hi_lo_hi_50, io_V_out_hi_lo_lo_50) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_lo_50 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_hi_50 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_76 = cat(io_V_out_hi_hi_hi_50, io_V_out_hi_hi_lo_50) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_103 = cat(io_V_out_hi_hi_76, io_V_out_hi_lo_76) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_206 = cat(io_V_out_hi_103, io_V_out_lo_103) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_207 = asSInt(_io_V_out_T_206) @[ALU.scala 1084:111]
                                                                    io.V_out <= _io_V_out_T_207 @[ALU.scala 1084:22]
                                                                    skip @[ALU.scala 1075:46]
                                                                  else : @[ALU.scala 1085:46]
                                                                    node _T_381 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 1085:32]
                                                                    when _T_381 : @[ALU.scala 1085:46]
                                                                      node _a_T_43 = bits(io.in_A, 7, 0) @[ALU.scala 1086:28]
                                                                      node a_43 = asSInt(_a_T_43) @[ALU.scala 1086:35]
                                                                      node _T_382 = geq(V_inB_8[0], a_43) @[ALU.scala 1088:34]
                                                                      when _T_382 : @[ALU.scala 1088:40]
                                                                        out8[0] <= V_inB_8[0] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[0] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_383 = geq(V_inB_8[1], a_43) @[ALU.scala 1088:34]
                                                                      when _T_383 : @[ALU.scala 1088:40]
                                                                        out8[1] <= V_inB_8[1] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[1] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_384 = geq(V_inB_8[2], a_43) @[ALU.scala 1088:34]
                                                                      when _T_384 : @[ALU.scala 1088:40]
                                                                        out8[2] <= V_inB_8[2] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[2] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_385 = geq(V_inB_8[3], a_43) @[ALU.scala 1088:34]
                                                                      when _T_385 : @[ALU.scala 1088:40]
                                                                        out8[3] <= V_inB_8[3] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[3] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_386 = geq(V_inB_8[4], a_43) @[ALU.scala 1088:34]
                                                                      when _T_386 : @[ALU.scala 1088:40]
                                                                        out8[4] <= V_inB_8[4] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[4] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_387 = geq(V_inB_8[5], a_43) @[ALU.scala 1088:34]
                                                                      when _T_387 : @[ALU.scala 1088:40]
                                                                        out8[5] <= V_inB_8[5] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[5] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_388 = geq(V_inB_8[6], a_43) @[ALU.scala 1088:34]
                                                                      when _T_388 : @[ALU.scala 1088:40]
                                                                        out8[6] <= V_inB_8[6] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[6] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_389 = geq(V_inB_8[7], a_43) @[ALU.scala 1088:34]
                                                                      when _T_389 : @[ALU.scala 1088:40]
                                                                        out8[7] <= V_inB_8[7] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[7] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_390 = geq(V_inB_8[8], a_43) @[ALU.scala 1088:34]
                                                                      when _T_390 : @[ALU.scala 1088:40]
                                                                        out8[8] <= V_inB_8[8] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[8] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_391 = geq(V_inB_8[9], a_43) @[ALU.scala 1088:34]
                                                                      when _T_391 : @[ALU.scala 1088:40]
                                                                        out8[9] <= V_inB_8[9] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[9] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_392 = geq(V_inB_8[10], a_43) @[ALU.scala 1088:34]
                                                                      when _T_392 : @[ALU.scala 1088:40]
                                                                        out8[10] <= V_inB_8[10] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[10] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_393 = geq(V_inB_8[11], a_43) @[ALU.scala 1088:34]
                                                                      when _T_393 : @[ALU.scala 1088:40]
                                                                        out8[11] <= V_inB_8[11] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[11] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_394 = geq(V_inB_8[12], a_43) @[ALU.scala 1088:34]
                                                                      when _T_394 : @[ALU.scala 1088:40]
                                                                        out8[12] <= V_inB_8[12] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[12] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_395 = geq(V_inB_8[13], a_43) @[ALU.scala 1088:34]
                                                                      when _T_395 : @[ALU.scala 1088:40]
                                                                        out8[13] <= V_inB_8[13] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[13] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_396 = geq(V_inB_8[14], a_43) @[ALU.scala 1088:34]
                                                                      when _T_396 : @[ALU.scala 1088:40]
                                                                        out8[14] <= V_inB_8[14] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[14] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node _T_397 = geq(V_inB_8[15], a_43) @[ALU.scala 1088:34]
                                                                      when _T_397 : @[ALU.scala 1088:40]
                                                                        out8[15] <= V_inB_8[15] @[ALU.scala 1089:29]
                                                                        skip @[ALU.scala 1088:40]
                                                                      else : @[ALU.scala 1090:29]
                                                                        out8[15] <= a_43 @[ALU.scala 1091:29]
                                                                        skip @[ALU.scala 1090:29]
                                                                      node io_V_out_lo_lo_lo_lo_25 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_lo_hi_25 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_lo_51 = cat(io_V_out_lo_lo_lo_hi_25, io_V_out_lo_lo_lo_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_hi_lo_25 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_hi_hi_25 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_hi_51 = cat(io_V_out_lo_lo_hi_hi_25, io_V_out_lo_lo_hi_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_77 = cat(io_V_out_lo_lo_hi_51, io_V_out_lo_lo_lo_51) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_lo_lo_25 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_lo_hi_25 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_lo_51 = cat(io_V_out_lo_hi_lo_hi_25, io_V_out_lo_hi_lo_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_hi_lo_25 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_hi_hi_25 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_hi_51 = cat(io_V_out_lo_hi_hi_hi_25, io_V_out_lo_hi_hi_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_77 = cat(io_V_out_lo_hi_hi_51, io_V_out_lo_hi_lo_51) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_104 = cat(io_V_out_lo_hi_77, io_V_out_lo_lo_77) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_lo_lo_25 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_lo_hi_25 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_lo_51 = cat(io_V_out_hi_lo_lo_hi_25, io_V_out_hi_lo_lo_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_hi_lo_25 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_hi_hi_25 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_hi_51 = cat(io_V_out_hi_lo_hi_hi_25, io_V_out_hi_lo_hi_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_77 = cat(io_V_out_hi_lo_hi_51, io_V_out_hi_lo_lo_51) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_lo_lo_25 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_lo_hi_25 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_lo_51 = cat(io_V_out_hi_hi_lo_hi_25, io_V_out_hi_hi_lo_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_hi_lo_25 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_hi_hi_25 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_hi_51 = cat(io_V_out_hi_hi_hi_hi_25, io_V_out_hi_hi_hi_lo_25) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_77 = cat(io_V_out_hi_hi_hi_51, io_V_out_hi_hi_lo_51) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_104 = cat(io_V_out_hi_hi_77, io_V_out_hi_lo_77) @[Cat.scala 30:58]
                                                                      node _io_V_out_T_208 = cat(io_V_out_hi_104, io_V_out_lo_104) @[Cat.scala 30:58]
                                                                      node _io_V_out_T_209 = asSInt(_io_V_out_T_208) @[ALU.scala 1094:181]
                                                                      io.V_out <= _io_V_out_T_209 @[ALU.scala 1094:22]
                                                                      skip @[ALU.scala 1085:46]
                                                                    else : @[ALU.scala 1095:21]
                                                                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1096:22]
                                                                      skip @[ALU.scala 1095:21]
                                                              skip @[ALU.scala 1054:78]
                                                            else : @[ALU.scala 1100:79]
                                                              node _T_398 = eq(io.alu_Op, UInt<9>("h038")) @[ALU.scala 1100:27]
                                                              node _T_399 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 1100:65]
                                                              node _T_400 = and(_T_398, _T_399) @[ALU.scala 1100:50]
                                                              when _T_400 : @[ALU.scala 1100:79]
                                                                node _T_401 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 1101:26]
                                                                when _T_401 : @[ALU.scala 1101:40]
                                                                  node _T_402 = geq(V_inB_64[0], V_inA_64[0]) @[ALU.scala 1103:35]
                                                                  when _T_402 : @[ALU.scala 1103:51]
                                                                    out64[0] <= V_inB_64[0] @[ALU.scala 1104:30]
                                                                    skip @[ALU.scala 1103:51]
                                                                  else : @[ALU.scala 1105:29]
                                                                    out64[0] <= V_inA_64[0] @[ALU.scala 1106:30]
                                                                    skip @[ALU.scala 1105:29]
                                                                  node _T_403 = geq(V_inB_64[1], V_inA_64[1]) @[ALU.scala 1103:35]
                                                                  when _T_403 : @[ALU.scala 1103:51]
                                                                    out64[1] <= V_inB_64[1] @[ALU.scala 1104:30]
                                                                    skip @[ALU.scala 1103:51]
                                                                  else : @[ALU.scala 1105:29]
                                                                    out64[1] <= V_inA_64[1] @[ALU.scala 1106:30]
                                                                    skip @[ALU.scala 1105:29]
                                                                  node io_V_out_lo_105 = asUInt(out64[0]) @[Cat.scala 30:58]
                                                                  node io_V_out_hi_105 = asUInt(out64[1]) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_210 = cat(io_V_out_hi_105, io_V_out_lo_105) @[Cat.scala 30:58]
                                                                  node _io_V_out_T_211 = asSInt(_io_V_out_T_210) @[ALU.scala 1109:51]
                                                                  io.V_out <= _io_V_out_T_211 @[ALU.scala 1109:22]
                                                                  skip @[ALU.scala 1101:40]
                                                                else : @[ALU.scala 1110:46]
                                                                  node _T_404 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 1110:32]
                                                                  when _T_404 : @[ALU.scala 1110:46]
                                                                    node _T_405 = geq(V_inB_32[0], V_inA_32[0]) @[ALU.scala 1112:35]
                                                                    when _T_405 : @[ALU.scala 1112:51]
                                                                      out32[0] <= V_inB_32[0] @[ALU.scala 1113:30]
                                                                      skip @[ALU.scala 1112:51]
                                                                    else : @[ALU.scala 1114:29]
                                                                      out32[0] <= V_inA_32[0] @[ALU.scala 1115:30]
                                                                      skip @[ALU.scala 1114:29]
                                                                    node _T_406 = geq(V_inB_32[1], V_inA_32[1]) @[ALU.scala 1112:35]
                                                                    when _T_406 : @[ALU.scala 1112:51]
                                                                      out32[1] <= V_inB_32[1] @[ALU.scala 1113:30]
                                                                      skip @[ALU.scala 1112:51]
                                                                    else : @[ALU.scala 1114:29]
                                                                      out32[1] <= V_inA_32[1] @[ALU.scala 1115:30]
                                                                      skip @[ALU.scala 1114:29]
                                                                    node _T_407 = geq(V_inB_32[2], V_inA_32[2]) @[ALU.scala 1112:35]
                                                                    when _T_407 : @[ALU.scala 1112:51]
                                                                      out32[2] <= V_inB_32[2] @[ALU.scala 1113:30]
                                                                      skip @[ALU.scala 1112:51]
                                                                    else : @[ALU.scala 1114:29]
                                                                      out32[2] <= V_inA_32[2] @[ALU.scala 1115:30]
                                                                      skip @[ALU.scala 1114:29]
                                                                    node _T_408 = geq(V_inB_32[3], V_inA_32[3]) @[ALU.scala 1112:35]
                                                                    when _T_408 : @[ALU.scala 1112:51]
                                                                      out32[3] <= V_inB_32[3] @[ALU.scala 1113:30]
                                                                      skip @[ALU.scala 1112:51]
                                                                    else : @[ALU.scala 1114:29]
                                                                      out32[3] <= V_inA_32[3] @[ALU.scala 1115:30]
                                                                      skip @[ALU.scala 1114:29]
                                                                    node io_V_out_lo_lo_78 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_hi_78 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                                    node io_V_out_lo_106 = cat(io_V_out_lo_hi_78, io_V_out_lo_lo_78) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_lo_78 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_hi_78 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                                    node io_V_out_hi_106 = cat(io_V_out_hi_hi_78, io_V_out_hi_lo_78) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_212 = cat(io_V_out_hi_106, io_V_out_lo_106) @[Cat.scala 30:58]
                                                                    node _io_V_out_T_213 = asSInt(_io_V_out_T_212) @[ALU.scala 1118:71]
                                                                    io.V_out <= _io_V_out_T_213 @[ALU.scala 1118:22]
                                                                    skip @[ALU.scala 1110:46]
                                                                  else : @[ALU.scala 1119:46]
                                                                    node _T_409 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 1119:32]
                                                                    when _T_409 : @[ALU.scala 1119:46]
                                                                      node _T_410 = geq(V_inB_16[0], V_inA_16[0]) @[ALU.scala 1121:35]
                                                                      when _T_410 : @[ALU.scala 1121:51]
                                                                        out16[0] <= V_inB_16[0] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[0] <= V_inA_16[0] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_411 = geq(V_inB_16[1], V_inA_16[1]) @[ALU.scala 1121:35]
                                                                      when _T_411 : @[ALU.scala 1121:51]
                                                                        out16[1] <= V_inB_16[1] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[1] <= V_inA_16[1] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_412 = geq(V_inB_16[2], V_inA_16[2]) @[ALU.scala 1121:35]
                                                                      when _T_412 : @[ALU.scala 1121:51]
                                                                        out16[2] <= V_inB_16[2] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[2] <= V_inA_16[2] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_413 = geq(V_inB_16[3], V_inA_16[3]) @[ALU.scala 1121:35]
                                                                      when _T_413 : @[ALU.scala 1121:51]
                                                                        out16[3] <= V_inB_16[3] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[3] <= V_inA_16[3] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_414 = geq(V_inB_16[4], V_inA_16[4]) @[ALU.scala 1121:35]
                                                                      when _T_414 : @[ALU.scala 1121:51]
                                                                        out16[4] <= V_inB_16[4] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[4] <= V_inA_16[4] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_415 = geq(V_inB_16[5], V_inA_16[5]) @[ALU.scala 1121:35]
                                                                      when _T_415 : @[ALU.scala 1121:51]
                                                                        out16[5] <= V_inB_16[5] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[5] <= V_inA_16[5] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_416 = geq(V_inB_16[6], V_inA_16[6]) @[ALU.scala 1121:35]
                                                                      when _T_416 : @[ALU.scala 1121:51]
                                                                        out16[6] <= V_inB_16[6] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[6] <= V_inA_16[6] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node _T_417 = geq(V_inB_16[7], V_inA_16[7]) @[ALU.scala 1121:35]
                                                                      when _T_417 : @[ALU.scala 1121:51]
                                                                        out16[7] <= V_inB_16[7] @[ALU.scala 1122:30]
                                                                        skip @[ALU.scala 1121:51]
                                                                      else : @[ALU.scala 1123:29]
                                                                        out16[7] <= V_inA_16[7] @[ALU.scala 1124:30]
                                                                        skip @[ALU.scala 1123:29]
                                                                      node io_V_out_lo_lo_lo_52 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_hi_52 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_lo_79 = cat(io_V_out_lo_lo_hi_52, io_V_out_lo_lo_lo_52) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_lo_52 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_hi_52 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_hi_79 = cat(io_V_out_lo_hi_hi_52, io_V_out_lo_hi_lo_52) @[Cat.scala 30:58]
                                                                      node io_V_out_lo_107 = cat(io_V_out_lo_hi_79, io_V_out_lo_lo_79) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_lo_52 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_hi_52 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_lo_79 = cat(io_V_out_hi_lo_hi_52, io_V_out_hi_lo_lo_52) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_lo_52 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_hi_52 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_hi_79 = cat(io_V_out_hi_hi_hi_52, io_V_out_hi_hi_lo_52) @[Cat.scala 30:58]
                                                                      node io_V_out_hi_107 = cat(io_V_out_hi_hi_79, io_V_out_hi_lo_79) @[Cat.scala 30:58]
                                                                      node _io_V_out_T_214 = cat(io_V_out_hi_107, io_V_out_lo_107) @[Cat.scala 30:58]
                                                                      node _io_V_out_T_215 = asSInt(_io_V_out_T_214) @[ALU.scala 1127:111]
                                                                      io.V_out <= _io_V_out_T_215 @[ALU.scala 1127:22]
                                                                      skip @[ALU.scala 1119:46]
                                                                    else : @[ALU.scala 1128:46]
                                                                      node _T_418 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 1128:32]
                                                                      when _T_418 : @[ALU.scala 1128:46]
                                                                        node _T_419 = geq(V_inB_8[0], V_inA_8[0]) @[ALU.scala 1130:34]
                                                                        when _T_419 : @[ALU.scala 1130:49]
                                                                          out8[0] <= V_inB_8[0] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[0] <= V_inA_8[0] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_420 = geq(V_inB_8[1], V_inA_8[1]) @[ALU.scala 1130:34]
                                                                        when _T_420 : @[ALU.scala 1130:49]
                                                                          out8[1] <= V_inB_8[1] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[1] <= V_inA_8[1] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_421 = geq(V_inB_8[2], V_inA_8[2]) @[ALU.scala 1130:34]
                                                                        when _T_421 : @[ALU.scala 1130:49]
                                                                          out8[2] <= V_inB_8[2] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[2] <= V_inA_8[2] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_422 = geq(V_inB_8[3], V_inA_8[3]) @[ALU.scala 1130:34]
                                                                        when _T_422 : @[ALU.scala 1130:49]
                                                                          out8[3] <= V_inB_8[3] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[3] <= V_inA_8[3] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_423 = geq(V_inB_8[4], V_inA_8[4]) @[ALU.scala 1130:34]
                                                                        when _T_423 : @[ALU.scala 1130:49]
                                                                          out8[4] <= V_inB_8[4] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[4] <= V_inA_8[4] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_424 = geq(V_inB_8[5], V_inA_8[5]) @[ALU.scala 1130:34]
                                                                        when _T_424 : @[ALU.scala 1130:49]
                                                                          out8[5] <= V_inB_8[5] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[5] <= V_inA_8[5] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_425 = geq(V_inB_8[6], V_inA_8[6]) @[ALU.scala 1130:34]
                                                                        when _T_425 : @[ALU.scala 1130:49]
                                                                          out8[6] <= V_inB_8[6] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[6] <= V_inA_8[6] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_426 = geq(V_inB_8[7], V_inA_8[7]) @[ALU.scala 1130:34]
                                                                        when _T_426 : @[ALU.scala 1130:49]
                                                                          out8[7] <= V_inB_8[7] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[7] <= V_inA_8[7] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_427 = geq(V_inB_8[8], V_inA_8[8]) @[ALU.scala 1130:34]
                                                                        when _T_427 : @[ALU.scala 1130:49]
                                                                          out8[8] <= V_inB_8[8] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[8] <= V_inA_8[8] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_428 = geq(V_inB_8[9], V_inA_8[9]) @[ALU.scala 1130:34]
                                                                        when _T_428 : @[ALU.scala 1130:49]
                                                                          out8[9] <= V_inB_8[9] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[9] <= V_inA_8[9] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_429 = geq(V_inB_8[10], V_inA_8[10]) @[ALU.scala 1130:34]
                                                                        when _T_429 : @[ALU.scala 1130:49]
                                                                          out8[10] <= V_inB_8[10] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[10] <= V_inA_8[10] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_430 = geq(V_inB_8[11], V_inA_8[11]) @[ALU.scala 1130:34]
                                                                        when _T_430 : @[ALU.scala 1130:49]
                                                                          out8[11] <= V_inB_8[11] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[11] <= V_inA_8[11] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_431 = geq(V_inB_8[12], V_inA_8[12]) @[ALU.scala 1130:34]
                                                                        when _T_431 : @[ALU.scala 1130:49]
                                                                          out8[12] <= V_inB_8[12] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[12] <= V_inA_8[12] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_432 = geq(V_inB_8[13], V_inA_8[13]) @[ALU.scala 1130:34]
                                                                        when _T_432 : @[ALU.scala 1130:49]
                                                                          out8[13] <= V_inB_8[13] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[13] <= V_inA_8[13] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_433 = geq(V_inB_8[14], V_inA_8[14]) @[ALU.scala 1130:34]
                                                                        when _T_433 : @[ALU.scala 1130:49]
                                                                          out8[14] <= V_inB_8[14] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[14] <= V_inA_8[14] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node _T_434 = geq(V_inB_8[15], V_inA_8[15]) @[ALU.scala 1130:34]
                                                                        when _T_434 : @[ALU.scala 1130:49]
                                                                          out8[15] <= V_inB_8[15] @[ALU.scala 1131:29]
                                                                          skip @[ALU.scala 1130:49]
                                                                        else : @[ALU.scala 1132:29]
                                                                          out8[15] <= V_inA_8[15] @[ALU.scala 1133:29]
                                                                          skip @[ALU.scala 1132:29]
                                                                        node io_V_out_lo_lo_lo_lo_26 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_lo_hi_26 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_lo_53 = cat(io_V_out_lo_lo_lo_hi_26, io_V_out_lo_lo_lo_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_hi_lo_26 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_hi_hi_26 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_hi_53 = cat(io_V_out_lo_lo_hi_hi_26, io_V_out_lo_lo_hi_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_lo_80 = cat(io_V_out_lo_lo_hi_53, io_V_out_lo_lo_lo_53) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_lo_lo_26 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_lo_hi_26 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_lo_53 = cat(io_V_out_lo_hi_lo_hi_26, io_V_out_lo_hi_lo_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_hi_lo_26 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_hi_hi_26 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_hi_53 = cat(io_V_out_lo_hi_hi_hi_26, io_V_out_lo_hi_hi_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_hi_80 = cat(io_V_out_lo_hi_hi_53, io_V_out_lo_hi_lo_53) @[Cat.scala 30:58]
                                                                        node io_V_out_lo_108 = cat(io_V_out_lo_hi_80, io_V_out_lo_lo_80) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_lo_lo_26 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_lo_hi_26 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_lo_53 = cat(io_V_out_hi_lo_lo_hi_26, io_V_out_hi_lo_lo_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_hi_lo_26 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_hi_hi_26 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_hi_53 = cat(io_V_out_hi_lo_hi_hi_26, io_V_out_hi_lo_hi_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_lo_80 = cat(io_V_out_hi_lo_hi_53, io_V_out_hi_lo_lo_53) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_lo_lo_26 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_lo_hi_26 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_lo_53 = cat(io_V_out_hi_hi_lo_hi_26, io_V_out_hi_hi_lo_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_hi_lo_26 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_hi_hi_26 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_hi_53 = cat(io_V_out_hi_hi_hi_hi_26, io_V_out_hi_hi_hi_lo_26) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_hi_80 = cat(io_V_out_hi_hi_hi_53, io_V_out_hi_hi_lo_53) @[Cat.scala 30:58]
                                                                        node io_V_out_hi_108 = cat(io_V_out_hi_hi_80, io_V_out_hi_lo_80) @[Cat.scala 30:58]
                                                                        node _io_V_out_T_216 = cat(io_V_out_hi_108, io_V_out_lo_108) @[Cat.scala 30:58]
                                                                        node _io_V_out_T_217 = asSInt(_io_V_out_T_216) @[ALU.scala 1136:181]
                                                                        io.V_out <= _io_V_out_T_217 @[ALU.scala 1136:22]
                                                                        skip @[ALU.scala 1128:46]
                                                                      else : @[ALU.scala 1137:21]
                                                                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1138:22]
                                                                        skip @[ALU.scala 1137:21]
                                                                skip @[ALU.scala 1100:79]
                                                              else : @[ALU.scala 1142:17]
                                                                io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 1143:16]
                                                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1144:18]
                                                                skip @[ALU.scala 1142:17]
        skip @[ALU.scala 206:31]
      else : @[ALU.scala 1148:13]
        io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 1149:12]
        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 1150:14]
        skip @[ALU.scala 1148:13]
    
  module BranchControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip fnct3 : UInt<3>, flip branch : UInt<1>, flip arg_x : SInt<32>, flip arg_y : SInt<32>, br_taken : UInt<1>}
    
    node _T = eq(io.branch, UInt<1>("h01")) @[BRANCH.scala 15:16]
    when _T : @[BRANCH.scala 15:24]
      node _T_1 = eq(io.fnct3, UInt<1>("h00")) @[BRANCH.scala 17:21]
      when _T_1 : @[BRANCH.scala 17:31]
        node _io_br_taken_T = eq(io.arg_x, io.arg_y) @[BRANCH.scala 18:33]
        io.br_taken <= _io_br_taken_T @[BRANCH.scala 18:21]
        skip @[BRANCH.scala 17:31]
      else : @[BRANCH.scala 20:37]
        node _T_2 = eq(io.fnct3, UInt<1>("h01")) @[BRANCH.scala 20:27]
        when _T_2 : @[BRANCH.scala 20:37]
          node _io_br_taken_T_1 = neq(io.arg_x, io.arg_y) @[BRANCH.scala 21:33]
          io.br_taken <= _io_br_taken_T_1 @[BRANCH.scala 21:21]
          skip @[BRANCH.scala 20:37]
        else : @[BRANCH.scala 23:37]
          node _T_3 = eq(io.fnct3, UInt<3>("h04")) @[BRANCH.scala 23:27]
          when _T_3 : @[BRANCH.scala 23:37]
            node _io_br_taken_T_2 = lt(io.arg_x, io.arg_y) @[BRANCH.scala 24:33]
            io.br_taken <= _io_br_taken_T_2 @[BRANCH.scala 24:21]
            skip @[BRANCH.scala 23:37]
          else : @[BRANCH.scala 26:37]
            node _T_4 = eq(io.fnct3, UInt<3>("h05")) @[BRANCH.scala 26:27]
            when _T_4 : @[BRANCH.scala 26:37]
              node _io_br_taken_T_3 = geq(io.arg_x, io.arg_y) @[BRANCH.scala 27:33]
              io.br_taken <= _io_br_taken_T_3 @[BRANCH.scala 27:21]
              skip @[BRANCH.scala 26:37]
            else : @[BRANCH.scala 29:37]
              node _T_5 = eq(io.fnct3, UInt<3>("h07")) @[BRANCH.scala 29:27]
              when _T_5 : @[BRANCH.scala 29:37]
                node _io_br_taken_T_4 = geq(io.arg_x, io.arg_y) @[BRANCH.scala 30:34]
                io.br_taken <= _io_br_taken_T_4 @[BRANCH.scala 30:21]
                skip @[BRANCH.scala 29:37]
              else : @[BRANCH.scala 32:37]
                node _T_6 = eq(io.fnct3, UInt<3>("h06")) @[BRANCH.scala 32:27]
                when _T_6 : @[BRANCH.scala 32:37]
                  node _io_br_taken_T_5 = leq(io.arg_x, io.arg_y) @[BRANCH.scala 33:34]
                  io.br_taken <= _io_br_taken_T_5 @[BRANCH.scala 33:21]
                  skip @[BRANCH.scala 32:37]
                else : @[BRANCH.scala 34:16]
                  io.br_taken <= UInt<1>("h00") @[BRANCH.scala 35:21]
                  skip @[BRANCH.scala 34:16]
      skip @[BRANCH.scala 15:24]
    else : @[BRANCH.scala 38:12]
      io.br_taken <= UInt<1>("h00") @[BRANCH.scala 39:17]
      skip @[BRANCH.scala 38:12]
    
  module DataMem : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, flip dataIn : SInt<32>, flip mem_read : UInt<1>, flip mem_write : UInt<1>, dataOut : SInt<32>}
    
    cmem imem1 : SInt<32>[1024] @[DATA_MEM.scala 14:17]
    io.dataOut <= asSInt(UInt<1>("h00")) @[DATA_MEM.scala 16:12]
    node _T = eq(io.mem_write, UInt<1>("h01")) @[DATA_MEM.scala 18:21]
    when _T : @[DATA_MEM.scala 18:30]
      node _T_1 = bits(io.addr, 9, 0)
      write mport MPORT = imem1[_T_1], clock
      MPORT <= io.dataIn
      skip @[DATA_MEM.scala 18:30]
    node _T_2 = eq(io.mem_read, UInt<1>("h01")) @[DATA_MEM.scala 22:20]
    when _T_2 : @[DATA_MEM.scala 22:30]
      node _io_dataOut_T = bits(io.addr, 9, 0) @[DATA_MEM.scala 23:30]
      read mport io_dataOut_MPORT = imem1[_io_dataOut_T], clock @[DATA_MEM.scala 23:30]
      io.dataOut <= io_dataOut_MPORT @[DATA_MEM.scala 23:16]
      skip @[DATA_MEM.scala 22:30]
    
  module Jalr : 
    input clock : Clock
    input reset : Reset
    output io : {flip imme : UInt<32>, flip rdata1 : UInt<32>, out : UInt<32>}
    
    node _a_T = add(io.imme, io.rdata1) @[JALR.scala 12:17]
    node a = tail(_a_T, 1) @[JALR.scala 12:17]
    node b = and(UInt<32>("h0fffffffe"), a) @[JALR.scala 13:23]
    io.out <= b @[JALR.scala 14:8]
    
  module V_Csr : 
    input clock : Clock
    input reset : Reset
    output io : {flip Vtype_inst : UInt<11>, flip vl_writeback : UInt<32>, flip csr_regWrite : UInt<1>, flip vlcsr_regWrite : UInt<1>, vl_out : UInt<32>, vtype_out : UInt<32>}
    
    node vtype_encod_hi = mux(UInt<1>("h00"), UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
    node vtype_encod = cat(vtype_encod_hi, io.Vtype_inst) @[Cat.scala 30:58]
    reg vtypeReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[V_CSR.scala 19:23]
    node _T = eq(io.csr_regWrite, UInt<1>("h01")) @[V_CSR.scala 21:23]
    when _T : @[V_CSR.scala 21:32]
      vtypeReg <= vtype_encod @[V_CSR.scala 22:14]
      skip @[V_CSR.scala 21:32]
    reg vlReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[V_CSR.scala 25:20]
    node _T_1 = eq(io.vlcsr_regWrite, UInt<1>("h01")) @[V_CSR.scala 27:25]
    when _T_1 : @[V_CSR.scala 27:34]
      vlReg <= io.vl_writeback @[V_CSR.scala 28:11]
      skip @[V_CSR.scala 27:34]
    io.vl_out <= vlReg @[V_CSR.scala 31:11]
    io.vtype_out <= vtypeReg @[V_CSR.scala 32:14]
    
  module Vlmax : 
    input clock : Clock
    input reset : Reset
    output io : {flip v_lmul : UInt<3>, flip v_sew : UInt<3>, flip vlmax_pin : UInt<1>, vlmax : UInt<32>}
    
    wire lmul : UInt<4> @[VLMAX.scala 15:16]
    wire sew : UInt<7> @[VLMAX.scala 16:15]
    lmul <= UInt<1>("h00") @[VLMAX.scala 18:6]
    sew <= UInt<1>("h00") @[VLMAX.scala 19:5]
    node _T = eq(io.vlmax_pin, UInt<1>("h01")) @[VLMAX.scala 21:20]
    when _T : @[VLMAX.scala 21:29]
      node _T_1 = eq(io.v_lmul, UInt<1>("h00")) @[VLMAX.scala 23:21]
      when _T_1 : @[VLMAX.scala 23:35]
        lmul <= UInt<1>("h01") @[VLMAX.scala 24:14]
        skip @[VLMAX.scala 23:35]
      else : @[VLMAX.scala 25:41]
        node _T_2 = eq(io.v_lmul, UInt<1>("h01")) @[VLMAX.scala 25:27]
        when _T_2 : @[VLMAX.scala 25:41]
          lmul <= UInt<2>("h02") @[VLMAX.scala 26:14]
          skip @[VLMAX.scala 25:41]
        else : @[VLMAX.scala 27:41]
          node _T_3 = eq(io.v_lmul, UInt<2>("h02")) @[VLMAX.scala 27:27]
          when _T_3 : @[VLMAX.scala 27:41]
            lmul <= UInt<3>("h04") @[VLMAX.scala 28:14]
            skip @[VLMAX.scala 27:41]
          else : @[VLMAX.scala 29:41]
            node _T_4 = eq(io.v_lmul, UInt<2>("h03")) @[VLMAX.scala 29:27]
            when _T_4 : @[VLMAX.scala 29:41]
              lmul <= UInt<4>("h08") @[VLMAX.scala 30:14]
              skip @[VLMAX.scala 29:41]
            else : @[VLMAX.scala 31:17]
              lmul <= UInt<1>("h00") @[VLMAX.scala 32:14]
              skip @[VLMAX.scala 31:17]
      node _T_5 = eq(io.v_sew, UInt<1>("h00")) @[VLMAX.scala 37:20]
      when _T_5 : @[VLMAX.scala 37:34]
        sew <= UInt<4>("h08") @[VLMAX.scala 38:13]
        skip @[VLMAX.scala 37:34]
      else : @[VLMAX.scala 39:40]
        node _T_6 = eq(io.v_sew, UInt<1>("h01")) @[VLMAX.scala 39:26]
        when _T_6 : @[VLMAX.scala 39:40]
          sew <= UInt<5>("h010") @[VLMAX.scala 40:13]
          skip @[VLMAX.scala 39:40]
        else : @[VLMAX.scala 41:40]
          node _T_7 = eq(io.v_sew, UInt<2>("h02")) @[VLMAX.scala 41:26]
          when _T_7 : @[VLMAX.scala 41:40]
            sew <= UInt<6>("h020") @[VLMAX.scala 42:13]
            skip @[VLMAX.scala 41:40]
          else : @[VLMAX.scala 43:40]
            node _T_8 = eq(io.v_sew, UInt<2>("h03")) @[VLMAX.scala 43:26]
            when _T_8 : @[VLMAX.scala 43:40]
              sew <= UInt<7>("h040") @[VLMAX.scala 44:13]
              skip @[VLMAX.scala 43:40]
            else : @[VLMAX.scala 45:17]
              sew <= UInt<1>("h00") @[VLMAX.scala 46:13]
              skip @[VLMAX.scala 45:17]
      node _T_9 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 51:16]
      node _T_10 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 51:31]
      node _T_11 = and(_T_9, _T_10) @[VLMAX.scala 51:24]
      when _T_11 : @[VLMAX.scala 51:40]
        io.vlmax <= UInt<5>("h010") @[VLMAX.scala 52:18]
        skip @[VLMAX.scala 51:40]
      else : @[VLMAX.scala 53:46]
        node _T_12 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 53:22]
        node _T_13 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 53:37]
        node _T_14 = and(_T_12, _T_13) @[VLMAX.scala 53:30]
        when _T_14 : @[VLMAX.scala 53:46]
          io.vlmax <= UInt<6>("h020") @[VLMAX.scala 54:18]
          skip @[VLMAX.scala 53:46]
        else : @[VLMAX.scala 55:46]
          node _T_15 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 55:22]
          node _T_16 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 55:37]
          node _T_17 = and(_T_15, _T_16) @[VLMAX.scala 55:30]
          when _T_17 : @[VLMAX.scala 55:46]
            io.vlmax <= UInt<7>("h040") @[VLMAX.scala 56:18]
            skip @[VLMAX.scala 55:46]
          else : @[VLMAX.scala 57:46]
            node _T_18 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 57:22]
            node _T_19 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 57:37]
            node _T_20 = and(_T_18, _T_19) @[VLMAX.scala 57:30]
            when _T_20 : @[VLMAX.scala 57:46]
              io.vlmax <= UInt<8>("h080") @[VLMAX.scala 58:18]
              skip @[VLMAX.scala 57:46]
            else : @[VLMAX.scala 59:47]
              node _T_21 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 59:22]
              node _T_22 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 59:37]
              node _T_23 = and(_T_21, _T_22) @[VLMAX.scala 59:30]
              when _T_23 : @[VLMAX.scala 59:47]
                io.vlmax <= UInt<4>("h08") @[VLMAX.scala 60:18]
                skip @[VLMAX.scala 59:47]
              else : @[VLMAX.scala 61:47]
                node _T_24 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 61:22]
                node _T_25 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 61:37]
                node _T_26 = and(_T_24, _T_25) @[VLMAX.scala 61:30]
                when _T_26 : @[VLMAX.scala 61:47]
                  io.vlmax <= UInt<5>("h010") @[VLMAX.scala 62:18]
                  skip @[VLMAX.scala 61:47]
                else : @[VLMAX.scala 63:47]
                  node _T_27 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 63:22]
                  node _T_28 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 63:37]
                  node _T_29 = and(_T_27, _T_28) @[VLMAX.scala 63:30]
                  when _T_29 : @[VLMAX.scala 63:47]
                    io.vlmax <= UInt<6>("h020") @[VLMAX.scala 64:18]
                    skip @[VLMAX.scala 63:47]
                  else : @[VLMAX.scala 65:47]
                    node _T_30 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 65:22]
                    node _T_31 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 65:37]
                    node _T_32 = and(_T_30, _T_31) @[VLMAX.scala 65:30]
                    when _T_32 : @[VLMAX.scala 65:47]
                      io.vlmax <= UInt<7>("h040") @[VLMAX.scala 66:18]
                      skip @[VLMAX.scala 65:47]
                    else : @[VLMAX.scala 67:47]
                      node _T_33 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 67:22]
                      node _T_34 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 67:37]
                      node _T_35 = and(_T_33, _T_34) @[VLMAX.scala 67:30]
                      when _T_35 : @[VLMAX.scala 67:47]
                        io.vlmax <= UInt<3>("h04") @[VLMAX.scala 68:18]
                        skip @[VLMAX.scala 67:47]
                      else : @[VLMAX.scala 69:47]
                        node _T_36 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 69:22]
                        node _T_37 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 69:37]
                        node _T_38 = and(_T_36, _T_37) @[VLMAX.scala 69:30]
                        when _T_38 : @[VLMAX.scala 69:47]
                          io.vlmax <= UInt<4>("h08") @[VLMAX.scala 70:18]
                          skip @[VLMAX.scala 69:47]
                        else : @[VLMAX.scala 71:47]
                          node _T_39 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 71:22]
                          node _T_40 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 71:37]
                          node _T_41 = and(_T_39, _T_40) @[VLMAX.scala 71:30]
                          when _T_41 : @[VLMAX.scala 71:47]
                            io.vlmax <= UInt<5>("h010") @[VLMAX.scala 72:18]
                            skip @[VLMAX.scala 71:47]
                          else : @[VLMAX.scala 73:47]
                            node _T_42 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 73:22]
                            node _T_43 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 73:37]
                            node _T_44 = and(_T_42, _T_43) @[VLMAX.scala 73:30]
                            when _T_44 : @[VLMAX.scala 73:47]
                              io.vlmax <= UInt<6>("h020") @[VLMAX.scala 74:18]
                              skip @[VLMAX.scala 73:47]
                            else : @[VLMAX.scala 75:47]
                              node _T_45 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 75:22]
                              node _T_46 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 75:37]
                              node _T_47 = and(_T_45, _T_46) @[VLMAX.scala 75:30]
                              when _T_47 : @[VLMAX.scala 75:47]
                                io.vlmax <= UInt<2>("h02") @[VLMAX.scala 76:18]
                                skip @[VLMAX.scala 75:47]
                              else : @[VLMAX.scala 77:47]
                                node _T_48 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 77:22]
                                node _T_49 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 77:37]
                                node _T_50 = and(_T_48, _T_49) @[VLMAX.scala 77:30]
                                when _T_50 : @[VLMAX.scala 77:47]
                                  io.vlmax <= UInt<3>("h04") @[VLMAX.scala 78:18]
                                  skip @[VLMAX.scala 77:47]
                                else : @[VLMAX.scala 79:47]
                                  node _T_51 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 79:22]
                                  node _T_52 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 79:37]
                                  node _T_53 = and(_T_51, _T_52) @[VLMAX.scala 79:30]
                                  when _T_53 : @[VLMAX.scala 79:47]
                                    io.vlmax <= UInt<4>("h08") @[VLMAX.scala 80:18]
                                    skip @[VLMAX.scala 79:47]
                                  else : @[VLMAX.scala 81:47]
                                    node _T_54 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 81:22]
                                    node _T_55 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 81:37]
                                    node _T_56 = and(_T_54, _T_55) @[VLMAX.scala 81:30]
                                    when _T_56 : @[VLMAX.scala 81:47]
                                      io.vlmax <= UInt<5>("h010") @[VLMAX.scala 82:18]
                                      skip @[VLMAX.scala 81:47]
                                    else : @[VLMAX.scala 83:17]
                                      io.vlmax <= UInt<1>("h00") @[VLMAX.scala 84:18]
                                      skip @[VLMAX.scala 83:17]
      skip @[VLMAX.scala 21:29]
    else : @[VLMAX.scala 87:13]
      io.vlmax <= UInt<1>("h00") @[VLMAX.scala 88:14]
      skip @[VLMAX.scala 87:13]
    
  module V_RegFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1 : UInt<5>, flip vs2 : UInt<5>, flip V_reg_write : UInt<1>, flip vd : UInt<5>, flip V_w_data : SInt<128>, vdata1 : SInt<128>, vdata2 : SInt<128>, vs0 : SInt<128>, vd_data_previous : SInt<128>}
    
    wire _register_WIRE : SInt<128>[32] @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[0] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[1] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[2] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[3] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[4] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[5] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[6] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[7] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[8] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[9] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[10] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[11] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[12] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[13] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[14] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[15] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[16] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[17] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[18] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[19] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[20] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[21] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[22] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[23] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[24] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[25] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[26] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[27] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[28] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[29] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[30] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[31] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    reg register : SInt<128>[32], clock with : (reset => (reset, _register_WIRE)) @[VECTOR_REGISTER.scala 22:23]
    io.vdata1 <= register[io.vs1] @[VECTOR_REGISTER.scala 24:11]
    io.vdata2 <= register[io.vs2] @[VECTOR_REGISTER.scala 25:11]
    io.vs0 <= register[UInt<1>("h00")] @[VECTOR_REGISTER.scala 27:8]
    io.vd_data_previous <= register[io.vd] @[VECTOR_REGISTER.scala 28:21]
    when io.V_reg_write : @[VECTOR_REGISTER.scala 30:25]
      register[io.vd] <= io.V_w_data @[VECTOR_REGISTER.scala 31:24]
      skip @[VECTOR_REGISTER.scala 30:25]
    
  module Tail_Mask : 
    input clock : Clock
    input reset : Reset
    output io : {flip V_out_alu : SInt<128>, flip v0 : SInt<128>, flip alu_vd_data_pre : SInt<128>, flip tm_sew : UInt<3>, flip tm_vl : UInt<32>, flip tm_vm : UInt<1>, flip tm_vta : UInt<1>, flip tm_vma : UInt<1>, Vector_Out : SInt<128>}
    
    wire tm_out8 : SInt<8>[16] @[TAIL_MASK.scala 22:22]
    tm_out8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    tm_out8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 22:22]
    wire tm_out16 : SInt<16>[8] @[TAIL_MASK.scala 23:23]
    tm_out16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 23:23]
    wire tm_out32 : SInt<32>[4] @[TAIL_MASK.scala 24:23]
    tm_out32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 24:23]
    tm_out32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 24:23]
    tm_out32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 24:23]
    tm_out32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 24:23]
    wire tm_out64 : SInt<64>[2] @[TAIL_MASK.scala 25:23]
    tm_out64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 25:23]
    tm_out64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 25:23]
    wire vd8 : SInt<8>[16] @[TAIL_MASK.scala 27:18]
    vd8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    vd8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 27:18]
    wire vd16 : SInt<16>[8] @[TAIL_MASK.scala 28:19]
    vd16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    vd16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 28:19]
    wire vd32 : SInt<32>[4] @[TAIL_MASK.scala 29:19]
    vd32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 29:19]
    vd32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 29:19]
    vd32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 29:19]
    vd32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 29:19]
    wire vd64 : SInt<64>[2] @[TAIL_MASK.scala 30:19]
    vd64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 30:19]
    vd64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 30:19]
    wire v_out8 : SInt<8>[16] @[TAIL_MASK.scala 32:21]
    v_out8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    v_out8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 32:21]
    wire v_out16 : SInt<16>[8] @[TAIL_MASK.scala 33:22]
    v_out16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    v_out16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 33:22]
    wire v_out32 : SInt<32>[4] @[TAIL_MASK.scala 34:22]
    v_out32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 34:22]
    v_out32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 34:22]
    v_out32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 34:22]
    v_out32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 34:22]
    wire v_out64 : SInt<64>[2] @[TAIL_MASK.scala 35:22]
    v_out64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 35:22]
    v_out64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 35:22]
    node _tm_out64_0_T = bits(io.V_out_alu, 63, 0) @[TAIL_MASK.scala 40:32]
    node _tm_out64_0_T_1 = asSInt(_tm_out64_0_T) @[TAIL_MASK.scala 40:39]
    tm_out64[0] <= _tm_out64_0_T_1 @[TAIL_MASK.scala 40:17]
    node _tm_out64_1_T = bits(io.V_out_alu, 127, 64) @[TAIL_MASK.scala 41:32]
    node _tm_out64_1_T_1 = asSInt(_tm_out64_1_T) @[TAIL_MASK.scala 41:41]
    tm_out64[1] <= _tm_out64_1_T_1 @[TAIL_MASK.scala 41:17]
    node _vd64_0_T = bits(io.alu_vd_data_pre, 63, 0) @[TAIL_MASK.scala 43:34]
    node _vd64_0_T_1 = asSInt(_vd64_0_T) @[TAIL_MASK.scala 43:41]
    vd64[0] <= _vd64_0_T_1 @[TAIL_MASK.scala 43:13]
    node _vd64_1_T = bits(io.alu_vd_data_pre, 127, 64) @[TAIL_MASK.scala 44:34]
    node _vd64_1_T_1 = asSInt(_vd64_1_T) @[TAIL_MASK.scala 44:43]
    vd64[1] <= _vd64_1_T_1 @[TAIL_MASK.scala 44:13]
    node _tm_out32_0_T = bits(io.V_out_alu, 31, 0) @[TAIL_MASK.scala 47:32]
    node _tm_out32_0_T_1 = asSInt(_tm_out32_0_T) @[TAIL_MASK.scala 47:39]
    tm_out32[0] <= _tm_out32_0_T_1 @[TAIL_MASK.scala 47:17]
    node _tm_out32_1_T = bits(io.V_out_alu, 63, 32) @[TAIL_MASK.scala 48:32]
    node _tm_out32_1_T_1 = asSInt(_tm_out32_1_T) @[TAIL_MASK.scala 48:40]
    tm_out32[1] <= _tm_out32_1_T_1 @[TAIL_MASK.scala 48:17]
    node _tm_out32_2_T = bits(io.V_out_alu, 95, 64) @[TAIL_MASK.scala 49:32]
    node _tm_out32_2_T_1 = asSInt(_tm_out32_2_T) @[TAIL_MASK.scala 49:40]
    tm_out32[2] <= _tm_out32_2_T_1 @[TAIL_MASK.scala 49:17]
    node _tm_out32_3_T = bits(io.V_out_alu, 127, 96) @[TAIL_MASK.scala 50:32]
    node _tm_out32_3_T_1 = asSInt(_tm_out32_3_T) @[TAIL_MASK.scala 50:41]
    tm_out32[3] <= _tm_out32_3_T_1 @[TAIL_MASK.scala 50:17]
    node _vd32_0_T = bits(io.alu_vd_data_pre, 31, 0) @[TAIL_MASK.scala 52:34]
    node _vd32_0_T_1 = asSInt(_vd32_0_T) @[TAIL_MASK.scala 52:41]
    vd32[0] <= _vd32_0_T_1 @[TAIL_MASK.scala 52:13]
    node _vd32_1_T = bits(io.alu_vd_data_pre, 63, 32) @[TAIL_MASK.scala 53:34]
    node _vd32_1_T_1 = asSInt(_vd32_1_T) @[TAIL_MASK.scala 53:42]
    vd32[1] <= _vd32_1_T_1 @[TAIL_MASK.scala 53:13]
    node _vd32_2_T = bits(io.alu_vd_data_pre, 95, 64) @[TAIL_MASK.scala 54:34]
    node _vd32_2_T_1 = asSInt(_vd32_2_T) @[TAIL_MASK.scala 54:42]
    vd32[2] <= _vd32_2_T_1 @[TAIL_MASK.scala 54:13]
    node _vd32_3_T = bits(io.alu_vd_data_pre, 127, 96) @[TAIL_MASK.scala 55:34]
    node _vd32_3_T_1 = asSInt(_vd32_3_T) @[TAIL_MASK.scala 55:43]
    vd32[3] <= _vd32_3_T_1 @[TAIL_MASK.scala 55:13]
    node _tm_out16_0_T = bits(io.V_out_alu, 15, 0) @[TAIL_MASK.scala 58:32]
    node _tm_out16_0_T_1 = asSInt(_tm_out16_0_T) @[TAIL_MASK.scala 58:39]
    tm_out16[0] <= _tm_out16_0_T_1 @[TAIL_MASK.scala 58:17]
    node _tm_out16_1_T = bits(io.V_out_alu, 31, 16) @[TAIL_MASK.scala 59:32]
    node _tm_out16_1_T_1 = asSInt(_tm_out16_1_T) @[TAIL_MASK.scala 59:40]
    tm_out16[1] <= _tm_out16_1_T_1 @[TAIL_MASK.scala 59:17]
    node _tm_out16_2_T = bits(io.V_out_alu, 47, 32) @[TAIL_MASK.scala 60:32]
    node _tm_out16_2_T_1 = asSInt(_tm_out16_2_T) @[TAIL_MASK.scala 60:40]
    tm_out16[2] <= _tm_out16_2_T_1 @[TAIL_MASK.scala 60:17]
    node _tm_out16_3_T = bits(io.V_out_alu, 63, 48) @[TAIL_MASK.scala 61:32]
    node _tm_out16_3_T_1 = asSInt(_tm_out16_3_T) @[TAIL_MASK.scala 61:40]
    tm_out16[3] <= _tm_out16_3_T_1 @[TAIL_MASK.scala 61:17]
    node _tm_out16_4_T = bits(io.V_out_alu, 79, 64) @[TAIL_MASK.scala 62:32]
    node _tm_out16_4_T_1 = asSInt(_tm_out16_4_T) @[TAIL_MASK.scala 62:40]
    tm_out16[4] <= _tm_out16_4_T_1 @[TAIL_MASK.scala 62:17]
    node _tm_out16_5_T = bits(io.V_out_alu, 95, 80) @[TAIL_MASK.scala 63:32]
    node _tm_out16_5_T_1 = asSInt(_tm_out16_5_T) @[TAIL_MASK.scala 63:40]
    tm_out16[5] <= _tm_out16_5_T_1 @[TAIL_MASK.scala 63:17]
    node _tm_out16_6_T = bits(io.V_out_alu, 111, 96) @[TAIL_MASK.scala 64:32]
    node _tm_out16_6_T_1 = asSInt(_tm_out16_6_T) @[TAIL_MASK.scala 64:41]
    tm_out16[6] <= _tm_out16_6_T_1 @[TAIL_MASK.scala 64:17]
    node _tm_out16_7_T = bits(io.V_out_alu, 127, 112) @[TAIL_MASK.scala 65:32]
    node _tm_out16_7_T_1 = asSInt(_tm_out16_7_T) @[TAIL_MASK.scala 65:42]
    tm_out16[7] <= _tm_out16_7_T_1 @[TAIL_MASK.scala 65:17]
    node _vd16_0_T = bits(io.alu_vd_data_pre, 15, 0) @[TAIL_MASK.scala 67:34]
    node _vd16_0_T_1 = asSInt(_vd16_0_T) @[TAIL_MASK.scala 67:41]
    vd16[0] <= _vd16_0_T_1 @[TAIL_MASK.scala 67:13]
    node _vd16_1_T = bits(io.alu_vd_data_pre, 31, 16) @[TAIL_MASK.scala 68:34]
    node _vd16_1_T_1 = asSInt(_vd16_1_T) @[TAIL_MASK.scala 68:42]
    vd16[1] <= _vd16_1_T_1 @[TAIL_MASK.scala 68:13]
    node _vd16_2_T = bits(io.alu_vd_data_pre, 47, 32) @[TAIL_MASK.scala 69:34]
    node _vd16_2_T_1 = asSInt(_vd16_2_T) @[TAIL_MASK.scala 69:42]
    vd16[2] <= _vd16_2_T_1 @[TAIL_MASK.scala 69:13]
    node _vd16_3_T = bits(io.alu_vd_data_pre, 63, 48) @[TAIL_MASK.scala 70:34]
    node _vd16_3_T_1 = asSInt(_vd16_3_T) @[TAIL_MASK.scala 70:42]
    vd16[3] <= _vd16_3_T_1 @[TAIL_MASK.scala 70:13]
    node _vd16_4_T = bits(io.alu_vd_data_pre, 79, 64) @[TAIL_MASK.scala 71:34]
    node _vd16_4_T_1 = asSInt(_vd16_4_T) @[TAIL_MASK.scala 71:42]
    vd16[4] <= _vd16_4_T_1 @[TAIL_MASK.scala 71:13]
    node _vd16_5_T = bits(io.alu_vd_data_pre, 95, 80) @[TAIL_MASK.scala 72:34]
    node _vd16_5_T_1 = asSInt(_vd16_5_T) @[TAIL_MASK.scala 72:42]
    vd16[5] <= _vd16_5_T_1 @[TAIL_MASK.scala 72:13]
    node _vd16_6_T = bits(io.alu_vd_data_pre, 111, 96) @[TAIL_MASK.scala 73:34]
    node _vd16_6_T_1 = asSInt(_vd16_6_T) @[TAIL_MASK.scala 73:43]
    vd16[6] <= _vd16_6_T_1 @[TAIL_MASK.scala 73:13]
    node _vd16_7_T = bits(io.alu_vd_data_pre, 127, 112) @[TAIL_MASK.scala 74:34]
    node _vd16_7_T_1 = asSInt(_vd16_7_T) @[TAIL_MASK.scala 74:44]
    vd16[7] <= _vd16_7_T_1 @[TAIL_MASK.scala 74:13]
    node _tm_out8_0_T = bits(io.V_out_alu, 7, 0) @[TAIL_MASK.scala 77:31]
    node _tm_out8_0_T_1 = asSInt(_tm_out8_0_T) @[TAIL_MASK.scala 77:37]
    tm_out8[0] <= _tm_out8_0_T_1 @[TAIL_MASK.scala 77:16]
    node _tm_out8_1_T = bits(io.V_out_alu, 15, 8) @[TAIL_MASK.scala 78:31]
    node _tm_out8_1_T_1 = asSInt(_tm_out8_1_T) @[TAIL_MASK.scala 78:38]
    tm_out8[1] <= _tm_out8_1_T_1 @[TAIL_MASK.scala 78:16]
    node _tm_out8_2_T = bits(io.V_out_alu, 23, 16) @[TAIL_MASK.scala 79:31]
    node _tm_out8_2_T_1 = asSInt(_tm_out8_2_T) @[TAIL_MASK.scala 79:39]
    tm_out8[2] <= _tm_out8_2_T_1 @[TAIL_MASK.scala 79:16]
    node _tm_out8_3_T = bits(io.V_out_alu, 31, 24) @[TAIL_MASK.scala 80:31]
    node _tm_out8_3_T_1 = asSInt(_tm_out8_3_T) @[TAIL_MASK.scala 80:39]
    tm_out8[3] <= _tm_out8_3_T_1 @[TAIL_MASK.scala 80:16]
    node _tm_out8_4_T = bits(io.V_out_alu, 39, 32) @[TAIL_MASK.scala 81:31]
    node _tm_out8_4_T_1 = asSInt(_tm_out8_4_T) @[TAIL_MASK.scala 81:39]
    tm_out8[4] <= _tm_out8_4_T_1 @[TAIL_MASK.scala 81:16]
    node _tm_out8_5_T = bits(io.V_out_alu, 47, 40) @[TAIL_MASK.scala 82:31]
    node _tm_out8_5_T_1 = asSInt(_tm_out8_5_T) @[TAIL_MASK.scala 82:39]
    tm_out8[5] <= _tm_out8_5_T_1 @[TAIL_MASK.scala 82:16]
    node _tm_out8_6_T = bits(io.V_out_alu, 55, 48) @[TAIL_MASK.scala 83:31]
    node _tm_out8_6_T_1 = asSInt(_tm_out8_6_T) @[TAIL_MASK.scala 83:39]
    tm_out8[6] <= _tm_out8_6_T_1 @[TAIL_MASK.scala 83:16]
    node _tm_out8_7_T = bits(io.V_out_alu, 63, 56) @[TAIL_MASK.scala 84:31]
    node _tm_out8_7_T_1 = asSInt(_tm_out8_7_T) @[TAIL_MASK.scala 84:39]
    tm_out8[7] <= _tm_out8_7_T_1 @[TAIL_MASK.scala 84:16]
    node _tm_out8_8_T = bits(io.V_out_alu, 71, 64) @[TAIL_MASK.scala 85:31]
    node _tm_out8_8_T_1 = asSInt(_tm_out8_8_T) @[TAIL_MASK.scala 85:39]
    tm_out8[8] <= _tm_out8_8_T_1 @[TAIL_MASK.scala 85:16]
    node _tm_out8_9_T = bits(io.V_out_alu, 79, 72) @[TAIL_MASK.scala 86:31]
    node _tm_out8_9_T_1 = asSInt(_tm_out8_9_T) @[TAIL_MASK.scala 86:39]
    tm_out8[9] <= _tm_out8_9_T_1 @[TAIL_MASK.scala 86:16]
    node _tm_out8_10_T = bits(io.V_out_alu, 87, 80) @[TAIL_MASK.scala 87:32]
    node _tm_out8_10_T_1 = asSInt(_tm_out8_10_T) @[TAIL_MASK.scala 87:40]
    tm_out8[10] <= _tm_out8_10_T_1 @[TAIL_MASK.scala 87:17]
    node _tm_out8_11_T = bits(io.V_out_alu, 95, 88) @[TAIL_MASK.scala 88:32]
    node _tm_out8_11_T_1 = asSInt(_tm_out8_11_T) @[TAIL_MASK.scala 88:40]
    tm_out8[11] <= _tm_out8_11_T_1 @[TAIL_MASK.scala 88:17]
    node _tm_out8_12_T = bits(io.V_out_alu, 103, 96) @[TAIL_MASK.scala 89:32]
    node _tm_out8_12_T_1 = asSInt(_tm_out8_12_T) @[TAIL_MASK.scala 89:41]
    tm_out8[12] <= _tm_out8_12_T_1 @[TAIL_MASK.scala 89:17]
    node _tm_out8_13_T = bits(io.V_out_alu, 111, 104) @[TAIL_MASK.scala 90:32]
    node _tm_out8_13_T_1 = asSInt(_tm_out8_13_T) @[TAIL_MASK.scala 90:42]
    tm_out8[13] <= _tm_out8_13_T_1 @[TAIL_MASK.scala 90:17]
    node _tm_out8_14_T = bits(io.V_out_alu, 119, 112) @[TAIL_MASK.scala 91:32]
    node _tm_out8_14_T_1 = asSInt(_tm_out8_14_T) @[TAIL_MASK.scala 91:42]
    tm_out8[14] <= _tm_out8_14_T_1 @[TAIL_MASK.scala 91:17]
    node _tm_out8_15_T = bits(io.V_out_alu, 127, 120) @[TAIL_MASK.scala 92:32]
    node _tm_out8_15_T_1 = asSInt(_tm_out8_15_T) @[TAIL_MASK.scala 92:42]
    tm_out8[15] <= _tm_out8_15_T_1 @[TAIL_MASK.scala 92:17]
    node _vd8_0_T = bits(io.alu_vd_data_pre, 7, 0) @[TAIL_MASK.scala 94:33]
    node _vd8_0_T_1 = asSInt(_vd8_0_T) @[TAIL_MASK.scala 94:39]
    vd8[0] <= _vd8_0_T_1 @[TAIL_MASK.scala 94:12]
    node _vd8_1_T = bits(io.alu_vd_data_pre, 15, 8) @[TAIL_MASK.scala 95:33]
    node _vd8_1_T_1 = asSInt(_vd8_1_T) @[TAIL_MASK.scala 95:40]
    vd8[1] <= _vd8_1_T_1 @[TAIL_MASK.scala 95:12]
    node _vd8_2_T = bits(io.alu_vd_data_pre, 23, 16) @[TAIL_MASK.scala 96:33]
    node _vd8_2_T_1 = asSInt(_vd8_2_T) @[TAIL_MASK.scala 96:41]
    vd8[2] <= _vd8_2_T_1 @[TAIL_MASK.scala 96:12]
    node _vd8_3_T = bits(io.alu_vd_data_pre, 31, 24) @[TAIL_MASK.scala 97:33]
    node _vd8_3_T_1 = asSInt(_vd8_3_T) @[TAIL_MASK.scala 97:41]
    vd8[3] <= _vd8_3_T_1 @[TAIL_MASK.scala 97:12]
    node _vd8_4_T = bits(io.alu_vd_data_pre, 39, 32) @[TAIL_MASK.scala 98:33]
    node _vd8_4_T_1 = asSInt(_vd8_4_T) @[TAIL_MASK.scala 98:41]
    vd8[4] <= _vd8_4_T_1 @[TAIL_MASK.scala 98:12]
    node _vd8_5_T = bits(io.alu_vd_data_pre, 47, 40) @[TAIL_MASK.scala 99:33]
    node _vd8_5_T_1 = asSInt(_vd8_5_T) @[TAIL_MASK.scala 99:41]
    vd8[5] <= _vd8_5_T_1 @[TAIL_MASK.scala 99:12]
    node _vd8_6_T = bits(io.alu_vd_data_pre, 55, 48) @[TAIL_MASK.scala 100:33]
    node _vd8_6_T_1 = asSInt(_vd8_6_T) @[TAIL_MASK.scala 100:41]
    vd8[6] <= _vd8_6_T_1 @[TAIL_MASK.scala 100:12]
    node _vd8_7_T = bits(io.alu_vd_data_pre, 63, 56) @[TAIL_MASK.scala 101:33]
    node _vd8_7_T_1 = asSInt(_vd8_7_T) @[TAIL_MASK.scala 101:41]
    vd8[7] <= _vd8_7_T_1 @[TAIL_MASK.scala 101:12]
    node _vd8_8_T = bits(io.alu_vd_data_pre, 71, 64) @[TAIL_MASK.scala 102:33]
    node _vd8_8_T_1 = asSInt(_vd8_8_T) @[TAIL_MASK.scala 102:41]
    vd8[8] <= _vd8_8_T_1 @[TAIL_MASK.scala 102:12]
    node _vd8_9_T = bits(io.alu_vd_data_pre, 79, 72) @[TAIL_MASK.scala 103:33]
    node _vd8_9_T_1 = asSInt(_vd8_9_T) @[TAIL_MASK.scala 103:41]
    vd8[9] <= _vd8_9_T_1 @[TAIL_MASK.scala 103:12]
    node _vd8_10_T = bits(io.alu_vd_data_pre, 87, 80) @[TAIL_MASK.scala 104:34]
    node _vd8_10_T_1 = asSInt(_vd8_10_T) @[TAIL_MASK.scala 104:42]
    vd8[10] <= _vd8_10_T_1 @[TAIL_MASK.scala 104:13]
    node _vd8_11_T = bits(io.alu_vd_data_pre, 95, 88) @[TAIL_MASK.scala 105:34]
    node _vd8_11_T_1 = asSInt(_vd8_11_T) @[TAIL_MASK.scala 105:42]
    vd8[11] <= _vd8_11_T_1 @[TAIL_MASK.scala 105:13]
    node _vd8_12_T = bits(io.alu_vd_data_pre, 103, 96) @[TAIL_MASK.scala 106:34]
    node _vd8_12_T_1 = asSInt(_vd8_12_T) @[TAIL_MASK.scala 106:43]
    vd8[12] <= _vd8_12_T_1 @[TAIL_MASK.scala 106:13]
    node _vd8_13_T = bits(io.alu_vd_data_pre, 111, 104) @[TAIL_MASK.scala 107:34]
    node _vd8_13_T_1 = asSInt(_vd8_13_T) @[TAIL_MASK.scala 107:44]
    vd8[13] <= _vd8_13_T_1 @[TAIL_MASK.scala 107:13]
    node _vd8_14_T = bits(io.alu_vd_data_pre, 119, 112) @[TAIL_MASK.scala 108:34]
    node _vd8_14_T_1 = asSInt(_vd8_14_T) @[TAIL_MASK.scala 108:44]
    vd8[14] <= _vd8_14_T_1 @[TAIL_MASK.scala 108:13]
    node _vd8_15_T = bits(io.alu_vd_data_pre, 127, 120) @[TAIL_MASK.scala 109:34]
    node _vd8_15_T_1 = asSInt(_vd8_15_T) @[TAIL_MASK.scala 109:44]
    vd8[15] <= _vd8_15_T_1 @[TAIL_MASK.scala 109:13]
    node _T = eq(io.tm_sew, UInt<2>("h03")) @[TAIL_MASK.scala 115:17]
    when _T : @[TAIL_MASK.scala 115:31]
      node _T_1 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 117:19]
      when _T_1 : @[TAIL_MASK.scala 117:29]
        v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 118:24]
        skip @[TAIL_MASK.scala 117:29]
      else : @[TAIL_MASK.scala 120:54]
        node _T_2 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 120:25]
        node _T_3 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 120:42]
        node _T_4 = and(_T_2, _T_3) @[TAIL_MASK.scala 120:35]
        when _T_4 : @[TAIL_MASK.scala 120:54]
          node _T_5 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 121:28]
          when _T_5 : @[TAIL_MASK.scala 121:37]
            node _T_6 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 122:28]
            node _T_7 = eq(_T_6, UInt<1>("h00")) @[TAIL_MASK.scala 122:32]
            node _T_8 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 122:53]
            node _T_9 = and(_T_7, _T_8) @[TAIL_MASK.scala 122:40]
            when _T_9 : @[TAIL_MASK.scala 122:62]
              v_out64[0] <= vd64[0] @[TAIL_MASK.scala 123:32]
              skip @[TAIL_MASK.scala 122:62]
            else : @[TAIL_MASK.scala 124:68]
              node _T_10 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 124:34]
              node _T_11 = eq(_T_10, UInt<1>("h00")) @[TAIL_MASK.scala 124:38]
              node _T_12 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 124:59]
              node _T_13 = and(_T_11, _T_12) @[TAIL_MASK.scala 124:46]
              when _T_13 : @[TAIL_MASK.scala 124:68]
                node _v_out64_0_T = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 125:107]
                v_out64[0] <= _v_out64_0_T @[TAIL_MASK.scala 125:32]
                skip @[TAIL_MASK.scala 124:68]
              else : @[TAIL_MASK.scala 126:48]
                node _T_14 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 126:34]
                node _T_15 = eq(_T_14, UInt<1>("h01")) @[TAIL_MASK.scala 126:38]
                when _T_15 : @[TAIL_MASK.scala 126:48]
                  v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 127:32]
                  skip @[TAIL_MASK.scala 126:48]
            skip @[TAIL_MASK.scala 121:37]
          else : @[TAIL_MASK.scala 129:25]
            v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 130:28]
            skip @[TAIL_MASK.scala 129:25]
          skip @[TAIL_MASK.scala 120:54]
        else : @[TAIL_MASK.scala 133:51]
          node _T_16 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 133:25]
          node _T_17 = lt(UInt<1>("h00"), UInt<2>("h02")) @[TAIL_MASK.scala 133:44]
          node _T_18 = and(_T_16, _T_17) @[TAIL_MASK.scala 133:37]
          when _T_18 : @[TAIL_MASK.scala 133:51]
            node _T_19 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 134:29]
            when _T_19 : @[TAIL_MASK.scala 134:38]
              v_out64[0] <= vd64[0] @[TAIL_MASK.scala 135:28]
              skip @[TAIL_MASK.scala 134:38]
            else : @[TAIL_MASK.scala 136:25]
              node _v_out64_0_T_1 = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 137:103]
              v_out64[0] <= _v_out64_0_T_1 @[TAIL_MASK.scala 137:28]
              skip @[TAIL_MASK.scala 136:25]
            skip @[TAIL_MASK.scala 133:51]
          else : @[TAIL_MASK.scala 140:21]
            v_out64[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 141:24]
            skip @[TAIL_MASK.scala 140:21]
      node _T_20 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 117:19]
      when _T_20 : @[TAIL_MASK.scala 117:29]
        v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 118:24]
        skip @[TAIL_MASK.scala 117:29]
      else : @[TAIL_MASK.scala 120:54]
        node _T_21 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 120:25]
        node _T_22 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 120:42]
        node _T_23 = and(_T_21, _T_22) @[TAIL_MASK.scala 120:35]
        when _T_23 : @[TAIL_MASK.scala 120:54]
          node _T_24 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 121:28]
          when _T_24 : @[TAIL_MASK.scala 121:37]
            node _T_25 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 122:28]
            node _T_26 = eq(_T_25, UInt<1>("h00")) @[TAIL_MASK.scala 122:32]
            node _T_27 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 122:53]
            node _T_28 = and(_T_26, _T_27) @[TAIL_MASK.scala 122:40]
            when _T_28 : @[TAIL_MASK.scala 122:62]
              v_out64[1] <= vd64[1] @[TAIL_MASK.scala 123:32]
              skip @[TAIL_MASK.scala 122:62]
            else : @[TAIL_MASK.scala 124:68]
              node _T_29 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 124:34]
              node _T_30 = eq(_T_29, UInt<1>("h00")) @[TAIL_MASK.scala 124:38]
              node _T_31 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 124:59]
              node _T_32 = and(_T_30, _T_31) @[TAIL_MASK.scala 124:46]
              when _T_32 : @[TAIL_MASK.scala 124:68]
                node _v_out64_1_T = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 125:107]
                v_out64[1] <= _v_out64_1_T @[TAIL_MASK.scala 125:32]
                skip @[TAIL_MASK.scala 124:68]
              else : @[TAIL_MASK.scala 126:48]
                node _T_33 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 126:34]
                node _T_34 = eq(_T_33, UInt<1>("h01")) @[TAIL_MASK.scala 126:38]
                when _T_34 : @[TAIL_MASK.scala 126:48]
                  v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 127:32]
                  skip @[TAIL_MASK.scala 126:48]
            skip @[TAIL_MASK.scala 121:37]
          else : @[TAIL_MASK.scala 129:25]
            v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 130:28]
            skip @[TAIL_MASK.scala 129:25]
          skip @[TAIL_MASK.scala 120:54]
        else : @[TAIL_MASK.scala 133:51]
          node _T_35 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 133:25]
          node _T_36 = lt(UInt<1>("h01"), UInt<2>("h02")) @[TAIL_MASK.scala 133:44]
          node _T_37 = and(_T_35, _T_36) @[TAIL_MASK.scala 133:37]
          when _T_37 : @[TAIL_MASK.scala 133:51]
            node _T_38 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 134:29]
            when _T_38 : @[TAIL_MASK.scala 134:38]
              v_out64[1] <= vd64[1] @[TAIL_MASK.scala 135:28]
              skip @[TAIL_MASK.scala 134:38]
            else : @[TAIL_MASK.scala 136:25]
              node _v_out64_1_T_1 = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 137:103]
              v_out64[1] <= _v_out64_1_T_1 @[TAIL_MASK.scala 137:28]
              skip @[TAIL_MASK.scala 136:25]
            skip @[TAIL_MASK.scala 133:51]
          else : @[TAIL_MASK.scala 140:21]
            v_out64[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 141:24]
            skip @[TAIL_MASK.scala 140:21]
      node io_Vector_Out_lo = asUInt(v_out64[0]) @[Cat.scala 30:58]
      node io_Vector_Out_hi = asUInt(v_out64[1]) @[Cat.scala 30:58]
      node _io_Vector_Out_T = cat(io_Vector_Out_hi, io_Vector_Out_lo) @[Cat.scala 30:58]
      node _io_Vector_Out_T_1 = asSInt(_io_Vector_Out_T) @[TAIL_MASK.scala 144:52]
      io.Vector_Out <= _io_Vector_Out_T_1 @[TAIL_MASK.scala 144:19]
      skip @[TAIL_MASK.scala 115:31]
    else : @[TAIL_MASK.scala 146:37]
      node _T_39 = eq(io.tm_sew, UInt<2>("h02")) @[TAIL_MASK.scala 146:23]
      when _T_39 : @[TAIL_MASK.scala 146:37]
        node _T_40 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 148:19]
        when _T_40 : @[TAIL_MASK.scala 148:29]
          v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 149:24]
          skip @[TAIL_MASK.scala 148:29]
        else : @[TAIL_MASK.scala 151:54]
          node _T_41 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 151:25]
          node _T_42 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 151:42]
          node _T_43 = and(_T_41, _T_42) @[TAIL_MASK.scala 151:35]
          when _T_43 : @[TAIL_MASK.scala 151:54]
            node _T_44 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 152:28]
            when _T_44 : @[TAIL_MASK.scala 152:37]
              node _T_45 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 153:28]
              node _T_46 = eq(_T_45, UInt<1>("h00")) @[TAIL_MASK.scala 153:32]
              node _T_47 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 153:53]
              node _T_48 = and(_T_46, _T_47) @[TAIL_MASK.scala 153:40]
              when _T_48 : @[TAIL_MASK.scala 153:62]
                v_out32[0] <= vd32[0] @[TAIL_MASK.scala 154:32]
                skip @[TAIL_MASK.scala 153:62]
              else : @[TAIL_MASK.scala 155:68]
                node _T_49 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 155:34]
                node _T_50 = eq(_T_49, UInt<1>("h00")) @[TAIL_MASK.scala 155:38]
                node _T_51 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 155:59]
                node _T_52 = and(_T_50, _T_51) @[TAIL_MASK.scala 155:46]
                when _T_52 : @[TAIL_MASK.scala 155:68]
                  node _v_out32_0_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 156:75]
                  v_out32[0] <= _v_out32_0_T @[TAIL_MASK.scala 156:32]
                  skip @[TAIL_MASK.scala 155:68]
                else : @[TAIL_MASK.scala 157:48]
                  node _T_53 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 157:34]
                  node _T_54 = eq(_T_53, UInt<1>("h01")) @[TAIL_MASK.scala 157:38]
                  when _T_54 : @[TAIL_MASK.scala 157:48]
                    v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 158:32]
                    skip @[TAIL_MASK.scala 157:48]
              skip @[TAIL_MASK.scala 152:37]
            else : @[TAIL_MASK.scala 160:25]
              v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 161:28]
              skip @[TAIL_MASK.scala 160:25]
            skip @[TAIL_MASK.scala 151:54]
          else : @[TAIL_MASK.scala 164:51]
            node _T_55 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 164:25]
            node _T_56 = lt(UInt<1>("h00"), UInt<3>("h04")) @[TAIL_MASK.scala 164:44]
            node _T_57 = and(_T_55, _T_56) @[TAIL_MASK.scala 164:37]
            when _T_57 : @[TAIL_MASK.scala 164:51]
              node _T_58 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 165:29]
              when _T_58 : @[TAIL_MASK.scala 165:38]
                v_out32[0] <= vd32[0] @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:38]
              else : @[TAIL_MASK.scala 167:25]
                node _v_out32_0_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 168:71]
                v_out32[0] <= _v_out32_0_T_1 @[TAIL_MASK.scala 168:28]
                skip @[TAIL_MASK.scala 167:25]
              skip @[TAIL_MASK.scala 164:51]
            else : @[TAIL_MASK.scala 171:21]
              v_out32[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 172:24]
              skip @[TAIL_MASK.scala 171:21]
        node _T_59 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 148:19]
        when _T_59 : @[TAIL_MASK.scala 148:29]
          v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 149:24]
          skip @[TAIL_MASK.scala 148:29]
        else : @[TAIL_MASK.scala 151:54]
          node _T_60 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 151:25]
          node _T_61 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 151:42]
          node _T_62 = and(_T_60, _T_61) @[TAIL_MASK.scala 151:35]
          when _T_62 : @[TAIL_MASK.scala 151:54]
            node _T_63 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 152:28]
            when _T_63 : @[TAIL_MASK.scala 152:37]
              node _T_64 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 153:28]
              node _T_65 = eq(_T_64, UInt<1>("h00")) @[TAIL_MASK.scala 153:32]
              node _T_66 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 153:53]
              node _T_67 = and(_T_65, _T_66) @[TAIL_MASK.scala 153:40]
              when _T_67 : @[TAIL_MASK.scala 153:62]
                v_out32[1] <= vd32[1] @[TAIL_MASK.scala 154:32]
                skip @[TAIL_MASK.scala 153:62]
              else : @[TAIL_MASK.scala 155:68]
                node _T_68 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 155:34]
                node _T_69 = eq(_T_68, UInt<1>("h00")) @[TAIL_MASK.scala 155:38]
                node _T_70 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 155:59]
                node _T_71 = and(_T_69, _T_70) @[TAIL_MASK.scala 155:46]
                when _T_71 : @[TAIL_MASK.scala 155:68]
                  node _v_out32_1_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 156:75]
                  v_out32[1] <= _v_out32_1_T @[TAIL_MASK.scala 156:32]
                  skip @[TAIL_MASK.scala 155:68]
                else : @[TAIL_MASK.scala 157:48]
                  node _T_72 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 157:34]
                  node _T_73 = eq(_T_72, UInt<1>("h01")) @[TAIL_MASK.scala 157:38]
                  when _T_73 : @[TAIL_MASK.scala 157:48]
                    v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 158:32]
                    skip @[TAIL_MASK.scala 157:48]
              skip @[TAIL_MASK.scala 152:37]
            else : @[TAIL_MASK.scala 160:25]
              v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 161:28]
              skip @[TAIL_MASK.scala 160:25]
            skip @[TAIL_MASK.scala 151:54]
          else : @[TAIL_MASK.scala 164:51]
            node _T_74 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 164:25]
            node _T_75 = lt(UInt<1>("h01"), UInt<3>("h04")) @[TAIL_MASK.scala 164:44]
            node _T_76 = and(_T_74, _T_75) @[TAIL_MASK.scala 164:37]
            when _T_76 : @[TAIL_MASK.scala 164:51]
              node _T_77 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 165:29]
              when _T_77 : @[TAIL_MASK.scala 165:38]
                v_out32[1] <= vd32[1] @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:38]
              else : @[TAIL_MASK.scala 167:25]
                node _v_out32_1_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 168:71]
                v_out32[1] <= _v_out32_1_T_1 @[TAIL_MASK.scala 168:28]
                skip @[TAIL_MASK.scala 167:25]
              skip @[TAIL_MASK.scala 164:51]
            else : @[TAIL_MASK.scala 171:21]
              v_out32[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 172:24]
              skip @[TAIL_MASK.scala 171:21]
        node _T_78 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 148:19]
        when _T_78 : @[TAIL_MASK.scala 148:29]
          v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 149:24]
          skip @[TAIL_MASK.scala 148:29]
        else : @[TAIL_MASK.scala 151:54]
          node _T_79 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 151:25]
          node _T_80 = lt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 151:42]
          node _T_81 = and(_T_79, _T_80) @[TAIL_MASK.scala 151:35]
          when _T_81 : @[TAIL_MASK.scala 151:54]
            node _T_82 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 152:28]
            when _T_82 : @[TAIL_MASK.scala 152:37]
              node _T_83 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 153:28]
              node _T_84 = eq(_T_83, UInt<1>("h00")) @[TAIL_MASK.scala 153:32]
              node _T_85 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 153:53]
              node _T_86 = and(_T_84, _T_85) @[TAIL_MASK.scala 153:40]
              when _T_86 : @[TAIL_MASK.scala 153:62]
                v_out32[2] <= vd32[2] @[TAIL_MASK.scala 154:32]
                skip @[TAIL_MASK.scala 153:62]
              else : @[TAIL_MASK.scala 155:68]
                node _T_87 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 155:34]
                node _T_88 = eq(_T_87, UInt<1>("h00")) @[TAIL_MASK.scala 155:38]
                node _T_89 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 155:59]
                node _T_90 = and(_T_88, _T_89) @[TAIL_MASK.scala 155:46]
                when _T_90 : @[TAIL_MASK.scala 155:68]
                  node _v_out32_2_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 156:75]
                  v_out32[2] <= _v_out32_2_T @[TAIL_MASK.scala 156:32]
                  skip @[TAIL_MASK.scala 155:68]
                else : @[TAIL_MASK.scala 157:48]
                  node _T_91 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 157:34]
                  node _T_92 = eq(_T_91, UInt<1>("h01")) @[TAIL_MASK.scala 157:38]
                  when _T_92 : @[TAIL_MASK.scala 157:48]
                    v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 158:32]
                    skip @[TAIL_MASK.scala 157:48]
              skip @[TAIL_MASK.scala 152:37]
            else : @[TAIL_MASK.scala 160:25]
              v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 161:28]
              skip @[TAIL_MASK.scala 160:25]
            skip @[TAIL_MASK.scala 151:54]
          else : @[TAIL_MASK.scala 164:51]
            node _T_93 = geq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 164:25]
            node _T_94 = lt(UInt<2>("h02"), UInt<3>("h04")) @[TAIL_MASK.scala 164:44]
            node _T_95 = and(_T_93, _T_94) @[TAIL_MASK.scala 164:37]
            when _T_95 : @[TAIL_MASK.scala 164:51]
              node _T_96 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 165:29]
              when _T_96 : @[TAIL_MASK.scala 165:38]
                v_out32[2] <= vd32[2] @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:38]
              else : @[TAIL_MASK.scala 167:25]
                node _v_out32_2_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 168:71]
                v_out32[2] <= _v_out32_2_T_1 @[TAIL_MASK.scala 168:28]
                skip @[TAIL_MASK.scala 167:25]
              skip @[TAIL_MASK.scala 164:51]
            else : @[TAIL_MASK.scala 171:21]
              v_out32[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 172:24]
              skip @[TAIL_MASK.scala 171:21]
        node _T_97 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 148:19]
        when _T_97 : @[TAIL_MASK.scala 148:29]
          v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 149:24]
          skip @[TAIL_MASK.scala 148:29]
        else : @[TAIL_MASK.scala 151:54]
          node _T_98 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 151:25]
          node _T_99 = lt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 151:42]
          node _T_100 = and(_T_98, _T_99) @[TAIL_MASK.scala 151:35]
          when _T_100 : @[TAIL_MASK.scala 151:54]
            node _T_101 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 152:28]
            when _T_101 : @[TAIL_MASK.scala 152:37]
              node _T_102 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 153:28]
              node _T_103 = eq(_T_102, UInt<1>("h00")) @[TAIL_MASK.scala 153:32]
              node _T_104 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 153:53]
              node _T_105 = and(_T_103, _T_104) @[TAIL_MASK.scala 153:40]
              when _T_105 : @[TAIL_MASK.scala 153:62]
                v_out32[3] <= vd32[3] @[TAIL_MASK.scala 154:32]
                skip @[TAIL_MASK.scala 153:62]
              else : @[TAIL_MASK.scala 155:68]
                node _T_106 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 155:34]
                node _T_107 = eq(_T_106, UInt<1>("h00")) @[TAIL_MASK.scala 155:38]
                node _T_108 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 155:59]
                node _T_109 = and(_T_107, _T_108) @[TAIL_MASK.scala 155:46]
                when _T_109 : @[TAIL_MASK.scala 155:68]
                  node _v_out32_3_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 156:75]
                  v_out32[3] <= _v_out32_3_T @[TAIL_MASK.scala 156:32]
                  skip @[TAIL_MASK.scala 155:68]
                else : @[TAIL_MASK.scala 157:48]
                  node _T_110 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 157:34]
                  node _T_111 = eq(_T_110, UInt<1>("h01")) @[TAIL_MASK.scala 157:38]
                  when _T_111 : @[TAIL_MASK.scala 157:48]
                    v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 158:32]
                    skip @[TAIL_MASK.scala 157:48]
              skip @[TAIL_MASK.scala 152:37]
            else : @[TAIL_MASK.scala 160:25]
              v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 161:28]
              skip @[TAIL_MASK.scala 160:25]
            skip @[TAIL_MASK.scala 151:54]
          else : @[TAIL_MASK.scala 164:51]
            node _T_112 = geq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 164:25]
            node _T_113 = lt(UInt<2>("h03"), UInt<3>("h04")) @[TAIL_MASK.scala 164:44]
            node _T_114 = and(_T_112, _T_113) @[TAIL_MASK.scala 164:37]
            when _T_114 : @[TAIL_MASK.scala 164:51]
              node _T_115 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 165:29]
              when _T_115 : @[TAIL_MASK.scala 165:38]
                v_out32[3] <= vd32[3] @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:38]
              else : @[TAIL_MASK.scala 167:25]
                node _v_out32_3_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 168:71]
                v_out32[3] <= _v_out32_3_T_1 @[TAIL_MASK.scala 168:28]
                skip @[TAIL_MASK.scala 167:25]
              skip @[TAIL_MASK.scala 164:51]
            else : @[TAIL_MASK.scala 171:21]
              v_out32[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 172:24]
              skip @[TAIL_MASK.scala 171:21]
        node io_Vector_Out_lo_lo = asUInt(v_out32[0]) @[Cat.scala 30:58]
        node io_Vector_Out_lo_hi = asUInt(v_out32[1]) @[Cat.scala 30:58]
        node io_Vector_Out_lo_1 = cat(io_Vector_Out_lo_hi, io_Vector_Out_lo_lo) @[Cat.scala 30:58]
        node io_Vector_Out_hi_lo = asUInt(v_out32[2]) @[Cat.scala 30:58]
        node io_Vector_Out_hi_hi = asUInt(v_out32[3]) @[Cat.scala 30:58]
        node io_Vector_Out_hi_1 = cat(io_Vector_Out_hi_hi, io_Vector_Out_hi_lo) @[Cat.scala 30:58]
        node _io_Vector_Out_T_2 = cat(io_Vector_Out_hi_1, io_Vector_Out_lo_1) @[Cat.scala 30:58]
        node _io_Vector_Out_T_3 = asSInt(_io_Vector_Out_T_2) @[TAIL_MASK.scala 176:76]
        io.Vector_Out <= _io_Vector_Out_T_3 @[TAIL_MASK.scala 176:19]
        skip @[TAIL_MASK.scala 146:37]
      else : @[TAIL_MASK.scala 179:37]
        node _T_116 = eq(io.tm_sew, UInt<1>("h01")) @[TAIL_MASK.scala 179:23]
        when _T_116 : @[TAIL_MASK.scala 179:37]
          node _T_117 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_117 : @[TAIL_MASK.scala 181:29]
            v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_118 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_119 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_120 = and(_T_118, _T_119) @[TAIL_MASK.scala 184:35]
            when _T_120 : @[TAIL_MASK.scala 184:54]
              node _T_121 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_121 : @[TAIL_MASK.scala 185:37]
                node _T_122 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 186:28]
                node _T_123 = eq(_T_122, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_124 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_125 = and(_T_123, _T_124) @[TAIL_MASK.scala 186:40]
                when _T_125 : @[TAIL_MASK.scala 186:62]
                  v_out16[0] <= vd16[0] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_126 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 188:34]
                  node _T_127 = eq(_T_126, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_128 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_129 = and(_T_127, _T_128) @[TAIL_MASK.scala 188:46]
                  when _T_129 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_0_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[0] <= _v_out16_0_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_130 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 190:34]
                    node _T_131 = eq(_T_130, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_131 : @[TAIL_MASK.scala 190:48]
                      v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_132 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_133 = lt(UInt<1>("h00"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_134 = and(_T_132, _T_133) @[TAIL_MASK.scala 197:37]
              when _T_134 : @[TAIL_MASK.scala 197:51]
                node _T_135 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_135 : @[TAIL_MASK.scala 198:38]
                  v_out16[0] <= vd16[0] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_0_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[0] <= _v_out16_0_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_136 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_136 : @[TAIL_MASK.scala 181:29]
            v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_137 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_138 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_139 = and(_T_137, _T_138) @[TAIL_MASK.scala 184:35]
            when _T_139 : @[TAIL_MASK.scala 184:54]
              node _T_140 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_140 : @[TAIL_MASK.scala 185:37]
                node _T_141 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 186:28]
                node _T_142 = eq(_T_141, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_143 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_144 = and(_T_142, _T_143) @[TAIL_MASK.scala 186:40]
                when _T_144 : @[TAIL_MASK.scala 186:62]
                  v_out16[1] <= vd16[1] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_145 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 188:34]
                  node _T_146 = eq(_T_145, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_147 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_148 = and(_T_146, _T_147) @[TAIL_MASK.scala 188:46]
                  when _T_148 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_1_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[1] <= _v_out16_1_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_149 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 190:34]
                    node _T_150 = eq(_T_149, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_150 : @[TAIL_MASK.scala 190:48]
                      v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_151 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_152 = lt(UInt<1>("h01"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_153 = and(_T_151, _T_152) @[TAIL_MASK.scala 197:37]
              when _T_153 : @[TAIL_MASK.scala 197:51]
                node _T_154 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_154 : @[TAIL_MASK.scala 198:38]
                  v_out16[1] <= vd16[1] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_1_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[1] <= _v_out16_1_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_155 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_155 : @[TAIL_MASK.scala 181:29]
            v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_156 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_157 = lt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_158 = and(_T_156, _T_157) @[TAIL_MASK.scala 184:35]
            when _T_158 : @[TAIL_MASK.scala 184:54]
              node _T_159 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_159 : @[TAIL_MASK.scala 185:37]
                node _T_160 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 186:28]
                node _T_161 = eq(_T_160, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_162 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_163 = and(_T_161, _T_162) @[TAIL_MASK.scala 186:40]
                when _T_163 : @[TAIL_MASK.scala 186:62]
                  v_out16[2] <= vd16[2] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_164 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 188:34]
                  node _T_165 = eq(_T_164, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_166 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_167 = and(_T_165, _T_166) @[TAIL_MASK.scala 188:46]
                  when _T_167 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_2_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[2] <= _v_out16_2_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_168 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 190:34]
                    node _T_169 = eq(_T_168, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_169 : @[TAIL_MASK.scala 190:48]
                      v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_170 = geq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_171 = lt(UInt<2>("h02"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_172 = and(_T_170, _T_171) @[TAIL_MASK.scala 197:37]
              when _T_172 : @[TAIL_MASK.scala 197:51]
                node _T_173 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_173 : @[TAIL_MASK.scala 198:38]
                  v_out16[2] <= vd16[2] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_2_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[2] <= _v_out16_2_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_174 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_174 : @[TAIL_MASK.scala 181:29]
            v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_175 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_176 = lt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_177 = and(_T_175, _T_176) @[TAIL_MASK.scala 184:35]
            when _T_177 : @[TAIL_MASK.scala 184:54]
              node _T_178 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_178 : @[TAIL_MASK.scala 185:37]
                node _T_179 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 186:28]
                node _T_180 = eq(_T_179, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_181 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_182 = and(_T_180, _T_181) @[TAIL_MASK.scala 186:40]
                when _T_182 : @[TAIL_MASK.scala 186:62]
                  v_out16[3] <= vd16[3] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_183 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 188:34]
                  node _T_184 = eq(_T_183, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_185 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_186 = and(_T_184, _T_185) @[TAIL_MASK.scala 188:46]
                  when _T_186 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_3_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[3] <= _v_out16_3_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_187 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 190:34]
                    node _T_188 = eq(_T_187, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_188 : @[TAIL_MASK.scala 190:48]
                      v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_189 = geq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_190 = lt(UInt<2>("h03"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_191 = and(_T_189, _T_190) @[TAIL_MASK.scala 197:37]
              when _T_191 : @[TAIL_MASK.scala 197:51]
                node _T_192 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_192 : @[TAIL_MASK.scala 198:38]
                  v_out16[3] <= vd16[3] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_3_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[3] <= _v_out16_3_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_193 = lt(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_193 : @[TAIL_MASK.scala 181:29]
            v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_194 = geq(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_195 = lt(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_196 = and(_T_194, _T_195) @[TAIL_MASK.scala 184:35]
            when _T_196 : @[TAIL_MASK.scala 184:54]
              node _T_197 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_197 : @[TAIL_MASK.scala 185:37]
                node _T_198 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 186:28]
                node _T_199 = eq(_T_198, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_200 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_201 = and(_T_199, _T_200) @[TAIL_MASK.scala 186:40]
                when _T_201 : @[TAIL_MASK.scala 186:62]
                  v_out16[4] <= vd16[4] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_202 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 188:34]
                  node _T_203 = eq(_T_202, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_204 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_205 = and(_T_203, _T_204) @[TAIL_MASK.scala 188:46]
                  when _T_205 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_4_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[4] <= _v_out16_4_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_206 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 190:34]
                    node _T_207 = eq(_T_206, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_207 : @[TAIL_MASK.scala 190:48]
                      v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_208 = geq(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_209 = lt(UInt<3>("h04"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_210 = and(_T_208, _T_209) @[TAIL_MASK.scala 197:37]
              when _T_210 : @[TAIL_MASK.scala 197:51]
                node _T_211 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_211 : @[TAIL_MASK.scala 198:38]
                  v_out16[4] <= vd16[4] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_4_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[4] <= _v_out16_4_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[4] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_212 = lt(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_212 : @[TAIL_MASK.scala 181:29]
            v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_213 = geq(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_214 = lt(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_215 = and(_T_213, _T_214) @[TAIL_MASK.scala 184:35]
            when _T_215 : @[TAIL_MASK.scala 184:54]
              node _T_216 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_216 : @[TAIL_MASK.scala 185:37]
                node _T_217 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 186:28]
                node _T_218 = eq(_T_217, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_219 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_220 = and(_T_218, _T_219) @[TAIL_MASK.scala 186:40]
                when _T_220 : @[TAIL_MASK.scala 186:62]
                  v_out16[5] <= vd16[5] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_221 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 188:34]
                  node _T_222 = eq(_T_221, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_223 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_224 = and(_T_222, _T_223) @[TAIL_MASK.scala 188:46]
                  when _T_224 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_5_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[5] <= _v_out16_5_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_225 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 190:34]
                    node _T_226 = eq(_T_225, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_226 : @[TAIL_MASK.scala 190:48]
                      v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_227 = geq(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_228 = lt(UInt<3>("h05"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_229 = and(_T_227, _T_228) @[TAIL_MASK.scala 197:37]
              when _T_229 : @[TAIL_MASK.scala 197:51]
                node _T_230 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_230 : @[TAIL_MASK.scala 198:38]
                  v_out16[5] <= vd16[5] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_5_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[5] <= _v_out16_5_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[5] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_231 = lt(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_231 : @[TAIL_MASK.scala 181:29]
            v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_232 = geq(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_233 = lt(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_234 = and(_T_232, _T_233) @[TAIL_MASK.scala 184:35]
            when _T_234 : @[TAIL_MASK.scala 184:54]
              node _T_235 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_235 : @[TAIL_MASK.scala 185:37]
                node _T_236 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 186:28]
                node _T_237 = eq(_T_236, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_238 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_239 = and(_T_237, _T_238) @[TAIL_MASK.scala 186:40]
                when _T_239 : @[TAIL_MASK.scala 186:62]
                  v_out16[6] <= vd16[6] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_240 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 188:34]
                  node _T_241 = eq(_T_240, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_242 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_243 = and(_T_241, _T_242) @[TAIL_MASK.scala 188:46]
                  when _T_243 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_6_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[6] <= _v_out16_6_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_244 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 190:34]
                    node _T_245 = eq(_T_244, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_245 : @[TAIL_MASK.scala 190:48]
                      v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_246 = geq(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_247 = lt(UInt<3>("h06"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_248 = and(_T_246, _T_247) @[TAIL_MASK.scala 197:37]
              when _T_248 : @[TAIL_MASK.scala 197:51]
                node _T_249 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_249 : @[TAIL_MASK.scala 198:38]
                  v_out16[6] <= vd16[6] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_6_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[6] <= _v_out16_6_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[6] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node _T_250 = lt(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 181:19]
          when _T_250 : @[TAIL_MASK.scala 181:29]
            v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 182:24]
            skip @[TAIL_MASK.scala 181:29]
          else : @[TAIL_MASK.scala 184:54]
            node _T_251 = geq(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 184:25]
            node _T_252 = lt(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 184:42]
            node _T_253 = and(_T_251, _T_252) @[TAIL_MASK.scala 184:35]
            when _T_253 : @[TAIL_MASK.scala 184:54]
              node _T_254 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 185:28]
              when _T_254 : @[TAIL_MASK.scala 185:37]
                node _T_255 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 186:28]
                node _T_256 = eq(_T_255, UInt<1>("h00")) @[TAIL_MASK.scala 186:32]
                node _T_257 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 186:53]
                node _T_258 = and(_T_256, _T_257) @[TAIL_MASK.scala 186:40]
                when _T_258 : @[TAIL_MASK.scala 186:62]
                  v_out16[7] <= vd16[7] @[TAIL_MASK.scala 187:32]
                  skip @[TAIL_MASK.scala 186:62]
                else : @[TAIL_MASK.scala 188:68]
                  node _T_259 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 188:34]
                  node _T_260 = eq(_T_259, UInt<1>("h00")) @[TAIL_MASK.scala 188:38]
                  node _T_261 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 188:59]
                  node _T_262 = and(_T_260, _T_261) @[TAIL_MASK.scala 188:46]
                  when _T_262 : @[TAIL_MASK.scala 188:68]
                    node _v_out16_7_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 189:59]
                    v_out16[7] <= _v_out16_7_T @[TAIL_MASK.scala 189:32]
                    skip @[TAIL_MASK.scala 188:68]
                  else : @[TAIL_MASK.scala 190:48]
                    node _T_263 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 190:34]
                    node _T_264 = eq(_T_263, UInt<1>("h01")) @[TAIL_MASK.scala 190:38]
                    when _T_264 : @[TAIL_MASK.scala 190:48]
                      v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 191:32]
                      skip @[TAIL_MASK.scala 190:48]
                skip @[TAIL_MASK.scala 185:37]
              else : @[TAIL_MASK.scala 193:25]
                v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 194:28]
                skip @[TAIL_MASK.scala 193:25]
              skip @[TAIL_MASK.scala 184:54]
            else : @[TAIL_MASK.scala 197:51]
              node _T_265 = geq(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 197:25]
              node _T_266 = lt(UInt<3>("h07"), UInt<3>("h04")) @[TAIL_MASK.scala 197:44]
              node _T_267 = and(_T_265, _T_266) @[TAIL_MASK.scala 197:37]
              when _T_267 : @[TAIL_MASK.scala 197:51]
                node _T_268 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 198:29]
                when _T_268 : @[TAIL_MASK.scala 198:38]
                  v_out16[7] <= vd16[7] @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:38]
                else : @[TAIL_MASK.scala 200:25]
                  node _v_out16_7_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 201:55]
                  v_out16[7] <= _v_out16_7_T_1 @[TAIL_MASK.scala 201:28]
                  skip @[TAIL_MASK.scala 200:25]
                skip @[TAIL_MASK.scala 197:51]
              else : @[TAIL_MASK.scala 204:21]
                v_out16[7] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 205:24]
                skip @[TAIL_MASK.scala 204:21]
          node io_Vector_Out_lo_lo_lo = asUInt(v_out16[0]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_lo_hi = asUInt(v_out16[1]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_lo_1 = cat(io_Vector_Out_lo_lo_hi, io_Vector_Out_lo_lo_lo) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_lo = asUInt(v_out16[2]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_hi = asUInt(v_out16[3]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_1 = cat(io_Vector_Out_lo_hi_hi, io_Vector_Out_lo_hi_lo) @[Cat.scala 30:58]
          node io_Vector_Out_lo_2 = cat(io_Vector_Out_lo_hi_1, io_Vector_Out_lo_lo_1) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_lo = asUInt(v_out16[4]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_hi = asUInt(v_out16[5]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_1 = cat(io_Vector_Out_hi_lo_hi, io_Vector_Out_hi_lo_lo) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_lo = asUInt(v_out16[6]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_hi = asUInt(v_out16[7]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_1 = cat(io_Vector_Out_hi_hi_hi, io_Vector_Out_hi_hi_lo) @[Cat.scala 30:58]
          node io_Vector_Out_hi_2 = cat(io_Vector_Out_hi_hi_1, io_Vector_Out_hi_lo_1) @[Cat.scala 30:58]
          node _io_Vector_Out_T_4 = cat(io_Vector_Out_hi_2, io_Vector_Out_lo_2) @[Cat.scala 30:58]
          node _io_Vector_Out_T_5 = asSInt(_io_Vector_Out_T_4) @[TAIL_MASK.scala 209:124]
          io.Vector_Out <= _io_Vector_Out_T_5 @[TAIL_MASK.scala 209:19]
          skip @[TAIL_MASK.scala 179:37]
        else : @[TAIL_MASK.scala 211:37]
          node _T_269 = eq(io.tm_sew, UInt<1>("h00")) @[TAIL_MASK.scala 211:23]
          when _T_269 : @[TAIL_MASK.scala 211:37]
            node _T_270 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_270 : @[TAIL_MASK.scala 213:29]
              v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_271 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_272 = leq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_273 = and(_T_271, _T_272) @[TAIL_MASK.scala 216:35]
              when _T_273 : @[TAIL_MASK.scala 216:55]
                node _T_274 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_274 : @[TAIL_MASK.scala 217:37]
                  node _T_275 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 218:28]
                  node _T_276 = eq(_T_275, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_277 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_278 = and(_T_276, _T_277) @[TAIL_MASK.scala 218:40]
                  when _T_278 : @[TAIL_MASK.scala 218:62]
                    v_out8[0] <= vd8[0] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_279 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 220:34]
                    node _T_280 = eq(_T_279, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_281 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_282 = and(_T_280, _T_281) @[TAIL_MASK.scala 220:46]
                    when _T_282 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_0_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[0] <= _v_out8_0_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_283 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 222:34]
                      node _T_284 = eq(_T_283, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_284 : @[TAIL_MASK.scala 222:48]
                        v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_285 = gt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_286 = lt(UInt<1>("h00"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_287 = and(_T_285, _T_286) @[TAIL_MASK.scala 229:36]
                when _T_287 : @[TAIL_MASK.scala 229:51]
                  node _T_288 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_288 : @[TAIL_MASK.scala 230:38]
                    v_out8[0] <= vd8[0] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_0_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[0] <= _v_out8_0_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_289 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_289 : @[TAIL_MASK.scala 213:29]
              v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_290 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_291 = leq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_292 = and(_T_290, _T_291) @[TAIL_MASK.scala 216:35]
              when _T_292 : @[TAIL_MASK.scala 216:55]
                node _T_293 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_293 : @[TAIL_MASK.scala 217:37]
                  node _T_294 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 218:28]
                  node _T_295 = eq(_T_294, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_296 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_297 = and(_T_295, _T_296) @[TAIL_MASK.scala 218:40]
                  when _T_297 : @[TAIL_MASK.scala 218:62]
                    v_out8[1] <= vd8[1] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_298 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 220:34]
                    node _T_299 = eq(_T_298, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_300 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_301 = and(_T_299, _T_300) @[TAIL_MASK.scala 220:46]
                    when _T_301 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_1_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[1] <= _v_out8_1_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_302 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 222:34]
                      node _T_303 = eq(_T_302, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_303 : @[TAIL_MASK.scala 222:48]
                        v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_304 = gt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_305 = lt(UInt<1>("h01"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_306 = and(_T_304, _T_305) @[TAIL_MASK.scala 229:36]
                when _T_306 : @[TAIL_MASK.scala 229:51]
                  node _T_307 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_307 : @[TAIL_MASK.scala 230:38]
                    v_out8[1] <= vd8[1] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_1_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[1] <= _v_out8_1_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_308 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_308 : @[TAIL_MASK.scala 213:29]
              v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_309 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_310 = leq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_311 = and(_T_309, _T_310) @[TAIL_MASK.scala 216:35]
              when _T_311 : @[TAIL_MASK.scala 216:55]
                node _T_312 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_312 : @[TAIL_MASK.scala 217:37]
                  node _T_313 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 218:28]
                  node _T_314 = eq(_T_313, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_315 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_316 = and(_T_314, _T_315) @[TAIL_MASK.scala 218:40]
                  when _T_316 : @[TAIL_MASK.scala 218:62]
                    v_out8[2] <= vd8[2] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_317 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 220:34]
                    node _T_318 = eq(_T_317, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_319 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_320 = and(_T_318, _T_319) @[TAIL_MASK.scala 220:46]
                    when _T_320 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_2_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[2] <= _v_out8_2_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_321 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 222:34]
                      node _T_322 = eq(_T_321, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_322 : @[TAIL_MASK.scala 222:48]
                        v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_323 = gt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_324 = lt(UInt<2>("h02"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_325 = and(_T_323, _T_324) @[TAIL_MASK.scala 229:36]
                when _T_325 : @[TAIL_MASK.scala 229:51]
                  node _T_326 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_326 : @[TAIL_MASK.scala 230:38]
                    v_out8[2] <= vd8[2] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_2_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[2] <= _v_out8_2_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_327 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_327 : @[TAIL_MASK.scala 213:29]
              v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_328 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_329 = leq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_330 = and(_T_328, _T_329) @[TAIL_MASK.scala 216:35]
              when _T_330 : @[TAIL_MASK.scala 216:55]
                node _T_331 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_331 : @[TAIL_MASK.scala 217:37]
                  node _T_332 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 218:28]
                  node _T_333 = eq(_T_332, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_334 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_335 = and(_T_333, _T_334) @[TAIL_MASK.scala 218:40]
                  when _T_335 : @[TAIL_MASK.scala 218:62]
                    v_out8[3] <= vd8[3] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_336 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 220:34]
                    node _T_337 = eq(_T_336, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_338 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_339 = and(_T_337, _T_338) @[TAIL_MASK.scala 220:46]
                    when _T_339 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_3_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[3] <= _v_out8_3_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_340 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 222:34]
                      node _T_341 = eq(_T_340, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_341 : @[TAIL_MASK.scala 222:48]
                        v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_342 = gt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_343 = lt(UInt<2>("h03"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_344 = and(_T_342, _T_343) @[TAIL_MASK.scala 229:36]
                when _T_344 : @[TAIL_MASK.scala 229:51]
                  node _T_345 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_345 : @[TAIL_MASK.scala 230:38]
                    v_out8[3] <= vd8[3] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_3_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[3] <= _v_out8_3_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_346 = lt(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_346 : @[TAIL_MASK.scala 213:29]
              v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_347 = geq(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_348 = leq(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_349 = and(_T_347, _T_348) @[TAIL_MASK.scala 216:35]
              when _T_349 : @[TAIL_MASK.scala 216:55]
                node _T_350 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_350 : @[TAIL_MASK.scala 217:37]
                  node _T_351 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 218:28]
                  node _T_352 = eq(_T_351, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_353 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_354 = and(_T_352, _T_353) @[TAIL_MASK.scala 218:40]
                  when _T_354 : @[TAIL_MASK.scala 218:62]
                    v_out8[4] <= vd8[4] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_355 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 220:34]
                    node _T_356 = eq(_T_355, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_357 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_358 = and(_T_356, _T_357) @[TAIL_MASK.scala 220:46]
                    when _T_358 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_4_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[4] <= _v_out8_4_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_359 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 222:34]
                      node _T_360 = eq(_T_359, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_360 : @[TAIL_MASK.scala 222:48]
                        v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_361 = gt(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_362 = lt(UInt<3>("h04"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_363 = and(_T_361, _T_362) @[TAIL_MASK.scala 229:36]
                when _T_363 : @[TAIL_MASK.scala 229:51]
                  node _T_364 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_364 : @[TAIL_MASK.scala 230:38]
                    v_out8[4] <= vd8[4] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_4_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[4] <= _v_out8_4_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[4] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_365 = lt(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_365 : @[TAIL_MASK.scala 213:29]
              v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_366 = geq(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_367 = leq(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_368 = and(_T_366, _T_367) @[TAIL_MASK.scala 216:35]
              when _T_368 : @[TAIL_MASK.scala 216:55]
                node _T_369 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_369 : @[TAIL_MASK.scala 217:37]
                  node _T_370 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 218:28]
                  node _T_371 = eq(_T_370, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_372 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_373 = and(_T_371, _T_372) @[TAIL_MASK.scala 218:40]
                  when _T_373 : @[TAIL_MASK.scala 218:62]
                    v_out8[5] <= vd8[5] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_374 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 220:34]
                    node _T_375 = eq(_T_374, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_376 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_377 = and(_T_375, _T_376) @[TAIL_MASK.scala 220:46]
                    when _T_377 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_5_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[5] <= _v_out8_5_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_378 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 222:34]
                      node _T_379 = eq(_T_378, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_379 : @[TAIL_MASK.scala 222:48]
                        v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_380 = gt(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_381 = lt(UInt<3>("h05"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_382 = and(_T_380, _T_381) @[TAIL_MASK.scala 229:36]
                when _T_382 : @[TAIL_MASK.scala 229:51]
                  node _T_383 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_383 : @[TAIL_MASK.scala 230:38]
                    v_out8[5] <= vd8[5] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_5_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[5] <= _v_out8_5_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[5] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_384 = lt(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_384 : @[TAIL_MASK.scala 213:29]
              v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_385 = geq(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_386 = leq(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_387 = and(_T_385, _T_386) @[TAIL_MASK.scala 216:35]
              when _T_387 : @[TAIL_MASK.scala 216:55]
                node _T_388 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_388 : @[TAIL_MASK.scala 217:37]
                  node _T_389 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 218:28]
                  node _T_390 = eq(_T_389, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_391 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_392 = and(_T_390, _T_391) @[TAIL_MASK.scala 218:40]
                  when _T_392 : @[TAIL_MASK.scala 218:62]
                    v_out8[6] <= vd8[6] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_393 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 220:34]
                    node _T_394 = eq(_T_393, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_395 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_396 = and(_T_394, _T_395) @[TAIL_MASK.scala 220:46]
                    when _T_396 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_6_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[6] <= _v_out8_6_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_397 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 222:34]
                      node _T_398 = eq(_T_397, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_398 : @[TAIL_MASK.scala 222:48]
                        v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_399 = gt(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_400 = lt(UInt<3>("h06"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_401 = and(_T_399, _T_400) @[TAIL_MASK.scala 229:36]
                when _T_401 : @[TAIL_MASK.scala 229:51]
                  node _T_402 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_402 : @[TAIL_MASK.scala 230:38]
                    v_out8[6] <= vd8[6] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_6_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[6] <= _v_out8_6_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[6] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_403 = lt(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_403 : @[TAIL_MASK.scala 213:29]
              v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_404 = geq(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_405 = leq(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_406 = and(_T_404, _T_405) @[TAIL_MASK.scala 216:35]
              when _T_406 : @[TAIL_MASK.scala 216:55]
                node _T_407 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_407 : @[TAIL_MASK.scala 217:37]
                  node _T_408 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 218:28]
                  node _T_409 = eq(_T_408, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_410 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_411 = and(_T_409, _T_410) @[TAIL_MASK.scala 218:40]
                  when _T_411 : @[TAIL_MASK.scala 218:62]
                    v_out8[7] <= vd8[7] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_412 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 220:34]
                    node _T_413 = eq(_T_412, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_414 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_415 = and(_T_413, _T_414) @[TAIL_MASK.scala 220:46]
                    when _T_415 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_7_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[7] <= _v_out8_7_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_416 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 222:34]
                      node _T_417 = eq(_T_416, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_417 : @[TAIL_MASK.scala 222:48]
                        v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_418 = gt(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_419 = lt(UInt<3>("h07"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_420 = and(_T_418, _T_419) @[TAIL_MASK.scala 229:36]
                when _T_420 : @[TAIL_MASK.scala 229:51]
                  node _T_421 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_421 : @[TAIL_MASK.scala 230:38]
                    v_out8[7] <= vd8[7] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_7_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[7] <= _v_out8_7_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[7] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_422 = lt(UInt<4>("h08"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_422 : @[TAIL_MASK.scala 213:29]
              v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_423 = geq(UInt<4>("h08"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_424 = leq(UInt<4>("h08"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_425 = and(_T_423, _T_424) @[TAIL_MASK.scala 216:35]
              when _T_425 : @[TAIL_MASK.scala 216:55]
                node _T_426 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_426 : @[TAIL_MASK.scala 217:37]
                  node _T_427 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 218:28]
                  node _T_428 = eq(_T_427, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_429 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_430 = and(_T_428, _T_429) @[TAIL_MASK.scala 218:40]
                  when _T_430 : @[TAIL_MASK.scala 218:62]
                    v_out8[8] <= vd8[8] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_431 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 220:34]
                    node _T_432 = eq(_T_431, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_433 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_434 = and(_T_432, _T_433) @[TAIL_MASK.scala 220:46]
                    when _T_434 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_8_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[8] <= _v_out8_8_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_435 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 222:34]
                      node _T_436 = eq(_T_435, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_436 : @[TAIL_MASK.scala 222:48]
                        v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_437 = gt(UInt<4>("h08"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_438 = lt(UInt<4>("h08"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_439 = and(_T_437, _T_438) @[TAIL_MASK.scala 229:36]
                when _T_439 : @[TAIL_MASK.scala 229:51]
                  node _T_440 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_440 : @[TAIL_MASK.scala 230:38]
                    v_out8[8] <= vd8[8] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_8_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[8] <= _v_out8_8_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[8] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_441 = lt(UInt<4>("h09"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_441 : @[TAIL_MASK.scala 213:29]
              v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_442 = geq(UInt<4>("h09"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_443 = leq(UInt<4>("h09"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_444 = and(_T_442, _T_443) @[TAIL_MASK.scala 216:35]
              when _T_444 : @[TAIL_MASK.scala 216:55]
                node _T_445 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_445 : @[TAIL_MASK.scala 217:37]
                  node _T_446 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 218:28]
                  node _T_447 = eq(_T_446, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_448 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_449 = and(_T_447, _T_448) @[TAIL_MASK.scala 218:40]
                  when _T_449 : @[TAIL_MASK.scala 218:62]
                    v_out8[9] <= vd8[9] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_450 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 220:34]
                    node _T_451 = eq(_T_450, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_452 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_453 = and(_T_451, _T_452) @[TAIL_MASK.scala 220:46]
                    when _T_453 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_9_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[9] <= _v_out8_9_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_454 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 222:34]
                      node _T_455 = eq(_T_454, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_455 : @[TAIL_MASK.scala 222:48]
                        v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_456 = gt(UInt<4>("h09"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_457 = lt(UInt<4>("h09"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_458 = and(_T_456, _T_457) @[TAIL_MASK.scala 229:36]
                when _T_458 : @[TAIL_MASK.scala 229:51]
                  node _T_459 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_459 : @[TAIL_MASK.scala 230:38]
                    v_out8[9] <= vd8[9] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_9_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[9] <= _v_out8_9_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[9] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_460 = lt(UInt<4>("h0a"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_460 : @[TAIL_MASK.scala 213:29]
              v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_461 = geq(UInt<4>("h0a"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_462 = leq(UInt<4>("h0a"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_463 = and(_T_461, _T_462) @[TAIL_MASK.scala 216:35]
              when _T_463 : @[TAIL_MASK.scala 216:55]
                node _T_464 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_464 : @[TAIL_MASK.scala 217:37]
                  node _T_465 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 218:28]
                  node _T_466 = eq(_T_465, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_467 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_468 = and(_T_466, _T_467) @[TAIL_MASK.scala 218:40]
                  when _T_468 : @[TAIL_MASK.scala 218:62]
                    v_out8[10] <= vd8[10] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_469 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 220:34]
                    node _T_470 = eq(_T_469, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_471 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_472 = and(_T_470, _T_471) @[TAIL_MASK.scala 220:46]
                    when _T_472 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_10_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[10] <= _v_out8_10_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_473 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 222:34]
                      node _T_474 = eq(_T_473, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_474 : @[TAIL_MASK.scala 222:48]
                        v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_475 = gt(UInt<4>("h0a"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_476 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_477 = and(_T_475, _T_476) @[TAIL_MASK.scala 229:36]
                when _T_477 : @[TAIL_MASK.scala 229:51]
                  node _T_478 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_478 : @[TAIL_MASK.scala 230:38]
                    v_out8[10] <= vd8[10] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_10_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[10] <= _v_out8_10_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[10] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_479 = lt(UInt<4>("h0b"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_479 : @[TAIL_MASK.scala 213:29]
              v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_480 = geq(UInt<4>("h0b"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_481 = leq(UInt<4>("h0b"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_482 = and(_T_480, _T_481) @[TAIL_MASK.scala 216:35]
              when _T_482 : @[TAIL_MASK.scala 216:55]
                node _T_483 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_483 : @[TAIL_MASK.scala 217:37]
                  node _T_484 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 218:28]
                  node _T_485 = eq(_T_484, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_486 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_487 = and(_T_485, _T_486) @[TAIL_MASK.scala 218:40]
                  when _T_487 : @[TAIL_MASK.scala 218:62]
                    v_out8[11] <= vd8[11] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_488 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 220:34]
                    node _T_489 = eq(_T_488, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_490 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_491 = and(_T_489, _T_490) @[TAIL_MASK.scala 220:46]
                    when _T_491 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_11_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[11] <= _v_out8_11_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_492 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 222:34]
                      node _T_493 = eq(_T_492, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_493 : @[TAIL_MASK.scala 222:48]
                        v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_494 = gt(UInt<4>("h0b"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_495 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_496 = and(_T_494, _T_495) @[TAIL_MASK.scala 229:36]
                when _T_496 : @[TAIL_MASK.scala 229:51]
                  node _T_497 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_497 : @[TAIL_MASK.scala 230:38]
                    v_out8[11] <= vd8[11] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_11_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[11] <= _v_out8_11_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[11] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_498 = lt(UInt<4>("h0c"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_498 : @[TAIL_MASK.scala 213:29]
              v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_499 = geq(UInt<4>("h0c"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_500 = leq(UInt<4>("h0c"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_501 = and(_T_499, _T_500) @[TAIL_MASK.scala 216:35]
              when _T_501 : @[TAIL_MASK.scala 216:55]
                node _T_502 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_502 : @[TAIL_MASK.scala 217:37]
                  node _T_503 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 218:28]
                  node _T_504 = eq(_T_503, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_505 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_506 = and(_T_504, _T_505) @[TAIL_MASK.scala 218:40]
                  when _T_506 : @[TAIL_MASK.scala 218:62]
                    v_out8[12] <= vd8[12] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_507 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 220:34]
                    node _T_508 = eq(_T_507, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_509 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_510 = and(_T_508, _T_509) @[TAIL_MASK.scala 220:46]
                    when _T_510 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_12_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[12] <= _v_out8_12_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_511 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 222:34]
                      node _T_512 = eq(_T_511, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_512 : @[TAIL_MASK.scala 222:48]
                        v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_513 = gt(UInt<4>("h0c"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_514 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_515 = and(_T_513, _T_514) @[TAIL_MASK.scala 229:36]
                when _T_515 : @[TAIL_MASK.scala 229:51]
                  node _T_516 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_516 : @[TAIL_MASK.scala 230:38]
                    v_out8[12] <= vd8[12] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_12_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[12] <= _v_out8_12_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[12] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_517 = lt(UInt<4>("h0d"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_517 : @[TAIL_MASK.scala 213:29]
              v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_518 = geq(UInt<4>("h0d"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_519 = leq(UInt<4>("h0d"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_520 = and(_T_518, _T_519) @[TAIL_MASK.scala 216:35]
              when _T_520 : @[TAIL_MASK.scala 216:55]
                node _T_521 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_521 : @[TAIL_MASK.scala 217:37]
                  node _T_522 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 218:28]
                  node _T_523 = eq(_T_522, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_524 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_525 = and(_T_523, _T_524) @[TAIL_MASK.scala 218:40]
                  when _T_525 : @[TAIL_MASK.scala 218:62]
                    v_out8[13] <= vd8[13] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_526 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 220:34]
                    node _T_527 = eq(_T_526, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_528 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_529 = and(_T_527, _T_528) @[TAIL_MASK.scala 220:46]
                    when _T_529 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_13_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[13] <= _v_out8_13_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_530 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 222:34]
                      node _T_531 = eq(_T_530, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_531 : @[TAIL_MASK.scala 222:48]
                        v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_532 = gt(UInt<4>("h0d"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_533 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_534 = and(_T_532, _T_533) @[TAIL_MASK.scala 229:36]
                when _T_534 : @[TAIL_MASK.scala 229:51]
                  node _T_535 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_535 : @[TAIL_MASK.scala 230:38]
                    v_out8[13] <= vd8[13] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_13_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[13] <= _v_out8_13_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[13] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_536 = lt(UInt<4>("h0e"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_536 : @[TAIL_MASK.scala 213:29]
              v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_537 = geq(UInt<4>("h0e"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_538 = leq(UInt<4>("h0e"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_539 = and(_T_537, _T_538) @[TAIL_MASK.scala 216:35]
              when _T_539 : @[TAIL_MASK.scala 216:55]
                node _T_540 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_540 : @[TAIL_MASK.scala 217:37]
                  node _T_541 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 218:28]
                  node _T_542 = eq(_T_541, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_543 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_544 = and(_T_542, _T_543) @[TAIL_MASK.scala 218:40]
                  when _T_544 : @[TAIL_MASK.scala 218:62]
                    v_out8[14] <= vd8[14] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_545 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 220:34]
                    node _T_546 = eq(_T_545, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_547 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_548 = and(_T_546, _T_547) @[TAIL_MASK.scala 220:46]
                    when _T_548 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_14_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[14] <= _v_out8_14_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_549 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 222:34]
                      node _T_550 = eq(_T_549, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_550 : @[TAIL_MASK.scala 222:48]
                        v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_551 = gt(UInt<4>("h0e"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_552 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_553 = and(_T_551, _T_552) @[TAIL_MASK.scala 229:36]
                when _T_553 : @[TAIL_MASK.scala 229:51]
                  node _T_554 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_554 : @[TAIL_MASK.scala 230:38]
                    v_out8[14] <= vd8[14] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_14_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[14] <= _v_out8_14_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[14] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node _T_555 = lt(UInt<4>("h0f"), UInt<1>("h00")) @[TAIL_MASK.scala 213:19]
            when _T_555 : @[TAIL_MASK.scala 213:29]
              v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 214:23]
              skip @[TAIL_MASK.scala 213:29]
            else : @[TAIL_MASK.scala 216:55]
              node _T_556 = geq(UInt<4>("h0f"), UInt<1>("h00")) @[TAIL_MASK.scala 216:25]
              node _T_557 = leq(UInt<4>("h0f"), io.tm_vl) @[TAIL_MASK.scala 216:42]
              node _T_558 = and(_T_556, _T_557) @[TAIL_MASK.scala 216:35]
              when _T_558 : @[TAIL_MASK.scala 216:55]
                node _T_559 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 217:28]
                when _T_559 : @[TAIL_MASK.scala 217:37]
                  node _T_560 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 218:28]
                  node _T_561 = eq(_T_560, UInt<1>("h00")) @[TAIL_MASK.scala 218:32]
                  node _T_562 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 218:53]
                  node _T_563 = and(_T_561, _T_562) @[TAIL_MASK.scala 218:40]
                  when _T_563 : @[TAIL_MASK.scala 218:62]
                    v_out8[15] <= vd8[15] @[TAIL_MASK.scala 219:31]
                    skip @[TAIL_MASK.scala 218:62]
                  else : @[TAIL_MASK.scala 220:68]
                    node _T_564 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 220:34]
                    node _T_565 = eq(_T_564, UInt<1>("h00")) @[TAIL_MASK.scala 220:38]
                    node _T_566 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 220:59]
                    node _T_567 = and(_T_565, _T_566) @[TAIL_MASK.scala 220:46]
                    when _T_567 : @[TAIL_MASK.scala 220:68]
                      node _v_out8_15_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 221:50]
                      v_out8[15] <= _v_out8_15_T @[TAIL_MASK.scala 221:31]
                      skip @[TAIL_MASK.scala 220:68]
                    else : @[TAIL_MASK.scala 222:48]
                      node _T_568 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 222:34]
                      node _T_569 = eq(_T_568, UInt<1>("h01")) @[TAIL_MASK.scala 222:38]
                      when _T_569 : @[TAIL_MASK.scala 222:48]
                        v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 223:31]
                        skip @[TAIL_MASK.scala 222:48]
                  skip @[TAIL_MASK.scala 217:37]
                else : @[TAIL_MASK.scala 225:25]
                  v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 226:27]
                  skip @[TAIL_MASK.scala 225:25]
                skip @[TAIL_MASK.scala 216:55]
              else : @[TAIL_MASK.scala 229:51]
                node _T_570 = gt(UInt<4>("h0f"), io.tm_vl) @[TAIL_MASK.scala 229:25]
                node _T_571 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[TAIL_MASK.scala 229:43]
                node _T_572 = and(_T_570, _T_571) @[TAIL_MASK.scala 229:36]
                when _T_572 : @[TAIL_MASK.scala 229:51]
                  node _T_573 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 230:29]
                  when _T_573 : @[TAIL_MASK.scala 230:38]
                    v_out8[15] <= vd8[15] @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:38]
                  else : @[TAIL_MASK.scala 232:25]
                    node _v_out8_15_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 233:46]
                    v_out8[15] <= _v_out8_15_T_1 @[TAIL_MASK.scala 233:27]
                    skip @[TAIL_MASK.scala 232:25]
                  skip @[TAIL_MASK.scala 229:51]
                else : @[TAIL_MASK.scala 236:21]
                  v_out8[15] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 237:23]
                  skip @[TAIL_MASK.scala 236:21]
            node io_Vector_Out_lo_lo_lo_lo = asUInt(v_out8[0]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_lo_hi = asUInt(v_out8[1]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_lo_1 = cat(io_Vector_Out_lo_lo_lo_hi, io_Vector_Out_lo_lo_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_lo = asUInt(v_out8[2]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_hi = asUInt(v_out8[3]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_1 = cat(io_Vector_Out_lo_lo_hi_hi, io_Vector_Out_lo_lo_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_2 = cat(io_Vector_Out_lo_lo_hi_1, io_Vector_Out_lo_lo_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_lo = asUInt(v_out8[4]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_hi = asUInt(v_out8[5]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_1 = cat(io_Vector_Out_lo_hi_lo_hi, io_Vector_Out_lo_hi_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_lo = asUInt(v_out8[6]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_hi = asUInt(v_out8[7]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_1 = cat(io_Vector_Out_lo_hi_hi_hi, io_Vector_Out_lo_hi_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_2 = cat(io_Vector_Out_lo_hi_hi_1, io_Vector_Out_lo_hi_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_lo_3 = cat(io_Vector_Out_lo_hi_2, io_Vector_Out_lo_lo_2) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_lo = asUInt(v_out8[8]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_hi = asUInt(v_out8[9]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_1 = cat(io_Vector_Out_hi_lo_lo_hi, io_Vector_Out_hi_lo_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_lo = asUInt(v_out8[10]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_hi = asUInt(v_out8[11]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_1 = cat(io_Vector_Out_hi_lo_hi_hi, io_Vector_Out_hi_lo_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_2 = cat(io_Vector_Out_hi_lo_hi_1, io_Vector_Out_hi_lo_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_lo = asUInt(v_out8[12]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_hi = asUInt(v_out8[13]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_1 = cat(io_Vector_Out_hi_hi_lo_hi, io_Vector_Out_hi_hi_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_lo = asUInt(v_out8[14]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_hi = asUInt(v_out8[15]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_1 = cat(io_Vector_Out_hi_hi_hi_hi, io_Vector_Out_hi_hi_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_2 = cat(io_Vector_Out_hi_hi_hi_1, io_Vector_Out_hi_hi_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_hi_3 = cat(io_Vector_Out_hi_hi_2, io_Vector_Out_hi_lo_2) @[Cat.scala 30:58]
            node _io_Vector_Out_T_6 = cat(io_Vector_Out_hi_3, io_Vector_Out_lo_3) @[Cat.scala 30:58]
            node _io_Vector_Out_T_7 = asSInt(_io_Vector_Out_T_6) @[TAIL_MASK.scala 241:210]
            io.Vector_Out <= _io_Vector_Out_T_7 @[TAIL_MASK.scala 241:19]
            skip @[TAIL_MASK.scala 211:37]
          else : @[TAIL_MASK.scala 243:13]
            io.Vector_Out <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 244:19]
            skip @[TAIL_MASK.scala 243:13]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {out : SInt<4>}
    
    inst PC_module of PC @[RISC5.scala 11:23]
    PC_module.clock <= clock
    PC_module.reset <= reset
    inst Program_Counter_module of Program_Counter @[RISC5.scala 12:36]
    Program_Counter_module.clock <= clock
    Program_Counter_module.reset <= reset
    inst InstMem1_module of InstMem1 @[RISC5.scala 13:30]
    InstMem1_module.clock <= clock
    InstMem1_module.reset <= reset
    inst Control_module of Control @[RISC5.scala 14:28]
    Control_module.clock <= clock
    Control_module.reset <= reset
    inst Immde_module of Immde @[RISC5.scala 15:27]
    Immde_module.clock <= clock
    Immde_module.reset <= reset
    inst RegFile_module of RegFile @[RISC5.scala 16:28]
    RegFile_module.clock <= clock
    RegFile_module.reset <= reset
    inst Alu_Control_module of Alu_Control @[RISC5.scala 17:32]
    Alu_Control_module.clock <= clock
    Alu_Control_module.reset <= reset
    inst ALU_1_module of ALU_1 @[RISC5.scala 18:26]
    ALU_1_module.clock <= clock
    ALU_1_module.reset <= reset
    inst Branch_module of BranchControl @[RISC5.scala 19:27]
    Branch_module.clock <= clock
    Branch_module.reset <= reset
    inst DataMem_module of DataMem @[RISC5.scala 20:28]
    DataMem_module.clock <= clock
    DataMem_module.reset <= reset
    inst Jalr_module of Jalr @[RISC5.scala 21:25]
    Jalr_module.clock <= clock
    Jalr_module.reset <= reset
    inst V_Csr_module of V_Csr @[RISC5.scala 22:26]
    V_Csr_module.clock <= clock
    V_Csr_module.reset <= reset
    inst Vlmax_module of Vlmax @[RISC5.scala 23:26]
    Vlmax_module.clock <= clock
    Vlmax_module.reset <= reset
    inst V_RegFile_module of V_RegFile @[RISC5.scala 24:30]
    V_RegFile_module.clock <= clock
    V_RegFile_module.reset <= reset
    inst Tail_Mask of Tail_Mask @[RISC5.scala 26:23]
    Tail_Mask.clock <= clock
    Tail_Mask.reset <= reset
    node _Program_Counter_module_io_pc_T = asUInt(PC_module.io.out) @[RISC5.scala 29:50]
    Program_Counter_module.io.pc <= _Program_Counter_module_io_pc_T @[RISC5.scala 29:30]
    node _InstMem1_module_io_addr_T = bits(PC_module.io.out, 21, 2) @[RISC5.scala 30:44]
    InstMem1_module.io.addr <= _InstMem1_module_io_addr_T @[RISC5.scala 30:25]
    node _Immde_module_io_pc_T = asUInt(PC_module.io.out) @[RISC5.scala 31:40]
    Immde_module.io.pc <= _Immde_module_io_pc_T @[RISC5.scala 31:20]
    node _Control_module_io_opcode_T = bits(InstMem1_module.io.data, 6, 0) @[RISC5.scala 34:52]
    Control_module.io.opcode <= _Control_module_io_opcode_T @[RISC5.scala 34:26]
    node _Control_module_io_rs1_no_T = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 35:52]
    Control_module.io.rs1_no <= _Control_module_io_rs1_no_T @[RISC5.scala 35:26]
    node _Control_module_io_rd_no_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 36:51]
    Control_module.io.rd_no <= _Control_module_io_rd_no_T @[RISC5.scala 36:25]
    node _Control_module_io_fun3_T = bits(InstMem1_module.io.data, 14, 12) @[RISC5.scala 37:50]
    Control_module.io.fun3 <= _Control_module_io_fun3_T @[RISC5.scala 37:24]
    node _Control_module_io_fun6_T = bits(InstMem1_module.io.data, 31, 26) @[RISC5.scala 38:50]
    Control_module.io.fun6 <= _Control_module_io_fun6_T @[RISC5.scala 38:24]
    node _RegFile_module_io_rs1_T = eq(Control_module.io.opcode, UInt<6>("h033")) @[RISC5.scala 40:55]
    node _RegFile_module_io_rs1_T_1 = eq(Control_module.io.opcode, UInt<5>("h013")) @[RISC5.scala 40:92]
    node _RegFile_module_io_rs1_T_2 = or(_RegFile_module_io_rs1_T, _RegFile_module_io_rs1_T_1) @[RISC5.scala 40:64]
    node _RegFile_module_io_rs1_T_3 = eq(Control_module.io.opcode, UInt<6>("h023")) @[RISC5.scala 40:129]
    node _RegFile_module_io_rs1_T_4 = or(_RegFile_module_io_rs1_T_2, _RegFile_module_io_rs1_T_3) @[RISC5.scala 40:101]
    node _RegFile_module_io_rs1_T_5 = eq(Control_module.io.opcode, UInt<2>("h03")) @[RISC5.scala 40:166]
    node _RegFile_module_io_rs1_T_6 = or(_RegFile_module_io_rs1_T_4, _RegFile_module_io_rs1_T_5) @[RISC5.scala 40:138]
    node _RegFile_module_io_rs1_T_7 = eq(Control_module.io.opcode, UInt<7>("h063")) @[RISC5.scala 40:202]
    node _RegFile_module_io_rs1_T_8 = or(_RegFile_module_io_rs1_T_6, _RegFile_module_io_rs1_T_7) @[RISC5.scala 40:174]
    node _RegFile_module_io_rs1_T_9 = eq(Control_module.io.opcode, UInt<7>("h067")) @[RISC5.scala 40:239]
    node _RegFile_module_io_rs1_T_10 = or(_RegFile_module_io_rs1_T_8, _RegFile_module_io_rs1_T_9) @[RISC5.scala 40:211]
    node _RegFile_module_io_rs1_T_11 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 40:277]
    node _RegFile_module_io_rs1_T_12 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 40:312]
    node _RegFile_module_io_rs1_T_13 = and(_RegFile_module_io_rs1_T_11, _RegFile_module_io_rs1_T_12) @[RISC5.scala 40:286]
    node _RegFile_module_io_rs1_T_14 = or(_RegFile_module_io_rs1_T_10, _RegFile_module_io_rs1_T_13) @[RISC5.scala 40:249]
    node _RegFile_module_io_rs1_T_15 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 40:348]
    node _RegFile_module_io_rs1_T_16 = eq(Control_module.io.fun3, UInt<3>("h04")) @[RISC5.scala 40:383]
    node _RegFile_module_io_rs1_T_17 = and(_RegFile_module_io_rs1_T_15, _RegFile_module_io_rs1_T_16) @[RISC5.scala 40:357]
    node _RegFile_module_io_rs1_T_18 = or(_RegFile_module_io_rs1_T_14, _RegFile_module_io_rs1_T_17) @[RISC5.scala 40:320]
    node _RegFile_module_io_rs1_T_19 = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 40:415]
    node _RegFile_module_io_rs1_T_20 = mux(_RegFile_module_io_rs1_T_18, _RegFile_module_io_rs1_T_19, UInt<1>("h00")) @[RISC5.scala 40:29]
    RegFile_module.io.rs1 <= _RegFile_module_io_rs1_T_20 @[RISC5.scala 40:23]
    node _RegFile_module_io_rs2_T = eq(Control_module.io.opcode, UInt<6>("h033")) @[RISC5.scala 41:55]
    node _RegFile_module_io_rs2_T_1 = eq(Control_module.io.opcode, UInt<6>("h023")) @[RISC5.scala 41:92]
    node _RegFile_module_io_rs2_T_2 = or(_RegFile_module_io_rs2_T, _RegFile_module_io_rs2_T_1) @[RISC5.scala 41:64]
    node _RegFile_module_io_rs2_T_3 = eq(Control_module.io.opcode, UInt<7>("h063")) @[RISC5.scala 41:129]
    node _RegFile_module_io_rs2_T_4 = or(_RegFile_module_io_rs2_T_2, _RegFile_module_io_rs2_T_3) @[RISC5.scala 41:101]
    node _RegFile_module_io_rs2_T_5 = bits(InstMem1_module.io.data, 24, 20) @[RISC5.scala 41:162]
    node _RegFile_module_io_rs2_T_6 = mux(_RegFile_module_io_rs2_T_4, _RegFile_module_io_rs2_T_5, UInt<1>("h00")) @[RISC5.scala 41:29]
    RegFile_module.io.rs2 <= _RegFile_module_io_rs2_T_6 @[RISC5.scala 41:23]
    node _RegFile_module_io_w_reg_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 42:51]
    RegFile_module.io.w_reg <= _RegFile_module_io_w_reg_T @[RISC5.scala 42:25]
    RegFile_module.io.reg_write <= Control_module.io.reg_write @[RISC5.scala 43:29]
    Immde_module.io.instr <= InstMem1_module.io.data @[RISC5.scala 45:23]
    Immde_module.io.I_instruction <= Control_module.io.is_I @[RISC5.scala 46:31]
    Immde_module.io.V_instruction <= Control_module.io.is_V @[RISC5.scala 47:31]
    node _Alu_Control_module_io_func3_T = bits(InstMem1_module.io.data, 14, 12) @[RISC5.scala 49:55]
    Alu_Control_module.io.func3 <= _Alu_Control_module_io_func3_T @[RISC5.scala 49:29]
    node _Alu_Control_module_io_func7_T = bits(InstMem1_module.io.data, 30, 30) @[RISC5.scala 50:55]
    Alu_Control_module.io.func7 <= _Alu_Control_module_io_func7_T @[RISC5.scala 50:29]
    node _Alu_Control_module_io_func6_T = bits(InstMem1_module.io.data, 31, 26) @[RISC5.scala 51:55]
    Alu_Control_module.io.func6 <= _Alu_Control_module_io_func6_T @[RISC5.scala 51:29]
    Alu_Control_module.io.I_inst <= Control_module.io.is_I @[RISC5.scala 52:30]
    Alu_Control_module.io.V_inst <= Control_module.io.is_V @[RISC5.scala 53:30]
    Alu_Control_module.io.aluOp <= Control_module.io.alu_operation @[RISC5.scala 54:29]
    node _V_Csr_module_io_Vtype_inst_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 56:60]
    node _V_Csr_module_io_Vtype_inst_T_1 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 56:95]
    node _V_Csr_module_io_Vtype_inst_T_2 = and(_V_Csr_module_io_Vtype_inst_T, _V_Csr_module_io_Vtype_inst_T_1) @[RISC5.scala 56:69]
    node _V_Csr_module_io_Vtype_inst_T_3 = bits(InstMem1_module.io.data, 30, 20) @[RISC5.scala 56:127]
    node _V_Csr_module_io_Vtype_inst_T_4 = mux(_V_Csr_module_io_Vtype_inst_T_2, _V_Csr_module_io_Vtype_inst_T_3, UInt<1>("h00")) @[RISC5.scala 56:34]
    V_Csr_module.io.Vtype_inst <= _V_Csr_module_io_Vtype_inst_T_4 @[RISC5.scala 56:28]
    V_Csr_module.io.csr_regWrite <= Control_module.io.csr_reg_write @[RISC5.scala 57:30]
    V_Csr_module.io.vlcsr_regWrite <= Control_module.io.vlcsr_reg_Write @[RISC5.scala 58:32]
    node _a_T = eq(UInt<1>("h00"), Control_module.io.extend) @[Mux.scala 80:60]
    node _a_T_1 = mux(_a_T, Immde_module.io.I_type, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _a_T_2 = eq(UInt<1>("h01"), Control_module.io.extend) @[Mux.scala 80:60]
    node _a_T_3 = mux(_a_T_2, Immde_module.io.S_type, _a_T_1) @[Mux.scala 80:57]
    node _a_T_4 = eq(UInt<2>("h02"), Control_module.io.extend) @[Mux.scala 80:60]
    node a = mux(_a_T_4, Immde_module.io.U_type, _a_T_3) @[Mux.scala 80:57]
    node _Vlmax_module_io_v_lmul_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 65:56]
    node _Vlmax_module_io_v_lmul_T_1 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 65:91]
    node _Vlmax_module_io_v_lmul_T_2 = and(_Vlmax_module_io_v_lmul_T, _Vlmax_module_io_v_lmul_T_1) @[RISC5.scala 65:65]
    node _Vlmax_module_io_v_lmul_T_3 = bits(V_Csr_module.io.Vtype_inst, 2, 0) @[RISC5.scala 65:126]
    node _Vlmax_module_io_v_lmul_T_4 = mux(_Vlmax_module_io_v_lmul_T_2, _Vlmax_module_io_v_lmul_T_3, UInt<1>("h00")) @[RISC5.scala 65:30]
    Vlmax_module.io.v_lmul <= _Vlmax_module_io_v_lmul_T_4 @[RISC5.scala 65:24]
    node _Vlmax_module_io_v_sew_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 66:55]
    node _Vlmax_module_io_v_sew_T_1 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 66:90]
    node _Vlmax_module_io_v_sew_T_2 = and(_Vlmax_module_io_v_sew_T, _Vlmax_module_io_v_sew_T_1) @[RISC5.scala 66:64]
    node _Vlmax_module_io_v_sew_T_3 = bits(V_Csr_module.io.Vtype_inst, 5, 3) @[RISC5.scala 66:125]
    node _Vlmax_module_io_v_sew_T_4 = mux(_Vlmax_module_io_v_sew_T_2, _Vlmax_module_io_v_sew_T_3, UInt<1>("h00")) @[RISC5.scala 66:29]
    Vlmax_module.io.v_sew <= _Vlmax_module_io_v_sew_T_4 @[RISC5.scala 66:23]
    Vlmax_module.io.vlmax_pin <= Control_module.io.vlamx_writepin @[RISC5.scala 67:27]
    node _V_RegFile_module_io_vs1_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 70:57]
    node _V_RegFile_module_io_vs1_T_1 = eq(Control_module.io.fun3, UInt<1>("h00")) @[RISC5.scala 70:92]
    node _V_RegFile_module_io_vs1_T_2 = and(_V_RegFile_module_io_vs1_T, _V_RegFile_module_io_vs1_T_1) @[RISC5.scala 70:66]
    node _V_RegFile_module_io_vs1_T_3 = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 70:124]
    node _V_RegFile_module_io_vs1_T_4 = mux(_V_RegFile_module_io_vs1_T_2, _V_RegFile_module_io_vs1_T_3, UInt<1>("h00")) @[RISC5.scala 70:31]
    V_RegFile_module.io.vs1 <= _V_RegFile_module_io_vs1_T_4 @[RISC5.scala 70:25]
    node _V_RegFile_module_io_vs2_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 71:57]
    node _V_RegFile_module_io_vs2_T_1 = eq(Control_module.io.fun3, UInt<2>("h03")) @[RISC5.scala 71:92]
    node _V_RegFile_module_io_vs2_T_2 = and(_V_RegFile_module_io_vs2_T, _V_RegFile_module_io_vs2_T_1) @[RISC5.scala 71:66]
    node _V_RegFile_module_io_vs2_T_3 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 71:128]
    node _V_RegFile_module_io_vs2_T_4 = eq(Control_module.io.fun3, UInt<1>("h00")) @[RISC5.scala 71:163]
    node _V_RegFile_module_io_vs2_T_5 = and(_V_RegFile_module_io_vs2_T_3, _V_RegFile_module_io_vs2_T_4) @[RISC5.scala 71:137]
    node _V_RegFile_module_io_vs2_T_6 = or(_V_RegFile_module_io_vs2_T_2, _V_RegFile_module_io_vs2_T_5) @[RISC5.scala 71:100]
    node _V_RegFile_module_io_vs2_T_7 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 71:199]
    node _V_RegFile_module_io_vs2_T_8 = eq(Control_module.io.fun3, UInt<3>("h04")) @[RISC5.scala 71:234]
    node _V_RegFile_module_io_vs2_T_9 = and(_V_RegFile_module_io_vs2_T_7, _V_RegFile_module_io_vs2_T_8) @[RISC5.scala 71:208]
    node _V_RegFile_module_io_vs2_T_10 = or(_V_RegFile_module_io_vs2_T_6, _V_RegFile_module_io_vs2_T_9) @[RISC5.scala 71:171]
    node _V_RegFile_module_io_vs2_T_11 = bits(InstMem1_module.io.data, 24, 20) @[RISC5.scala 71:266]
    node _V_RegFile_module_io_vs2_T_12 = mux(_V_RegFile_module_io_vs2_T_10, _V_RegFile_module_io_vs2_T_11, UInt<1>("h00")) @[RISC5.scala 71:31]
    V_RegFile_module.io.vs2 <= _V_RegFile_module_io_vs2_T_12 @[RISC5.scala 71:25]
    node _V_RegFile_module_io_vd_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 72:50]
    V_RegFile_module.io.vd <= _V_RegFile_module_io_vd_T @[RISC5.scala 72:24]
    V_RegFile_module.io.V_reg_write <= Control_module.io.reg_write @[RISC5.scala 73:33]
    Tail_Mask.io.V_out_alu <= ALU_1_module.io.V_out @[RISC5.scala 76:24]
    Tail_Mask.io.v0 <= V_RegFile_module.io.vs0 @[RISC5.scala 77:17]
    Tail_Mask.io.alu_vd_data_pre <= V_RegFile_module.io.vd_data_previous @[RISC5.scala 78:30]
    node _Tail_Mask_io_tm_sew_T = bits(V_Csr_module.io.vtype_out, 5, 3) @[RISC5.scala 79:49]
    Tail_Mask.io.tm_sew <= _Tail_Mask_io_tm_sew_T @[RISC5.scala 79:21]
    Tail_Mask.io.tm_vl <= V_Csr_module.io.vl_out @[RISC5.scala 80:20]
    node _Tail_Mask_io_tm_vm_T = bits(InstMem1_module.io.data, 25, 25) @[RISC5.scala 81:46]
    Tail_Mask.io.tm_vm <= _Tail_Mask_io_tm_vm_T @[RISC5.scala 81:20]
    node _Tail_Mask_io_tm_vta_T = bits(V_Csr_module.io.vtype_out, 6, 6) @[RISC5.scala 82:49]
    Tail_Mask.io.tm_vta <= _Tail_Mask_io_tm_vta_T @[RISC5.scala 82:21]
    node _Tail_Mask_io_tm_vma_T = bits(V_Csr_module.io.vtype_out, 7, 7) @[RISC5.scala 83:49]
    Tail_Mask.io.tm_vma <= _Tail_Mask_io_tm_vma_T @[RISC5.scala 83:21]
    node _d_T = asSInt(UInt<32>("h0ffffffff")) @[RISC5.scala 88:52]
    node _d_T_1 = asSInt(V_Csr_module.io.vl_out) @[RISC5.scala 89:37]
    node _d_T_2 = eq(UInt<1>("h00"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node _d_T_3 = mux(_d_T_2, RegFile_module.io.rdata1, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _d_T_4 = eq(UInt<1>("h01"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node _d_T_5 = mux(_d_T_4, _d_T, _d_T_3) @[Mux.scala 80:57]
    node _d_T_6 = eq(UInt<2>("h02"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node d = mux(_d_T_6, _d_T_1, _d_T_5) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T = asSInt(Program_Counter_module.io.out) @[RISC5.scala 94:44]
    node _ALU_1_module_io_in_A_T_1 = eq(UInt<1>("h00"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_2 = mux(_ALU_1_module_io_in_A_T_1, RegFile_module.io.rdata1, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_3 = eq(UInt<1>("h01"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_4 = mux(_ALU_1_module_io_in_A_T_3, _ALU_1_module_io_in_A_T, _ALU_1_module_io_in_A_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_5 = eq(UInt<2>("h02"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_6 = mux(_ALU_1_module_io_in_A_T_5, PC_module.io.out, _ALU_1_module_io_in_A_T_4) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_7 = eq(UInt<2>("h03"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_8 = mux(_ALU_1_module_io_in_A_T_7, RegFile_module.io.rdata1, _ALU_1_module_io_in_A_T_6) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_9 = eq(UInt<3>("h04"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_10 = mux(_ALU_1_module_io_in_A_T_9, d, _ALU_1_module_io_in_A_T_8) @[Mux.scala 80:57]
    ALU_1_module.io.in_A <= _ALU_1_module_io_in_A_T_10 @[RISC5.scala 92:22]
    node _ALU_1_module_io_in_B_T = asSInt(Vlmax_module.io.vlmax) @[RISC5.scala 103:36]
    node _ALU_1_module_io_in_B_T_1 = eq(UInt<1>("h00"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_2 = mux(_ALU_1_module_io_in_B_T_1, RegFile_module.io.rdata2, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_3 = eq(UInt<1>("h01"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_4 = mux(_ALU_1_module_io_in_B_T_3, a, _ALU_1_module_io_in_B_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_5 = eq(UInt<2>("h02"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_6 = mux(_ALU_1_module_io_in_B_T_5, _ALU_1_module_io_in_B_T, _ALU_1_module_io_in_B_T_4) @[Mux.scala 80:57]
    ALU_1_module.io.in_B <= _ALU_1_module_io_in_B_T_6 @[RISC5.scala 100:22]
    node _ALU_1_module_io_V_in_A_T = eq(UInt<1>("h00"), Control_module.io.V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_1 = mux(_ALU_1_module_io_V_in_A_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_A_T_2 = eq(UInt<1>("h01"), Control_module.io.V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_3 = mux(_ALU_1_module_io_V_in_A_T_2, V_RegFile_module.io.vdata1, _ALU_1_module_io_V_in_A_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.V_in_A <= _ALU_1_module_io_V_in_A_T_3 @[RISC5.scala 106:24]
    node _ALU_1_module_io_V_in_B_T = eq(UInt<1>("h00"), Control_module.io.V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_1 = mux(_ALU_1_module_io_V_in_B_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_B_T_2 = eq(UInt<1>("h01"), Control_module.io.V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_3 = mux(_ALU_1_module_io_V_in_B_T_2, V_RegFile_module.io.vdata2, _ALU_1_module_io_V_in_B_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.V_in_B <= _ALU_1_module_io_V_in_B_T_3 @[RISC5.scala 111:24]
    node _ALU_1_module_io_alu_imm_T = eq(UInt<1>("h00"), Control_module.io.V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_1 = mux(_ALU_1_module_io_alu_imm_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_alu_imm_T_2 = eq(UInt<1>("h01"), Control_module.io.V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_3 = mux(_ALU_1_module_io_alu_imm_T_2, Immde_module.io.V_I_type, _ALU_1_module_io_alu_imm_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.alu_imm <= _ALU_1_module_io_alu_imm_T_3 @[RISC5.scala 116:25]
    ALU_1_module.io.in_I <= Control_module.io.is_I @[RISC5.scala 121:22]
    ALU_1_module.io.in_V <= Control_module.io.is_V @[RISC5.scala 122:22]
    ALU_1_module.io.alu_Op <= Alu_Control_module.io.out @[RISC5.scala 123:24]
    node _ALU_1_module_io_alu_sew_T = bits(V_Csr_module.io.vtype_out, 5, 3) @[RISC5.scala 124:53]
    ALU_1_module.io.alu_sew <= _ALU_1_module_io_alu_sew_T @[RISC5.scala 124:25]
    node _ALU_1_module_io_alu_lmul_T = bits(V_Csr_module.io.vtype_out, 2, 0) @[RISC5.scala 125:54]
    ALU_1_module.io.alu_lmul <= _ALU_1_module_io_alu_lmul_T @[RISC5.scala 125:26]
    node _ALU_1_module_io_vd_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 126:46]
    node _ALU_1_module_io_vd_T_1 = asSInt(_ALU_1_module_io_vd_T) @[RISC5.scala 126:54]
    ALU_1_module.io.vd <= _ALU_1_module_io_vd_T_1 @[RISC5.scala 126:20]
    node _DataMem_module_io_addr_T = asUInt(ALU_1_module.io.out) @[RISC5.scala 129:47]
    DataMem_module.io.addr <= _DataMem_module_io_addr_T @[RISC5.scala 129:24]
    DataMem_module.io.dataIn <= RegFile_module.io.rdata2 @[RISC5.scala 130:26]
    DataMem_module.io.mem_read <= Control_module.io.mem_read @[RISC5.scala 131:28]
    DataMem_module.io.mem_write <= Control_module.io.mem_write @[RISC5.scala 132:29]
    node c = and(Branch_module.io.br_taken, Control_module.io.branch) @[RISC5.scala 135:35]
    node _b_T = asUInt(Immde_module.io.SB_type) @[RISC5.scala 140:38]
    node _b_T_1 = eq(UInt<1>("h01"), c) @[Mux.scala 80:60]
    node b = mux(_b_T_1, _b_T, Program_Counter_module.io.out) @[Mux.scala 80:57]
    node _PC_module_io_in_T = asSInt(Program_Counter_module.io.out) @[RISC5.scala 144:44]
    node _PC_module_io_in_T_1 = asSInt(b) @[RISC5.scala 145:16]
    node _PC_module_io_in_T_2 = asSInt(Jalr_module.io.out) @[RISC5.scala 147:33]
    node _PC_module_io_in_T_3 = eq(UInt<1>("h01"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_4 = mux(_PC_module_io_in_T_3, _PC_module_io_in_T_1, _PC_module_io_in_T) @[Mux.scala 80:57]
    node _PC_module_io_in_T_5 = eq(UInt<2>("h02"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_6 = mux(_PC_module_io_in_T_5, Immde_module.io.UJ_type, _PC_module_io_in_T_4) @[Mux.scala 80:57]
    node _PC_module_io_in_T_7 = eq(UInt<2>("h03"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_8 = mux(_PC_module_io_in_T_7, _PC_module_io_in_T_2, _PC_module_io_in_T_6) @[Mux.scala 80:57]
    PC_module.io.in <= _PC_module_io_in_T_8 @[RISC5.scala 143:17]
    node _Jalr_module_io_imme_T = asUInt(a) @[RISC5.scala 150:26]
    Jalr_module.io.imme <= _Jalr_module_io_imme_T @[RISC5.scala 150:21]
    node _Jalr_module_io_rdata1_T = asUInt(RegFile_module.io.rdata1) @[RISC5.scala 151:51]
    Jalr_module.io.rdata1 <= _Jalr_module_io_rdata1_T @[RISC5.scala 151:23]
    Branch_module.io.fnct3 <= Alu_Control_module.io.func3 @[RISC5.scala 154:24]
    Branch_module.io.branch <= Control_module.io.branch @[RISC5.scala 155:25]
    Branch_module.io.arg_x <= RegFile_module.io.rdata1 @[RISC5.scala 156:24]
    Branch_module.io.arg_y <= RegFile_module.io.rdata2 @[RISC5.scala 157:24]
    node _RegFile_module_io_w_data_T = eq(UInt<1>("h01"), Control_module.io.men_to_reg) @[Mux.scala 80:60]
    node _RegFile_module_io_w_data_T_1 = mux(_RegFile_module_io_w_data_T, DataMem_module.io.dataOut, ALU_1_module.io.out) @[Mux.scala 80:57]
    RegFile_module.io.w_data <= _RegFile_module_io_w_data_T_1 @[RISC5.scala 160:26]
    node _V_RegFile_module_io_V_w_data_T = eq(UInt<1>("h01"), Control_module.io.V_men_to_reg) @[Mux.scala 80:60]
    node _V_RegFile_module_io_V_w_data_T_1 = mux(_V_RegFile_module_io_V_w_data_T, asSInt(UInt<1>("h00")), Tail_Mask.io.Vector_Out) @[Mux.scala 80:57]
    V_RegFile_module.io.V_w_data <= _V_RegFile_module_io_V_w_data_T_1 @[RISC5.scala 165:30]
    node _V_Csr_module_io_vl_writeback_T = asUInt(ALU_1_module.io.out) @[RISC5.scala 170:53]
    V_Csr_module.io.vl_writeback <= _V_Csr_module_io_vl_writeback_T @[RISC5.scala 170:30]
    io.out <= asSInt(UInt<1>("h00")) @[RISC5.scala 174:8]
    
