Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: lab_2_part_b.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : lab_2_part_b.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : lab_2_part_b
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : lab_2_part_b
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : lab_2_part_b.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/EGCP381/Lab2/Lab2/lab_2_part_b.vhd in Library work.
Entity <lab_2_part_b> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab_2_part_b> (Architecture <behavioral>).
WARNING:Xst:819 - D:/EGCP381/Lab2/Lab2/lab_2_part_b.vhd line 44: The following signals are missing in the process sensitivity list:
   r1_reg, r2_reg.
INFO:Xst:1304 - Contents of register <r2_reg> in unit <lab_2_part_b> never changes during circuit operation. The register is replaced by logic.
Entity <lab_2_part_b> analyzed. Unit <lab_2_part_b> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab_2_part_b>.
    Related source file is D:/EGCP381/Lab2/Lab2/lab_2_part_b.vhd.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | $n0002 (positive)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <r1_reg>.
    Found 8-bit adder for signal <$n0001> created at line 51.
    Found 32-bit comparator greatequal for signal <$n0002> created at line 31.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <lab_2_part_b> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  8-bit register                   : 1
# Counters                         : 1
  32-bit up counter                : 1
# Adders/Subtractors               : 1
  8-bit adder                      : 1
# Comparators                      : 1
  32-bit comparator greatequal     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state_reg> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab_2_part_b> ...
Loading device for application Xst from file '3s200.nph' in environment C:/XilinxISE6.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab_2_part_b, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab_2_part_b.ngr
Top Level Output File Name         : lab_2_part_b
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 18

Macro Statistics :
# Registers                        : 1
#      8-bit register              : 1
# Counters                         : 1
#      32-bit up counter           : 1
# Adders/Subtractors               : 1
#      8-bit adder                 : 1
# Comparators                      : 1
#      32-bit comparator greatequal: 1

Cell Usage :
# BELS                             : 179
#      GND                         : 1
#      LUT1                        : 8
#      LUT1_L                      : 17
#      LUT2                        : 1
#      LUT2_L                      : 31
#      LUT3                        : 6
#      LUT4                        : 8
#      LUT4_L                      : 6
#      MUXCY                       : 61
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 44
#      FDCE                        : 11
#      FDCPE                       : 32
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      41  out of   1920     2%  
 Number of Slice Flip Flops:            44  out of   3840     1%  
 Number of 4 input LUTs:                77  out of   3840     2%  
 Number of bonded IOBs:                 17  out of    173     9%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.533ns (Maximum Frequency: 86.707MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.660ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.533ns (Levels of Logic = 57)
  Source:            count_7 (FF)
  Destination:       count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_7 to count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.619   0.577  count_7 (count_7)
     LUT1_L:I0->LO         1   0.720   0.000  count<7>_rt (count<7>_rt)
     MUXCY:S->O            1   0.629   0.000  Mcompar__n0002_inst_cy_33 (Mcompar__n0002_inst_cy_33)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_34 (Mcompar__n0002_inst_cy_34)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_35 (Mcompar__n0002_inst_cy_35)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_36 (Mcompar__n0002_inst_cy_36)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_37 (Mcompar__n0002_inst_cy_37)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_38 (Mcompar__n0002_inst_cy_38)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_39 (Mcompar__n0002_inst_cy_39)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_40 (Mcompar__n0002_inst_cy_40)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_41 (Mcompar__n0002_inst_cy_41)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_42 (Mcompar__n0002_inst_cy_42)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_43 (Mcompar__n0002_inst_cy_43)
     MUXCY:CI->O           1   0.091   0.000  Mcompar__n0002_inst_cy_44 (Mcompar__n0002_inst_cy_44)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_45 (Mcompar__n0002_inst_cy_45)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_46 (Mcompar__n0002_inst_cy_46)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_47 (Mcompar__n0002_inst_cy_47)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_48 (Mcompar__n0002_inst_cy_48)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_49 (Mcompar__n0002_inst_cy_49)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_50 (Mcompar__n0002_inst_cy_50)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_51 (Mcompar__n0002_inst_cy_51)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_52 (Mcompar__n0002_inst_cy_52)
     MUXCY:CI->O           1   0.090   0.000  Mcompar__n0002_inst_cy_53 (Mcompar__n0002_inst_cy_53)
     MUXCY:CI->O          45   0.248   1.334  Mcompar__n0002_inst_cy_54 (_n0002)
     LUT1_L:I0->LO         1   0.720   0.000  _n0002_rt (_n0002_rt)
     MUXCY:S->O            1   0.629   0.000  count_inst_cy_0 (count_inst_cy_0)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_1 (count_inst_cy_1)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_2 (count_inst_cy_2)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_3 (count_inst_cy_3)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_4 (count_inst_cy_4)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_5 (count_inst_cy_5)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_6 (count_inst_cy_6)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_7 (count_inst_cy_7)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_8 (count_inst_cy_8)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_9 (count_inst_cy_9)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_10 (count_inst_cy_10)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_11 (count_inst_cy_11)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_12 (count_inst_cy_12)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_13 (count_inst_cy_13)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_14 (count_inst_cy_14)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_15 (count_inst_cy_15)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_16 (count_inst_cy_16)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_17 (count_inst_cy_17)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_18 (count_inst_cy_18)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_19 (count_inst_cy_19)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_20 (count_inst_cy_20)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_21 (count_inst_cy_21)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_22 (count_inst_cy_22)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_23 (count_inst_cy_23)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_24 (count_inst_cy_24)
     MUXCY:CI->O           1   0.091   0.000  count_inst_cy_25 (count_inst_cy_25)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_26 (count_inst_cy_26)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_27 (count_inst_cy_27)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_28 (count_inst_cy_28)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_29 (count_inst_cy_29)
     MUXCY:CI->O           1   0.090   0.000  count_inst_cy_30 (count_inst_cy_30)
     MUXCY:CI->O           0   0.090   0.000  count_inst_cy_31 (count_inst_cy_31)
     XORCY:CI->O           1   0.939   0.000  count_inst_sum_31 (count_inst_sum_31)
     FDCPE:D                   0.502          count_31
    ----------------------------------------
    Total                     11.533ns (9.622ns logic, 1.911ns route)
                                       (83.4% logic, 16.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              6.660ns (Levels of Logic = 1)
  Source:            r1_reg_0 (FF)
  Destination:       r1_reg<0> (PAD)
  Source Clock:      clk rising

  Data Path: r1_reg_0 to r1_reg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.619   0.629  r1_reg_0 (r1_reg_0)
     OBUF:I->O                 5.412          r1_reg_0_OBUF (r1_reg<0>)
    ----------------------------------------
    Total                      6.660ns (6.031ns logic, 0.629ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
CPU : 1.36 / 1.51 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 121616 kilobytes


