
[1] ABRAHAM, S. G., SUGUMAR, R. A., WINDHEISER, D.,
RAv, B. R., AND GUPTA, R. Predictability of Load/Store
Instruction Latencies. In International Symposium on Microarchitecture (MICRO) (1993).

[2] BAILEY, D. H., BARSZCZ, E., BARTON, J. T., BROWNING,
D. S., CARTER, R. L., DAGUM, L., FATOOHI, R. A., FREDERICKSON, P. O., LASINSKI, T. A., SCHREIBER, R. S.,
SIMON, H. D., VENKATAKRISHNAN, V., AND WEERATUNGA, S. K. The NAS Parallel Benchmarks: Summary
and Preliminary Results. In Conference on Supercomputing
(SC) (1991).

[3] BERGMAN, K., BORKAR, S., CAMPBELL, D., CARLSON,
W., DALLY, W., DENNEAU, M., FRANZON, P., HARROD, W., HILLER, J., AND KARP, S. Exascale Computing Study: Technology Challenges in Achieving Exascale
Systems. DARPA Information Processing Techniques Office
(IPTO) sponsored study (2008).

[4] BIENTA, C., KUMAR, S., SINGH, J. P., AND LI, K. The
PARSEC Benchmark Suite: Characterization and Architectural Implications. Tech. Rep. TR-811-08, Princeton University, 2008.

[5] BURGER, D., KAXIRAS, §., AND GOODMAN, J. R. Datascalar Architectures. In International Symposium on Computer
Architecture (ISCA) (1997).

[6] CARLSON, T. E., HEIRMAN, W., ALLAM, O., KAXIRAS,
S., AND EECKHOUT, L. The Load Slice Core Microarchitecture. In International Symposium on Computer Architecture
(TSCA) (2015).

[7] CARLSON, T. E., HEIRMAN, W., AND EECKHOUT, L.
Sniper: Exploring the Level of Abstraction for Scalable and
Accurate Parallel Multi-core Simulation. In International
Conference for High Performance Computing, Networking,
Storage and Analysis (2011).

[8] CHE, S., BOYER, M., MENG, J., TARJAN, D., SHEAFFER,
J. W., LEE, S.-H., AND SKADRON, K. Rodinia: A Benchmark Suite for Heterogeneous Computing. In International
Symposium on Workload Characterization (2009).

[9] CoLLINS, J. D., WANG, H., TULLSEN, D. M., HUGHES,
C., LEE, Y.-F., LAVERY, D., AND SHEN, J. P. Speculative Precomputation: Long-range Prefetching of Delinquent
Loads. In International Symposium on Computer Architecture (ISCA) (2001).

[10] DE KRUIJF, M., AND SANKARALINGAM, K. Idempotent
Processor Architecture. In International Symposium on Microarchitecture (MICRO) (2011).

[11] GONZALEZ, R., AND HOROWITZ, M. Energy Dissipation
in General Purpose Microprocessors. IEEE Journal of SolidState Circuits 31,9 (1996).

[12] Guo, X., IPEK, E., AND SOYATA, T. Resistive Computation:
Avoiding the Power Wall with Low-leakage, STT-MRAM
Based Computing. In International Symposium on Computer
Architecture (ISCA) (2010).

[13] HENNING, J. L. SPEC CPU2006 Benchmark Descriptions.
SIGARCH Computer Architecture News 34, 4 (2006).

[14] HoRowITz, M. Computing’s Energy Problem (and what we

can do about it). Keynote at International Conference on Solid
State Circuits (2014).

[15] Hu, Z., KAXIRAS, S., AND MARTONOSI, M. Timekeeping
in the Memory System: Predicting and Optimizing Memory
Behavior. In International Symposium on Computer Architecture (ISCA) (2002).

[16] KANDEMIR, M., LI, F., CHEN, G., CHEN, G., AND OZTURK, O. Studying Storage-Recomputation Tradeoffs in
Memory-Constrained Embedded Processing. In Design, Automation and Test in Europe (DATE) (2005).

[17] KANG, Y., HUANG, W., Yoo, S.-M., KEEN, D., GE, Z.,
LAM, V., PATTNAIK, P., AND TORRELLAS, J. FlexRAM:
Toward an Advanced Intelligent Memory System. In Jnternational Conference on Computer Design (ICCD) (1999).

[18] KECKLER, S. W., DALLYy, W. J., KHAILANY, B., GARLAND, M., AND GLASCO, D. GPUs and the Future of Parallel Computing. EEE Micro 31, 5 (2011).

[19] Koc, H., KANDEMIR, M., ERCANLI, E., AND OZTURK, QO.
Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors. In Design
Automation Conference (DAC) (2007).

[20] Koc, H., OZTURK, O., KANDEMIR, M., AND ERCANLI,
E. Minimizing Energy Consumption of Banked Memories
Using Data Recomputation. In International Symposium on
Low Power Electronics and Design (ISLPED) (2006).

[21] KoGGE, P., BASS, S., BROCKMAN, J., CHEN, D., AND
SHA, E. Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies. In Frontiers of Massively
Parallel Computing (1996).

[22] KoGGE, P,. M. The EXECUBE Approach to Massively
Parallel Processing. In International Conference on Parallel
Processing (ICPP) (1994).

[23] Li, S., AHN, J. H., STRONG, R. D., BROCKMAN, J. B.,
TULLSEN, D. M., AND JOUPPI, N. P. McPAT: An Integrated
Power, Area, and Timing Modeling Framework for Multicore
and Manycore Architectures. In International Symposium on
Microarchitecture (MICRO) (2009).

[24] LipAstTI, M. H., WILKERSON, C. B., AND SHEN, J. P.
Value Locality and Load Value Prediction. In International
Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (1996).

[25] LuK, C.-K., COHN, R., MUTH, R., PATIL, H., KLAUSER,
A., LOWNEY, G., WALLACE, S., REDDI, V. J., AND HAZELWOOD, K. Pin: Building Customized Program Analysis
Tools with Dynamic Instrumentation. In Conference on
Programming Language Design and Implementation (PLDI)
(2005).

[26] MIGUEL, J. S., BADR, M., AND JERGER, N. E. Load Value
Approximation. In International Symposium on Microarchitecture (MICRO) (2014).

[27] MosHovos, A., PNEVMATIKATOS, D. N., AND BANIASADI, A. Slice-processors: An Implementation of Operationbased Prediction. In International Conference on Supercomputing (ICS) (2001).

[28] Mowry, T. C., LAM, M. S., AND GupTA, A. Design and
Evaluation of a Compiler Algorithm for Prefetching. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (1992).

[29] OSKIN, M., CHONG, F., AND SHERWOOD, T. Active Pages:
a Computation Model for Intelligent Memory. In International Symposium on Computer Architecture (ISCA) (1998).

[30] PATTERSON, D., ANDERSON, T., CARDWELL, N., FROMM,
R., KEETON, K., KOZYRAKIS, C., THOMAS, R., AND
YELICK, K. A Case for Intelligent RAM. IEEE Micro 17, 2
(1997).

[31] RIXNER, S., DALLY, W., KAPASI, U., KHAILANY, B.,
LOPEZ-LAGUNAS, A., MATTSON, P., AND OWENS, J.
A Bandwidth-efficient Architecture for Media Processing.
In International Symposium on Microarchitecture (MICRO)
(1998).

[32] ROTH, A., AND SOHI, G. S. A quantitative framework for
automated pre-execution thread selection. In International
Symposium on Microarchitecture (MICRO) (2002).

[33] SHAO, Y., AND BROOKS, D. Energy Characterization and
Instruction-Level Energy Model of Intel’s Xeon Phi Proces
sor. In International Symposium on Low Power Electronics
and Design (ISLPED) (2013).

[34] SODANI, A., AND SOHI, G. S. Dynamic Instruction Reuse.
In International Symposium on Computer Architecture (ISCA)
(1997).

[35] STONE, H. S. A Logic-in-Memory Computer. IEEE Transactions on Computers C-19, 1 (1970).

[36] SUNDARAMOORTHY, K., PURSER, Z., AND ROTENBURG,
E. Slipstream Processors: Improving Both Performance and.
Fault Tolerance. In International Conference on Architectural
Support for Programming Languages and Operating Systems
(ASPLOS) (2000).

[37] ZILLES, C., AND SOHI, G. Execution-based Prediction
Using Speculative Slices. In International Symposium on
Computer Architecture (ISCA) (2001).