// Seed: 1912959910
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  wire  id_4
);
  assign id_3 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9
    , id_19,
    output logic id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input wand id_17
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_12,
      id_9,
      id_1
  );
  assign modCall_1.id_4 = 0;
  always id_10 = -1;
endmodule
