
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007194  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407194  00407194  00017194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040719c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000318  204009d0  00407b70  000209d0  2**3
                  ALLOC
  4 .stack        00002000  20400ce8  00407e88  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402ce8  00409e88  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b695  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003ea3  00000000  00000000  0003c0ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000069b8  00000000  00000000  0003ff8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a60  00000000  00000000  00046947  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ae0  00000000  00000000  000473a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00022599  00000000  00000000  00047e87  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010886  00000000  00000000  0006a420  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090ab4  00000000  00000000  0007aca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002308  00000000  00000000  0010b75c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 2c 40 20 c1 12 40 00 bd 12 40 00 bd 12 40 00     .,@ ..@...@...@.
  400010:	bd 12 40 00 bd 12 40 00 bd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	bd 12 40 00 bd 12 40 00 00 00 00 00 bd 12 40 00     ..@...@.......@.
  40003c:	bd 12 40 00 bd 12 40 00 bd 12 40 00 e5 15 40 00     ..@...@...@...@.
  40004c:	35 16 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     5.@...@...@...@.
  40005c:	bd 12 40 00 bd 12 40 00 00 00 00 00 21 0e 40 00     ..@...@.....!.@.
  40006c:	35 0e 40 00 49 0e 40 00 bd 12 40 00 bd 12 40 00     5.@.I.@...@...@.
  40007c:	bd 12 40 00 5d 0e 40 00 71 0e 40 00 bd 12 40 00     ..@.].@.q.@...@.
  40008c:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  40009c:	bd 12 40 00 bd 15 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  4000ac:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  4000bc:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  4000cc:	bd 12 40 00 00 00 00 00 bd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  4000ec:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  4000fc:	bd 12 40 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ..@...@...@...@.
  40010c:	bd 12 40 00 bd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 bd 12 40 00 bd 12 40 00 bd 12 40 00     ......@...@...@.
  40012c:	bd 12 40 00 bd 12 40 00 00 00 00 00 bd 12 40 00     ..@...@.......@.
  40013c:	bd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040719c 	.word	0x0040719c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040719c 	.word	0x0040719c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040719c 	.word	0x0040719c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4001ac:	6980      	ldr	r0, [r0, #24]
}
  4001ae:	4770      	bx	lr

004001b0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4001b0:	61c1      	str	r1, [r0, #28]
  4001b2:	4770      	bx	lr

004001b4 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <rtt_init+0x10>)
  4001b6:	681b      	ldr	r3, [r3, #0]
  4001b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001bc:	4319      	orrs	r1, r3
  4001be:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001c0:	2000      	movs	r0, #0
  4001c2:	4770      	bx	lr
  4001c4:	204009ec 	.word	0x204009ec

004001c8 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c8:	b941      	cbnz	r1, 4001dc <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001ca:	4a09      	ldr	r2, [pc, #36]	; (4001f0 <rtt_sel_source+0x28>)
  4001cc:	6813      	ldr	r3, [r2, #0]
  4001ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001d2:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001d4:	6802      	ldr	r2, [r0, #0]
  4001d6:	4313      	orrs	r3, r2
  4001d8:	6003      	str	r3, [r0, #0]
  4001da:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001dc:	4a04      	ldr	r2, [pc, #16]	; (4001f0 <rtt_sel_source+0x28>)
  4001de:	6813      	ldr	r3, [r2, #0]
  4001e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001e4:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001e6:	6802      	ldr	r2, [r0, #0]
  4001e8:	4313      	orrs	r3, r2
  4001ea:	6003      	str	r3, [r0, #0]
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	204009ec 	.word	0x204009ec

004001f4 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001f4:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001f6:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001fa:	4b02      	ldr	r3, [pc, #8]	; (400204 <rtt_disable_interrupt+0x10>)
  4001fc:	681b      	ldr	r3, [r3, #0]
  4001fe:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400200:	6001      	str	r1, [r0, #0]
  400202:	4770      	bx	lr
  400204:	204009ec 	.word	0x204009ec

00400208 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	429a      	cmp	r2, r3
  40020e:	d003      	beq.n	400218 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400210:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  400212:	6883      	ldr	r3, [r0, #8]
  400214:	4293      	cmp	r3, r2
  400216:	d1fb      	bne.n	400210 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400218:	4618      	mov	r0, r3
  40021a:	4770      	bx	lr

0040021c <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  40021c:	68c0      	ldr	r0, [r0, #12]
}
  40021e:	4770      	bx	lr

00400220 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400220:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400222:	4b07      	ldr	r3, [pc, #28]	; (400240 <spi_enable_clock+0x20>)
  400224:	4298      	cmp	r0, r3
  400226:	d003      	beq.n	400230 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400228:	4b06      	ldr	r3, [pc, #24]	; (400244 <spi_enable_clock+0x24>)
  40022a:	4298      	cmp	r0, r3
  40022c:	d004      	beq.n	400238 <spi_enable_clock+0x18>
  40022e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400230:	2015      	movs	r0, #21
  400232:	4b05      	ldr	r3, [pc, #20]	; (400248 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
  400236:	bd08      	pop	{r3, pc}
  400238:	202a      	movs	r0, #42	; 0x2a
  40023a:	4b03      	ldr	r3, [pc, #12]	; (400248 <spi_enable_clock+0x28>)
  40023c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40023e:	e7f6      	b.n	40022e <spi_enable_clock+0xe>
  400240:	40008000 	.word	0x40008000
  400244:	40058000 	.word	0x40058000
  400248:	00400fa5 	.word	0x00400fa5

0040024c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400252:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400254:	6843      	ldr	r3, [r0, #4]
  400256:	0409      	lsls	r1, r1, #16
  400258:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40025c:	4319      	orrs	r1, r3
  40025e:	6041      	str	r1, [r0, #4]
  400260:	4770      	bx	lr

00400262 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400262:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400264:	f643 2499 	movw	r4, #15001	; 0x3a99
  400268:	6905      	ldr	r5, [r0, #16]
  40026a:	f015 0f02 	tst.w	r5, #2
  40026e:	d103      	bne.n	400278 <spi_write+0x16>
		if (!timeout--) {
  400270:	3c01      	subs	r4, #1
  400272:	d1f9      	bne.n	400268 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400274:	2001      	movs	r0, #1
  400276:	e00c      	b.n	400292 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400278:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40027a:	f014 0f02 	tst.w	r4, #2
  40027e:	d006      	beq.n	40028e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400280:	0412      	lsls	r2, r2, #16
  400282:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400286:	4311      	orrs	r1, r2
		if (uc_last) {
  400288:	b10b      	cbz	r3, 40028e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40028a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40028e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400290:	2000      	movs	r0, #0
}
  400292:	bc30      	pop	{r4, r5}
  400294:	4770      	bx	lr

00400296 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400296:	b932      	cbnz	r2, 4002a6 <spi_set_clock_polarity+0x10>
  400298:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40029c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029e:	f023 0301 	bic.w	r3, r3, #1
  4002a2:	6303      	str	r3, [r0, #48]	; 0x30
  4002a4:	4770      	bx	lr
  4002a6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ac:	f043 0301 	orr.w	r3, r3, #1
  4002b0:	6303      	str	r3, [r0, #48]	; 0x30
  4002b2:	4770      	bx	lr

004002b4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002b4:	b932      	cbnz	r2, 4002c4 <spi_set_clock_phase+0x10>
  4002b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002bc:	f023 0302 	bic.w	r3, r3, #2
  4002c0:	6303      	str	r3, [r0, #48]	; 0x30
  4002c2:	4770      	bx	lr
  4002c4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ca:	f043 0302 	orr.w	r3, r3, #2
  4002ce:	6303      	str	r3, [r0, #48]	; 0x30
  4002d0:	4770      	bx	lr

004002d2 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002d2:	2a04      	cmp	r2, #4
  4002d4:	d003      	beq.n	4002de <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002d6:	b16a      	cbz	r2, 4002f4 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d8:	2a08      	cmp	r2, #8
  4002da:	d016      	beq.n	40030a <spi_configure_cs_behavior+0x38>
  4002dc:	4770      	bx	lr
  4002de:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f023 0308 	bic.w	r3, r3, #8
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ec:	f043 0304 	orr.w	r3, r3, #4
  4002f0:	6303      	str	r3, [r0, #48]	; 0x30
  4002f2:	4770      	bx	lr
  4002f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0308 	bic.w	r3, r3, #8
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400300:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400302:	f023 0304 	bic.w	r3, r3, #4
  400306:	6303      	str	r3, [r0, #48]	; 0x30
  400308:	4770      	bx	lr
  40030a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40030e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400310:	f043 0308 	orr.w	r3, r3, #8
  400314:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400316:	e7e1      	b.n	4002dc <spi_configure_cs_behavior+0xa>

00400318 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400318:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400322:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400324:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400326:	431a      	orrs	r2, r3
  400328:	630a      	str	r2, [r1, #48]	; 0x30
  40032a:	4770      	bx	lr

0040032c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	4419      	add	r1, r3
  400330:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400334:	1e43      	subs	r3, r0, #1
  400336:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400338:	bf94      	ite	ls
  40033a:	b200      	sxthls	r0, r0
		return -1;
  40033c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400340:	4770      	bx	lr

00400342 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400342:	b17a      	cbz	r2, 400364 <spi_set_baudrate_div+0x22>
{
  400344:	b410      	push	{r4}
  400346:	4614      	mov	r4, r2
  400348:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40034c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40034e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400352:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400354:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400356:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40035a:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40035c:	2000      	movs	r0, #0
}
  40035e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400362:	4770      	bx	lr
        return -1;
  400364:	f04f 30ff 	mov.w	r0, #4294967295
  400368:	4770      	bx	lr

0040036a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40036a:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40036c:	0189      	lsls	r1, r1, #6
  40036e:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400370:	2402      	movs	r4, #2
  400372:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400374:	f04f 31ff 	mov.w	r1, #4294967295
  400378:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40037a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40037c:	605a      	str	r2, [r3, #4]
}
  40037e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400382:	4770      	bx	lr

00400384 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400384:	0189      	lsls	r1, r1, #6
  400386:	2305      	movs	r3, #5
  400388:	5043      	str	r3, [r0, r1]
  40038a:	4770      	bx	lr

0040038c <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  40038c:	0189      	lsls	r1, r1, #6
  40038e:	2302      	movs	r3, #2
  400390:	5043      	str	r3, [r0, r1]
  400392:	4770      	bx	lr

00400394 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400394:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400398:	61ca      	str	r2, [r1, #28]
  40039a:	4770      	bx	lr

0040039c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40039c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003a0:	624a      	str	r2, [r1, #36]	; 0x24
  4003a2:	4770      	bx	lr

004003a4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003a8:	6a08      	ldr	r0, [r1, #32]
}
  4003aa:	4770      	bx	lr

004003ac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003ac:	b4f0      	push	{r4, r5, r6, r7}
  4003ae:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003b0:	2402      	movs	r4, #2
  4003b2:	9401      	str	r4, [sp, #4]
  4003b4:	2408      	movs	r4, #8
  4003b6:	9402      	str	r4, [sp, #8]
  4003b8:	2420      	movs	r4, #32
  4003ba:	9403      	str	r4, [sp, #12]
  4003bc:	2480      	movs	r4, #128	; 0x80
  4003be:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4003c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4003c2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003c4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4003c6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4003ca:	d814      	bhi.n	4003f6 <tc_find_mck_divisor+0x4a>
  4003cc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4003ce:	42a0      	cmp	r0, r4
  4003d0:	d217      	bcs.n	400402 <tc_find_mck_divisor+0x56>
  4003d2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4003d4:	af01      	add	r7, sp, #4
  4003d6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4003da:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4003de:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4003e0:	4284      	cmp	r4, r0
  4003e2:	d30a      	bcc.n	4003fa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4003e4:	4286      	cmp	r6, r0
  4003e6:	d90d      	bls.n	400404 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4003e8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4003ea:	2d05      	cmp	r5, #5
  4003ec:	d1f3      	bne.n	4003d6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4003ee:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4003f0:	b006      	add	sp, #24
  4003f2:	bcf0      	pop	{r4, r5, r6, r7}
  4003f4:	4770      	bx	lr
			return 0;
  4003f6:	2000      	movs	r0, #0
  4003f8:	e7fa      	b.n	4003f0 <tc_find_mck_divisor+0x44>
  4003fa:	2000      	movs	r0, #0
  4003fc:	e7f8      	b.n	4003f0 <tc_find_mck_divisor+0x44>
	return 1;
  4003fe:	2001      	movs	r0, #1
  400400:	e7f6      	b.n	4003f0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400402:	2500      	movs	r5, #0
	if (p_uldiv) {
  400404:	b12a      	cbz	r2, 400412 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400406:	a906      	add	r1, sp, #24
  400408:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40040c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400410:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400412:	2b00      	cmp	r3, #0
  400414:	d0f3      	beq.n	4003fe <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400416:	601d      	str	r5, [r3, #0]
	return 1;
  400418:	2001      	movs	r0, #1
  40041a:	e7e9      	b.n	4003f0 <tc_find_mck_divisor+0x44>

0040041c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40041c:	4b01      	ldr	r3, [pc, #4]	; (400424 <gfx_mono_set_framebuffer+0x8>)
  40041e:	6018      	str	r0, [r3, #0]
  400420:	4770      	bx	lr
  400422:	bf00      	nop
  400424:	204009f0 	.word	0x204009f0

00400428 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400428:	4b02      	ldr	r3, [pc, #8]	; (400434 <gfx_mono_framebuffer_put_byte+0xc>)
  40042a:	681b      	ldr	r3, [r3, #0]
  40042c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400430:	5442      	strb	r2, [r0, r1]
  400432:	4770      	bx	lr
  400434:	204009f0 	.word	0x204009f0

00400438 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400438:	4b02      	ldr	r3, [pc, #8]	; (400444 <gfx_mono_framebuffer_get_byte+0xc>)
  40043a:	681b      	ldr	r3, [r3, #0]
  40043c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400440:	5c40      	ldrb	r0, [r0, r1]
  400442:	4770      	bx	lr
  400444:	204009f0 	.word	0x204009f0

00400448 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40044c:	1884      	adds	r4, r0, r2
  40044e:	2c80      	cmp	r4, #128	; 0x80
  400450:	dd02      	ble.n	400458 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400452:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400456:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400458:	b322      	cbz	r2, 4004a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40045a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40045c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400460:	2601      	movs	r6, #1
  400462:	fa06 f101 	lsl.w	r1, r6, r1
  400466:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400468:	2b01      	cmp	r3, #1
  40046a:	d01d      	beq.n	4004a8 <gfx_mono_generic_draw_horizontal_line+0x60>
  40046c:	2b00      	cmp	r3, #0
  40046e:	d035      	beq.n	4004dc <gfx_mono_generic_draw_horizontal_line+0x94>
  400470:	2b02      	cmp	r3, #2
  400472:	d117      	bne.n	4004a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400474:	3801      	subs	r0, #1
  400476:	b2c7      	uxtb	r7, r0
  400478:	19d4      	adds	r4, r2, r7
  40047a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40047c:	f8df a090 	ldr.w	sl, [pc, #144]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400480:	f04f 0900 	mov.w	r9, #0
  400484:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400488:	4621      	mov	r1, r4
  40048a:	4628      	mov	r0, r5
  40048c:	47d0      	blx	sl
			temp ^= pixelmask;
  40048e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400492:	464b      	mov	r3, r9
  400494:	b2d2      	uxtb	r2, r2
  400496:	4621      	mov	r1, r4
  400498:	4628      	mov	r0, r5
  40049a:	47c0      	blx	r8
  40049c:	3c01      	subs	r4, #1
  40049e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004a0:	42bc      	cmp	r4, r7
  4004a2:	d1f1      	bne.n	400488 <gfx_mono_generic_draw_horizontal_line+0x40>
  4004a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004a8:	3801      	subs	r0, #1
  4004aa:	b2c7      	uxtb	r7, r0
  4004ac:	19d4      	adds	r4, r2, r7
  4004ae:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004b0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004b4:	f04f 0900 	mov.w	r9, #0
  4004b8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004bc:	4621      	mov	r1, r4
  4004be:	4628      	mov	r0, r5
  4004c0:	47d0      	blx	sl
			temp |= pixelmask;
  4004c2:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004c6:	464b      	mov	r3, r9
  4004c8:	b2d2      	uxtb	r2, r2
  4004ca:	4621      	mov	r1, r4
  4004cc:	4628      	mov	r0, r5
  4004ce:	47c0      	blx	r8
  4004d0:	3c01      	subs	r4, #1
  4004d2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004d4:	42bc      	cmp	r4, r7
  4004d6:	d1f1      	bne.n	4004bc <gfx_mono_generic_draw_horizontal_line+0x74>
  4004d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004dc:	3801      	subs	r0, #1
  4004de:	b2c7      	uxtb	r7, r0
  4004e0:	19d4      	adds	r4, r2, r7
  4004e2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004e4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4004e8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4004ea:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004ee:	4621      	mov	r1, r4
  4004f0:	4628      	mov	r0, r5
  4004f2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4004f4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004f8:	2300      	movs	r3, #0
  4004fa:	b2d2      	uxtb	r2, r2
  4004fc:	4621      	mov	r1, r4
  4004fe:	4628      	mov	r0, r5
  400500:	47c8      	blx	r9
  400502:	3c01      	subs	r4, #1
  400504:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400506:	42bc      	cmp	r4, r7
  400508:	d1f1      	bne.n	4004ee <gfx_mono_generic_draw_horizontal_line+0xa6>
  40050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40050e:	bf00      	nop
  400510:	00400749 	.word	0x00400749
  400514:	00400645 	.word	0x00400645

00400518 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40051c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400520:	b18b      	cbz	r3, 400546 <gfx_mono_generic_draw_filled_rect+0x2e>
  400522:	461c      	mov	r4, r3
  400524:	4690      	mov	r8, r2
  400526:	4606      	mov	r6, r0
  400528:	1e4d      	subs	r5, r1, #1
  40052a:	b2ed      	uxtb	r5, r5
  40052c:	442c      	add	r4, r5
  40052e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400530:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40054c <gfx_mono_generic_draw_filled_rect+0x34>
  400534:	463b      	mov	r3, r7
  400536:	4642      	mov	r2, r8
  400538:	4621      	mov	r1, r4
  40053a:	4630      	mov	r0, r6
  40053c:	47c8      	blx	r9
  40053e:	3c01      	subs	r4, #1
  400540:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400542:	42ac      	cmp	r4, r5
  400544:	d1f6      	bne.n	400534 <gfx_mono_generic_draw_filled_rect+0x1c>
  400546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40054a:	bf00      	nop
  40054c:	00400449 	.word	0x00400449

00400550 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400554:	b083      	sub	sp, #12
  400556:	4604      	mov	r4, r0
  400558:	4688      	mov	r8, r1
  40055a:	4691      	mov	r9, r2
  40055c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40055e:	7a5b      	ldrb	r3, [r3, #9]
  400560:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400564:	2100      	movs	r1, #0
  400566:	9100      	str	r1, [sp, #0]
  400568:	4649      	mov	r1, r9
  40056a:	4640      	mov	r0, r8
  40056c:	4d21      	ldr	r5, [pc, #132]	; (4005f4 <gfx_mono_draw_char+0xa4>)
  40056e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400570:	f89b 3000 	ldrb.w	r3, [fp]
  400574:	b113      	cbz	r3, 40057c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400576:	b003      	add	sp, #12
  400578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40057c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400580:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400582:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400586:	bf18      	it	ne
  400588:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40058a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40058e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400592:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400594:	fb17 f70a 	smulbb	r7, r7, sl
  400598:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40059c:	f8db 3004 	ldr.w	r3, [fp, #4]
  4005a0:	fa13 f787 	uxtah	r7, r3, r7
  4005a4:	e01f      	b.n	4005e6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4005a6:	0064      	lsls	r4, r4, #1
  4005a8:	b2e4      	uxtb	r4, r4
  4005aa:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005ac:	b2eb      	uxtb	r3, r5
  4005ae:	429e      	cmp	r6, r3
  4005b0:	d910      	bls.n	4005d4 <gfx_mono_draw_char+0x84>
  4005b2:	b2eb      	uxtb	r3, r5
  4005b4:	eb08 0003 	add.w	r0, r8, r3
  4005b8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4005ba:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4005be:	bf08      	it	eq
  4005c0:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4005c4:	f014 0f80 	tst.w	r4, #128	; 0x80
  4005c8:	d0ed      	beq.n	4005a6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4005ca:	2201      	movs	r2, #1
  4005cc:	4649      	mov	r1, r9
  4005ce:	4b0a      	ldr	r3, [pc, #40]	; (4005f8 <gfx_mono_draw_char+0xa8>)
  4005d0:	4798      	blx	r3
  4005d2:	e7e8      	b.n	4005a6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4005d4:	f109 0901 	add.w	r9, r9, #1
  4005d8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4005dc:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4005e0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4005e4:	d0c7      	beq.n	400576 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4005e6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4005ea:	2e00      	cmp	r6, #0
  4005ec:	d0f2      	beq.n	4005d4 <gfx_mono_draw_char+0x84>
  4005ee:	2500      	movs	r5, #0
  4005f0:	462c      	mov	r4, r5
  4005f2:	e7de      	b.n	4005b2 <gfx_mono_draw_char+0x62>
  4005f4:	00400519 	.word	0x00400519
  4005f8:	004006e5 	.word	0x004006e5

004005fc <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4005fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400600:	4604      	mov	r4, r0
  400602:	4690      	mov	r8, r2
  400604:	461d      	mov	r5, r3
  400606:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400608:	4f0d      	ldr	r7, [pc, #52]	; (400640 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40060a:	460e      	mov	r6, r1
  40060c:	e008      	b.n	400620 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40060e:	7a6a      	ldrb	r2, [r5, #9]
  400610:	3201      	adds	r2, #1
  400612:	4442      	add	r2, r8
  400614:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400618:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40061a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40061e:	b16b      	cbz	r3, 40063c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400620:	7820      	ldrb	r0, [r4, #0]
  400622:	280a      	cmp	r0, #10
  400624:	d0f3      	beq.n	40060e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400626:	280d      	cmp	r0, #13
  400628:	d0f7      	beq.n	40061a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40062a:	462b      	mov	r3, r5
  40062c:	4642      	mov	r2, r8
  40062e:	4649      	mov	r1, r9
  400630:	47b8      	blx	r7
			x += font->width;
  400632:	7a2b      	ldrb	r3, [r5, #8]
  400634:	4499      	add	r9, r3
  400636:	fa5f f989 	uxtb.w	r9, r9
  40063a:	e7ee      	b.n	40061a <gfx_mono_draw_string+0x1e>
}
  40063c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400640:	00400551 	.word	0x00400551

00400644 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400644:	b570      	push	{r4, r5, r6, lr}
  400646:	4604      	mov	r4, r0
  400648:	460d      	mov	r5, r1
  40064a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40064c:	b91b      	cbnz	r3, 400656 <gfx_mono_ssd1306_put_byte+0x12>
  40064e:	4b0d      	ldr	r3, [pc, #52]	; (400684 <gfx_mono_ssd1306_put_byte+0x40>)
  400650:	4798      	blx	r3
  400652:	42b0      	cmp	r0, r6
  400654:	d015      	beq.n	400682 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400656:	4632      	mov	r2, r6
  400658:	4629      	mov	r1, r5
  40065a:	4620      	mov	r0, r4
  40065c:	4b0a      	ldr	r3, [pc, #40]	; (400688 <gfx_mono_ssd1306_put_byte+0x44>)
  40065e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400660:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400664:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400668:	4c08      	ldr	r4, [pc, #32]	; (40068c <gfx_mono_ssd1306_put_byte+0x48>)
  40066a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40066c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400670:	f040 0010 	orr.w	r0, r0, #16
  400674:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400676:	f005 000f 	and.w	r0, r5, #15
  40067a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40067c:	4630      	mov	r0, r6
  40067e:	4b04      	ldr	r3, [pc, #16]	; (400690 <gfx_mono_ssd1306_put_byte+0x4c>)
  400680:	4798      	blx	r3
  400682:	bd70      	pop	{r4, r5, r6, pc}
  400684:	00400439 	.word	0x00400439
  400688:	00400429 	.word	0x00400429
  40068c:	00400755 	.word	0x00400755
  400690:	00400975 	.word	0x00400975

00400694 <gfx_mono_ssd1306_init>:
{
  400694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400698:	480d      	ldr	r0, [pc, #52]	; (4006d0 <gfx_mono_ssd1306_init+0x3c>)
  40069a:	4b0e      	ldr	r3, [pc, #56]	; (4006d4 <gfx_mono_ssd1306_init+0x40>)
  40069c:	4798      	blx	r3
	ssd1306_init();
  40069e:	4b0e      	ldr	r3, [pc, #56]	; (4006d8 <gfx_mono_ssd1306_init+0x44>)
  4006a0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4006a2:	2040      	movs	r0, #64	; 0x40
  4006a4:	4b0d      	ldr	r3, [pc, #52]	; (4006dc <gfx_mono_ssd1306_init+0x48>)
  4006a6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006a8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006aa:	f04f 0801 	mov.w	r8, #1
  4006ae:	462f      	mov	r7, r5
  4006b0:	4e0b      	ldr	r6, [pc, #44]	; (4006e0 <gfx_mono_ssd1306_init+0x4c>)
{
  4006b2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006b4:	4643      	mov	r3, r8
  4006b6:	463a      	mov	r2, r7
  4006b8:	b2e1      	uxtb	r1, r4
  4006ba:	4628      	mov	r0, r5
  4006bc:	47b0      	blx	r6
  4006be:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4006c0:	2c80      	cmp	r4, #128	; 0x80
  4006c2:	d1f7      	bne.n	4006b4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006c4:	3501      	adds	r5, #1
  4006c6:	b2ed      	uxtb	r5, r5
  4006c8:	2d04      	cmp	r5, #4
  4006ca:	d1f2      	bne.n	4006b2 <gfx_mono_ssd1306_init+0x1e>
  4006cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006d0:	204009f4 	.word	0x204009f4
  4006d4:	0040041d 	.word	0x0040041d
  4006d8:	00400795 	.word	0x00400795
  4006dc:	00400755 	.word	0x00400755
  4006e0:	00400645 	.word	0x00400645

004006e4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4006e4:	09c3      	lsrs	r3, r0, #7
  4006e6:	d12a      	bne.n	40073e <gfx_mono_ssd1306_draw_pixel+0x5a>
  4006e8:	291f      	cmp	r1, #31
  4006ea:	d828      	bhi.n	40073e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4006ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006f0:	4614      	mov	r4, r2
  4006f2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4006f4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4006f6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4006fa:	2201      	movs	r2, #1
  4006fc:	fa02 f701 	lsl.w	r7, r2, r1
  400700:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400704:	4601      	mov	r1, r0
  400706:	4630      	mov	r0, r6
  400708:	4b0d      	ldr	r3, [pc, #52]	; (400740 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40070a:	4798      	blx	r3
  40070c:	4602      	mov	r2, r0
	switch (color) {
  40070e:	2c01      	cmp	r4, #1
  400710:	d009      	beq.n	400726 <gfx_mono_ssd1306_draw_pixel+0x42>
  400712:	b164      	cbz	r4, 40072e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400714:	2c02      	cmp	r4, #2
  400716:	d00e      	beq.n	400736 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400718:	2300      	movs	r3, #0
  40071a:	4629      	mov	r1, r5
  40071c:	4630      	mov	r0, r6
  40071e:	4c09      	ldr	r4, [pc, #36]	; (400744 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400720:	47a0      	blx	r4
  400722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400726:	ea48 0200 	orr.w	r2, r8, r0
  40072a:	b2d2      	uxtb	r2, r2
		break;
  40072c:	e7f4      	b.n	400718 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40072e:	ea20 0207 	bic.w	r2, r0, r7
  400732:	b2d2      	uxtb	r2, r2
		break;
  400734:	e7f0      	b.n	400718 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400736:	ea88 0200 	eor.w	r2, r8, r0
  40073a:	b2d2      	uxtb	r2, r2
		break;
  40073c:	e7ec      	b.n	400718 <gfx_mono_ssd1306_draw_pixel+0x34>
  40073e:	4770      	bx	lr
  400740:	00400439 	.word	0x00400439
  400744:	00400645 	.word	0x00400645

00400748 <gfx_mono_ssd1306_get_byte>:
{
  400748:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40074a:	4b01      	ldr	r3, [pc, #4]	; (400750 <gfx_mono_ssd1306_get_byte+0x8>)
  40074c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40074e:	bd08      	pop	{r3, pc}
  400750:	00400439 	.word	0x00400439

00400754 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400754:	b538      	push	{r3, r4, r5, lr}
  400756:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400758:	2208      	movs	r2, #8
  40075a:	4b09      	ldr	r3, [pc, #36]	; (400780 <ssd1306_write_command+0x2c>)
  40075c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40075e:	4c09      	ldr	r4, [pc, #36]	; (400784 <ssd1306_write_command+0x30>)
  400760:	2101      	movs	r1, #1
  400762:	4620      	mov	r0, r4
  400764:	4b08      	ldr	r3, [pc, #32]	; (400788 <ssd1306_write_command+0x34>)
  400766:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400768:	2301      	movs	r3, #1
  40076a:	461a      	mov	r2, r3
  40076c:	4629      	mov	r1, r5
  40076e:	4620      	mov	r0, r4
  400770:	4c06      	ldr	r4, [pc, #24]	; (40078c <ssd1306_write_command+0x38>)
  400772:	47a0      	blx	r4
	delay_us(10);
  400774:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400778:	4b05      	ldr	r3, [pc, #20]	; (400790 <ssd1306_write_command+0x3c>)
  40077a:	4798      	blx	r3
  40077c:	bd38      	pop	{r3, r4, r5, pc}
  40077e:	bf00      	nop
  400780:	400e1000 	.word	0x400e1000
  400784:	40008000 	.word	0x40008000
  400788:	0040024d 	.word	0x0040024d
  40078c:	00400263 	.word	0x00400263
  400790:	20400001 	.word	0x20400001

00400794 <ssd1306_init>:
{
  400794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400798:	4d66      	ldr	r5, [pc, #408]	; (400934 <ssd1306_init+0x1a0>)
  40079a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40079e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007a0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007a4:	4b64      	ldr	r3, [pc, #400]	; (400938 <ssd1306_init+0x1a4>)
  4007a6:	2708      	movs	r7, #8
  4007a8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007aa:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007ae:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007b0:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007b4:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007b6:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007b8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007bc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4007be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007c2:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007c4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4007c6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007ca:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4007cc:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007ce:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007d2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007d4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007d6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007dc:	f022 0208 	bic.w	r2, r2, #8
  4007e0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007e2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007e4:	f022 0208 	bic.w	r2, r2, #8
  4007e8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4007ea:	601f      	str	r7, [r3, #0]
  4007ec:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007ee:	631f      	str	r7, [r3, #48]	; 0x30
  4007f0:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007f2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400970 <ssd1306_init+0x1dc>
  4007f6:	2300      	movs	r3, #0
  4007f8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007fc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400800:	4640      	mov	r0, r8
  400802:	4c4e      	ldr	r4, [pc, #312]	; (40093c <ssd1306_init+0x1a8>)
  400804:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400806:	2300      	movs	r3, #0
  400808:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40080c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400810:	4640      	mov	r0, r8
  400812:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400814:	2300      	movs	r3, #0
  400816:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40081a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40081e:	4640      	mov	r0, r8
  400820:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400822:	2300      	movs	r3, #0
  400824:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400828:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40082c:	4640      	mov	r0, r8
  40082e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400830:	2300      	movs	r3, #0
  400832:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400836:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40083a:	4640      	mov	r0, r8
  40083c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40083e:	2300      	movs	r3, #0
  400840:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400844:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400848:	4640      	mov	r0, r8
  40084a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40084c:	4c3c      	ldr	r4, [pc, #240]	; (400940 <ssd1306_init+0x1ac>)
  40084e:	f04f 0902 	mov.w	r9, #2
  400852:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400856:	f04f 0880 	mov.w	r8, #128	; 0x80
  40085a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40085e:	6863      	ldr	r3, [r4, #4]
  400860:	f043 0301 	orr.w	r3, r3, #1
  400864:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400866:	463a      	mov	r2, r7
  400868:	2101      	movs	r1, #1
  40086a:	4620      	mov	r0, r4
  40086c:	4b35      	ldr	r3, [pc, #212]	; (400944 <ssd1306_init+0x1b0>)
  40086e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400870:	2200      	movs	r2, #0
  400872:	2101      	movs	r1, #1
  400874:	4620      	mov	r0, r4
  400876:	4b34      	ldr	r3, [pc, #208]	; (400948 <ssd1306_init+0x1b4>)
  400878:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40087a:	2200      	movs	r2, #0
  40087c:	2101      	movs	r1, #1
  40087e:	4620      	mov	r0, r4
  400880:	4b32      	ldr	r3, [pc, #200]	; (40094c <ssd1306_init+0x1b8>)
  400882:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400884:	6863      	ldr	r3, [r4, #4]
  400886:	f023 0302 	bic.w	r3, r3, #2
  40088a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40088c:	2200      	movs	r2, #0
  40088e:	2101      	movs	r1, #1
  400890:	4620      	mov	r0, r4
  400892:	4b2f      	ldr	r3, [pc, #188]	; (400950 <ssd1306_init+0x1bc>)
  400894:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400896:	6863      	ldr	r3, [r4, #4]
  400898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40089c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40089e:	6863      	ldr	r3, [r4, #4]
  4008a0:	f043 0310 	orr.w	r3, r3, #16
  4008a4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4008a6:	492b      	ldr	r1, [pc, #172]	; (400954 <ssd1306_init+0x1c0>)
  4008a8:	482b      	ldr	r0, [pc, #172]	; (400958 <ssd1306_init+0x1c4>)
  4008aa:	4b2c      	ldr	r3, [pc, #176]	; (40095c <ssd1306_init+0x1c8>)
  4008ac:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008ae:	b2c2      	uxtb	r2, r0
  4008b0:	2101      	movs	r1, #1
  4008b2:	4620      	mov	r0, r4
  4008b4:	4b2a      	ldr	r3, [pc, #168]	; (400960 <ssd1306_init+0x1cc>)
  4008b6:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4008b8:	4620      	mov	r0, r4
  4008ba:	4b2a      	ldr	r3, [pc, #168]	; (400964 <ssd1306_init+0x1d0>)
  4008bc:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008be:	2301      	movs	r3, #1
  4008c0:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008c2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4008c4:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008c8:	4c27      	ldr	r4, [pc, #156]	; (400968 <ssd1306_init+0x1d4>)
  4008ca:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008cc:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4008ce:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008d2:	47a0      	blx	r4
  4008d4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4008d6:	20a8      	movs	r0, #168	; 0xa8
  4008d8:	4c24      	ldr	r4, [pc, #144]	; (40096c <ssd1306_init+0x1d8>)
  4008da:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4008dc:	201f      	movs	r0, #31
  4008de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4008e0:	20d3      	movs	r0, #211	; 0xd3
  4008e2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4008e4:	2000      	movs	r0, #0
  4008e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4008e8:	2040      	movs	r0, #64	; 0x40
  4008ea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4008ec:	20a1      	movs	r0, #161	; 0xa1
  4008ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4008f0:	20c8      	movs	r0, #200	; 0xc8
  4008f2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4008f4:	20da      	movs	r0, #218	; 0xda
  4008f6:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4008f8:	4648      	mov	r0, r9
  4008fa:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4008fc:	2081      	movs	r0, #129	; 0x81
  4008fe:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400900:	208f      	movs	r0, #143	; 0x8f
  400902:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400904:	20a4      	movs	r0, #164	; 0xa4
  400906:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400908:	20a6      	movs	r0, #166	; 0xa6
  40090a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40090c:	20d5      	movs	r0, #213	; 0xd5
  40090e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400910:	4640      	mov	r0, r8
  400912:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400914:	208d      	movs	r0, #141	; 0x8d
  400916:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400918:	2014      	movs	r0, #20
  40091a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40091c:	20db      	movs	r0, #219	; 0xdb
  40091e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400920:	2040      	movs	r0, #64	; 0x40
  400922:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400924:	20d9      	movs	r0, #217	; 0xd9
  400926:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400928:	20f1      	movs	r0, #241	; 0xf1
  40092a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40092c:	20af      	movs	r0, #175	; 0xaf
  40092e:	47a0      	blx	r4
  400930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400934:	400e1200 	.word	0x400e1200
  400938:	400e1000 	.word	0x400e1000
  40093c:	00400c91 	.word	0x00400c91
  400940:	40008000 	.word	0x40008000
  400944:	004002d3 	.word	0x004002d3
  400948:	00400297 	.word	0x00400297
  40094c:	004002b5 	.word	0x004002b5
  400950:	00400319 	.word	0x00400319
  400954:	08f0d180 	.word	0x08f0d180
  400958:	001e8480 	.word	0x001e8480
  40095c:	0040032d 	.word	0x0040032d
  400960:	00400343 	.word	0x00400343
  400964:	00400221 	.word	0x00400221
  400968:	20400001 	.word	0x20400001
  40096c:	00400755 	.word	0x00400755
  400970:	400e1400 	.word	0x400e1400

00400974 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400974:	b538      	push	{r3, r4, r5, lr}
  400976:	4605      	mov	r5, r0
  400978:	2208      	movs	r2, #8
  40097a:	4b09      	ldr	r3, [pc, #36]	; (4009a0 <ssd1306_write_data+0x2c>)
  40097c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40097e:	4c09      	ldr	r4, [pc, #36]	; (4009a4 <ssd1306_write_data+0x30>)
  400980:	2101      	movs	r1, #1
  400982:	4620      	mov	r0, r4
  400984:	4b08      	ldr	r3, [pc, #32]	; (4009a8 <ssd1306_write_data+0x34>)
  400986:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400988:	2301      	movs	r3, #1
  40098a:	461a      	mov	r2, r3
  40098c:	4629      	mov	r1, r5
  40098e:	4620      	mov	r0, r4
  400990:	4c06      	ldr	r4, [pc, #24]	; (4009ac <ssd1306_write_data+0x38>)
  400992:	47a0      	blx	r4
	delay_us(10);
  400994:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400998:	4b05      	ldr	r3, [pc, #20]	; (4009b0 <ssd1306_write_data+0x3c>)
  40099a:	4798      	blx	r3
  40099c:	bd38      	pop	{r3, r4, r5, pc}
  40099e:	bf00      	nop
  4009a0:	400e1000 	.word	0x400e1000
  4009a4:	40008000 	.word	0x40008000
  4009a8:	0040024d 	.word	0x0040024d
  4009ac:	00400263 	.word	0x00400263
  4009b0:	20400001 	.word	0x20400001

004009b4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009b4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009b6:	4810      	ldr	r0, [pc, #64]	; (4009f8 <sysclk_init+0x44>)
  4009b8:	4b10      	ldr	r3, [pc, #64]	; (4009fc <sysclk_init+0x48>)
  4009ba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009bc:	213e      	movs	r1, #62	; 0x3e
  4009be:	2000      	movs	r0, #0
  4009c0:	4b0f      	ldr	r3, [pc, #60]	; (400a00 <sysclk_init+0x4c>)
  4009c2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4009c4:	4c0f      	ldr	r4, [pc, #60]	; (400a04 <sysclk_init+0x50>)
  4009c6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4009c8:	2800      	cmp	r0, #0
  4009ca:	d0fc      	beq.n	4009c6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4009cc:	4b0e      	ldr	r3, [pc, #56]	; (400a08 <sysclk_init+0x54>)
  4009ce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4009d0:	4a0e      	ldr	r2, [pc, #56]	; (400a0c <sysclk_init+0x58>)
  4009d2:	4b0f      	ldr	r3, [pc, #60]	; (400a10 <sysclk_init+0x5c>)
  4009d4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4009d6:	4c0f      	ldr	r4, [pc, #60]	; (400a14 <sysclk_init+0x60>)
  4009d8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4009da:	2800      	cmp	r0, #0
  4009dc:	d0fc      	beq.n	4009d8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4009de:	2002      	movs	r0, #2
  4009e0:	4b0d      	ldr	r3, [pc, #52]	; (400a18 <sysclk_init+0x64>)
  4009e2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4009e4:	2000      	movs	r0, #0
  4009e6:	4b0d      	ldr	r3, [pc, #52]	; (400a1c <sysclk_init+0x68>)
  4009e8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4009ea:	4b0d      	ldr	r3, [pc, #52]	; (400a20 <sysclk_init+0x6c>)
  4009ec:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <sysclk_init+0x44>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <sysclk_init+0x48>)
  4009f2:	4798      	blx	r3
  4009f4:	bd10      	pop	{r4, pc}
  4009f6:	bf00      	nop
  4009f8:	11e1a300 	.word	0x11e1a300
  4009fc:	00401495 	.word	0x00401495
  400a00:	00400f21 	.word	0x00400f21
  400a04:	00400f75 	.word	0x00400f75
  400a08:	00400f85 	.word	0x00400f85
  400a0c:	20183f01 	.word	0x20183f01
  400a10:	400e0600 	.word	0x400e0600
  400a14:	00400f95 	.word	0x00400f95
  400a18:	00400e85 	.word	0x00400e85
  400a1c:	00400ebd 	.word	0x00400ebd
  400a20:	00401389 	.word	0x00401389

00400a24 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a2a:	4b48      	ldr	r3, [pc, #288]	; (400b4c <board_init+0x128>)
  400a2c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a32:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a36:	4b46      	ldr	r3, [pc, #280]	; (400b50 <board_init+0x12c>)
  400a38:	2200      	movs	r2, #0
  400a3a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a3e:	695a      	ldr	r2, [r3, #20]
  400a40:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a44:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a4a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a4e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a52:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a56:	f007 0007 	and.w	r0, r7, #7
  400a5a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a5c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a60:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a64:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a68:	f3bf 8f4f 	dsb	sy
  400a6c:	f04f 34ff 	mov.w	r4, #4294967295
  400a70:	fa04 fc00 	lsl.w	ip, r4, r0
  400a74:	fa06 f000 	lsl.w	r0, r6, r0
  400a78:	fa04 f40e 	lsl.w	r4, r4, lr
  400a7c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a80:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a82:	463a      	mov	r2, r7
  400a84:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a86:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a8a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a8e:	3a01      	subs	r2, #1
  400a90:	4423      	add	r3, r4
  400a92:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a96:	d1f6      	bne.n	400a86 <board_init+0x62>
        } while(sets--);
  400a98:	3e01      	subs	r6, #1
  400a9a:	4460      	add	r0, ip
  400a9c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400aa0:	d1ef      	bne.n	400a82 <board_init+0x5e>
  400aa2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aa6:	4b2a      	ldr	r3, [pc, #168]	; (400b50 <board_init+0x12c>)
  400aa8:	695a      	ldr	r2, [r3, #20]
  400aaa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400aae:	615a      	str	r2, [r3, #20]
  400ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ab4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab8:	4a26      	ldr	r2, [pc, #152]	; (400b54 <board_init+0x130>)
  400aba:	4927      	ldr	r1, [pc, #156]	; (400b58 <board_init+0x134>)
  400abc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400abe:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ac2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ac4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400acc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ad0:	f022 0201 	bic.w	r2, r2, #1
  400ad4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ad8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400adc:	f022 0201 	bic.w	r2, r2, #1
  400ae0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400ae4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ae8:	f3bf 8f6f 	isb	sy
  400aec:	200a      	movs	r0, #10
  400aee:	4c1b      	ldr	r4, [pc, #108]	; (400b5c <board_init+0x138>)
  400af0:	47a0      	blx	r4
  400af2:	200b      	movs	r0, #11
  400af4:	47a0      	blx	r4
  400af6:	200c      	movs	r0, #12
  400af8:	47a0      	blx	r4
  400afa:	2010      	movs	r0, #16
  400afc:	47a0      	blx	r4
  400afe:	2011      	movs	r0, #17
  400b00:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b02:	4b17      	ldr	r3, [pc, #92]	; (400b60 <board_init+0x13c>)
  400b04:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b08:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b0a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b0e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b18:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b1e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b24:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b26:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b2c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b32:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b34:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b36:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b3a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b3c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b40:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b44:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b4a:	bf00      	nop
  400b4c:	400e1850 	.word	0x400e1850
  400b50:	e000ed00 	.word	0xe000ed00
  400b54:	400e0c00 	.word	0x400e0c00
  400b58:	5a00080c 	.word	0x5a00080c
  400b5c:	00400fa5 	.word	0x00400fa5
  400b60:	400e1200 	.word	0x400e1200

00400b64 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b64:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b68:	0053      	lsls	r3, r2, #1
  400b6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b6e:	fbb2 f2f3 	udiv	r2, r2, r3
  400b72:	3a01      	subs	r2, #1
  400b74:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b78:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b7c:	4770      	bx	lr

00400b7e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b7e:	6301      	str	r1, [r0, #48]	; 0x30
  400b80:	4770      	bx	lr

00400b82 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b82:	6341      	str	r1, [r0, #52]	; 0x34
  400b84:	4770      	bx	lr

00400b86 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400b86:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400b8a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b8e:	d105      	bne.n	400b9c <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400b90:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400b92:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400b94:	bf14      	ite	ne
  400b96:	2001      	movne	r0, #1
  400b98:	2000      	moveq	r0, #0
  400b9a:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400b9c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400b9e:	e7f8      	b.n	400b92 <pio_get+0xc>

00400ba0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ba0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ba2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ba6:	d03a      	beq.n	400c1e <pio_set_peripheral+0x7e>
  400ba8:	d813      	bhi.n	400bd2 <pio_set_peripheral+0x32>
  400baa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bae:	d025      	beq.n	400bfc <pio_set_peripheral+0x5c>
  400bb0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bb4:	d10a      	bne.n	400bcc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bb6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bb8:	4313      	orrs	r3, r2
  400bba:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bbc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bbe:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bc0:	400b      	ands	r3, r1
  400bc2:	ea23 0302 	bic.w	r3, r3, r2
  400bc6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bc8:	6042      	str	r2, [r0, #4]
  400bca:	4770      	bx	lr
	switch (ul_type) {
  400bcc:	2900      	cmp	r1, #0
  400bce:	d1fb      	bne.n	400bc8 <pio_set_peripheral+0x28>
  400bd0:	4770      	bx	lr
  400bd2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bd6:	d021      	beq.n	400c1c <pio_set_peripheral+0x7c>
  400bd8:	d809      	bhi.n	400bee <pio_set_peripheral+0x4e>
  400bda:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bde:	d1f3      	bne.n	400bc8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400be0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400be2:	4313      	orrs	r3, r2
  400be4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400be6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400be8:	4313      	orrs	r3, r2
  400bea:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bec:	e7ec      	b.n	400bc8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400bee:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bf2:	d013      	beq.n	400c1c <pio_set_peripheral+0x7c>
  400bf4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bf8:	d010      	beq.n	400c1c <pio_set_peripheral+0x7c>
  400bfa:	e7e5      	b.n	400bc8 <pio_set_peripheral+0x28>
{
  400bfc:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bfe:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c00:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c02:	43d3      	mvns	r3, r2
  400c04:	4021      	ands	r1, r4
  400c06:	461c      	mov	r4, r3
  400c08:	4019      	ands	r1, r3
  400c0a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c0c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c0e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c10:	400b      	ands	r3, r1
  400c12:	4023      	ands	r3, r4
  400c14:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c16:	6042      	str	r2, [r0, #4]
}
  400c18:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c1c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c1e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c20:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c22:	400b      	ands	r3, r1
  400c24:	ea23 0302 	bic.w	r3, r3, r2
  400c28:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c2c:	4313      	orrs	r3, r2
  400c2e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c30:	e7ca      	b.n	400bc8 <pio_set_peripheral+0x28>

00400c32 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c32:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c34:	f012 0f01 	tst.w	r2, #1
  400c38:	d10d      	bne.n	400c56 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c3a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c3c:	f012 0f0a 	tst.w	r2, #10
  400c40:	d00b      	beq.n	400c5a <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c42:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c44:	f012 0f02 	tst.w	r2, #2
  400c48:	d109      	bne.n	400c5e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c4a:	f012 0f08 	tst.w	r2, #8
  400c4e:	d008      	beq.n	400c62 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c50:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c54:	e005      	b.n	400c62 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c56:	6641      	str	r1, [r0, #100]	; 0x64
  400c58:	e7f0      	b.n	400c3c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c5a:	6241      	str	r1, [r0, #36]	; 0x24
  400c5c:	e7f2      	b.n	400c44 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c5e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c62:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c64:	6001      	str	r1, [r0, #0]
  400c66:	4770      	bx	lr

00400c68 <pio_set_output>:
{
  400c68:	b410      	push	{r4}
  400c6a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c6c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c6e:	b94c      	cbnz	r4, 400c84 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c70:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c72:	b14b      	cbz	r3, 400c88 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c74:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c76:	b94a      	cbnz	r2, 400c8c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c78:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c7a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c7c:	6001      	str	r1, [r0, #0]
}
  400c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c82:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c84:	6641      	str	r1, [r0, #100]	; 0x64
  400c86:	e7f4      	b.n	400c72 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c88:	6541      	str	r1, [r0, #84]	; 0x54
  400c8a:	e7f4      	b.n	400c76 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c8c:	6301      	str	r1, [r0, #48]	; 0x30
  400c8e:	e7f4      	b.n	400c7a <pio_set_output+0x12>

00400c90 <pio_configure>:
{
  400c90:	b570      	push	{r4, r5, r6, lr}
  400c92:	b082      	sub	sp, #8
  400c94:	4605      	mov	r5, r0
  400c96:	4616      	mov	r6, r2
  400c98:	461c      	mov	r4, r3
	switch (ul_type) {
  400c9a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c9e:	d014      	beq.n	400cca <pio_configure+0x3a>
  400ca0:	d90a      	bls.n	400cb8 <pio_configure+0x28>
  400ca2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ca6:	d024      	beq.n	400cf2 <pio_configure+0x62>
  400ca8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cac:	d021      	beq.n	400cf2 <pio_configure+0x62>
  400cae:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cb2:	d017      	beq.n	400ce4 <pio_configure+0x54>
		return 0;
  400cb4:	2000      	movs	r0, #0
  400cb6:	e01a      	b.n	400cee <pio_configure+0x5e>
	switch (ul_type) {
  400cb8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cbc:	d005      	beq.n	400cca <pio_configure+0x3a>
  400cbe:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cc2:	d002      	beq.n	400cca <pio_configure+0x3a>
  400cc4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cc8:	d1f4      	bne.n	400cb4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cca:	4632      	mov	r2, r6
  400ccc:	4628      	mov	r0, r5
  400cce:	4b11      	ldr	r3, [pc, #68]	; (400d14 <pio_configure+0x84>)
  400cd0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cd2:	f014 0f01 	tst.w	r4, #1
  400cd6:	d102      	bne.n	400cde <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400cd8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cda:	2001      	movs	r0, #1
  400cdc:	e007      	b.n	400cee <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cde:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400ce0:	2001      	movs	r0, #1
  400ce2:	e004      	b.n	400cee <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400ce4:	461a      	mov	r2, r3
  400ce6:	4631      	mov	r1, r6
  400ce8:	4b0b      	ldr	r3, [pc, #44]	; (400d18 <pio_configure+0x88>)
  400cea:	4798      	blx	r3
	return 1;
  400cec:	2001      	movs	r0, #1
}
  400cee:	b002      	add	sp, #8
  400cf0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400cf2:	f004 0301 	and.w	r3, r4, #1
  400cf6:	9300      	str	r3, [sp, #0]
  400cf8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400cfc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d00:	bf14      	ite	ne
  400d02:	2200      	movne	r2, #0
  400d04:	2201      	moveq	r2, #1
  400d06:	4631      	mov	r1, r6
  400d08:	4628      	mov	r0, r5
  400d0a:	4c04      	ldr	r4, [pc, #16]	; (400d1c <pio_configure+0x8c>)
  400d0c:	47a0      	blx	r4
	return 1;
  400d0e:	2001      	movs	r0, #1
		break;
  400d10:	e7ed      	b.n	400cee <pio_configure+0x5e>
  400d12:	bf00      	nop
  400d14:	00400ba1 	.word	0x00400ba1
  400d18:	00400c33 	.word	0x00400c33
  400d1c:	00400c69 	.word	0x00400c69

00400d20 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d20:	f012 0f10 	tst.w	r2, #16
  400d24:	d012      	beq.n	400d4c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d26:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d2a:	f012 0f20 	tst.w	r2, #32
  400d2e:	d007      	beq.n	400d40 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d30:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d34:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d38:	d005      	beq.n	400d46 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d3a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d3e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d40:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d44:	e7f6      	b.n	400d34 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d46:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d4a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d4c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d50:	4770      	bx	lr

00400d52 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d52:	6401      	str	r1, [r0, #64]	; 0x40
  400d54:	4770      	bx	lr

00400d56 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d56:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d58:	4770      	bx	lr

00400d5a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d5a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d5c:	4770      	bx	lr
	...

00400d60 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d64:	4604      	mov	r4, r0
  400d66:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d68:	4b0e      	ldr	r3, [pc, #56]	; (400da4 <pio_handler_process+0x44>)
  400d6a:	4798      	blx	r3
  400d6c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d6e:	4620      	mov	r0, r4
  400d70:	4b0d      	ldr	r3, [pc, #52]	; (400da8 <pio_handler_process+0x48>)
  400d72:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d74:	4005      	ands	r5, r0
  400d76:	d013      	beq.n	400da0 <pio_handler_process+0x40>
  400d78:	4c0c      	ldr	r4, [pc, #48]	; (400dac <pio_handler_process+0x4c>)
  400d7a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d7e:	e003      	b.n	400d88 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d80:	42b4      	cmp	r4, r6
  400d82:	d00d      	beq.n	400da0 <pio_handler_process+0x40>
  400d84:	3410      	adds	r4, #16
		while (status != 0) {
  400d86:	b15d      	cbz	r5, 400da0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d88:	6820      	ldr	r0, [r4, #0]
  400d8a:	4540      	cmp	r0, r8
  400d8c:	d1f8      	bne.n	400d80 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d8e:	6861      	ldr	r1, [r4, #4]
  400d90:	4229      	tst	r1, r5
  400d92:	d0f5      	beq.n	400d80 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d94:	68e3      	ldr	r3, [r4, #12]
  400d96:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d98:	6863      	ldr	r3, [r4, #4]
  400d9a:	ea25 0503 	bic.w	r5, r5, r3
  400d9e:	e7ef      	b.n	400d80 <pio_handler_process+0x20>
  400da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400da4:	00400d57 	.word	0x00400d57
  400da8:	00400d5b 	.word	0x00400d5b
  400dac:	20400bf4 	.word	0x20400bf4

00400db0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400db2:	4c18      	ldr	r4, [pc, #96]	; (400e14 <pio_handler_set+0x64>)
  400db4:	6826      	ldr	r6, [r4, #0]
  400db6:	2e06      	cmp	r6, #6
  400db8:	d82a      	bhi.n	400e10 <pio_handler_set+0x60>
  400dba:	f04f 0c00 	mov.w	ip, #0
  400dbe:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dc0:	4f15      	ldr	r7, [pc, #84]	; (400e18 <pio_handler_set+0x68>)
  400dc2:	e004      	b.n	400dce <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400dc4:	3401      	adds	r4, #1
  400dc6:	b2e4      	uxtb	r4, r4
  400dc8:	46a4      	mov	ip, r4
  400dca:	42a6      	cmp	r6, r4
  400dcc:	d309      	bcc.n	400de2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400dce:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dd0:	0125      	lsls	r5, r4, #4
  400dd2:	597d      	ldr	r5, [r7, r5]
  400dd4:	428d      	cmp	r5, r1
  400dd6:	d1f5      	bne.n	400dc4 <pio_handler_set+0x14>
  400dd8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ddc:	686d      	ldr	r5, [r5, #4]
  400dde:	4295      	cmp	r5, r2
  400de0:	d1f0      	bne.n	400dc4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400de2:	4d0d      	ldr	r5, [pc, #52]	; (400e18 <pio_handler_set+0x68>)
  400de4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400de8:	eb05 040e 	add.w	r4, r5, lr
  400dec:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400df0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400df2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400df4:	9906      	ldr	r1, [sp, #24]
  400df6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400df8:	3601      	adds	r6, #1
  400dfa:	4566      	cmp	r6, ip
  400dfc:	d005      	beq.n	400e0a <pio_handler_set+0x5a>
  400dfe:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e00:	461a      	mov	r2, r3
  400e02:	4b06      	ldr	r3, [pc, #24]	; (400e1c <pio_handler_set+0x6c>)
  400e04:	4798      	blx	r3

	return 0;
  400e06:	2000      	movs	r0, #0
  400e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e0a:	4902      	ldr	r1, [pc, #8]	; (400e14 <pio_handler_set+0x64>)
  400e0c:	600e      	str	r6, [r1, #0]
  400e0e:	e7f6      	b.n	400dfe <pio_handler_set+0x4e>
		return 1;
  400e10:	2001      	movs	r0, #1
}
  400e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e14:	20400c64 	.word	0x20400c64
  400e18:	20400bf4 	.word	0x20400bf4
  400e1c:	00400d21 	.word	0x00400d21

00400e20 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e20:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e22:	210a      	movs	r1, #10
  400e24:	4801      	ldr	r0, [pc, #4]	; (400e2c <PIOA_Handler+0xc>)
  400e26:	4b02      	ldr	r3, [pc, #8]	; (400e30 <PIOA_Handler+0x10>)
  400e28:	4798      	blx	r3
  400e2a:	bd08      	pop	{r3, pc}
  400e2c:	400e0e00 	.word	0x400e0e00
  400e30:	00400d61 	.word	0x00400d61

00400e34 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e34:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e36:	210b      	movs	r1, #11
  400e38:	4801      	ldr	r0, [pc, #4]	; (400e40 <PIOB_Handler+0xc>)
  400e3a:	4b02      	ldr	r3, [pc, #8]	; (400e44 <PIOB_Handler+0x10>)
  400e3c:	4798      	blx	r3
  400e3e:	bd08      	pop	{r3, pc}
  400e40:	400e1000 	.word	0x400e1000
  400e44:	00400d61 	.word	0x00400d61

00400e48 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e48:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e4a:	210c      	movs	r1, #12
  400e4c:	4801      	ldr	r0, [pc, #4]	; (400e54 <PIOC_Handler+0xc>)
  400e4e:	4b02      	ldr	r3, [pc, #8]	; (400e58 <PIOC_Handler+0x10>)
  400e50:	4798      	blx	r3
  400e52:	bd08      	pop	{r3, pc}
  400e54:	400e1200 	.word	0x400e1200
  400e58:	00400d61 	.word	0x00400d61

00400e5c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e5e:	2110      	movs	r1, #16
  400e60:	4801      	ldr	r0, [pc, #4]	; (400e68 <PIOD_Handler+0xc>)
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <PIOD_Handler+0x10>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
  400e68:	400e1400 	.word	0x400e1400
  400e6c:	00400d61 	.word	0x00400d61

00400e70 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e70:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e72:	2111      	movs	r1, #17
  400e74:	4801      	ldr	r0, [pc, #4]	; (400e7c <PIOE_Handler+0xc>)
  400e76:	4b02      	ldr	r3, [pc, #8]	; (400e80 <PIOE_Handler+0x10>)
  400e78:	4798      	blx	r3
  400e7a:	bd08      	pop	{r3, pc}
  400e7c:	400e1600 	.word	0x400e1600
  400e80:	00400d61 	.word	0x00400d61

00400e84 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e84:	2803      	cmp	r0, #3
  400e86:	d011      	beq.n	400eac <pmc_mck_set_division+0x28>
  400e88:	2804      	cmp	r0, #4
  400e8a:	d012      	beq.n	400eb2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e8c:	2802      	cmp	r0, #2
  400e8e:	bf0c      	ite	eq
  400e90:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e94:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e96:	4a08      	ldr	r2, [pc, #32]	; (400eb8 <pmc_mck_set_division+0x34>)
  400e98:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e9e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400ea0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ea2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ea4:	f013 0f08 	tst.w	r3, #8
  400ea8:	d0fb      	beq.n	400ea2 <pmc_mck_set_division+0x1e>
}
  400eaa:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400eac:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400eb0:	e7f1      	b.n	400e96 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400eb2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400eb6:	e7ee      	b.n	400e96 <pmc_mck_set_division+0x12>
  400eb8:	400e0600 	.word	0x400e0600

00400ebc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ebc:	4a17      	ldr	r2, [pc, #92]	; (400f1c <pmc_switch_mck_to_pllack+0x60>)
  400ebe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ec4:	4318      	orrs	r0, r3
  400ec6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ec8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eca:	f013 0f08 	tst.w	r3, #8
  400ece:	d10a      	bne.n	400ee6 <pmc_switch_mck_to_pllack+0x2a>
  400ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ed4:	4911      	ldr	r1, [pc, #68]	; (400f1c <pmc_switch_mck_to_pllack+0x60>)
  400ed6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ed8:	f012 0f08 	tst.w	r2, #8
  400edc:	d103      	bne.n	400ee6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ede:	3b01      	subs	r3, #1
  400ee0:	d1f9      	bne.n	400ed6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ee2:	2001      	movs	r0, #1
  400ee4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ee6:	4a0d      	ldr	r2, [pc, #52]	; (400f1c <pmc_switch_mck_to_pllack+0x60>)
  400ee8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eea:	f023 0303 	bic.w	r3, r3, #3
  400eee:	f043 0302 	orr.w	r3, r3, #2
  400ef2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ef4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef6:	f013 0f08 	tst.w	r3, #8
  400efa:	d10a      	bne.n	400f12 <pmc_switch_mck_to_pllack+0x56>
  400efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f00:	4906      	ldr	r1, [pc, #24]	; (400f1c <pmc_switch_mck_to_pllack+0x60>)
  400f02:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f04:	f012 0f08 	tst.w	r2, #8
  400f08:	d105      	bne.n	400f16 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f0a:	3b01      	subs	r3, #1
  400f0c:	d1f9      	bne.n	400f02 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f0e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f10:	4770      	bx	lr
	return 0;
  400f12:	2000      	movs	r0, #0
  400f14:	4770      	bx	lr
  400f16:	2000      	movs	r0, #0
  400f18:	4770      	bx	lr
  400f1a:	bf00      	nop
  400f1c:	400e0600 	.word	0x400e0600

00400f20 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f20:	b9a0      	cbnz	r0, 400f4c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f22:	480e      	ldr	r0, [pc, #56]	; (400f5c <pmc_switch_mainck_to_xtal+0x3c>)
  400f24:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f26:	0209      	lsls	r1, r1, #8
  400f28:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f2a:	4a0d      	ldr	r2, [pc, #52]	; (400f60 <pmc_switch_mainck_to_xtal+0x40>)
  400f2c:	401a      	ands	r2, r3
  400f2e:	4b0d      	ldr	r3, [pc, #52]	; (400f64 <pmc_switch_mainck_to_xtal+0x44>)
  400f30:	4313      	orrs	r3, r2
  400f32:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f34:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f36:	4602      	mov	r2, r0
  400f38:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f3a:	f013 0f01 	tst.w	r3, #1
  400f3e:	d0fb      	beq.n	400f38 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f40:	4a06      	ldr	r2, [pc, #24]	; (400f5c <pmc_switch_mainck_to_xtal+0x3c>)
  400f42:	6a11      	ldr	r1, [r2, #32]
  400f44:	4b08      	ldr	r3, [pc, #32]	; (400f68 <pmc_switch_mainck_to_xtal+0x48>)
  400f46:	430b      	orrs	r3, r1
  400f48:	6213      	str	r3, [r2, #32]
  400f4a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f4c:	4903      	ldr	r1, [pc, #12]	; (400f5c <pmc_switch_mainck_to_xtal+0x3c>)
  400f4e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f50:	4a06      	ldr	r2, [pc, #24]	; (400f6c <pmc_switch_mainck_to_xtal+0x4c>)
  400f52:	401a      	ands	r2, r3
  400f54:	4b06      	ldr	r3, [pc, #24]	; (400f70 <pmc_switch_mainck_to_xtal+0x50>)
  400f56:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f58:	620b      	str	r3, [r1, #32]
  400f5a:	4770      	bx	lr
  400f5c:	400e0600 	.word	0x400e0600
  400f60:	ffc8fffc 	.word	0xffc8fffc
  400f64:	00370001 	.word	0x00370001
  400f68:	01370000 	.word	0x01370000
  400f6c:	fec8fffc 	.word	0xfec8fffc
  400f70:	01370002 	.word	0x01370002

00400f74 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f74:	4b02      	ldr	r3, [pc, #8]	; (400f80 <pmc_osc_is_ready_mainck+0xc>)
  400f76:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f78:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop
  400f80:	400e0600 	.word	0x400e0600

00400f84 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f84:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f88:	4b01      	ldr	r3, [pc, #4]	; (400f90 <pmc_disable_pllack+0xc>)
  400f8a:	629a      	str	r2, [r3, #40]	; 0x28
  400f8c:	4770      	bx	lr
  400f8e:	bf00      	nop
  400f90:	400e0600 	.word	0x400e0600

00400f94 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f94:	4b02      	ldr	r3, [pc, #8]	; (400fa0 <pmc_is_locked_pllack+0xc>)
  400f96:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f98:	f000 0002 	and.w	r0, r0, #2
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	400e0600 	.word	0x400e0600

00400fa4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fa4:	283f      	cmp	r0, #63	; 0x3f
  400fa6:	d81e      	bhi.n	400fe6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fa8:	281f      	cmp	r0, #31
  400faa:	d80c      	bhi.n	400fc6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fac:	4b11      	ldr	r3, [pc, #68]	; (400ff4 <pmc_enable_periph_clk+0x50>)
  400fae:	699a      	ldr	r2, [r3, #24]
  400fb0:	2301      	movs	r3, #1
  400fb2:	4083      	lsls	r3, r0
  400fb4:	4393      	bics	r3, r2
  400fb6:	d018      	beq.n	400fea <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fb8:	2301      	movs	r3, #1
  400fba:	fa03 f000 	lsl.w	r0, r3, r0
  400fbe:	4b0d      	ldr	r3, [pc, #52]	; (400ff4 <pmc_enable_periph_clk+0x50>)
  400fc0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fc2:	2000      	movs	r0, #0
  400fc4:	4770      	bx	lr
		ul_id -= 32;
  400fc6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fc8:	4b0a      	ldr	r3, [pc, #40]	; (400ff4 <pmc_enable_periph_clk+0x50>)
  400fca:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fce:	2301      	movs	r3, #1
  400fd0:	4083      	lsls	r3, r0
  400fd2:	4393      	bics	r3, r2
  400fd4:	d00b      	beq.n	400fee <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fd6:	2301      	movs	r3, #1
  400fd8:	fa03 f000 	lsl.w	r0, r3, r0
  400fdc:	4b05      	ldr	r3, [pc, #20]	; (400ff4 <pmc_enable_periph_clk+0x50>)
  400fde:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400fe2:	2000      	movs	r0, #0
  400fe4:	4770      	bx	lr
		return 1;
  400fe6:	2001      	movs	r0, #1
  400fe8:	4770      	bx	lr
	return 0;
  400fea:	2000      	movs	r0, #0
  400fec:	4770      	bx	lr
  400fee:	2000      	movs	r0, #0
}
  400ff0:	4770      	bx	lr
  400ff2:	bf00      	nop
  400ff4:	400e0600 	.word	0x400e0600

00400ff8 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400ff8:	4770      	bx	lr
	...

00400ffc <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400ffc:	4a10      	ldr	r2, [pc, #64]	; (401040 <pmc_enable_waitmode+0x44>)
  400ffe:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401000:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401004:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401008:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40100a:	6a11      	ldr	r1, [r2, #32]
  40100c:	4b0d      	ldr	r3, [pc, #52]	; (401044 <pmc_enable_waitmode+0x48>)
  40100e:	430b      	orrs	r3, r1
  401010:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401012:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401014:	f013 0f08 	tst.w	r3, #8
  401018:	d0fb      	beq.n	401012 <pmc_enable_waitmode+0x16>
  40101a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40101e:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401020:	3b01      	subs	r3, #1
  401022:	d1fc      	bne.n	40101e <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401024:	4a06      	ldr	r2, [pc, #24]	; (401040 <pmc_enable_waitmode+0x44>)
  401026:	6a13      	ldr	r3, [r2, #32]
  401028:	f013 0f08 	tst.w	r3, #8
  40102c:	d0fb      	beq.n	401026 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40102e:	4a04      	ldr	r2, [pc, #16]	; (401040 <pmc_enable_waitmode+0x44>)
  401030:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401032:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401036:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40103a:	6713      	str	r3, [r2, #112]	; 0x70
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop
  401040:	400e0600 	.word	0x400e0600
  401044:	00370004 	.word	0x00370004

00401048 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40104c:	1e43      	subs	r3, r0, #1
  40104e:	2b04      	cmp	r3, #4
  401050:	f200 8107 	bhi.w	401262 <pmc_sleep+0x21a>
  401054:	e8df f013 	tbh	[pc, r3, lsl #1]
  401058:	00050005 	.word	0x00050005
  40105c:	00150015 	.word	0x00150015
  401060:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401062:	4a81      	ldr	r2, [pc, #516]	; (401268 <pmc_sleep+0x220>)
  401064:	6913      	ldr	r3, [r2, #16]
  401066:	f023 0304 	bic.w	r3, r3, #4
  40106a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40106c:	2201      	movs	r2, #1
  40106e:	4b7f      	ldr	r3, [pc, #508]	; (40126c <pmc_sleep+0x224>)
  401070:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401072:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401076:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401078:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40107c:	bf30      	wfi
  40107e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401082:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401084:	2803      	cmp	r0, #3
  401086:	bf0c      	ite	eq
  401088:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40108a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40108e:	4b78      	ldr	r3, [pc, #480]	; (401270 <pmc_sleep+0x228>)
  401090:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401092:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401094:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401098:	2200      	movs	r2, #0
  40109a:	4b74      	ldr	r3, [pc, #464]	; (40126c <pmc_sleep+0x224>)
  40109c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40109e:	2201      	movs	r2, #1
  4010a0:	4b74      	ldr	r3, [pc, #464]	; (401274 <pmc_sleep+0x22c>)
  4010a2:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4010a4:	4b74      	ldr	r3, [pc, #464]	; (401278 <pmc_sleep+0x230>)
  4010a6:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4010a8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4010aa:	4a74      	ldr	r2, [pc, #464]	; (40127c <pmc_sleep+0x234>)
  4010ac:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4010b0:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4010b2:	4a73      	ldr	r2, [pc, #460]	; (401280 <pmc_sleep+0x238>)
  4010b4:	433a      	orrs	r2, r7
  4010b6:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4010b8:	f005 0903 	and.w	r9, r5, #3
  4010bc:	f1b9 0f01 	cmp.w	r9, #1
  4010c0:	f240 8089 	bls.w	4011d6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010c4:	f025 0103 	bic.w	r1, r5, #3
  4010c8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010cc:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010ce:	461a      	mov	r2, r3
  4010d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010d2:	f013 0f08 	tst.w	r3, #8
  4010d6:	d0fb      	beq.n	4010d0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010d8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010dc:	d008      	beq.n	4010f0 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010de:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4010e2:	4b65      	ldr	r3, [pc, #404]	; (401278 <pmc_sleep+0x230>)
  4010e4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010e6:	461a      	mov	r2, r3
  4010e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ea:	f013 0f08 	tst.w	r3, #8
  4010ee:	d0fb      	beq.n	4010e8 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4010f0:	4b64      	ldr	r3, [pc, #400]	; (401284 <pmc_sleep+0x23c>)
  4010f2:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4010f4:	4a60      	ldr	r2, [pc, #384]	; (401278 <pmc_sleep+0x230>)
  4010f6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010f8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4010fc:	d0fb      	beq.n	4010f6 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4010fe:	4a5e      	ldr	r2, [pc, #376]	; (401278 <pmc_sleep+0x230>)
  401100:	6a11      	ldr	r1, [r2, #32]
  401102:	4b61      	ldr	r3, [pc, #388]	; (401288 <pmc_sleep+0x240>)
  401104:	400b      	ands	r3, r1
  401106:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40110a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40110c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401112:	d0fb      	beq.n	40110c <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401114:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401118:	4a58      	ldr	r2, [pc, #352]	; (40127c <pmc_sleep+0x234>)
  40111a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40111c:	2c04      	cmp	r4, #4
  40111e:	d05c      	beq.n	4011da <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401120:	4c52      	ldr	r4, [pc, #328]	; (40126c <pmc_sleep+0x224>)
  401122:	2301      	movs	r3, #1
  401124:	7023      	strb	r3, [r4, #0]
  401126:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40112a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40112c:	4b57      	ldr	r3, [pc, #348]	; (40128c <pmc_sleep+0x244>)
  40112e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401130:	b672      	cpsid	i
  401132:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401136:	2300      	movs	r3, #0
  401138:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40113a:	f017 0f02 	tst.w	r7, #2
  40113e:	d055      	beq.n	4011ec <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401140:	4a4d      	ldr	r2, [pc, #308]	; (401278 <pmc_sleep+0x230>)
  401142:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401144:	4952      	ldr	r1, [pc, #328]	; (401290 <pmc_sleep+0x248>)
  401146:	4019      	ands	r1, r3
  401148:	4b52      	ldr	r3, [pc, #328]	; (401294 <pmc_sleep+0x24c>)
  40114a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40114c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40114e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401150:	4b51      	ldr	r3, [pc, #324]	; (401298 <pmc_sleep+0x250>)
  401152:	400b      	ands	r3, r1
  401154:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401158:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40115a:	4b50      	ldr	r3, [pc, #320]	; (40129c <pmc_sleep+0x254>)
  40115c:	4033      	ands	r3, r6
  40115e:	2b00      	cmp	r3, #0
  401160:	d06e      	beq.n	401240 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401162:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401166:	4b44      	ldr	r3, [pc, #272]	; (401278 <pmc_sleep+0x230>)
  401168:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40116a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40116c:	f1b9 0f02 	cmp.w	r9, #2
  401170:	d104      	bne.n	40117c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401172:	4a41      	ldr	r2, [pc, #260]	; (401278 <pmc_sleep+0x230>)
  401174:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401176:	f013 0f02 	tst.w	r3, #2
  40117a:	d0fb      	beq.n	401174 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40117c:	4a3e      	ldr	r2, [pc, #248]	; (401278 <pmc_sleep+0x230>)
  40117e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401184:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401188:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40118a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40118c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40118e:	f013 0f08 	tst.w	r3, #8
  401192:	d0fb      	beq.n	40118c <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401194:	4b39      	ldr	r3, [pc, #228]	; (40127c <pmc_sleep+0x234>)
  401196:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40119a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40119e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011a0:	461a      	mov	r2, r3
  4011a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011a4:	f013 0f08 	tst.w	r3, #8
  4011a8:	d0fb      	beq.n	4011a2 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4011aa:	4a33      	ldr	r2, [pc, #204]	; (401278 <pmc_sleep+0x230>)
  4011ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ae:	420b      	tst	r3, r1
  4011b0:	d0fc      	beq.n	4011ac <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011b2:	2200      	movs	r2, #0
  4011b4:	4b2f      	ldr	r3, [pc, #188]	; (401274 <pmc_sleep+0x22c>)
  4011b6:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011b8:	4b39      	ldr	r3, [pc, #228]	; (4012a0 <pmc_sleep+0x258>)
  4011ba:	681b      	ldr	r3, [r3, #0]
  4011bc:	b11b      	cbz	r3, 4011c6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4011be:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011c0:	2200      	movs	r2, #0
  4011c2:	4b37      	ldr	r3, [pc, #220]	; (4012a0 <pmc_sleep+0x258>)
  4011c4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011c6:	2201      	movs	r2, #1
  4011c8:	4b28      	ldr	r3, [pc, #160]	; (40126c <pmc_sleep+0x224>)
  4011ca:	701a      	strb	r2, [r3, #0]
  4011cc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011d0:	b662      	cpsie	i
  4011d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011d6:	4629      	mov	r1, r5
  4011d8:	e77e      	b.n	4010d8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011da:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011de:	6a11      	ldr	r1, [r2, #32]
  4011e0:	4b30      	ldr	r3, [pc, #192]	; (4012a4 <pmc_sleep+0x25c>)
  4011e2:	400b      	ands	r3, r1
  4011e4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011e8:	6213      	str	r3, [r2, #32]
  4011ea:	e799      	b.n	401120 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4011ec:	f017 0f01 	tst.w	r7, #1
  4011f0:	d0b3      	beq.n	40115a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4011f2:	4b21      	ldr	r3, [pc, #132]	; (401278 <pmc_sleep+0x230>)
  4011f4:	6a1b      	ldr	r3, [r3, #32]
  4011f6:	f013 0f01 	tst.w	r3, #1
  4011fa:	d10b      	bne.n	401214 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011fc:	491e      	ldr	r1, [pc, #120]	; (401278 <pmc_sleep+0x230>)
  4011fe:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401200:	4a29      	ldr	r2, [pc, #164]	; (4012a8 <pmc_sleep+0x260>)
  401202:	401a      	ands	r2, r3
  401204:	4b29      	ldr	r3, [pc, #164]	; (4012ac <pmc_sleep+0x264>)
  401206:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401208:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40120a:	460a      	mov	r2, r1
  40120c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40120e:	f013 0f01 	tst.w	r3, #1
  401212:	d0fb      	beq.n	40120c <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401214:	4b18      	ldr	r3, [pc, #96]	; (401278 <pmc_sleep+0x230>)
  401216:	6a1b      	ldr	r3, [r3, #32]
  401218:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40121c:	d108      	bne.n	401230 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40121e:	4a16      	ldr	r2, [pc, #88]	; (401278 <pmc_sleep+0x230>)
  401220:	6a11      	ldr	r1, [r2, #32]
  401222:	4b23      	ldr	r3, [pc, #140]	; (4012b0 <pmc_sleep+0x268>)
  401224:	430b      	orrs	r3, r1
  401226:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401228:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40122e:	d0fb      	beq.n	401228 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401230:	4a11      	ldr	r2, [pc, #68]	; (401278 <pmc_sleep+0x230>)
  401232:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401234:	4b18      	ldr	r3, [pc, #96]	; (401298 <pmc_sleep+0x250>)
  401236:	400b      	ands	r3, r1
  401238:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40123c:	6213      	str	r3, [r2, #32]
  40123e:	e78c      	b.n	40115a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401240:	2100      	movs	r1, #0
  401242:	e793      	b.n	40116c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401244:	4a08      	ldr	r2, [pc, #32]	; (401268 <pmc_sleep+0x220>)
  401246:	6913      	ldr	r3, [r2, #16]
  401248:	f043 0304 	orr.w	r3, r3, #4
  40124c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40124e:	4a19      	ldr	r2, [pc, #100]	; (4012b4 <pmc_sleep+0x26c>)
  401250:	4b19      	ldr	r3, [pc, #100]	; (4012b8 <pmc_sleep+0x270>)
  401252:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401254:	2201      	movs	r2, #1
  401256:	4b05      	ldr	r3, [pc, #20]	; (40126c <pmc_sleep+0x224>)
  401258:	701a      	strb	r2, [r3, #0]
  40125a:	f3bf 8f5f 	dmb	sy
  40125e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401260:	bf30      	wfi
  401262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401266:	bf00      	nop
  401268:	e000ed00 	.word	0xe000ed00
  40126c:	20400018 	.word	0x20400018
  401270:	00400ff9 	.word	0x00400ff9
  401274:	20400c68 	.word	0x20400c68
  401278:	400e0600 	.word	0x400e0600
  40127c:	400e0c00 	.word	0x400e0c00
  401280:	00370008 	.word	0x00370008
  401284:	00400f85 	.word	0x00400f85
  401288:	fec8ffff 	.word	0xfec8ffff
  40128c:	00400ffd 	.word	0x00400ffd
  401290:	fec8fffc 	.word	0xfec8fffc
  401294:	01370002 	.word	0x01370002
  401298:	ffc8ff87 	.word	0xffc8ff87
  40129c:	07ff0000 	.word	0x07ff0000
  4012a0:	20400c6c 	.word	0x20400c6c
  4012a4:	ffc8fffe 	.word	0xffc8fffe
  4012a8:	ffc8fffc 	.word	0xffc8fffc
  4012ac:	00370001 	.word	0x00370001
  4012b0:	01370000 	.word	0x01370000
  4012b4:	a5000004 	.word	0xa5000004
  4012b8:	400e1810 	.word	0x400e1810

004012bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012bc:	e7fe      	b.n	4012bc <Dummy_Handler>
	...

004012c0 <Reset_Handler>:
{
  4012c0:	b500      	push	{lr}
  4012c2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012c4:	4b25      	ldr	r3, [pc, #148]	; (40135c <Reset_Handler+0x9c>)
  4012c6:	4a26      	ldr	r2, [pc, #152]	; (401360 <Reset_Handler+0xa0>)
  4012c8:	429a      	cmp	r2, r3
  4012ca:	d010      	beq.n	4012ee <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012cc:	4b25      	ldr	r3, [pc, #148]	; (401364 <Reset_Handler+0xa4>)
  4012ce:	4a23      	ldr	r2, [pc, #140]	; (40135c <Reset_Handler+0x9c>)
  4012d0:	429a      	cmp	r2, r3
  4012d2:	d20c      	bcs.n	4012ee <Reset_Handler+0x2e>
  4012d4:	3b01      	subs	r3, #1
  4012d6:	1a9b      	subs	r3, r3, r2
  4012d8:	f023 0303 	bic.w	r3, r3, #3
  4012dc:	3304      	adds	r3, #4
  4012de:	4413      	add	r3, r2
  4012e0:	491f      	ldr	r1, [pc, #124]	; (401360 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012e2:	f851 0b04 	ldr.w	r0, [r1], #4
  4012e6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012ea:	429a      	cmp	r2, r3
  4012ec:	d1f9      	bne.n	4012e2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012ee:	4b1e      	ldr	r3, [pc, #120]	; (401368 <Reset_Handler+0xa8>)
  4012f0:	4a1e      	ldr	r2, [pc, #120]	; (40136c <Reset_Handler+0xac>)
  4012f2:	429a      	cmp	r2, r3
  4012f4:	d20a      	bcs.n	40130c <Reset_Handler+0x4c>
  4012f6:	3b01      	subs	r3, #1
  4012f8:	1a9b      	subs	r3, r3, r2
  4012fa:	f023 0303 	bic.w	r3, r3, #3
  4012fe:	3304      	adds	r3, #4
  401300:	4413      	add	r3, r2
                *pDest++ = 0;
  401302:	2100      	movs	r1, #0
  401304:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401308:	4293      	cmp	r3, r2
  40130a:	d1fb      	bne.n	401304 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40130c:	4a18      	ldr	r2, [pc, #96]	; (401370 <Reset_Handler+0xb0>)
  40130e:	4b19      	ldr	r3, [pc, #100]	; (401374 <Reset_Handler+0xb4>)
  401310:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401314:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401316:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40131a:	fab3 f383 	clz	r3, r3
  40131e:	095b      	lsrs	r3, r3, #5
  401320:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401322:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401324:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401328:	2200      	movs	r2, #0
  40132a:	4b13      	ldr	r3, [pc, #76]	; (401378 <Reset_Handler+0xb8>)
  40132c:	701a      	strb	r2, [r3, #0]
	return flags;
  40132e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401330:	4a12      	ldr	r2, [pc, #72]	; (40137c <Reset_Handler+0xbc>)
  401332:	6813      	ldr	r3, [r2, #0]
  401334:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401338:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40133a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40133e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401342:	b129      	cbz	r1, 401350 <Reset_Handler+0x90>
		cpu_irq_enable();
  401344:	2201      	movs	r2, #1
  401346:	4b0c      	ldr	r3, [pc, #48]	; (401378 <Reset_Handler+0xb8>)
  401348:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40134a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40134e:	b662      	cpsie	i
        __libc_init_array();
  401350:	4b0b      	ldr	r3, [pc, #44]	; (401380 <Reset_Handler+0xc0>)
  401352:	4798      	blx	r3
        main();
  401354:	4b0b      	ldr	r3, [pc, #44]	; (401384 <Reset_Handler+0xc4>)
  401356:	4798      	blx	r3
  401358:	e7fe      	b.n	401358 <Reset_Handler+0x98>
  40135a:	bf00      	nop
  40135c:	20400000 	.word	0x20400000
  401360:	0040719c 	.word	0x0040719c
  401364:	204009d0 	.word	0x204009d0
  401368:	20400ce8 	.word	0x20400ce8
  40136c:	204009d0 	.word	0x204009d0
  401370:	e000ed00 	.word	0xe000ed00
  401374:	00400000 	.word	0x00400000
  401378:	20400018 	.word	0x20400018
  40137c:	e000ed88 	.word	0xe000ed88
  401380:	004022c9 	.word	0x004022c9
  401384:	00401849 	.word	0x00401849

00401388 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401388:	4b3b      	ldr	r3, [pc, #236]	; (401478 <SystemCoreClockUpdate+0xf0>)
  40138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40138c:	f003 0303 	and.w	r3, r3, #3
  401390:	2b01      	cmp	r3, #1
  401392:	d01d      	beq.n	4013d0 <SystemCoreClockUpdate+0x48>
  401394:	b183      	cbz	r3, 4013b8 <SystemCoreClockUpdate+0x30>
  401396:	2b02      	cmp	r3, #2
  401398:	d036      	beq.n	401408 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40139a:	4b37      	ldr	r3, [pc, #220]	; (401478 <SystemCoreClockUpdate+0xf0>)
  40139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40139e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013a2:	2b70      	cmp	r3, #112	; 0x70
  4013a4:	d05f      	beq.n	401466 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013a6:	4b34      	ldr	r3, [pc, #208]	; (401478 <SystemCoreClockUpdate+0xf0>)
  4013a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013aa:	4934      	ldr	r1, [pc, #208]	; (40147c <SystemCoreClockUpdate+0xf4>)
  4013ac:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013b0:	680b      	ldr	r3, [r1, #0]
  4013b2:	40d3      	lsrs	r3, r2
  4013b4:	600b      	str	r3, [r1, #0]
  4013b6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013b8:	4b31      	ldr	r3, [pc, #196]	; (401480 <SystemCoreClockUpdate+0xf8>)
  4013ba:	695b      	ldr	r3, [r3, #20]
  4013bc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013c0:	bf14      	ite	ne
  4013c2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013c6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013ca:	4b2c      	ldr	r3, [pc, #176]	; (40147c <SystemCoreClockUpdate+0xf4>)
  4013cc:	601a      	str	r2, [r3, #0]
  4013ce:	e7e4      	b.n	40139a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013d0:	4b29      	ldr	r3, [pc, #164]	; (401478 <SystemCoreClockUpdate+0xf0>)
  4013d2:	6a1b      	ldr	r3, [r3, #32]
  4013d4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013d8:	d003      	beq.n	4013e2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013da:	4a2a      	ldr	r2, [pc, #168]	; (401484 <SystemCoreClockUpdate+0xfc>)
  4013dc:	4b27      	ldr	r3, [pc, #156]	; (40147c <SystemCoreClockUpdate+0xf4>)
  4013de:	601a      	str	r2, [r3, #0]
  4013e0:	e7db      	b.n	40139a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013e2:	4a29      	ldr	r2, [pc, #164]	; (401488 <SystemCoreClockUpdate+0x100>)
  4013e4:	4b25      	ldr	r3, [pc, #148]	; (40147c <SystemCoreClockUpdate+0xf4>)
  4013e6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013e8:	4b23      	ldr	r3, [pc, #140]	; (401478 <SystemCoreClockUpdate+0xf0>)
  4013ea:	6a1b      	ldr	r3, [r3, #32]
  4013ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013f0:	2b10      	cmp	r3, #16
  4013f2:	d005      	beq.n	401400 <SystemCoreClockUpdate+0x78>
  4013f4:	2b20      	cmp	r3, #32
  4013f6:	d1d0      	bne.n	40139a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013f8:	4a22      	ldr	r2, [pc, #136]	; (401484 <SystemCoreClockUpdate+0xfc>)
  4013fa:	4b20      	ldr	r3, [pc, #128]	; (40147c <SystemCoreClockUpdate+0xf4>)
  4013fc:	601a      	str	r2, [r3, #0]
          break;
  4013fe:	e7cc      	b.n	40139a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401400:	4a22      	ldr	r2, [pc, #136]	; (40148c <SystemCoreClockUpdate+0x104>)
  401402:	4b1e      	ldr	r3, [pc, #120]	; (40147c <SystemCoreClockUpdate+0xf4>)
  401404:	601a      	str	r2, [r3, #0]
          break;
  401406:	e7c8      	b.n	40139a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401408:	4b1b      	ldr	r3, [pc, #108]	; (401478 <SystemCoreClockUpdate+0xf0>)
  40140a:	6a1b      	ldr	r3, [r3, #32]
  40140c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401410:	d016      	beq.n	401440 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401412:	4a1c      	ldr	r2, [pc, #112]	; (401484 <SystemCoreClockUpdate+0xfc>)
  401414:	4b19      	ldr	r3, [pc, #100]	; (40147c <SystemCoreClockUpdate+0xf4>)
  401416:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401418:	4b17      	ldr	r3, [pc, #92]	; (401478 <SystemCoreClockUpdate+0xf0>)
  40141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40141c:	f003 0303 	and.w	r3, r3, #3
  401420:	2b02      	cmp	r3, #2
  401422:	d1ba      	bne.n	40139a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401424:	4a14      	ldr	r2, [pc, #80]	; (401478 <SystemCoreClockUpdate+0xf0>)
  401426:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401428:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40142a:	4814      	ldr	r0, [pc, #80]	; (40147c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40142c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401430:	6803      	ldr	r3, [r0, #0]
  401432:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401436:	b2d2      	uxtb	r2, r2
  401438:	fbb3 f3f2 	udiv	r3, r3, r2
  40143c:	6003      	str	r3, [r0, #0]
  40143e:	e7ac      	b.n	40139a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401440:	4a11      	ldr	r2, [pc, #68]	; (401488 <SystemCoreClockUpdate+0x100>)
  401442:	4b0e      	ldr	r3, [pc, #56]	; (40147c <SystemCoreClockUpdate+0xf4>)
  401444:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401446:	4b0c      	ldr	r3, [pc, #48]	; (401478 <SystemCoreClockUpdate+0xf0>)
  401448:	6a1b      	ldr	r3, [r3, #32]
  40144a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40144e:	2b10      	cmp	r3, #16
  401450:	d005      	beq.n	40145e <SystemCoreClockUpdate+0xd6>
  401452:	2b20      	cmp	r3, #32
  401454:	d1e0      	bne.n	401418 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401456:	4a0b      	ldr	r2, [pc, #44]	; (401484 <SystemCoreClockUpdate+0xfc>)
  401458:	4b08      	ldr	r3, [pc, #32]	; (40147c <SystemCoreClockUpdate+0xf4>)
  40145a:	601a      	str	r2, [r3, #0]
          break;
  40145c:	e7dc      	b.n	401418 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40145e:	4a0b      	ldr	r2, [pc, #44]	; (40148c <SystemCoreClockUpdate+0x104>)
  401460:	4b06      	ldr	r3, [pc, #24]	; (40147c <SystemCoreClockUpdate+0xf4>)
  401462:	601a      	str	r2, [r3, #0]
          break;
  401464:	e7d8      	b.n	401418 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401466:	4a05      	ldr	r2, [pc, #20]	; (40147c <SystemCoreClockUpdate+0xf4>)
  401468:	6813      	ldr	r3, [r2, #0]
  40146a:	4909      	ldr	r1, [pc, #36]	; (401490 <SystemCoreClockUpdate+0x108>)
  40146c:	fba1 1303 	umull	r1, r3, r1, r3
  401470:	085b      	lsrs	r3, r3, #1
  401472:	6013      	str	r3, [r2, #0]
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	400e0600 	.word	0x400e0600
  40147c:	2040001c 	.word	0x2040001c
  401480:	400e1810 	.word	0x400e1810
  401484:	00b71b00 	.word	0x00b71b00
  401488:	003d0900 	.word	0x003d0900
  40148c:	007a1200 	.word	0x007a1200
  401490:	aaaaaaab 	.word	0xaaaaaaab

00401494 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401494:	4b16      	ldr	r3, [pc, #88]	; (4014f0 <system_init_flash+0x5c>)
  401496:	4298      	cmp	r0, r3
  401498:	d913      	bls.n	4014c2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40149a:	4b16      	ldr	r3, [pc, #88]	; (4014f4 <system_init_flash+0x60>)
  40149c:	4298      	cmp	r0, r3
  40149e:	d915      	bls.n	4014cc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014a0:	4b15      	ldr	r3, [pc, #84]	; (4014f8 <system_init_flash+0x64>)
  4014a2:	4298      	cmp	r0, r3
  4014a4:	d916      	bls.n	4014d4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014a6:	4b15      	ldr	r3, [pc, #84]	; (4014fc <system_init_flash+0x68>)
  4014a8:	4298      	cmp	r0, r3
  4014aa:	d917      	bls.n	4014dc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014ac:	4b14      	ldr	r3, [pc, #80]	; (401500 <system_init_flash+0x6c>)
  4014ae:	4298      	cmp	r0, r3
  4014b0:	d918      	bls.n	4014e4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014b2:	4b14      	ldr	r3, [pc, #80]	; (401504 <system_init_flash+0x70>)
  4014b4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014b6:	bf94      	ite	ls
  4014b8:	4a13      	ldrls	r2, [pc, #76]	; (401508 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014ba:	4a14      	ldrhi	r2, [pc, #80]	; (40150c <system_init_flash+0x78>)
  4014bc:	4b14      	ldr	r3, [pc, #80]	; (401510 <system_init_flash+0x7c>)
  4014be:	601a      	str	r2, [r3, #0]
  4014c0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014c6:	4b12      	ldr	r3, [pc, #72]	; (401510 <system_init_flash+0x7c>)
  4014c8:	601a      	str	r2, [r3, #0]
  4014ca:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014cc:	4a11      	ldr	r2, [pc, #68]	; (401514 <system_init_flash+0x80>)
  4014ce:	4b10      	ldr	r3, [pc, #64]	; (401510 <system_init_flash+0x7c>)
  4014d0:	601a      	str	r2, [r3, #0]
  4014d2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014d4:	4a10      	ldr	r2, [pc, #64]	; (401518 <system_init_flash+0x84>)
  4014d6:	4b0e      	ldr	r3, [pc, #56]	; (401510 <system_init_flash+0x7c>)
  4014d8:	601a      	str	r2, [r3, #0]
  4014da:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014dc:	4a0f      	ldr	r2, [pc, #60]	; (40151c <system_init_flash+0x88>)
  4014de:	4b0c      	ldr	r3, [pc, #48]	; (401510 <system_init_flash+0x7c>)
  4014e0:	601a      	str	r2, [r3, #0]
  4014e2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014e4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014e8:	4b09      	ldr	r3, [pc, #36]	; (401510 <system_init_flash+0x7c>)
  4014ea:	601a      	str	r2, [r3, #0]
  4014ec:	4770      	bx	lr
  4014ee:	bf00      	nop
  4014f0:	015ef3bf 	.word	0x015ef3bf
  4014f4:	02bde77f 	.word	0x02bde77f
  4014f8:	041cdb3f 	.word	0x041cdb3f
  4014fc:	057bceff 	.word	0x057bceff
  401500:	06dac2bf 	.word	0x06dac2bf
  401504:	0839b67f 	.word	0x0839b67f
  401508:	04000500 	.word	0x04000500
  40150c:	04000600 	.word	0x04000600
  401510:	400e0c00 	.word	0x400e0c00
  401514:	04000100 	.word	0x04000100
  401518:	04000200 	.word	0x04000200
  40151c:	04000300 	.word	0x04000300

00401520 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401520:	4b0a      	ldr	r3, [pc, #40]	; (40154c <_sbrk+0x2c>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	b153      	cbz	r3, 40153c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401526:	4b09      	ldr	r3, [pc, #36]	; (40154c <_sbrk+0x2c>)
  401528:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40152a:	181a      	adds	r2, r3, r0
  40152c:	4908      	ldr	r1, [pc, #32]	; (401550 <_sbrk+0x30>)
  40152e:	4291      	cmp	r1, r2
  401530:	db08      	blt.n	401544 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401532:	4610      	mov	r0, r2
  401534:	4a05      	ldr	r2, [pc, #20]	; (40154c <_sbrk+0x2c>)
  401536:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401538:	4618      	mov	r0, r3
  40153a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40153c:	4a05      	ldr	r2, [pc, #20]	; (401554 <_sbrk+0x34>)
  40153e:	4b03      	ldr	r3, [pc, #12]	; (40154c <_sbrk+0x2c>)
  401540:	601a      	str	r2, [r3, #0]
  401542:	e7f0      	b.n	401526 <_sbrk+0x6>
		return (caddr_t) -1;	
  401544:	f04f 30ff 	mov.w	r0, #4294967295
}
  401548:	4770      	bx	lr
  40154a:	bf00      	nop
  40154c:	20400c70 	.word	0x20400c70
  401550:	2045fffc 	.word	0x2045fffc
  401554:	20402ee8 	.word	0x20402ee8

00401558 <trig_callback>:

}

void trig_callback() {
	
	trig_flag = 1;
  401558:	2301      	movs	r3, #1
  40155a:	4a02      	ldr	r2, [pc, #8]	; (401564 <trig_callback+0xc>)
  40155c:	7013      	strb	r3, [r2, #0]
	begin_flag = 1;
  40155e:	4a02      	ldr	r2, [pc, #8]	; (401568 <trig_callback+0x10>)
  401560:	7013      	strb	r3, [r2, #0]
  401562:	4770      	bx	lr
  401564:	20400c77 	.word	0x20400c77
  401568:	20400c74 	.word	0x20400c74

0040156c <echo_callback>:
	
}

void echo_callback() {
  40156c:	b508      	push	{r3, lr}
	
	
	if(!pio_get(ECHO_PIO,PIO_INPUT,ECHO_PIO_IDX_MASK)) {
  40156e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401572:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401576:	480d      	ldr	r0, [pc, #52]	; (4015ac <echo_callback+0x40>)
  401578:	4b0d      	ldr	r3, [pc, #52]	; (4015b0 <echo_callback+0x44>)
  40157a:	4798      	blx	r3
  40157c:	b930      	cbnz	r0, 40158c <echo_callback+0x20>
		
		echo_flag_fall = 1 ;
  40157e:	2201      	movs	r2, #1
  401580:	4b0c      	ldr	r3, [pc, #48]	; (4015b4 <echo_callback+0x48>)
  401582:	701a      	strb	r2, [r3, #0]
		echo_flag_rise = 0;
  401584:	2200      	movs	r2, #0
  401586:	4b0c      	ldr	r3, [pc, #48]	; (4015b8 <echo_callback+0x4c>)
  401588:	701a      	strb	r2, [r3, #0]
  40158a:	bd08      	pop	{r3, pc}
	} else if (pio_get(ECHO_PIO,PIO_INPUT,ECHO_PIO_IDX_MASK)) {
  40158c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401590:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401594:	4805      	ldr	r0, [pc, #20]	; (4015ac <echo_callback+0x40>)
  401596:	4b06      	ldr	r3, [pc, #24]	; (4015b0 <echo_callback+0x44>)
  401598:	4798      	blx	r3
  40159a:	b128      	cbz	r0, 4015a8 <echo_callback+0x3c>
		
		echo_flag_rise = 1;
  40159c:	2201      	movs	r2, #1
  40159e:	4b06      	ldr	r3, [pc, #24]	; (4015b8 <echo_callback+0x4c>)
  4015a0:	701a      	strb	r2, [r3, #0]
		echo_flag_fall = 0;	
  4015a2:	2200      	movs	r2, #0
  4015a4:	4b03      	ldr	r3, [pc, #12]	; (4015b4 <echo_callback+0x48>)
  4015a6:	701a      	strb	r2, [r3, #0]
  4015a8:	bd08      	pop	{r3, pc}
  4015aa:	bf00      	nop
  4015ac:	400e0e00 	.word	0x400e0e00
  4015b0:	00400b87 	.word	0x00400b87
  4015b4:	20400c75 	.word	0x20400c75
  4015b8:	20400c76 	.word	0x20400c76

004015bc <TC1_Handler>:
void TC1_Handler(void) {
  4015bc:	b500      	push	{lr}
  4015be:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  4015c0:	2101      	movs	r1, #1
  4015c2:	4805      	ldr	r0, [pc, #20]	; (4015d8 <TC1_Handler+0x1c>)
  4015c4:	4b05      	ldr	r3, [pc, #20]	; (4015dc <TC1_Handler+0x20>)
  4015c6:	4798      	blx	r3
  4015c8:	9001      	str	r0, [sp, #4]
	undefined_time_counter++;
  4015ca:	4a05      	ldr	r2, [pc, #20]	; (4015e0 <TC1_Handler+0x24>)
  4015cc:	6813      	ldr	r3, [r2, #0]
  4015ce:	3301      	adds	r3, #1
  4015d0:	6013      	str	r3, [r2, #0]
}
  4015d2:	b003      	add	sp, #12
  4015d4:	f85d fb04 	ldr.w	pc, [sp], #4
  4015d8:	4000c000 	.word	0x4000c000
  4015dc:	004003a5 	.word	0x004003a5
  4015e0:	20400c78 	.word	0x20400c78

004015e4 <RTC_Handler>:
void RTC_Handler(void) {
  4015e4:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4015e6:	480f      	ldr	r0, [pc, #60]	; (401624 <RTC_Handler+0x40>)
  4015e8:	4b0f      	ldr	r3, [pc, #60]	; (401628 <RTC_Handler+0x44>)
  4015ea:	4798      	blx	r3
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4015ec:	f010 0f02 	tst.w	r0, #2
  4015f0:	d002      	beq.n	4015f8 <RTC_Handler+0x14>
		flag_rtc_alarm = 1;
  4015f2:	2201      	movs	r2, #1
  4015f4:	4b0d      	ldr	r3, [pc, #52]	; (40162c <RTC_Handler+0x48>)
  4015f6:	701a      	strb	r2, [r3, #0]
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4015f8:	4d0a      	ldr	r5, [pc, #40]	; (401624 <RTC_Handler+0x40>)
  4015fa:	2104      	movs	r1, #4
  4015fc:	4628      	mov	r0, r5
  4015fe:	4c0c      	ldr	r4, [pc, #48]	; (401630 <RTC_Handler+0x4c>)
  401600:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401602:	2102      	movs	r1, #2
  401604:	4628      	mov	r0, r5
  401606:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401608:	2101      	movs	r1, #1
  40160a:	4628      	mov	r0, r5
  40160c:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40160e:	2108      	movs	r1, #8
  401610:	4628      	mov	r0, r5
  401612:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401614:	2110      	movs	r1, #16
  401616:	4628      	mov	r0, r5
  401618:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40161a:	2120      	movs	r1, #32
  40161c:	4628      	mov	r0, r5
  40161e:	47a0      	blx	r4
  401620:	bd38      	pop	{r3, r4, r5, pc}
  401622:	bf00      	nop
  401624:	400e1860 	.word	0x400e1860
  401628:	004001ad 	.word	0x004001ad
  40162c:	20400cb0 	.word	0x20400cb0
  401630:	004001b1 	.word	0x004001b1

00401634 <RTT_Handler>:
void RTT_Handler(void) {
  401634:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  401636:	4802      	ldr	r0, [pc, #8]	; (401640 <RTT_Handler+0xc>)
  401638:	4b02      	ldr	r3, [pc, #8]	; (401644 <RTT_Handler+0x10>)
  40163a:	4798      	blx	r3
  40163c:	bd08      	pop	{r3, pc}
  40163e:	bf00      	nop
  401640:	400e1830 	.word	0x400e1830
  401644:	0040021d 	.word	0x0040021d

00401648 <TC_init>:
}


// Funes relacionadas ao TC

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40164c:	b085      	sub	sp, #20
  40164e:	4606      	mov	r6, r0
  401650:	460c      	mov	r4, r1
  401652:	4617      	mov	r7, r2
  401654:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  401656:	4608      	mov	r0, r1
  401658:	4b1c      	ldr	r3, [pc, #112]	; (4016cc <TC_init+0x84>)
  40165a:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40165c:	4d1c      	ldr	r5, [pc, #112]	; (4016d0 <TC_init+0x88>)
  40165e:	9500      	str	r5, [sp, #0]
  401660:	ab02      	add	r3, sp, #8
  401662:	aa03      	add	r2, sp, #12
  401664:	4629      	mov	r1, r5
  401666:	4640      	mov	r0, r8
  401668:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4016ec <TC_init+0xa4>
  40166c:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40166e:	9a02      	ldr	r2, [sp, #8]
  401670:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401674:	4639      	mov	r1, r7
  401676:	4630      	mov	r0, r6
  401678:	4b16      	ldr	r3, [pc, #88]	; (4016d4 <TC_init+0x8c>)
  40167a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40167c:	9a03      	ldr	r2, [sp, #12]
  40167e:	fbb5 f2f2 	udiv	r2, r5, r2
  401682:	fbb2 f2f8 	udiv	r2, r2, r8
  401686:	4639      	mov	r1, r7
  401688:	4630      	mov	r0, r6
  40168a:	4b13      	ldr	r3, [pc, #76]	; (4016d8 <TC_init+0x90>)
  40168c:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40168e:	b263      	sxtb	r3, r4
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  401690:	2b00      	cmp	r3, #0
  401692:	db13      	blt.n	4016bc <TC_init+0x74>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401694:	4a11      	ldr	r2, [pc, #68]	; (4016dc <TC_init+0x94>)
  401696:	2180      	movs	r1, #128	; 0x80
  401698:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40169a:	095b      	lsrs	r3, r3, #5
  40169c:	f004 041f 	and.w	r4, r4, #31
  4016a0:	2201      	movs	r2, #1
  4016a2:	fa02 f404 	lsl.w	r4, r2, r4
  4016a6:	4a0e      	ldr	r2, [pc, #56]	; (4016e0 <TC_init+0x98>)
  4016a8:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4016ac:	2210      	movs	r2, #16
  4016ae:	4639      	mov	r1, r7
  4016b0:	4630      	mov	r0, r6
  4016b2:	4b0c      	ldr	r3, [pc, #48]	; (4016e4 <TC_init+0x9c>)
  4016b4:	4798      	blx	r3
}
  4016b6:	b005      	add	sp, #20
  4016b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4016bc:	f004 010f 	and.w	r1, r4, #15
  4016c0:	4a09      	ldr	r2, [pc, #36]	; (4016e8 <TC_init+0xa0>)
  4016c2:	440a      	add	r2, r1
  4016c4:	2180      	movs	r1, #128	; 0x80
  4016c6:	7611      	strb	r1, [r2, #24]
  4016c8:	e7e7      	b.n	40169a <TC_init+0x52>
  4016ca:	bf00      	nop
  4016cc:	00400fa5 	.word	0x00400fa5
  4016d0:	11e1a300 	.word	0x11e1a300
  4016d4:	0040036b 	.word	0x0040036b
  4016d8:	00400395 	.word	0x00400395
  4016dc:	e000e400 	.word	0xe000e400
  4016e0:	e000e100 	.word	0xe000e100
  4016e4:	0040039d 	.word	0x0040039d
  4016e8:	e000ecfc 	.word	0xe000ecfc
  4016ec:	004003ad 	.word	0x004003ad

004016f0 <io_init>:


// Inicializao dos leds

void io_init(void)
{
  4016f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016f4:	b083      	sub	sp, #12

	// Configura Leds
	
	// placa
	pmc_enable_periph_clk(LED_PIO_ID);
  4016f6:	200c      	movs	r0, #12
  4016f8:	4e45      	ldr	r6, [pc, #276]	; (401810 <io_init+0x120>)
  4016fa:	47b0      	blx	r6
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_PIO_IDX_MASK, PIO_DEFAULT);
  4016fc:	f8df 8134 	ldr.w	r8, [pc, #308]	; 401834 <io_init+0x144>
  401700:	2300      	movs	r3, #0
  401702:	f44f 7280 	mov.w	r2, #256	; 0x100
  401706:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40170a:	4640      	mov	r0, r8
  40170c:	4d41      	ldr	r5, [pc, #260]	; (401814 <io_init+0x124>)
  40170e:	47a8      	blx	r5
	pio_set(LED_PIO,LED_PIO_IDX_MASK);
  401710:	f44f 7180 	mov.w	r1, #256	; 0x100
  401714:	4640      	mov	r0, r8
  401716:	4f40      	ldr	r7, [pc, #256]	; (401818 <io_init+0x128>)
  401718:	47b8      	blx	r7
	// 1 Oled
	pmc_enable_periph_clk(LED1_PIO_ID);
  40171a:	200a      	movs	r0, #10
  40171c:	47b0      	blx	r6
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  40171e:	4c3f      	ldr	r4, [pc, #252]	; (40181c <io_init+0x12c>)
  401720:	2300      	movs	r3, #0
  401722:	2201      	movs	r2, #1
  401724:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401728:	4620      	mov	r0, r4
  40172a:	47a8      	blx	r5
	pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  40172c:	2101      	movs	r1, #1
  40172e:	4620      	mov	r0, r4
  401730:	47b8      	blx	r7
	
	// 2 Oled
	pmc_enable_periph_clk(LED2_PIO_ID);
  401732:	200c      	movs	r0, #12
  401734:	47b0      	blx	r6
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  401736:	2300      	movs	r3, #0
  401738:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40173c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401740:	4640      	mov	r0, r8
  401742:	47a8      	blx	r5
	pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  401744:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401748:	4640      	mov	r0, r8
  40174a:	47b8      	blx	r7
	
	// 3 Oled
	pmc_enable_periph_clk(LED3_PIO_ID);
  40174c:	200b      	movs	r0, #11
  40174e:	47b0      	blx	r6
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  401750:	f5a8 7800 	sub.w	r8, r8, #512	; 0x200
  401754:	2300      	movs	r3, #0
  401756:	2204      	movs	r2, #4
  401758:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40175c:	4640      	mov	r0, r8
  40175e:	47a8      	blx	r5
	pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  401760:	2104      	movs	r1, #4
  401762:	4640      	mov	r0, r8
  401764:	47b8      	blx	r7
	
	// TRIG
	pmc_enable_periph_clk(TRIG_PIO_ID);
  401766:	200a      	movs	r0, #10
  401768:	47b0      	blx	r6
	pio_configure(TRIG_PIO, PIO_OUTPUT_0, TRIG_PIO_IDX_MASK, PIO_DEFAULT);
  40176a:	2300      	movs	r3, #0
  40176c:	2208      	movs	r2, #8
  40176e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401772:	4620      	mov	r0, r4
  401774:	47a8      	blx	r5
	
	pmc_enable_periph_clk(BUT1_PIO_ID);
  401776:	2010      	movs	r0, #16
  401778:	47b0      	blx	r6
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_DEFAULT);
  40177a:	4f29      	ldr	r7, [pc, #164]	; (401820 <io_init+0x130>)
  40177c:	2300      	movs	r3, #0
  40177e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401782:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401786:	4638      	mov	r0, r7
  401788:	47a8      	blx	r5
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  40178a:	223c      	movs	r2, #60	; 0x3c
  40178c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401790:	4638      	mov	r0, r7
  401792:	4b24      	ldr	r3, [pc, #144]	; (401824 <io_init+0x134>)
  401794:	4798      	blx	r3
	pio_handler_set(BUT1_PIO,BUT1_PIO_ID,BUT1_PIO_IDX_MASK,PIO_IT_FALL_EDGE,trig_callback);
  401796:	4b24      	ldr	r3, [pc, #144]	; (401828 <io_init+0x138>)
  401798:	9300      	str	r3, [sp, #0]
  40179a:	2350      	movs	r3, #80	; 0x50
  40179c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017a0:	2110      	movs	r1, #16
  4017a2:	4638      	mov	r0, r7
  4017a4:	f8df a090 	ldr.w	sl, [pc, #144]	; 401838 <io_init+0x148>
  4017a8:	47d0      	blx	sl
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4017aa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017ae:	4638      	mov	r0, r7
  4017b0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 40183c <io_init+0x14c>
  4017b4:	47c8      	blx	r9
	pio_get_interrupt_status(BUT1_PIO);
  4017b6:	4638      	mov	r0, r7
  4017b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 401840 <io_init+0x150>
  4017bc:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017be:	4f1b      	ldr	r7, [pc, #108]	; (40182c <io_init+0x13c>)
  4017c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4017c4:	603b      	str	r3, [r7, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017c6:	f04f 0b40 	mov.w	fp, #64	; 0x40
  4017ca:	f887 b310 	strb.w	fp, [r7, #784]	; 0x310
	NVIC_SetPriority(BUT1_PIO_ID, 2); // Prioridade 4
	
	
	
	// ECHO
	pmc_enable_periph_clk(ECHO_PIO_ID);
  4017ce:	200a      	movs	r0, #10
  4017d0:	47b0      	blx	r6
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  4017d2:	2300      	movs	r3, #0
  4017d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4017d8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4017dc:	4620      	mov	r0, r4
  4017de:	47a8      	blx	r5
	//pio_set_debounce_filter(ECHO_PIO, ECHO_PIO_IDX_MASK, 60);
	pio_handler_set(ECHO_PIO,ECHO_PIO_ID,ECHO_PIO_IDX_MASK,PIO_IT_EDGE,echo_callback);
  4017e0:	4b13      	ldr	r3, [pc, #76]	; (401830 <io_init+0x140>)
  4017e2:	9300      	str	r3, [sp, #0]
  4017e4:	465b      	mov	r3, fp
  4017e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4017ea:	210a      	movs	r1, #10
  4017ec:	4620      	mov	r0, r4
  4017ee:	47d0      	blx	sl
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  4017f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4017f4:	4620      	mov	r0, r4
  4017f6:	47c8      	blx	r9
	pio_get_interrupt_status(ECHO_PIO);
  4017f8:	4620      	mov	r0, r4
  4017fa:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401800:	603b      	str	r3, [r7, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401802:	2380      	movs	r3, #128	; 0x80
  401804:	f887 330a 	strb.w	r3, [r7, #778]	; 0x30a
	NVIC_EnableIRQ(ECHO_PIO_ID);
	NVIC_SetPriority(ECHO_PIO_ID, 4); // Prioridade 4
	
	

}
  401808:	b003      	add	sp, #12
  40180a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40180e:	bf00      	nop
  401810:	00400fa5 	.word	0x00400fa5
  401814:	00400c91 	.word	0x00400c91
  401818:	00400b7f 	.word	0x00400b7f
  40181c:	400e0e00 	.word	0x400e0e00
  401820:	400e1400 	.word	0x400e1400
  401824:	00400b65 	.word	0x00400b65
  401828:	00401559 	.word	0x00401559
  40182c:	e000e100 	.word	0xe000e100
  401830:	0040156d 	.word	0x0040156d
  401834:	400e1200 	.word	0x400e1200
  401838:	00400db1 	.word	0x00400db1
  40183c:	00400d53 	.word	0x00400d53
  401840:	00400d57 	.word	0x00400d57
  401844:	00000000 	.word	0x00000000

00401848 <main>:

int main (void)
{
  401848:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40184c:	ed2d 8b04 	vpush	{d8-d9}
  401850:	b090      	sub	sp, #64	; 0x40
	board_init();
  401852:	4b69      	ldr	r3, [pc, #420]	; (4019f8 <main+0x1b0>)
  401854:	4798      	blx	r3
	sysclk_init();
  401856:	4b69      	ldr	r3, [pc, #420]	; (4019fc <main+0x1b4>)
  401858:	4798      	blx	r3
	delay_init();
	
	io_init();
  40185a:	4b69      	ldr	r3, [pc, #420]	; (401a00 <main+0x1b8>)
  40185c:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  40185e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401862:	4b68      	ldr	r3, [pc, #416]	; (401a04 <main+0x1bc>)
  401864:	605a      	str	r2, [r3, #4]

  // Init OLED
	gfx_mono_ssd1306_init();
  401866:	4b68      	ldr	r3, [pc, #416]	; (401a08 <main+0x1c0>)
  401868:	4798      	blx	r3
	gfx_mono_draw_string("Lets measure", 0,16, &sysfont);
  40186a:	4b68      	ldr	r3, [pc, #416]	; (401a0c <main+0x1c4>)
  40186c:	2210      	movs	r2, #16
  40186e:	2100      	movs	r1, #0
  401870:	4867      	ldr	r0, [pc, #412]	; (401a10 <main+0x1c8>)
  401872:	4c68      	ldr	r4, [pc, #416]	; (401a14 <main+0x1cc>)
  401874:	47a0      	blx	r4
  int ticks = 0;
  float time = 0.0;
  char oled_print = 0;
  char undefined_time = 1;
  
  TC_init(TC0, ID_TC1,1,1);
  401876:	2301      	movs	r3, #1
  401878:	461a      	mov	r2, r3
  40187a:	2118      	movs	r1, #24
  40187c:	4866      	ldr	r0, [pc, #408]	; (401a18 <main+0x1d0>)
  40187e:	4c67      	ldr	r4, [pc, #412]	; (401a1c <main+0x1d4>)
  401880:	47a0      	blx	r4
  char undefined_time = 1;
  401882:	2501      	movs	r5, #1
  int ticks = 0;
  401884:	2400      	movs	r4, #0
				gfx_mono_draw_string("SENSOR ERROR", 0,16, &sysfont);
				undefined_time = 0;
			}
			
			}if (oled_print) {
				time = ticks *TEMPO_MINIMO;
  401886:	f20f 1b68 	addw	fp, pc, #360	; 0x168
  40188a:	e9db ab00 	ldrd	sl, fp, [fp]
				float dist_met = 100*(VELOCIDADE_TEMPO*time)/2; //cm
  40188e:	eddf 9a64 	vldr	s19, [pc, #400]	; 401a20 <main+0x1d8>
  401892:	ed9f 9a64 	vldr	s18, [pc, #400]	; 401a24 <main+0x1dc>
				gfx_mono_ssd1306_init();
				if (dist_met > 400) {
  401896:	eddf 8a64 	vldr	s17, [pc, #400]	; 401a28 <main+0x1e0>
				ticks = rtt_read_timer_value(RTT); //ticks
  40189a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 401a8c <main+0x244>
				pio_set(TRIG_PIO,TRIG_PIO_IDX_MASK);
  40189e:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 401a90 <main+0x248>
  4018a2:	e058      	b.n	401956 <main+0x10e>
  4018a4:	2108      	movs	r1, #8
  4018a6:	4640      	mov	r0, r8
  4018a8:	4b60      	ldr	r3, [pc, #384]	; (401a2c <main+0x1e4>)
  4018aa:	4798      	blx	r3
				delay_us(10);
  4018ac:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4018b0:	4b5f      	ldr	r3, [pc, #380]	; (401a30 <main+0x1e8>)
  4018b2:	4798      	blx	r3
				pio_clear(TRIG_PIO,TRIG_PIO_IDX_MASK);
  4018b4:	2108      	movs	r1, #8
  4018b6:	4640      	mov	r0, r8
  4018b8:	4b5e      	ldr	r3, [pc, #376]	; (401a34 <main+0x1ec>)
  4018ba:	4798      	blx	r3
				trig_flag = 0;
  4018bc:	2400      	movs	r4, #0
  4018be:	4b5e      	ldr	r3, [pc, #376]	; (401a38 <main+0x1f0>)
  4018c0:	701c      	strb	r4, [r3, #0]
  4018c2:	e050      	b.n	401966 <main+0x11e>
	rtt_sel_source(RTT, false);
  4018c4:	2100      	movs	r1, #0
  4018c6:	4648      	mov	r0, r9
  4018c8:	4b5c      	ldr	r3, [pc, #368]	; (401a3c <main+0x1f4>)
  4018ca:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4018cc:	2103      	movs	r1, #3
  4018ce:	4648      	mov	r0, r9
  4018d0:	4b5b      	ldr	r3, [pc, #364]	; (401a40 <main+0x1f8>)
  4018d2:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4018d4:	4b5b      	ldr	r3, [pc, #364]	; (401a44 <main+0x1fc>)
  4018d6:	2208      	movs	r2, #8
  4018d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4018dc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018e0:	2180      	movs	r1, #128	; 0x80
  4018e2:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4018e6:	601a      	str	r2, [r3, #0]
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4018e8:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4018ec:	4648      	mov	r0, r9
  4018ee:	4b56      	ldr	r3, [pc, #344]	; (401a48 <main+0x200>)
  4018f0:	4798      	blx	r3
				echo_flag_rise = 0;
  4018f2:	2200      	movs	r2, #0
  4018f4:	4b55      	ldr	r3, [pc, #340]	; (401a4c <main+0x204>)
  4018f6:	701a      	strb	r2, [r3, #0]
				tc_start(TC0,1);
  4018f8:	2101      	movs	r1, #1
  4018fa:	4847      	ldr	r0, [pc, #284]	; (401a18 <main+0x1d0>)
  4018fc:	4b54      	ldr	r3, [pc, #336]	; (401a50 <main+0x208>)
  4018fe:	4798      	blx	r3
  401900:	e038      	b.n	401974 <main+0x12c>
				ticks = rtt_read_timer_value(RTT); //ticks
  401902:	4648      	mov	r0, r9
  401904:	4b53      	ldr	r3, [pc, #332]	; (401a54 <main+0x20c>)
  401906:	4798      	blx	r3
  401908:	4604      	mov	r4, r0
				echo_flag_fall = 0;
  40190a:	2200      	movs	r2, #0
  40190c:	4b52      	ldr	r3, [pc, #328]	; (401a58 <main+0x210>)
  40190e:	701a      	strb	r2, [r3, #0]
				tc_stop(TC0,1);
  401910:	2101      	movs	r1, #1
  401912:	4841      	ldr	r0, [pc, #260]	; (401a18 <main+0x1d0>)
  401914:	4b51      	ldr	r3, [pc, #324]	; (401a5c <main+0x214>)
  401916:	4798      	blx	r3
			} if (undefined_time_counter >= 3) {
  401918:	4b51      	ldr	r3, [pc, #324]	; (401a60 <main+0x218>)
  40191a:	681b      	ldr	r3, [r3, #0]
			if (undefined_time) {
  40191c:	2b02      	cmp	r3, #2
  40191e:	dd41      	ble.n	4019a4 <main+0x15c>
  401920:	2d00      	cmp	r5, #0
  401922:	d03f      	beq.n	4019a4 <main+0x15c>
				oled_print = 1;
  401924:	2501      	movs	r5, #1
  401926:	e033      	b.n	401990 <main+0x148>
					gfx_mono_draw_string("OUT OF RANGE", 0,16, &sysfont);
				}
				else {
					sprintf(dist_str,"%0.2lf cm",dist_met);
  401928:	ee18 0a10 	vmov	r0, s16
  40192c:	4b4d      	ldr	r3, [pc, #308]	; (401a64 <main+0x21c>)
  40192e:	4798      	blx	r3
  401930:	4602      	mov	r2, r0
  401932:	460b      	mov	r3, r1
  401934:	494c      	ldr	r1, [pc, #304]	; (401a68 <main+0x220>)
  401936:	4668      	mov	r0, sp
  401938:	4d4c      	ldr	r5, [pc, #304]	; (401a6c <main+0x224>)
  40193a:	47a8      	blx	r5
					gfx_mono_draw_string(dist_str, 0,16, &sysfont);
  40193c:	4b33      	ldr	r3, [pc, #204]	; (401a0c <main+0x1c4>)
  40193e:	2210      	movs	r2, #16
  401940:	2100      	movs	r1, #0
  401942:	4668      	mov	r0, sp
  401944:	4d33      	ldr	r5, [pc, #204]	; (401a14 <main+0x1cc>)
  401946:	47a8      	blx	r5
				}
				
				oled_print = 0;
				undefined_time = 1;
				undefined_time_counter = 0;
  401948:	2200      	movs	r2, #0
  40194a:	4b45      	ldr	r3, [pc, #276]	; (401a60 <main+0x218>)
  40194c:	601a      	str	r2, [r3, #0]
				undefined_time = 1;
  40194e:	2501      	movs	r5, #1
			
		
		
		

	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401950:	2002      	movs	r0, #2
  401952:	4b47      	ldr	r3, [pc, #284]	; (401a70 <main+0x228>)
  401954:	4798      	blx	r3
		if (begin_flag) {
  401956:	4b47      	ldr	r3, [pc, #284]	; (401a74 <main+0x22c>)
  401958:	781b      	ldrb	r3, [r3, #0]
  40195a:	2b00      	cmp	r3, #0
  40195c:	d0f8      	beq.n	401950 <main+0x108>
			if (trig_flag) {	
  40195e:	4b36      	ldr	r3, [pc, #216]	; (401a38 <main+0x1f0>)
  401960:	781b      	ldrb	r3, [r3, #0]
  401962:	2b00      	cmp	r3, #0
  401964:	d19e      	bne.n	4018a4 <main+0x5c>
			}  if (echo_flag_rise && !trig_flag) {
  401966:	4b39      	ldr	r3, [pc, #228]	; (401a4c <main+0x204>)
  401968:	781b      	ldrb	r3, [r3, #0]
  40196a:	b11b      	cbz	r3, 401974 <main+0x12c>
  40196c:	4b32      	ldr	r3, [pc, #200]	; (401a38 <main+0x1f0>)
  40196e:	781b      	ldrb	r3, [r3, #0]
  401970:	2b00      	cmp	r3, #0
  401972:	d0a7      	beq.n	4018c4 <main+0x7c>
			} if (echo_flag_fall && !trig_flag) {	
  401974:	4b38      	ldr	r3, [pc, #224]	; (401a58 <main+0x210>)
  401976:	781b      	ldrb	r3, [r3, #0]
  401978:	b11b      	cbz	r3, 401982 <main+0x13a>
  40197a:	4b2f      	ldr	r3, [pc, #188]	; (401a38 <main+0x1f0>)
  40197c:	781b      	ldrb	r3, [r3, #0]
  40197e:	2b00      	cmp	r3, #0
  401980:	d0bf      	beq.n	401902 <main+0xba>
			} if (undefined_time_counter >= 3) {
  401982:	4b37      	ldr	r3, [pc, #220]	; (401a60 <main+0x218>)
  401984:	681b      	ldr	r3, [r3, #0]
			if (undefined_time) {
  401986:	2b02      	cmp	r3, #2
  401988:	dde2      	ble.n	401950 <main+0x108>
  40198a:	2d00      	cmp	r5, #0
  40198c:	d0e0      	beq.n	401950 <main+0x108>
  40198e:	2500      	movs	r5, #0
				gfx_mono_ssd1306_init();
  401990:	4b1d      	ldr	r3, [pc, #116]	; (401a08 <main+0x1c0>)
  401992:	4798      	blx	r3
				gfx_mono_draw_string("SENSOR ERROR", 0,16, &sysfont);
  401994:	4b1d      	ldr	r3, [pc, #116]	; (401a0c <main+0x1c4>)
  401996:	2210      	movs	r2, #16
  401998:	2100      	movs	r1, #0
  40199a:	4837      	ldr	r0, [pc, #220]	; (401a78 <main+0x230>)
  40199c:	4e1d      	ldr	r6, [pc, #116]	; (401a14 <main+0x1cc>)
  40199e:	47b0      	blx	r6
			}if (oled_print) {
  4019a0:	2d00      	cmp	r5, #0
  4019a2:	d0d5      	beq.n	401950 <main+0x108>
				time = ticks *TEMPO_MINIMO;
  4019a4:	203a      	movs	r0, #58	; 0x3a
  4019a6:	fb00 f004 	mul.w	r0, r0, r4
  4019aa:	4b34      	ldr	r3, [pc, #208]	; (401a7c <main+0x234>)
  4019ac:	4798      	blx	r3
  4019ae:	4652      	mov	r2, sl
  4019b0:	465b      	mov	r3, fp
  4019b2:	4d33      	ldr	r5, [pc, #204]	; (401a80 <main+0x238>)
  4019b4:	47a8      	blx	r5
  4019b6:	4b33      	ldr	r3, [pc, #204]	; (401a84 <main+0x23c>)
  4019b8:	4798      	blx	r3
				float dist_met = 100*(VELOCIDADE_TEMPO*time)/2; //cm
  4019ba:	ee07 0a90 	vmov	s15, r0
  4019be:	ee27 8aa9 	vmul.f32	s16, s15, s19
  4019c2:	ee28 8a09 	vmul.f32	s16, s16, s18
  4019c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4019ca:	ee28 8a27 	vmul.f32	s16, s16, s15
				gfx_mono_ssd1306_init();
  4019ce:	4b0e      	ldr	r3, [pc, #56]	; (401a08 <main+0x1c0>)
  4019d0:	4798      	blx	r3
				if (dist_met > 400) {
  4019d2:	eeb4 8ae8 	vcmpe.f32	s16, s17
  4019d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4019da:	dda5      	ble.n	401928 <main+0xe0>
					gfx_mono_draw_string("OUT OF RANGE", 0,16, &sysfont);
  4019dc:	4b0b      	ldr	r3, [pc, #44]	; (401a0c <main+0x1c4>)
  4019de:	2210      	movs	r2, #16
  4019e0:	2100      	movs	r1, #0
  4019e2:	4829      	ldr	r0, [pc, #164]	; (401a88 <main+0x240>)
  4019e4:	4d0b      	ldr	r5, [pc, #44]	; (401a14 <main+0x1cc>)
  4019e6:	47a8      	blx	r5
  4019e8:	e7ae      	b.n	401948 <main+0x100>
  4019ea:	bf00      	nop
  4019ec:	f3af 8000 	nop.w
  4019f0:	a0b5ed8d 	.word	0xa0b5ed8d
  4019f4:	3eb0c6f7 	.word	0x3eb0c6f7
  4019f8:	00400a25 	.word	0x00400a25
  4019fc:	004009b5 	.word	0x004009b5
  401a00:	004016f1 	.word	0x004016f1
  401a04:	400e1850 	.word	0x400e1850
  401a08:	00400695 	.word	0x00400695
  401a0c:	2040000c 	.word	0x2040000c
  401a10:	00406ea8 	.word	0x00406ea8
  401a14:	004005fd 	.word	0x004005fd
  401a18:	4000c000 	.word	0x4000c000
  401a1c:	00401649 	.word	0x00401649
  401a20:	43aa0000 	.word	0x43aa0000
  401a24:	42c80000 	.word	0x42c80000
  401a28:	43c80000 	.word	0x43c80000
  401a2c:	00400b7f 	.word	0x00400b7f
  401a30:	20400001 	.word	0x20400001
  401a34:	00400b83 	.word	0x00400b83
  401a38:	20400c77 	.word	0x20400c77
  401a3c:	004001c9 	.word	0x004001c9
  401a40:	004001b5 	.word	0x004001b5
  401a44:	e000e100 	.word	0xe000e100
  401a48:	004001f5 	.word	0x004001f5
  401a4c:	20400c76 	.word	0x20400c76
  401a50:	00400385 	.word	0x00400385
  401a54:	00400209 	.word	0x00400209
  401a58:	20400c75 	.word	0x20400c75
  401a5c:	0040038d 	.word	0x0040038d
  401a60:	20400c78 	.word	0x20400c78
  401a64:	00401d5d 	.word	0x00401d5d
  401a68:	00406ed8 	.word	0x00406ed8
  401a6c:	004023b5 	.word	0x004023b5
  401a70:	00401049 	.word	0x00401049
  401a74:	20400c74 	.word	0x20400c74
  401a78:	00406eb8 	.word	0x00406eb8
  401a7c:	00401d39 	.word	0x00401d39
  401a80:	00401e05 	.word	0x00401e05
  401a84:	00402229 	.word	0x00402229
  401a88:	00406ec8 	.word	0x00406ec8
  401a8c:	400e1830 	.word	0x400e1830
  401a90:	400e0e00 	.word	0x400e0e00

00401a94 <__aeabi_drsub>:
  401a94:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401a98:	e002      	b.n	401aa0 <__adddf3>
  401a9a:	bf00      	nop

00401a9c <__aeabi_dsub>:
  401a9c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401aa0 <__adddf3>:
  401aa0:	b530      	push	{r4, r5, lr}
  401aa2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401aa6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401aaa:	ea94 0f05 	teq	r4, r5
  401aae:	bf08      	it	eq
  401ab0:	ea90 0f02 	teqeq	r0, r2
  401ab4:	bf1f      	itttt	ne
  401ab6:	ea54 0c00 	orrsne.w	ip, r4, r0
  401aba:	ea55 0c02 	orrsne.w	ip, r5, r2
  401abe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401ac2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ac6:	f000 80e2 	beq.w	401c8e <__adddf3+0x1ee>
  401aca:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401ace:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401ad2:	bfb8      	it	lt
  401ad4:	426d      	neglt	r5, r5
  401ad6:	dd0c      	ble.n	401af2 <__adddf3+0x52>
  401ad8:	442c      	add	r4, r5
  401ada:	ea80 0202 	eor.w	r2, r0, r2
  401ade:	ea81 0303 	eor.w	r3, r1, r3
  401ae2:	ea82 0000 	eor.w	r0, r2, r0
  401ae6:	ea83 0101 	eor.w	r1, r3, r1
  401aea:	ea80 0202 	eor.w	r2, r0, r2
  401aee:	ea81 0303 	eor.w	r3, r1, r3
  401af2:	2d36      	cmp	r5, #54	; 0x36
  401af4:	bf88      	it	hi
  401af6:	bd30      	pophi	{r4, r5, pc}
  401af8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401afc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401b00:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401b04:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401b08:	d002      	beq.n	401b10 <__adddf3+0x70>
  401b0a:	4240      	negs	r0, r0
  401b0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401b10:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401b14:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b18:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401b1c:	d002      	beq.n	401b24 <__adddf3+0x84>
  401b1e:	4252      	negs	r2, r2
  401b20:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401b24:	ea94 0f05 	teq	r4, r5
  401b28:	f000 80a7 	beq.w	401c7a <__adddf3+0x1da>
  401b2c:	f1a4 0401 	sub.w	r4, r4, #1
  401b30:	f1d5 0e20 	rsbs	lr, r5, #32
  401b34:	db0d      	blt.n	401b52 <__adddf3+0xb2>
  401b36:	fa02 fc0e 	lsl.w	ip, r2, lr
  401b3a:	fa22 f205 	lsr.w	r2, r2, r5
  401b3e:	1880      	adds	r0, r0, r2
  401b40:	f141 0100 	adc.w	r1, r1, #0
  401b44:	fa03 f20e 	lsl.w	r2, r3, lr
  401b48:	1880      	adds	r0, r0, r2
  401b4a:	fa43 f305 	asr.w	r3, r3, r5
  401b4e:	4159      	adcs	r1, r3
  401b50:	e00e      	b.n	401b70 <__adddf3+0xd0>
  401b52:	f1a5 0520 	sub.w	r5, r5, #32
  401b56:	f10e 0e20 	add.w	lr, lr, #32
  401b5a:	2a01      	cmp	r2, #1
  401b5c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401b60:	bf28      	it	cs
  401b62:	f04c 0c02 	orrcs.w	ip, ip, #2
  401b66:	fa43 f305 	asr.w	r3, r3, r5
  401b6a:	18c0      	adds	r0, r0, r3
  401b6c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401b70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b74:	d507      	bpl.n	401b86 <__adddf3+0xe6>
  401b76:	f04f 0e00 	mov.w	lr, #0
  401b7a:	f1dc 0c00 	rsbs	ip, ip, #0
  401b7e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401b82:	eb6e 0101 	sbc.w	r1, lr, r1
  401b86:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401b8a:	d31b      	bcc.n	401bc4 <__adddf3+0x124>
  401b8c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401b90:	d30c      	bcc.n	401bac <__adddf3+0x10c>
  401b92:	0849      	lsrs	r1, r1, #1
  401b94:	ea5f 0030 	movs.w	r0, r0, rrx
  401b98:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401b9c:	f104 0401 	add.w	r4, r4, #1
  401ba0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401ba4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401ba8:	f080 809a 	bcs.w	401ce0 <__adddf3+0x240>
  401bac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401bb0:	bf08      	it	eq
  401bb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401bb6:	f150 0000 	adcs.w	r0, r0, #0
  401bba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bbe:	ea41 0105 	orr.w	r1, r1, r5
  401bc2:	bd30      	pop	{r4, r5, pc}
  401bc4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401bc8:	4140      	adcs	r0, r0
  401bca:	eb41 0101 	adc.w	r1, r1, r1
  401bce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401bd2:	f1a4 0401 	sub.w	r4, r4, #1
  401bd6:	d1e9      	bne.n	401bac <__adddf3+0x10c>
  401bd8:	f091 0f00 	teq	r1, #0
  401bdc:	bf04      	itt	eq
  401bde:	4601      	moveq	r1, r0
  401be0:	2000      	moveq	r0, #0
  401be2:	fab1 f381 	clz	r3, r1
  401be6:	bf08      	it	eq
  401be8:	3320      	addeq	r3, #32
  401bea:	f1a3 030b 	sub.w	r3, r3, #11
  401bee:	f1b3 0220 	subs.w	r2, r3, #32
  401bf2:	da0c      	bge.n	401c0e <__adddf3+0x16e>
  401bf4:	320c      	adds	r2, #12
  401bf6:	dd08      	ble.n	401c0a <__adddf3+0x16a>
  401bf8:	f102 0c14 	add.w	ip, r2, #20
  401bfc:	f1c2 020c 	rsb	r2, r2, #12
  401c00:	fa01 f00c 	lsl.w	r0, r1, ip
  401c04:	fa21 f102 	lsr.w	r1, r1, r2
  401c08:	e00c      	b.n	401c24 <__adddf3+0x184>
  401c0a:	f102 0214 	add.w	r2, r2, #20
  401c0e:	bfd8      	it	le
  401c10:	f1c2 0c20 	rsble	ip, r2, #32
  401c14:	fa01 f102 	lsl.w	r1, r1, r2
  401c18:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c1c:	bfdc      	itt	le
  401c1e:	ea41 010c 	orrle.w	r1, r1, ip
  401c22:	4090      	lslle	r0, r2
  401c24:	1ae4      	subs	r4, r4, r3
  401c26:	bfa2      	ittt	ge
  401c28:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401c2c:	4329      	orrge	r1, r5
  401c2e:	bd30      	popge	{r4, r5, pc}
  401c30:	ea6f 0404 	mvn.w	r4, r4
  401c34:	3c1f      	subs	r4, #31
  401c36:	da1c      	bge.n	401c72 <__adddf3+0x1d2>
  401c38:	340c      	adds	r4, #12
  401c3a:	dc0e      	bgt.n	401c5a <__adddf3+0x1ba>
  401c3c:	f104 0414 	add.w	r4, r4, #20
  401c40:	f1c4 0220 	rsb	r2, r4, #32
  401c44:	fa20 f004 	lsr.w	r0, r0, r4
  401c48:	fa01 f302 	lsl.w	r3, r1, r2
  401c4c:	ea40 0003 	orr.w	r0, r0, r3
  401c50:	fa21 f304 	lsr.w	r3, r1, r4
  401c54:	ea45 0103 	orr.w	r1, r5, r3
  401c58:	bd30      	pop	{r4, r5, pc}
  401c5a:	f1c4 040c 	rsb	r4, r4, #12
  401c5e:	f1c4 0220 	rsb	r2, r4, #32
  401c62:	fa20 f002 	lsr.w	r0, r0, r2
  401c66:	fa01 f304 	lsl.w	r3, r1, r4
  401c6a:	ea40 0003 	orr.w	r0, r0, r3
  401c6e:	4629      	mov	r1, r5
  401c70:	bd30      	pop	{r4, r5, pc}
  401c72:	fa21 f004 	lsr.w	r0, r1, r4
  401c76:	4629      	mov	r1, r5
  401c78:	bd30      	pop	{r4, r5, pc}
  401c7a:	f094 0f00 	teq	r4, #0
  401c7e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401c82:	bf06      	itte	eq
  401c84:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401c88:	3401      	addeq	r4, #1
  401c8a:	3d01      	subne	r5, #1
  401c8c:	e74e      	b.n	401b2c <__adddf3+0x8c>
  401c8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401c92:	bf18      	it	ne
  401c94:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401c98:	d029      	beq.n	401cee <__adddf3+0x24e>
  401c9a:	ea94 0f05 	teq	r4, r5
  401c9e:	bf08      	it	eq
  401ca0:	ea90 0f02 	teqeq	r0, r2
  401ca4:	d005      	beq.n	401cb2 <__adddf3+0x212>
  401ca6:	ea54 0c00 	orrs.w	ip, r4, r0
  401caa:	bf04      	itt	eq
  401cac:	4619      	moveq	r1, r3
  401cae:	4610      	moveq	r0, r2
  401cb0:	bd30      	pop	{r4, r5, pc}
  401cb2:	ea91 0f03 	teq	r1, r3
  401cb6:	bf1e      	ittt	ne
  401cb8:	2100      	movne	r1, #0
  401cba:	2000      	movne	r0, #0
  401cbc:	bd30      	popne	{r4, r5, pc}
  401cbe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401cc2:	d105      	bne.n	401cd0 <__adddf3+0x230>
  401cc4:	0040      	lsls	r0, r0, #1
  401cc6:	4149      	adcs	r1, r1
  401cc8:	bf28      	it	cs
  401cca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401cce:	bd30      	pop	{r4, r5, pc}
  401cd0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401cd4:	bf3c      	itt	cc
  401cd6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401cda:	bd30      	popcc	{r4, r5, pc}
  401cdc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ce0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401ce4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ce8:	f04f 0000 	mov.w	r0, #0
  401cec:	bd30      	pop	{r4, r5, pc}
  401cee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401cf2:	bf1a      	itte	ne
  401cf4:	4619      	movne	r1, r3
  401cf6:	4610      	movne	r0, r2
  401cf8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401cfc:	bf1c      	itt	ne
  401cfe:	460b      	movne	r3, r1
  401d00:	4602      	movne	r2, r0
  401d02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401d06:	bf06      	itte	eq
  401d08:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401d0c:	ea91 0f03 	teqeq	r1, r3
  401d10:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401d14:	bd30      	pop	{r4, r5, pc}
  401d16:	bf00      	nop

00401d18 <__aeabi_ui2d>:
  401d18:	f090 0f00 	teq	r0, #0
  401d1c:	bf04      	itt	eq
  401d1e:	2100      	moveq	r1, #0
  401d20:	4770      	bxeq	lr
  401d22:	b530      	push	{r4, r5, lr}
  401d24:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d28:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d2c:	f04f 0500 	mov.w	r5, #0
  401d30:	f04f 0100 	mov.w	r1, #0
  401d34:	e750      	b.n	401bd8 <__adddf3+0x138>
  401d36:	bf00      	nop

00401d38 <__aeabi_i2d>:
  401d38:	f090 0f00 	teq	r0, #0
  401d3c:	bf04      	itt	eq
  401d3e:	2100      	moveq	r1, #0
  401d40:	4770      	bxeq	lr
  401d42:	b530      	push	{r4, r5, lr}
  401d44:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d48:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d4c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401d50:	bf48      	it	mi
  401d52:	4240      	negmi	r0, r0
  401d54:	f04f 0100 	mov.w	r1, #0
  401d58:	e73e      	b.n	401bd8 <__adddf3+0x138>
  401d5a:	bf00      	nop

00401d5c <__aeabi_f2d>:
  401d5c:	0042      	lsls	r2, r0, #1
  401d5e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401d62:	ea4f 0131 	mov.w	r1, r1, rrx
  401d66:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401d6a:	bf1f      	itttt	ne
  401d6c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401d70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d74:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401d78:	4770      	bxne	lr
  401d7a:	f092 0f00 	teq	r2, #0
  401d7e:	bf14      	ite	ne
  401d80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d84:	4770      	bxeq	lr
  401d86:	b530      	push	{r4, r5, lr}
  401d88:	f44f 7460 	mov.w	r4, #896	; 0x380
  401d8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401d90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d94:	e720      	b.n	401bd8 <__adddf3+0x138>
  401d96:	bf00      	nop

00401d98 <__aeabi_ul2d>:
  401d98:	ea50 0201 	orrs.w	r2, r0, r1
  401d9c:	bf08      	it	eq
  401d9e:	4770      	bxeq	lr
  401da0:	b530      	push	{r4, r5, lr}
  401da2:	f04f 0500 	mov.w	r5, #0
  401da6:	e00a      	b.n	401dbe <__aeabi_l2d+0x16>

00401da8 <__aeabi_l2d>:
  401da8:	ea50 0201 	orrs.w	r2, r0, r1
  401dac:	bf08      	it	eq
  401dae:	4770      	bxeq	lr
  401db0:	b530      	push	{r4, r5, lr}
  401db2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401db6:	d502      	bpl.n	401dbe <__aeabi_l2d+0x16>
  401db8:	4240      	negs	r0, r0
  401dba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401dbe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401dc2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401dc6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401dca:	f43f aedc 	beq.w	401b86 <__adddf3+0xe6>
  401dce:	f04f 0203 	mov.w	r2, #3
  401dd2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dd6:	bf18      	it	ne
  401dd8:	3203      	addne	r2, #3
  401dda:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dde:	bf18      	it	ne
  401de0:	3203      	addne	r2, #3
  401de2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401de6:	f1c2 0320 	rsb	r3, r2, #32
  401dea:	fa00 fc03 	lsl.w	ip, r0, r3
  401dee:	fa20 f002 	lsr.w	r0, r0, r2
  401df2:	fa01 fe03 	lsl.w	lr, r1, r3
  401df6:	ea40 000e 	orr.w	r0, r0, lr
  401dfa:	fa21 f102 	lsr.w	r1, r1, r2
  401dfe:	4414      	add	r4, r2
  401e00:	e6c1      	b.n	401b86 <__adddf3+0xe6>
  401e02:	bf00      	nop

00401e04 <__aeabi_dmul>:
  401e04:	b570      	push	{r4, r5, r6, lr}
  401e06:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e12:	bf1d      	ittte	ne
  401e14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e18:	ea94 0f0c 	teqne	r4, ip
  401e1c:	ea95 0f0c 	teqne	r5, ip
  401e20:	f000 f8de 	bleq	401fe0 <__aeabi_dmul+0x1dc>
  401e24:	442c      	add	r4, r5
  401e26:	ea81 0603 	eor.w	r6, r1, r3
  401e2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401e2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401e32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401e36:	bf18      	it	ne
  401e38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401e3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401e40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e44:	d038      	beq.n	401eb8 <__aeabi_dmul+0xb4>
  401e46:	fba0 ce02 	umull	ip, lr, r0, r2
  401e4a:	f04f 0500 	mov.w	r5, #0
  401e4e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401e52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401e56:	fbe0 e503 	umlal	lr, r5, r0, r3
  401e5a:	f04f 0600 	mov.w	r6, #0
  401e5e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401e62:	f09c 0f00 	teq	ip, #0
  401e66:	bf18      	it	ne
  401e68:	f04e 0e01 	orrne.w	lr, lr, #1
  401e6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401e70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401e74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401e78:	d204      	bcs.n	401e84 <__aeabi_dmul+0x80>
  401e7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401e7e:	416d      	adcs	r5, r5
  401e80:	eb46 0606 	adc.w	r6, r6, r6
  401e84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401e88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401e8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401e90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401e94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401e98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401e9c:	bf88      	it	hi
  401e9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401ea2:	d81e      	bhi.n	401ee2 <__aeabi_dmul+0xde>
  401ea4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401ea8:	bf08      	it	eq
  401eaa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401eae:	f150 0000 	adcs.w	r0, r0, #0
  401eb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401eb6:	bd70      	pop	{r4, r5, r6, pc}
  401eb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401ebc:	ea46 0101 	orr.w	r1, r6, r1
  401ec0:	ea40 0002 	orr.w	r0, r0, r2
  401ec4:	ea81 0103 	eor.w	r1, r1, r3
  401ec8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401ecc:	bfc2      	ittt	gt
  401ece:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ed2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401ed6:	bd70      	popgt	{r4, r5, r6, pc}
  401ed8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401edc:	f04f 0e00 	mov.w	lr, #0
  401ee0:	3c01      	subs	r4, #1
  401ee2:	f300 80ab 	bgt.w	40203c <__aeabi_dmul+0x238>
  401ee6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401eea:	bfde      	ittt	le
  401eec:	2000      	movle	r0, #0
  401eee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401ef2:	bd70      	pople	{r4, r5, r6, pc}
  401ef4:	f1c4 0400 	rsb	r4, r4, #0
  401ef8:	3c20      	subs	r4, #32
  401efa:	da35      	bge.n	401f68 <__aeabi_dmul+0x164>
  401efc:	340c      	adds	r4, #12
  401efe:	dc1b      	bgt.n	401f38 <__aeabi_dmul+0x134>
  401f00:	f104 0414 	add.w	r4, r4, #20
  401f04:	f1c4 0520 	rsb	r5, r4, #32
  401f08:	fa00 f305 	lsl.w	r3, r0, r5
  401f0c:	fa20 f004 	lsr.w	r0, r0, r4
  401f10:	fa01 f205 	lsl.w	r2, r1, r5
  401f14:	ea40 0002 	orr.w	r0, r0, r2
  401f18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401f1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401f20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f24:	fa21 f604 	lsr.w	r6, r1, r4
  401f28:	eb42 0106 	adc.w	r1, r2, r6
  401f2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f30:	bf08      	it	eq
  401f32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f36:	bd70      	pop	{r4, r5, r6, pc}
  401f38:	f1c4 040c 	rsb	r4, r4, #12
  401f3c:	f1c4 0520 	rsb	r5, r4, #32
  401f40:	fa00 f304 	lsl.w	r3, r0, r4
  401f44:	fa20 f005 	lsr.w	r0, r0, r5
  401f48:	fa01 f204 	lsl.w	r2, r1, r4
  401f4c:	ea40 0002 	orr.w	r0, r0, r2
  401f50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f58:	f141 0100 	adc.w	r1, r1, #0
  401f5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f60:	bf08      	it	eq
  401f62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f66:	bd70      	pop	{r4, r5, r6, pc}
  401f68:	f1c4 0520 	rsb	r5, r4, #32
  401f6c:	fa00 f205 	lsl.w	r2, r0, r5
  401f70:	ea4e 0e02 	orr.w	lr, lr, r2
  401f74:	fa20 f304 	lsr.w	r3, r0, r4
  401f78:	fa01 f205 	lsl.w	r2, r1, r5
  401f7c:	ea43 0302 	orr.w	r3, r3, r2
  401f80:	fa21 f004 	lsr.w	r0, r1, r4
  401f84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f88:	fa21 f204 	lsr.w	r2, r1, r4
  401f8c:	ea20 0002 	bic.w	r0, r0, r2
  401f90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401f94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f98:	bf08      	it	eq
  401f9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f9e:	bd70      	pop	{r4, r5, r6, pc}
  401fa0:	f094 0f00 	teq	r4, #0
  401fa4:	d10f      	bne.n	401fc6 <__aeabi_dmul+0x1c2>
  401fa6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401faa:	0040      	lsls	r0, r0, #1
  401fac:	eb41 0101 	adc.w	r1, r1, r1
  401fb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fb4:	bf08      	it	eq
  401fb6:	3c01      	subeq	r4, #1
  401fb8:	d0f7      	beq.n	401faa <__aeabi_dmul+0x1a6>
  401fba:	ea41 0106 	orr.w	r1, r1, r6
  401fbe:	f095 0f00 	teq	r5, #0
  401fc2:	bf18      	it	ne
  401fc4:	4770      	bxne	lr
  401fc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401fca:	0052      	lsls	r2, r2, #1
  401fcc:	eb43 0303 	adc.w	r3, r3, r3
  401fd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401fd4:	bf08      	it	eq
  401fd6:	3d01      	subeq	r5, #1
  401fd8:	d0f7      	beq.n	401fca <__aeabi_dmul+0x1c6>
  401fda:	ea43 0306 	orr.w	r3, r3, r6
  401fde:	4770      	bx	lr
  401fe0:	ea94 0f0c 	teq	r4, ip
  401fe4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401fe8:	bf18      	it	ne
  401fea:	ea95 0f0c 	teqne	r5, ip
  401fee:	d00c      	beq.n	40200a <__aeabi_dmul+0x206>
  401ff0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401ff4:	bf18      	it	ne
  401ff6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401ffa:	d1d1      	bne.n	401fa0 <__aeabi_dmul+0x19c>
  401ffc:	ea81 0103 	eor.w	r1, r1, r3
  402000:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402004:	f04f 0000 	mov.w	r0, #0
  402008:	bd70      	pop	{r4, r5, r6, pc}
  40200a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40200e:	bf06      	itte	eq
  402010:	4610      	moveq	r0, r2
  402012:	4619      	moveq	r1, r3
  402014:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402018:	d019      	beq.n	40204e <__aeabi_dmul+0x24a>
  40201a:	ea94 0f0c 	teq	r4, ip
  40201e:	d102      	bne.n	402026 <__aeabi_dmul+0x222>
  402020:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402024:	d113      	bne.n	40204e <__aeabi_dmul+0x24a>
  402026:	ea95 0f0c 	teq	r5, ip
  40202a:	d105      	bne.n	402038 <__aeabi_dmul+0x234>
  40202c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402030:	bf1c      	itt	ne
  402032:	4610      	movne	r0, r2
  402034:	4619      	movne	r1, r3
  402036:	d10a      	bne.n	40204e <__aeabi_dmul+0x24a>
  402038:	ea81 0103 	eor.w	r1, r1, r3
  40203c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402040:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402044:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402048:	f04f 0000 	mov.w	r0, #0
  40204c:	bd70      	pop	{r4, r5, r6, pc}
  40204e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402052:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402056:	bd70      	pop	{r4, r5, r6, pc}

00402058 <__aeabi_ddiv>:
  402058:	b570      	push	{r4, r5, r6, lr}
  40205a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40205e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402062:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402066:	bf1d      	ittte	ne
  402068:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40206c:	ea94 0f0c 	teqne	r4, ip
  402070:	ea95 0f0c 	teqne	r5, ip
  402074:	f000 f8a7 	bleq	4021c6 <__aeabi_ddiv+0x16e>
  402078:	eba4 0405 	sub.w	r4, r4, r5
  40207c:	ea81 0e03 	eor.w	lr, r1, r3
  402080:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402084:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402088:	f000 8088 	beq.w	40219c <__aeabi_ddiv+0x144>
  40208c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402090:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402094:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402098:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40209c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4020a0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4020a4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4020a8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4020ac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4020b0:	429d      	cmp	r5, r3
  4020b2:	bf08      	it	eq
  4020b4:	4296      	cmpeq	r6, r2
  4020b6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4020ba:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4020be:	d202      	bcs.n	4020c6 <__aeabi_ddiv+0x6e>
  4020c0:	085b      	lsrs	r3, r3, #1
  4020c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4020c6:	1ab6      	subs	r6, r6, r2
  4020c8:	eb65 0503 	sbc.w	r5, r5, r3
  4020cc:	085b      	lsrs	r3, r3, #1
  4020ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4020d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4020d6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4020da:	ebb6 0e02 	subs.w	lr, r6, r2
  4020de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020e2:	bf22      	ittt	cs
  4020e4:	1ab6      	subcs	r6, r6, r2
  4020e6:	4675      	movcs	r5, lr
  4020e8:	ea40 000c 	orrcs.w	r0, r0, ip
  4020ec:	085b      	lsrs	r3, r3, #1
  4020ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4020f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4020f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020fa:	bf22      	ittt	cs
  4020fc:	1ab6      	subcs	r6, r6, r2
  4020fe:	4675      	movcs	r5, lr
  402100:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402104:	085b      	lsrs	r3, r3, #1
  402106:	ea4f 0232 	mov.w	r2, r2, rrx
  40210a:	ebb6 0e02 	subs.w	lr, r6, r2
  40210e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402112:	bf22      	ittt	cs
  402114:	1ab6      	subcs	r6, r6, r2
  402116:	4675      	movcs	r5, lr
  402118:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40211c:	085b      	lsrs	r3, r3, #1
  40211e:	ea4f 0232 	mov.w	r2, r2, rrx
  402122:	ebb6 0e02 	subs.w	lr, r6, r2
  402126:	eb75 0e03 	sbcs.w	lr, r5, r3
  40212a:	bf22      	ittt	cs
  40212c:	1ab6      	subcs	r6, r6, r2
  40212e:	4675      	movcs	r5, lr
  402130:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402134:	ea55 0e06 	orrs.w	lr, r5, r6
  402138:	d018      	beq.n	40216c <__aeabi_ddiv+0x114>
  40213a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40213e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402142:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402146:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40214a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40214e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402152:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402156:	d1c0      	bne.n	4020da <__aeabi_ddiv+0x82>
  402158:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40215c:	d10b      	bne.n	402176 <__aeabi_ddiv+0x11e>
  40215e:	ea41 0100 	orr.w	r1, r1, r0
  402162:	f04f 0000 	mov.w	r0, #0
  402166:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40216a:	e7b6      	b.n	4020da <__aeabi_ddiv+0x82>
  40216c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402170:	bf04      	itt	eq
  402172:	4301      	orreq	r1, r0
  402174:	2000      	moveq	r0, #0
  402176:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40217a:	bf88      	it	hi
  40217c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402180:	f63f aeaf 	bhi.w	401ee2 <__aeabi_dmul+0xde>
  402184:	ebb5 0c03 	subs.w	ip, r5, r3
  402188:	bf04      	itt	eq
  40218a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40218e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402192:	f150 0000 	adcs.w	r0, r0, #0
  402196:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40219a:	bd70      	pop	{r4, r5, r6, pc}
  40219c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4021a0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4021a4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4021a8:	bfc2      	ittt	gt
  4021aa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4021ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4021b2:	bd70      	popgt	{r4, r5, r6, pc}
  4021b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021b8:	f04f 0e00 	mov.w	lr, #0
  4021bc:	3c01      	subs	r4, #1
  4021be:	e690      	b.n	401ee2 <__aeabi_dmul+0xde>
  4021c0:	ea45 0e06 	orr.w	lr, r5, r6
  4021c4:	e68d      	b.n	401ee2 <__aeabi_dmul+0xde>
  4021c6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4021ca:	ea94 0f0c 	teq	r4, ip
  4021ce:	bf08      	it	eq
  4021d0:	ea95 0f0c 	teqeq	r5, ip
  4021d4:	f43f af3b 	beq.w	40204e <__aeabi_dmul+0x24a>
  4021d8:	ea94 0f0c 	teq	r4, ip
  4021dc:	d10a      	bne.n	4021f4 <__aeabi_ddiv+0x19c>
  4021de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021e2:	f47f af34 	bne.w	40204e <__aeabi_dmul+0x24a>
  4021e6:	ea95 0f0c 	teq	r5, ip
  4021ea:	f47f af25 	bne.w	402038 <__aeabi_dmul+0x234>
  4021ee:	4610      	mov	r0, r2
  4021f0:	4619      	mov	r1, r3
  4021f2:	e72c      	b.n	40204e <__aeabi_dmul+0x24a>
  4021f4:	ea95 0f0c 	teq	r5, ip
  4021f8:	d106      	bne.n	402208 <__aeabi_ddiv+0x1b0>
  4021fa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4021fe:	f43f aefd 	beq.w	401ffc <__aeabi_dmul+0x1f8>
  402202:	4610      	mov	r0, r2
  402204:	4619      	mov	r1, r3
  402206:	e722      	b.n	40204e <__aeabi_dmul+0x24a>
  402208:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40220c:	bf18      	it	ne
  40220e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402212:	f47f aec5 	bne.w	401fa0 <__aeabi_dmul+0x19c>
  402216:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40221a:	f47f af0d 	bne.w	402038 <__aeabi_dmul+0x234>
  40221e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402222:	f47f aeeb 	bne.w	401ffc <__aeabi_dmul+0x1f8>
  402226:	e712      	b.n	40204e <__aeabi_dmul+0x24a>

00402228 <__aeabi_d2f>:
  402228:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40222c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402230:	bf24      	itt	cs
  402232:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402236:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40223a:	d90d      	bls.n	402258 <__aeabi_d2f+0x30>
  40223c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402240:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402244:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402248:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40224c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402250:	bf08      	it	eq
  402252:	f020 0001 	biceq.w	r0, r0, #1
  402256:	4770      	bx	lr
  402258:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40225c:	d121      	bne.n	4022a2 <__aeabi_d2f+0x7a>
  40225e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402262:	bfbc      	itt	lt
  402264:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402268:	4770      	bxlt	lr
  40226a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40226e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402272:	f1c2 0218 	rsb	r2, r2, #24
  402276:	f1c2 0c20 	rsb	ip, r2, #32
  40227a:	fa10 f30c 	lsls.w	r3, r0, ip
  40227e:	fa20 f002 	lsr.w	r0, r0, r2
  402282:	bf18      	it	ne
  402284:	f040 0001 	orrne.w	r0, r0, #1
  402288:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40228c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402290:	fa03 fc0c 	lsl.w	ip, r3, ip
  402294:	ea40 000c 	orr.w	r0, r0, ip
  402298:	fa23 f302 	lsr.w	r3, r3, r2
  40229c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4022a0:	e7cc      	b.n	40223c <__aeabi_d2f+0x14>
  4022a2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4022a6:	d107      	bne.n	4022b8 <__aeabi_d2f+0x90>
  4022a8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4022ac:	bf1e      	ittt	ne
  4022ae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4022b2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4022b6:	4770      	bxne	lr
  4022b8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4022bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4022c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4022c4:	4770      	bx	lr
  4022c6:	bf00      	nop

004022c8 <__libc_init_array>:
  4022c8:	b570      	push	{r4, r5, r6, lr}
  4022ca:	4e0f      	ldr	r6, [pc, #60]	; (402308 <__libc_init_array+0x40>)
  4022cc:	4d0f      	ldr	r5, [pc, #60]	; (40230c <__libc_init_array+0x44>)
  4022ce:	1b76      	subs	r6, r6, r5
  4022d0:	10b6      	asrs	r6, r6, #2
  4022d2:	bf18      	it	ne
  4022d4:	2400      	movne	r4, #0
  4022d6:	d005      	beq.n	4022e4 <__libc_init_array+0x1c>
  4022d8:	3401      	adds	r4, #1
  4022da:	f855 3b04 	ldr.w	r3, [r5], #4
  4022de:	4798      	blx	r3
  4022e0:	42a6      	cmp	r6, r4
  4022e2:	d1f9      	bne.n	4022d8 <__libc_init_array+0x10>
  4022e4:	4e0a      	ldr	r6, [pc, #40]	; (402310 <__libc_init_array+0x48>)
  4022e6:	4d0b      	ldr	r5, [pc, #44]	; (402314 <__libc_init_array+0x4c>)
  4022e8:	1b76      	subs	r6, r6, r5
  4022ea:	f004 ff41 	bl	407170 <_init>
  4022ee:	10b6      	asrs	r6, r6, #2
  4022f0:	bf18      	it	ne
  4022f2:	2400      	movne	r4, #0
  4022f4:	d006      	beq.n	402304 <__libc_init_array+0x3c>
  4022f6:	3401      	adds	r4, #1
  4022f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4022fc:	4798      	blx	r3
  4022fe:	42a6      	cmp	r6, r4
  402300:	d1f9      	bne.n	4022f6 <__libc_init_array+0x2e>
  402302:	bd70      	pop	{r4, r5, r6, pc}
  402304:	bd70      	pop	{r4, r5, r6, pc}
  402306:	bf00      	nop
  402308:	0040717c 	.word	0x0040717c
  40230c:	0040717c 	.word	0x0040717c
  402310:	00407184 	.word	0x00407184
  402314:	0040717c 	.word	0x0040717c

00402318 <memset>:
  402318:	b470      	push	{r4, r5, r6}
  40231a:	0786      	lsls	r6, r0, #30
  40231c:	d046      	beq.n	4023ac <memset+0x94>
  40231e:	1e54      	subs	r4, r2, #1
  402320:	2a00      	cmp	r2, #0
  402322:	d041      	beq.n	4023a8 <memset+0x90>
  402324:	b2ca      	uxtb	r2, r1
  402326:	4603      	mov	r3, r0
  402328:	e002      	b.n	402330 <memset+0x18>
  40232a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40232e:	d33b      	bcc.n	4023a8 <memset+0x90>
  402330:	f803 2b01 	strb.w	r2, [r3], #1
  402334:	079d      	lsls	r5, r3, #30
  402336:	d1f8      	bne.n	40232a <memset+0x12>
  402338:	2c03      	cmp	r4, #3
  40233a:	d92e      	bls.n	40239a <memset+0x82>
  40233c:	b2cd      	uxtb	r5, r1
  40233e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402342:	2c0f      	cmp	r4, #15
  402344:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402348:	d919      	bls.n	40237e <memset+0x66>
  40234a:	f103 0210 	add.w	r2, r3, #16
  40234e:	4626      	mov	r6, r4
  402350:	3e10      	subs	r6, #16
  402352:	2e0f      	cmp	r6, #15
  402354:	f842 5c10 	str.w	r5, [r2, #-16]
  402358:	f842 5c0c 	str.w	r5, [r2, #-12]
  40235c:	f842 5c08 	str.w	r5, [r2, #-8]
  402360:	f842 5c04 	str.w	r5, [r2, #-4]
  402364:	f102 0210 	add.w	r2, r2, #16
  402368:	d8f2      	bhi.n	402350 <memset+0x38>
  40236a:	f1a4 0210 	sub.w	r2, r4, #16
  40236e:	f022 020f 	bic.w	r2, r2, #15
  402372:	f004 040f 	and.w	r4, r4, #15
  402376:	3210      	adds	r2, #16
  402378:	2c03      	cmp	r4, #3
  40237a:	4413      	add	r3, r2
  40237c:	d90d      	bls.n	40239a <memset+0x82>
  40237e:	461e      	mov	r6, r3
  402380:	4622      	mov	r2, r4
  402382:	3a04      	subs	r2, #4
  402384:	2a03      	cmp	r2, #3
  402386:	f846 5b04 	str.w	r5, [r6], #4
  40238a:	d8fa      	bhi.n	402382 <memset+0x6a>
  40238c:	1f22      	subs	r2, r4, #4
  40238e:	f022 0203 	bic.w	r2, r2, #3
  402392:	3204      	adds	r2, #4
  402394:	4413      	add	r3, r2
  402396:	f004 0403 	and.w	r4, r4, #3
  40239a:	b12c      	cbz	r4, 4023a8 <memset+0x90>
  40239c:	b2c9      	uxtb	r1, r1
  40239e:	441c      	add	r4, r3
  4023a0:	f803 1b01 	strb.w	r1, [r3], #1
  4023a4:	429c      	cmp	r4, r3
  4023a6:	d1fb      	bne.n	4023a0 <memset+0x88>
  4023a8:	bc70      	pop	{r4, r5, r6}
  4023aa:	4770      	bx	lr
  4023ac:	4614      	mov	r4, r2
  4023ae:	4603      	mov	r3, r0
  4023b0:	e7c2      	b.n	402338 <memset+0x20>
  4023b2:	bf00      	nop

004023b4 <sprintf>:
  4023b4:	b40e      	push	{r1, r2, r3}
  4023b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4023b8:	b09c      	sub	sp, #112	; 0x70
  4023ba:	ab21      	add	r3, sp, #132	; 0x84
  4023bc:	490f      	ldr	r1, [pc, #60]	; (4023fc <sprintf+0x48>)
  4023be:	f853 2b04 	ldr.w	r2, [r3], #4
  4023c2:	9301      	str	r3, [sp, #4]
  4023c4:	4605      	mov	r5, r0
  4023c6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4023ca:	6808      	ldr	r0, [r1, #0]
  4023cc:	9502      	str	r5, [sp, #8]
  4023ce:	f44f 7702 	mov.w	r7, #520	; 0x208
  4023d2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4023d6:	a902      	add	r1, sp, #8
  4023d8:	9506      	str	r5, [sp, #24]
  4023da:	f8ad 7014 	strh.w	r7, [sp, #20]
  4023de:	9404      	str	r4, [sp, #16]
  4023e0:	9407      	str	r4, [sp, #28]
  4023e2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4023e6:	f000 f80b 	bl	402400 <_svfprintf_r>
  4023ea:	9b02      	ldr	r3, [sp, #8]
  4023ec:	2200      	movs	r2, #0
  4023ee:	701a      	strb	r2, [r3, #0]
  4023f0:	b01c      	add	sp, #112	; 0x70
  4023f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4023f6:	b003      	add	sp, #12
  4023f8:	4770      	bx	lr
  4023fa:	bf00      	nop
  4023fc:	20400020 	.word	0x20400020

00402400 <_svfprintf_r>:
  402400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402404:	b0c3      	sub	sp, #268	; 0x10c
  402406:	460c      	mov	r4, r1
  402408:	910b      	str	r1, [sp, #44]	; 0x2c
  40240a:	4692      	mov	sl, r2
  40240c:	930f      	str	r3, [sp, #60]	; 0x3c
  40240e:	900c      	str	r0, [sp, #48]	; 0x30
  402410:	f002 fa0e 	bl	404830 <_localeconv_r>
  402414:	6803      	ldr	r3, [r0, #0]
  402416:	931a      	str	r3, [sp, #104]	; 0x68
  402418:	4618      	mov	r0, r3
  40241a:	f003 f8f1 	bl	405600 <strlen>
  40241e:	89a3      	ldrh	r3, [r4, #12]
  402420:	9019      	str	r0, [sp, #100]	; 0x64
  402422:	0619      	lsls	r1, r3, #24
  402424:	d503      	bpl.n	40242e <_svfprintf_r+0x2e>
  402426:	6923      	ldr	r3, [r4, #16]
  402428:	2b00      	cmp	r3, #0
  40242a:	f001 8003 	beq.w	403434 <_svfprintf_r+0x1034>
  40242e:	2300      	movs	r3, #0
  402430:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402434:	9313      	str	r3, [sp, #76]	; 0x4c
  402436:	9315      	str	r3, [sp, #84]	; 0x54
  402438:	9314      	str	r3, [sp, #80]	; 0x50
  40243a:	9327      	str	r3, [sp, #156]	; 0x9c
  40243c:	9326      	str	r3, [sp, #152]	; 0x98
  40243e:	9318      	str	r3, [sp, #96]	; 0x60
  402440:	931b      	str	r3, [sp, #108]	; 0x6c
  402442:	9309      	str	r3, [sp, #36]	; 0x24
  402444:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402448:	46c8      	mov	r8, r9
  40244a:	9316      	str	r3, [sp, #88]	; 0x58
  40244c:	9317      	str	r3, [sp, #92]	; 0x5c
  40244e:	f89a 3000 	ldrb.w	r3, [sl]
  402452:	4654      	mov	r4, sl
  402454:	b1e3      	cbz	r3, 402490 <_svfprintf_r+0x90>
  402456:	2b25      	cmp	r3, #37	; 0x25
  402458:	d102      	bne.n	402460 <_svfprintf_r+0x60>
  40245a:	e019      	b.n	402490 <_svfprintf_r+0x90>
  40245c:	2b25      	cmp	r3, #37	; 0x25
  40245e:	d003      	beq.n	402468 <_svfprintf_r+0x68>
  402460:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402464:	2b00      	cmp	r3, #0
  402466:	d1f9      	bne.n	40245c <_svfprintf_r+0x5c>
  402468:	eba4 050a 	sub.w	r5, r4, sl
  40246c:	b185      	cbz	r5, 402490 <_svfprintf_r+0x90>
  40246e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402470:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402472:	f8c8 a000 	str.w	sl, [r8]
  402476:	3301      	adds	r3, #1
  402478:	442a      	add	r2, r5
  40247a:	2b07      	cmp	r3, #7
  40247c:	f8c8 5004 	str.w	r5, [r8, #4]
  402480:	9227      	str	r2, [sp, #156]	; 0x9c
  402482:	9326      	str	r3, [sp, #152]	; 0x98
  402484:	dc7f      	bgt.n	402586 <_svfprintf_r+0x186>
  402486:	f108 0808 	add.w	r8, r8, #8
  40248a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40248c:	442b      	add	r3, r5
  40248e:	9309      	str	r3, [sp, #36]	; 0x24
  402490:	7823      	ldrb	r3, [r4, #0]
  402492:	2b00      	cmp	r3, #0
  402494:	d07f      	beq.n	402596 <_svfprintf_r+0x196>
  402496:	2300      	movs	r3, #0
  402498:	461a      	mov	r2, r3
  40249a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40249e:	4619      	mov	r1, r3
  4024a0:	930d      	str	r3, [sp, #52]	; 0x34
  4024a2:	469b      	mov	fp, r3
  4024a4:	f04f 30ff 	mov.w	r0, #4294967295
  4024a8:	7863      	ldrb	r3, [r4, #1]
  4024aa:	900a      	str	r0, [sp, #40]	; 0x28
  4024ac:	f104 0a01 	add.w	sl, r4, #1
  4024b0:	f10a 0a01 	add.w	sl, sl, #1
  4024b4:	f1a3 0020 	sub.w	r0, r3, #32
  4024b8:	2858      	cmp	r0, #88	; 0x58
  4024ba:	f200 83c1 	bhi.w	402c40 <_svfprintf_r+0x840>
  4024be:	e8df f010 	tbh	[pc, r0, lsl #1]
  4024c2:	0238      	.short	0x0238
  4024c4:	03bf03bf 	.word	0x03bf03bf
  4024c8:	03bf0240 	.word	0x03bf0240
  4024cc:	03bf03bf 	.word	0x03bf03bf
  4024d0:	03bf03bf 	.word	0x03bf03bf
  4024d4:	024503bf 	.word	0x024503bf
  4024d8:	03bf0203 	.word	0x03bf0203
  4024dc:	026b005d 	.word	0x026b005d
  4024e0:	028603bf 	.word	0x028603bf
  4024e4:	039d039d 	.word	0x039d039d
  4024e8:	039d039d 	.word	0x039d039d
  4024ec:	039d039d 	.word	0x039d039d
  4024f0:	039d039d 	.word	0x039d039d
  4024f4:	03bf039d 	.word	0x03bf039d
  4024f8:	03bf03bf 	.word	0x03bf03bf
  4024fc:	03bf03bf 	.word	0x03bf03bf
  402500:	03bf03bf 	.word	0x03bf03bf
  402504:	03bf03bf 	.word	0x03bf03bf
  402508:	033703bf 	.word	0x033703bf
  40250c:	03bf0357 	.word	0x03bf0357
  402510:	03bf0357 	.word	0x03bf0357
  402514:	03bf03bf 	.word	0x03bf03bf
  402518:	039803bf 	.word	0x039803bf
  40251c:	03bf03bf 	.word	0x03bf03bf
  402520:	03bf03ad 	.word	0x03bf03ad
  402524:	03bf03bf 	.word	0x03bf03bf
  402528:	03bf03bf 	.word	0x03bf03bf
  40252c:	03bf0259 	.word	0x03bf0259
  402530:	031e03bf 	.word	0x031e03bf
  402534:	03bf03bf 	.word	0x03bf03bf
  402538:	03bf03bf 	.word	0x03bf03bf
  40253c:	03bf03bf 	.word	0x03bf03bf
  402540:	03bf03bf 	.word	0x03bf03bf
  402544:	03bf03bf 	.word	0x03bf03bf
  402548:	02db02c6 	.word	0x02db02c6
  40254c:	03570357 	.word	0x03570357
  402550:	028b0357 	.word	0x028b0357
  402554:	03bf02db 	.word	0x03bf02db
  402558:	029003bf 	.word	0x029003bf
  40255c:	029d03bf 	.word	0x029d03bf
  402560:	02b401cc 	.word	0x02b401cc
  402564:	03bf0208 	.word	0x03bf0208
  402568:	03bf01e1 	.word	0x03bf01e1
  40256c:	03bf007e 	.word	0x03bf007e
  402570:	020d03bf 	.word	0x020d03bf
  402574:	980d      	ldr	r0, [sp, #52]	; 0x34
  402576:	930f      	str	r3, [sp, #60]	; 0x3c
  402578:	4240      	negs	r0, r0
  40257a:	900d      	str	r0, [sp, #52]	; 0x34
  40257c:	f04b 0b04 	orr.w	fp, fp, #4
  402580:	f89a 3000 	ldrb.w	r3, [sl]
  402584:	e794      	b.n	4024b0 <_svfprintf_r+0xb0>
  402586:	aa25      	add	r2, sp, #148	; 0x94
  402588:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40258a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40258c:	f003 f8a6 	bl	4056dc <__ssprint_r>
  402590:	b940      	cbnz	r0, 4025a4 <_svfprintf_r+0x1a4>
  402592:	46c8      	mov	r8, r9
  402594:	e779      	b.n	40248a <_svfprintf_r+0x8a>
  402596:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402598:	b123      	cbz	r3, 4025a4 <_svfprintf_r+0x1a4>
  40259a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40259c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40259e:	aa25      	add	r2, sp, #148	; 0x94
  4025a0:	f003 f89c 	bl	4056dc <__ssprint_r>
  4025a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4025a6:	899b      	ldrh	r3, [r3, #12]
  4025a8:	f013 0f40 	tst.w	r3, #64	; 0x40
  4025ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025ae:	bf18      	it	ne
  4025b0:	f04f 33ff 	movne.w	r3, #4294967295
  4025b4:	9309      	str	r3, [sp, #36]	; 0x24
  4025b6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4025b8:	b043      	add	sp, #268	; 0x10c
  4025ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025be:	f01b 0f20 	tst.w	fp, #32
  4025c2:	9311      	str	r3, [sp, #68]	; 0x44
  4025c4:	f040 81dd 	bne.w	402982 <_svfprintf_r+0x582>
  4025c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025ca:	f01b 0f10 	tst.w	fp, #16
  4025ce:	4613      	mov	r3, r2
  4025d0:	f040 856e 	bne.w	4030b0 <_svfprintf_r+0xcb0>
  4025d4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025d8:	f000 856a 	beq.w	4030b0 <_svfprintf_r+0xcb0>
  4025dc:	8814      	ldrh	r4, [r2, #0]
  4025de:	3204      	adds	r2, #4
  4025e0:	2500      	movs	r5, #0
  4025e2:	2301      	movs	r3, #1
  4025e4:	920f      	str	r2, [sp, #60]	; 0x3c
  4025e6:	2700      	movs	r7, #0
  4025e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4025ec:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025ee:	1c4a      	adds	r2, r1, #1
  4025f0:	f000 8265 	beq.w	402abe <_svfprintf_r+0x6be>
  4025f4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4025f8:	9207      	str	r2, [sp, #28]
  4025fa:	ea54 0205 	orrs.w	r2, r4, r5
  4025fe:	f040 8264 	bne.w	402aca <_svfprintf_r+0x6ca>
  402602:	2900      	cmp	r1, #0
  402604:	f040 843c 	bne.w	402e80 <_svfprintf_r+0xa80>
  402608:	2b00      	cmp	r3, #0
  40260a:	f040 84d7 	bne.w	402fbc <_svfprintf_r+0xbbc>
  40260e:	f01b 0301 	ands.w	r3, fp, #1
  402612:	930e      	str	r3, [sp, #56]	; 0x38
  402614:	f000 8604 	beq.w	403220 <_svfprintf_r+0xe20>
  402618:	ae42      	add	r6, sp, #264	; 0x108
  40261a:	2330      	movs	r3, #48	; 0x30
  40261c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402622:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402624:	4293      	cmp	r3, r2
  402626:	bfb8      	it	lt
  402628:	4613      	movlt	r3, r2
  40262a:	9308      	str	r3, [sp, #32]
  40262c:	2300      	movs	r3, #0
  40262e:	9312      	str	r3, [sp, #72]	; 0x48
  402630:	b117      	cbz	r7, 402638 <_svfprintf_r+0x238>
  402632:	9b08      	ldr	r3, [sp, #32]
  402634:	3301      	adds	r3, #1
  402636:	9308      	str	r3, [sp, #32]
  402638:	9b07      	ldr	r3, [sp, #28]
  40263a:	f013 0302 	ands.w	r3, r3, #2
  40263e:	9310      	str	r3, [sp, #64]	; 0x40
  402640:	d002      	beq.n	402648 <_svfprintf_r+0x248>
  402642:	9b08      	ldr	r3, [sp, #32]
  402644:	3302      	adds	r3, #2
  402646:	9308      	str	r3, [sp, #32]
  402648:	9b07      	ldr	r3, [sp, #28]
  40264a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40264e:	f040 830e 	bne.w	402c6e <_svfprintf_r+0x86e>
  402652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402654:	9a08      	ldr	r2, [sp, #32]
  402656:	eba3 0b02 	sub.w	fp, r3, r2
  40265a:	f1bb 0f00 	cmp.w	fp, #0
  40265e:	f340 8306 	ble.w	402c6e <_svfprintf_r+0x86e>
  402662:	f1bb 0f10 	cmp.w	fp, #16
  402666:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402668:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40266a:	dd29      	ble.n	4026c0 <_svfprintf_r+0x2c0>
  40266c:	4643      	mov	r3, r8
  40266e:	4621      	mov	r1, r4
  402670:	46a8      	mov	r8, r5
  402672:	2710      	movs	r7, #16
  402674:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402676:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402678:	e006      	b.n	402688 <_svfprintf_r+0x288>
  40267a:	f1ab 0b10 	sub.w	fp, fp, #16
  40267e:	f1bb 0f10 	cmp.w	fp, #16
  402682:	f103 0308 	add.w	r3, r3, #8
  402686:	dd18      	ble.n	4026ba <_svfprintf_r+0x2ba>
  402688:	3201      	adds	r2, #1
  40268a:	48b7      	ldr	r0, [pc, #732]	; (402968 <_svfprintf_r+0x568>)
  40268c:	9226      	str	r2, [sp, #152]	; 0x98
  40268e:	3110      	adds	r1, #16
  402690:	2a07      	cmp	r2, #7
  402692:	9127      	str	r1, [sp, #156]	; 0x9c
  402694:	e883 0081 	stmia.w	r3, {r0, r7}
  402698:	ddef      	ble.n	40267a <_svfprintf_r+0x27a>
  40269a:	aa25      	add	r2, sp, #148	; 0x94
  40269c:	4629      	mov	r1, r5
  40269e:	4620      	mov	r0, r4
  4026a0:	f003 f81c 	bl	4056dc <__ssprint_r>
  4026a4:	2800      	cmp	r0, #0
  4026a6:	f47f af7d 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4026aa:	f1ab 0b10 	sub.w	fp, fp, #16
  4026ae:	f1bb 0f10 	cmp.w	fp, #16
  4026b2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4026b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4026b6:	464b      	mov	r3, r9
  4026b8:	dce6      	bgt.n	402688 <_svfprintf_r+0x288>
  4026ba:	4645      	mov	r5, r8
  4026bc:	460c      	mov	r4, r1
  4026be:	4698      	mov	r8, r3
  4026c0:	3201      	adds	r2, #1
  4026c2:	4ba9      	ldr	r3, [pc, #676]	; (402968 <_svfprintf_r+0x568>)
  4026c4:	9226      	str	r2, [sp, #152]	; 0x98
  4026c6:	445c      	add	r4, fp
  4026c8:	2a07      	cmp	r2, #7
  4026ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4026cc:	e888 0808 	stmia.w	r8, {r3, fp}
  4026d0:	f300 8498 	bgt.w	403004 <_svfprintf_r+0xc04>
  4026d4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026d8:	f108 0808 	add.w	r8, r8, #8
  4026dc:	b177      	cbz	r7, 4026fc <_svfprintf_r+0x2fc>
  4026de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026e0:	3301      	adds	r3, #1
  4026e2:	3401      	adds	r4, #1
  4026e4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4026e8:	2201      	movs	r2, #1
  4026ea:	2b07      	cmp	r3, #7
  4026ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4026ee:	9326      	str	r3, [sp, #152]	; 0x98
  4026f0:	e888 0006 	stmia.w	r8, {r1, r2}
  4026f4:	f300 83db 	bgt.w	402eae <_svfprintf_r+0xaae>
  4026f8:	f108 0808 	add.w	r8, r8, #8
  4026fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026fe:	b16b      	cbz	r3, 40271c <_svfprintf_r+0x31c>
  402700:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402702:	3301      	adds	r3, #1
  402704:	3402      	adds	r4, #2
  402706:	a91e      	add	r1, sp, #120	; 0x78
  402708:	2202      	movs	r2, #2
  40270a:	2b07      	cmp	r3, #7
  40270c:	9427      	str	r4, [sp, #156]	; 0x9c
  40270e:	9326      	str	r3, [sp, #152]	; 0x98
  402710:	e888 0006 	stmia.w	r8, {r1, r2}
  402714:	f300 83d6 	bgt.w	402ec4 <_svfprintf_r+0xac4>
  402718:	f108 0808 	add.w	r8, r8, #8
  40271c:	2d80      	cmp	r5, #128	; 0x80
  40271e:	f000 8315 	beq.w	402d4c <_svfprintf_r+0x94c>
  402722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402724:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402726:	1a9f      	subs	r7, r3, r2
  402728:	2f00      	cmp	r7, #0
  40272a:	dd36      	ble.n	40279a <_svfprintf_r+0x39a>
  40272c:	2f10      	cmp	r7, #16
  40272e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402730:	4d8e      	ldr	r5, [pc, #568]	; (40296c <_svfprintf_r+0x56c>)
  402732:	dd27      	ble.n	402784 <_svfprintf_r+0x384>
  402734:	4642      	mov	r2, r8
  402736:	4621      	mov	r1, r4
  402738:	46b0      	mov	r8, r6
  40273a:	f04f 0b10 	mov.w	fp, #16
  40273e:	462e      	mov	r6, r5
  402740:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402742:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402744:	e004      	b.n	402750 <_svfprintf_r+0x350>
  402746:	3f10      	subs	r7, #16
  402748:	2f10      	cmp	r7, #16
  40274a:	f102 0208 	add.w	r2, r2, #8
  40274e:	dd15      	ble.n	40277c <_svfprintf_r+0x37c>
  402750:	3301      	adds	r3, #1
  402752:	3110      	adds	r1, #16
  402754:	2b07      	cmp	r3, #7
  402756:	9127      	str	r1, [sp, #156]	; 0x9c
  402758:	9326      	str	r3, [sp, #152]	; 0x98
  40275a:	e882 0840 	stmia.w	r2, {r6, fp}
  40275e:	ddf2      	ble.n	402746 <_svfprintf_r+0x346>
  402760:	aa25      	add	r2, sp, #148	; 0x94
  402762:	4629      	mov	r1, r5
  402764:	4620      	mov	r0, r4
  402766:	f002 ffb9 	bl	4056dc <__ssprint_r>
  40276a:	2800      	cmp	r0, #0
  40276c:	f47f af1a 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402770:	3f10      	subs	r7, #16
  402772:	2f10      	cmp	r7, #16
  402774:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402776:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402778:	464a      	mov	r2, r9
  40277a:	dce9      	bgt.n	402750 <_svfprintf_r+0x350>
  40277c:	4635      	mov	r5, r6
  40277e:	460c      	mov	r4, r1
  402780:	4646      	mov	r6, r8
  402782:	4690      	mov	r8, r2
  402784:	3301      	adds	r3, #1
  402786:	443c      	add	r4, r7
  402788:	2b07      	cmp	r3, #7
  40278a:	9427      	str	r4, [sp, #156]	; 0x9c
  40278c:	9326      	str	r3, [sp, #152]	; 0x98
  40278e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402792:	f300 8381 	bgt.w	402e98 <_svfprintf_r+0xa98>
  402796:	f108 0808 	add.w	r8, r8, #8
  40279a:	9b07      	ldr	r3, [sp, #28]
  40279c:	05df      	lsls	r7, r3, #23
  40279e:	f100 8268 	bmi.w	402c72 <_svfprintf_r+0x872>
  4027a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4027a6:	f8c8 6000 	str.w	r6, [r8]
  4027aa:	3301      	adds	r3, #1
  4027ac:	440c      	add	r4, r1
  4027ae:	2b07      	cmp	r3, #7
  4027b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4027b2:	f8c8 1004 	str.w	r1, [r8, #4]
  4027b6:	9326      	str	r3, [sp, #152]	; 0x98
  4027b8:	f300 834d 	bgt.w	402e56 <_svfprintf_r+0xa56>
  4027bc:	f108 0808 	add.w	r8, r8, #8
  4027c0:	9b07      	ldr	r3, [sp, #28]
  4027c2:	075b      	lsls	r3, r3, #29
  4027c4:	d53a      	bpl.n	40283c <_svfprintf_r+0x43c>
  4027c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027c8:	9a08      	ldr	r2, [sp, #32]
  4027ca:	1a9d      	subs	r5, r3, r2
  4027cc:	2d00      	cmp	r5, #0
  4027ce:	dd35      	ble.n	40283c <_svfprintf_r+0x43c>
  4027d0:	2d10      	cmp	r5, #16
  4027d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027d4:	dd20      	ble.n	402818 <_svfprintf_r+0x418>
  4027d6:	2610      	movs	r6, #16
  4027d8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4027da:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4027de:	e004      	b.n	4027ea <_svfprintf_r+0x3ea>
  4027e0:	3d10      	subs	r5, #16
  4027e2:	2d10      	cmp	r5, #16
  4027e4:	f108 0808 	add.w	r8, r8, #8
  4027e8:	dd16      	ble.n	402818 <_svfprintf_r+0x418>
  4027ea:	3301      	adds	r3, #1
  4027ec:	4a5e      	ldr	r2, [pc, #376]	; (402968 <_svfprintf_r+0x568>)
  4027ee:	9326      	str	r3, [sp, #152]	; 0x98
  4027f0:	3410      	adds	r4, #16
  4027f2:	2b07      	cmp	r3, #7
  4027f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027f6:	e888 0044 	stmia.w	r8, {r2, r6}
  4027fa:	ddf1      	ble.n	4027e0 <_svfprintf_r+0x3e0>
  4027fc:	aa25      	add	r2, sp, #148	; 0x94
  4027fe:	4659      	mov	r1, fp
  402800:	4638      	mov	r0, r7
  402802:	f002 ff6b 	bl	4056dc <__ssprint_r>
  402806:	2800      	cmp	r0, #0
  402808:	f47f aecc 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  40280c:	3d10      	subs	r5, #16
  40280e:	2d10      	cmp	r5, #16
  402810:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402812:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402814:	46c8      	mov	r8, r9
  402816:	dce8      	bgt.n	4027ea <_svfprintf_r+0x3ea>
  402818:	3301      	adds	r3, #1
  40281a:	4a53      	ldr	r2, [pc, #332]	; (402968 <_svfprintf_r+0x568>)
  40281c:	9326      	str	r3, [sp, #152]	; 0x98
  40281e:	442c      	add	r4, r5
  402820:	2b07      	cmp	r3, #7
  402822:	9427      	str	r4, [sp, #156]	; 0x9c
  402824:	e888 0024 	stmia.w	r8, {r2, r5}
  402828:	dd08      	ble.n	40283c <_svfprintf_r+0x43c>
  40282a:	aa25      	add	r2, sp, #148	; 0x94
  40282c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40282e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402830:	f002 ff54 	bl	4056dc <__ssprint_r>
  402834:	2800      	cmp	r0, #0
  402836:	f47f aeb5 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  40283a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40283c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40283e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402840:	9908      	ldr	r1, [sp, #32]
  402842:	428a      	cmp	r2, r1
  402844:	bfac      	ite	ge
  402846:	189b      	addge	r3, r3, r2
  402848:	185b      	addlt	r3, r3, r1
  40284a:	9309      	str	r3, [sp, #36]	; 0x24
  40284c:	2c00      	cmp	r4, #0
  40284e:	f040 830d 	bne.w	402e6c <_svfprintf_r+0xa6c>
  402852:	2300      	movs	r3, #0
  402854:	9326      	str	r3, [sp, #152]	; 0x98
  402856:	46c8      	mov	r8, r9
  402858:	e5f9      	b.n	40244e <_svfprintf_r+0x4e>
  40285a:	9311      	str	r3, [sp, #68]	; 0x44
  40285c:	f01b 0320 	ands.w	r3, fp, #32
  402860:	f040 81e3 	bne.w	402c2a <_svfprintf_r+0x82a>
  402864:	f01b 0210 	ands.w	r2, fp, #16
  402868:	f040 842e 	bne.w	4030c8 <_svfprintf_r+0xcc8>
  40286c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402870:	f000 842a 	beq.w	4030c8 <_svfprintf_r+0xcc8>
  402874:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402876:	4613      	mov	r3, r2
  402878:	460a      	mov	r2, r1
  40287a:	3204      	adds	r2, #4
  40287c:	880c      	ldrh	r4, [r1, #0]
  40287e:	920f      	str	r2, [sp, #60]	; 0x3c
  402880:	2500      	movs	r5, #0
  402882:	e6b0      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402884:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402886:	9311      	str	r3, [sp, #68]	; 0x44
  402888:	6816      	ldr	r6, [r2, #0]
  40288a:	2400      	movs	r4, #0
  40288c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402890:	1d15      	adds	r5, r2, #4
  402892:	2e00      	cmp	r6, #0
  402894:	f000 86a7 	beq.w	4035e6 <_svfprintf_r+0x11e6>
  402898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40289a:	1c53      	adds	r3, r2, #1
  40289c:	f000 8609 	beq.w	4034b2 <_svfprintf_r+0x10b2>
  4028a0:	4621      	mov	r1, r4
  4028a2:	4630      	mov	r0, r6
  4028a4:	f002 fa8c 	bl	404dc0 <memchr>
  4028a8:	2800      	cmp	r0, #0
  4028aa:	f000 86e1 	beq.w	403670 <_svfprintf_r+0x1270>
  4028ae:	1b83      	subs	r3, r0, r6
  4028b0:	930e      	str	r3, [sp, #56]	; 0x38
  4028b2:	940a      	str	r4, [sp, #40]	; 0x28
  4028b4:	950f      	str	r5, [sp, #60]	; 0x3c
  4028b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4028be:	9308      	str	r3, [sp, #32]
  4028c0:	9412      	str	r4, [sp, #72]	; 0x48
  4028c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028c6:	e6b3      	b.n	402630 <_svfprintf_r+0x230>
  4028c8:	f89a 3000 	ldrb.w	r3, [sl]
  4028cc:	2201      	movs	r2, #1
  4028ce:	212b      	movs	r1, #43	; 0x2b
  4028d0:	e5ee      	b.n	4024b0 <_svfprintf_r+0xb0>
  4028d2:	f04b 0b20 	orr.w	fp, fp, #32
  4028d6:	f89a 3000 	ldrb.w	r3, [sl]
  4028da:	e5e9      	b.n	4024b0 <_svfprintf_r+0xb0>
  4028dc:	9311      	str	r3, [sp, #68]	; 0x44
  4028de:	2a00      	cmp	r2, #0
  4028e0:	f040 8795 	bne.w	40380e <_svfprintf_r+0x140e>
  4028e4:	4b22      	ldr	r3, [pc, #136]	; (402970 <_svfprintf_r+0x570>)
  4028e6:	9318      	str	r3, [sp, #96]	; 0x60
  4028e8:	f01b 0f20 	tst.w	fp, #32
  4028ec:	f040 8111 	bne.w	402b12 <_svfprintf_r+0x712>
  4028f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028f2:	f01b 0f10 	tst.w	fp, #16
  4028f6:	4613      	mov	r3, r2
  4028f8:	f040 83e1 	bne.w	4030be <_svfprintf_r+0xcbe>
  4028fc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402900:	f000 83dd 	beq.w	4030be <_svfprintf_r+0xcbe>
  402904:	3304      	adds	r3, #4
  402906:	8814      	ldrh	r4, [r2, #0]
  402908:	930f      	str	r3, [sp, #60]	; 0x3c
  40290a:	2500      	movs	r5, #0
  40290c:	f01b 0f01 	tst.w	fp, #1
  402910:	f000 810c 	beq.w	402b2c <_svfprintf_r+0x72c>
  402914:	ea54 0305 	orrs.w	r3, r4, r5
  402918:	f000 8108 	beq.w	402b2c <_svfprintf_r+0x72c>
  40291c:	2330      	movs	r3, #48	; 0x30
  40291e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402922:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402926:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40292a:	f04b 0b02 	orr.w	fp, fp, #2
  40292e:	2302      	movs	r3, #2
  402930:	e659      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402932:	f89a 3000 	ldrb.w	r3, [sl]
  402936:	2900      	cmp	r1, #0
  402938:	f47f adba 	bne.w	4024b0 <_svfprintf_r+0xb0>
  40293c:	2201      	movs	r2, #1
  40293e:	2120      	movs	r1, #32
  402940:	e5b6      	b.n	4024b0 <_svfprintf_r+0xb0>
  402942:	f04b 0b01 	orr.w	fp, fp, #1
  402946:	f89a 3000 	ldrb.w	r3, [sl]
  40294a:	e5b1      	b.n	4024b0 <_svfprintf_r+0xb0>
  40294c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40294e:	6823      	ldr	r3, [r4, #0]
  402950:	930d      	str	r3, [sp, #52]	; 0x34
  402952:	4618      	mov	r0, r3
  402954:	2800      	cmp	r0, #0
  402956:	4623      	mov	r3, r4
  402958:	f103 0304 	add.w	r3, r3, #4
  40295c:	f6ff ae0a 	blt.w	402574 <_svfprintf_r+0x174>
  402960:	930f      	str	r3, [sp, #60]	; 0x3c
  402962:	f89a 3000 	ldrb.w	r3, [sl]
  402966:	e5a3      	b.n	4024b0 <_svfprintf_r+0xb0>
  402968:	00406f2c 	.word	0x00406f2c
  40296c:	00406f3c 	.word	0x00406f3c
  402970:	00406f0c 	.word	0x00406f0c
  402974:	f04b 0b10 	orr.w	fp, fp, #16
  402978:	f01b 0f20 	tst.w	fp, #32
  40297c:	9311      	str	r3, [sp, #68]	; 0x44
  40297e:	f43f ae23 	beq.w	4025c8 <_svfprintf_r+0x1c8>
  402982:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402984:	3507      	adds	r5, #7
  402986:	f025 0307 	bic.w	r3, r5, #7
  40298a:	f103 0208 	add.w	r2, r3, #8
  40298e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402992:	920f      	str	r2, [sp, #60]	; 0x3c
  402994:	2301      	movs	r3, #1
  402996:	e626      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402998:	f89a 3000 	ldrb.w	r3, [sl]
  40299c:	2b2a      	cmp	r3, #42	; 0x2a
  40299e:	f10a 0401 	add.w	r4, sl, #1
  4029a2:	f000 8727 	beq.w	4037f4 <_svfprintf_r+0x13f4>
  4029a6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029aa:	2809      	cmp	r0, #9
  4029ac:	46a2      	mov	sl, r4
  4029ae:	f200 86ad 	bhi.w	40370c <_svfprintf_r+0x130c>
  4029b2:	2300      	movs	r3, #0
  4029b4:	461c      	mov	r4, r3
  4029b6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4029ba:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4029be:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4029c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029c6:	2809      	cmp	r0, #9
  4029c8:	d9f5      	bls.n	4029b6 <_svfprintf_r+0x5b6>
  4029ca:	940a      	str	r4, [sp, #40]	; 0x28
  4029cc:	e572      	b.n	4024b4 <_svfprintf_r+0xb4>
  4029ce:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4029d2:	f89a 3000 	ldrb.w	r3, [sl]
  4029d6:	e56b      	b.n	4024b0 <_svfprintf_r+0xb0>
  4029d8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4029dc:	f89a 3000 	ldrb.w	r3, [sl]
  4029e0:	e566      	b.n	4024b0 <_svfprintf_r+0xb0>
  4029e2:	f89a 3000 	ldrb.w	r3, [sl]
  4029e6:	2b6c      	cmp	r3, #108	; 0x6c
  4029e8:	bf03      	ittte	eq
  4029ea:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4029ee:	f04b 0b20 	orreq.w	fp, fp, #32
  4029f2:	f10a 0a01 	addeq.w	sl, sl, #1
  4029f6:	f04b 0b10 	orrne.w	fp, fp, #16
  4029fa:	e559      	b.n	4024b0 <_svfprintf_r+0xb0>
  4029fc:	2a00      	cmp	r2, #0
  4029fe:	f040 8711 	bne.w	403824 <_svfprintf_r+0x1424>
  402a02:	f01b 0f20 	tst.w	fp, #32
  402a06:	f040 84f9 	bne.w	4033fc <_svfprintf_r+0xffc>
  402a0a:	f01b 0f10 	tst.w	fp, #16
  402a0e:	f040 84ac 	bne.w	40336a <_svfprintf_r+0xf6a>
  402a12:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a16:	f000 84a8 	beq.w	40336a <_svfprintf_r+0xf6a>
  402a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a1c:	6813      	ldr	r3, [r2, #0]
  402a1e:	3204      	adds	r2, #4
  402a20:	920f      	str	r2, [sp, #60]	; 0x3c
  402a22:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402a26:	801a      	strh	r2, [r3, #0]
  402a28:	e511      	b.n	40244e <_svfprintf_r+0x4e>
  402a2a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a2c:	4bb3      	ldr	r3, [pc, #716]	; (402cfc <_svfprintf_r+0x8fc>)
  402a2e:	680c      	ldr	r4, [r1, #0]
  402a30:	9318      	str	r3, [sp, #96]	; 0x60
  402a32:	2230      	movs	r2, #48	; 0x30
  402a34:	2378      	movs	r3, #120	; 0x78
  402a36:	3104      	adds	r1, #4
  402a38:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402a3c:	9311      	str	r3, [sp, #68]	; 0x44
  402a3e:	f04b 0b02 	orr.w	fp, fp, #2
  402a42:	910f      	str	r1, [sp, #60]	; 0x3c
  402a44:	2500      	movs	r5, #0
  402a46:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402a4a:	2302      	movs	r3, #2
  402a4c:	e5cb      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402a4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a50:	9311      	str	r3, [sp, #68]	; 0x44
  402a52:	680a      	ldr	r2, [r1, #0]
  402a54:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a58:	2300      	movs	r3, #0
  402a5a:	460a      	mov	r2, r1
  402a5c:	461f      	mov	r7, r3
  402a5e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a62:	3204      	adds	r2, #4
  402a64:	2301      	movs	r3, #1
  402a66:	9308      	str	r3, [sp, #32]
  402a68:	f8cd b01c 	str.w	fp, [sp, #28]
  402a6c:	970a      	str	r7, [sp, #40]	; 0x28
  402a6e:	9712      	str	r7, [sp, #72]	; 0x48
  402a70:	920f      	str	r2, [sp, #60]	; 0x3c
  402a72:	930e      	str	r3, [sp, #56]	; 0x38
  402a74:	ae28      	add	r6, sp, #160	; 0xa0
  402a76:	e5df      	b.n	402638 <_svfprintf_r+0x238>
  402a78:	9311      	str	r3, [sp, #68]	; 0x44
  402a7a:	2a00      	cmp	r2, #0
  402a7c:	f040 86ea 	bne.w	403854 <_svfprintf_r+0x1454>
  402a80:	f01b 0f20 	tst.w	fp, #32
  402a84:	d15d      	bne.n	402b42 <_svfprintf_r+0x742>
  402a86:	f01b 0f10 	tst.w	fp, #16
  402a8a:	f040 8308 	bne.w	40309e <_svfprintf_r+0xc9e>
  402a8e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a92:	f000 8304 	beq.w	40309e <_svfprintf_r+0xc9e>
  402a96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a98:	f9b1 4000 	ldrsh.w	r4, [r1]
  402a9c:	3104      	adds	r1, #4
  402a9e:	17e5      	asrs	r5, r4, #31
  402aa0:	4622      	mov	r2, r4
  402aa2:	462b      	mov	r3, r5
  402aa4:	910f      	str	r1, [sp, #60]	; 0x3c
  402aa6:	2a00      	cmp	r2, #0
  402aa8:	f173 0300 	sbcs.w	r3, r3, #0
  402aac:	db58      	blt.n	402b60 <_svfprintf_r+0x760>
  402aae:	990a      	ldr	r1, [sp, #40]	; 0x28
  402ab0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ab4:	1c4a      	adds	r2, r1, #1
  402ab6:	f04f 0301 	mov.w	r3, #1
  402aba:	f47f ad9b 	bne.w	4025f4 <_svfprintf_r+0x1f4>
  402abe:	ea54 0205 	orrs.w	r2, r4, r5
  402ac2:	f000 81df 	beq.w	402e84 <_svfprintf_r+0xa84>
  402ac6:	f8cd b01c 	str.w	fp, [sp, #28]
  402aca:	2b01      	cmp	r3, #1
  402acc:	f000 827b 	beq.w	402fc6 <_svfprintf_r+0xbc6>
  402ad0:	2b02      	cmp	r3, #2
  402ad2:	f040 8206 	bne.w	402ee2 <_svfprintf_r+0xae2>
  402ad6:	9818      	ldr	r0, [sp, #96]	; 0x60
  402ad8:	464e      	mov	r6, r9
  402ada:	0923      	lsrs	r3, r4, #4
  402adc:	f004 010f 	and.w	r1, r4, #15
  402ae0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402ae4:	092a      	lsrs	r2, r5, #4
  402ae6:	461c      	mov	r4, r3
  402ae8:	4615      	mov	r5, r2
  402aea:	5c43      	ldrb	r3, [r0, r1]
  402aec:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402af0:	ea54 0305 	orrs.w	r3, r4, r5
  402af4:	d1f1      	bne.n	402ada <_svfprintf_r+0x6da>
  402af6:	eba9 0306 	sub.w	r3, r9, r6
  402afa:	930e      	str	r3, [sp, #56]	; 0x38
  402afc:	e590      	b.n	402620 <_svfprintf_r+0x220>
  402afe:	9311      	str	r3, [sp, #68]	; 0x44
  402b00:	2a00      	cmp	r2, #0
  402b02:	f040 86a3 	bne.w	40384c <_svfprintf_r+0x144c>
  402b06:	4b7e      	ldr	r3, [pc, #504]	; (402d00 <_svfprintf_r+0x900>)
  402b08:	9318      	str	r3, [sp, #96]	; 0x60
  402b0a:	f01b 0f20 	tst.w	fp, #32
  402b0e:	f43f aeef 	beq.w	4028f0 <_svfprintf_r+0x4f0>
  402b12:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b14:	3507      	adds	r5, #7
  402b16:	f025 0307 	bic.w	r3, r5, #7
  402b1a:	f103 0208 	add.w	r2, r3, #8
  402b1e:	f01b 0f01 	tst.w	fp, #1
  402b22:	920f      	str	r2, [sp, #60]	; 0x3c
  402b24:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b28:	f47f aef4 	bne.w	402914 <_svfprintf_r+0x514>
  402b2c:	2302      	movs	r3, #2
  402b2e:	e55a      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402b30:	9311      	str	r3, [sp, #68]	; 0x44
  402b32:	2a00      	cmp	r2, #0
  402b34:	f040 8686 	bne.w	403844 <_svfprintf_r+0x1444>
  402b38:	f04b 0b10 	orr.w	fp, fp, #16
  402b3c:	f01b 0f20 	tst.w	fp, #32
  402b40:	d0a1      	beq.n	402a86 <_svfprintf_r+0x686>
  402b42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b44:	3507      	adds	r5, #7
  402b46:	f025 0507 	bic.w	r5, r5, #7
  402b4a:	e9d5 2300 	ldrd	r2, r3, [r5]
  402b4e:	2a00      	cmp	r2, #0
  402b50:	f105 0108 	add.w	r1, r5, #8
  402b54:	461d      	mov	r5, r3
  402b56:	f173 0300 	sbcs.w	r3, r3, #0
  402b5a:	910f      	str	r1, [sp, #60]	; 0x3c
  402b5c:	4614      	mov	r4, r2
  402b5e:	daa6      	bge.n	402aae <_svfprintf_r+0x6ae>
  402b60:	272d      	movs	r7, #45	; 0x2d
  402b62:	4264      	negs	r4, r4
  402b64:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402b68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b6c:	2301      	movs	r3, #1
  402b6e:	e53d      	b.n	4025ec <_svfprintf_r+0x1ec>
  402b70:	9311      	str	r3, [sp, #68]	; 0x44
  402b72:	2a00      	cmp	r2, #0
  402b74:	f040 8662 	bne.w	40383c <_svfprintf_r+0x143c>
  402b78:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b7a:	3507      	adds	r5, #7
  402b7c:	f025 0307 	bic.w	r3, r5, #7
  402b80:	f103 0208 	add.w	r2, r3, #8
  402b84:	920f      	str	r2, [sp, #60]	; 0x3c
  402b86:	681a      	ldr	r2, [r3, #0]
  402b88:	9215      	str	r2, [sp, #84]	; 0x54
  402b8a:	685b      	ldr	r3, [r3, #4]
  402b8c:	9314      	str	r3, [sp, #80]	; 0x50
  402b8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b90:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402b92:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402b96:	4628      	mov	r0, r5
  402b98:	4621      	mov	r1, r4
  402b9a:	f04f 32ff 	mov.w	r2, #4294967295
  402b9e:	4b59      	ldr	r3, [pc, #356]	; (402d04 <_svfprintf_r+0x904>)
  402ba0:	f003 fa98 	bl	4060d4 <__aeabi_dcmpun>
  402ba4:	2800      	cmp	r0, #0
  402ba6:	f040 834a 	bne.w	40323e <_svfprintf_r+0xe3e>
  402baa:	4628      	mov	r0, r5
  402bac:	4621      	mov	r1, r4
  402bae:	f04f 32ff 	mov.w	r2, #4294967295
  402bb2:	4b54      	ldr	r3, [pc, #336]	; (402d04 <_svfprintf_r+0x904>)
  402bb4:	f003 fa70 	bl	406098 <__aeabi_dcmple>
  402bb8:	2800      	cmp	r0, #0
  402bba:	f040 8340 	bne.w	40323e <_svfprintf_r+0xe3e>
  402bbe:	a815      	add	r0, sp, #84	; 0x54
  402bc0:	c80d      	ldmia	r0, {r0, r2, r3}
  402bc2:	9914      	ldr	r1, [sp, #80]	; 0x50
  402bc4:	f003 fa5e 	bl	406084 <__aeabi_dcmplt>
  402bc8:	2800      	cmp	r0, #0
  402bca:	f040 8530 	bne.w	40362e <_svfprintf_r+0x122e>
  402bce:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bd2:	4e4d      	ldr	r6, [pc, #308]	; (402d08 <_svfprintf_r+0x908>)
  402bd4:	4b4d      	ldr	r3, [pc, #308]	; (402d0c <_svfprintf_r+0x90c>)
  402bd6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402bda:	9007      	str	r0, [sp, #28]
  402bdc:	9811      	ldr	r0, [sp, #68]	; 0x44
  402bde:	2203      	movs	r2, #3
  402be0:	2100      	movs	r1, #0
  402be2:	9208      	str	r2, [sp, #32]
  402be4:	910a      	str	r1, [sp, #40]	; 0x28
  402be6:	2847      	cmp	r0, #71	; 0x47
  402be8:	bfd8      	it	le
  402bea:	461e      	movle	r6, r3
  402bec:	920e      	str	r2, [sp, #56]	; 0x38
  402bee:	9112      	str	r1, [sp, #72]	; 0x48
  402bf0:	e51e      	b.n	402630 <_svfprintf_r+0x230>
  402bf2:	f04b 0b08 	orr.w	fp, fp, #8
  402bf6:	f89a 3000 	ldrb.w	r3, [sl]
  402bfa:	e459      	b.n	4024b0 <_svfprintf_r+0xb0>
  402bfc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c00:	2300      	movs	r3, #0
  402c02:	461c      	mov	r4, r3
  402c04:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402c08:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402c0c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402c10:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c14:	2809      	cmp	r0, #9
  402c16:	d9f5      	bls.n	402c04 <_svfprintf_r+0x804>
  402c18:	940d      	str	r4, [sp, #52]	; 0x34
  402c1a:	e44b      	b.n	4024b4 <_svfprintf_r+0xb4>
  402c1c:	f04b 0b10 	orr.w	fp, fp, #16
  402c20:	9311      	str	r3, [sp, #68]	; 0x44
  402c22:	f01b 0320 	ands.w	r3, fp, #32
  402c26:	f43f ae1d 	beq.w	402864 <_svfprintf_r+0x464>
  402c2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c2c:	3507      	adds	r5, #7
  402c2e:	f025 0307 	bic.w	r3, r5, #7
  402c32:	f103 0208 	add.w	r2, r3, #8
  402c36:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c3a:	920f      	str	r2, [sp, #60]	; 0x3c
  402c3c:	2300      	movs	r3, #0
  402c3e:	e4d2      	b.n	4025e6 <_svfprintf_r+0x1e6>
  402c40:	9311      	str	r3, [sp, #68]	; 0x44
  402c42:	2a00      	cmp	r2, #0
  402c44:	f040 85e7 	bne.w	403816 <_svfprintf_r+0x1416>
  402c48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c4a:	2a00      	cmp	r2, #0
  402c4c:	f43f aca3 	beq.w	402596 <_svfprintf_r+0x196>
  402c50:	2300      	movs	r3, #0
  402c52:	2101      	movs	r1, #1
  402c54:	461f      	mov	r7, r3
  402c56:	9108      	str	r1, [sp, #32]
  402c58:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402c5c:	f8cd b01c 	str.w	fp, [sp, #28]
  402c60:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402c64:	930a      	str	r3, [sp, #40]	; 0x28
  402c66:	9312      	str	r3, [sp, #72]	; 0x48
  402c68:	910e      	str	r1, [sp, #56]	; 0x38
  402c6a:	ae28      	add	r6, sp, #160	; 0xa0
  402c6c:	e4e4      	b.n	402638 <_svfprintf_r+0x238>
  402c6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c70:	e534      	b.n	4026dc <_svfprintf_r+0x2dc>
  402c72:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c74:	2b65      	cmp	r3, #101	; 0x65
  402c76:	f340 80a7 	ble.w	402dc8 <_svfprintf_r+0x9c8>
  402c7a:	a815      	add	r0, sp, #84	; 0x54
  402c7c:	c80d      	ldmia	r0, {r0, r2, r3}
  402c7e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c80:	f003 f9f6 	bl	406070 <__aeabi_dcmpeq>
  402c84:	2800      	cmp	r0, #0
  402c86:	f000 8150 	beq.w	402f2a <_svfprintf_r+0xb2a>
  402c8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c8c:	4a20      	ldr	r2, [pc, #128]	; (402d10 <_svfprintf_r+0x910>)
  402c8e:	f8c8 2000 	str.w	r2, [r8]
  402c92:	3301      	adds	r3, #1
  402c94:	3401      	adds	r4, #1
  402c96:	2201      	movs	r2, #1
  402c98:	2b07      	cmp	r3, #7
  402c9a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c9c:	9326      	str	r3, [sp, #152]	; 0x98
  402c9e:	f8c8 2004 	str.w	r2, [r8, #4]
  402ca2:	f300 836a 	bgt.w	40337a <_svfprintf_r+0xf7a>
  402ca6:	f108 0808 	add.w	r8, r8, #8
  402caa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402cac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402cae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cb0:	4293      	cmp	r3, r2
  402cb2:	db03      	blt.n	402cbc <_svfprintf_r+0x8bc>
  402cb4:	9b07      	ldr	r3, [sp, #28]
  402cb6:	07dd      	lsls	r5, r3, #31
  402cb8:	f57f ad82 	bpl.w	4027c0 <_svfprintf_r+0x3c0>
  402cbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cbe:	9919      	ldr	r1, [sp, #100]	; 0x64
  402cc0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402cc2:	f8c8 2000 	str.w	r2, [r8]
  402cc6:	3301      	adds	r3, #1
  402cc8:	440c      	add	r4, r1
  402cca:	2b07      	cmp	r3, #7
  402ccc:	f8c8 1004 	str.w	r1, [r8, #4]
  402cd0:	9427      	str	r4, [sp, #156]	; 0x9c
  402cd2:	9326      	str	r3, [sp, #152]	; 0x98
  402cd4:	f300 839e 	bgt.w	403414 <_svfprintf_r+0x1014>
  402cd8:	f108 0808 	add.w	r8, r8, #8
  402cdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cde:	1e5e      	subs	r6, r3, #1
  402ce0:	2e00      	cmp	r6, #0
  402ce2:	f77f ad6d 	ble.w	4027c0 <_svfprintf_r+0x3c0>
  402ce6:	2e10      	cmp	r6, #16
  402ce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cea:	4d0a      	ldr	r5, [pc, #40]	; (402d14 <_svfprintf_r+0x914>)
  402cec:	f340 81f5 	ble.w	4030da <_svfprintf_r+0xcda>
  402cf0:	4622      	mov	r2, r4
  402cf2:	2710      	movs	r7, #16
  402cf4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cf8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402cfa:	e013      	b.n	402d24 <_svfprintf_r+0x924>
  402cfc:	00406f0c 	.word	0x00406f0c
  402d00:	00406ef8 	.word	0x00406ef8
  402d04:	7fefffff 	.word	0x7fefffff
  402d08:	00406eec 	.word	0x00406eec
  402d0c:	00406ee8 	.word	0x00406ee8
  402d10:	00406f28 	.word	0x00406f28
  402d14:	00406f3c 	.word	0x00406f3c
  402d18:	f108 0808 	add.w	r8, r8, #8
  402d1c:	3e10      	subs	r6, #16
  402d1e:	2e10      	cmp	r6, #16
  402d20:	f340 81da 	ble.w	4030d8 <_svfprintf_r+0xcd8>
  402d24:	3301      	adds	r3, #1
  402d26:	3210      	adds	r2, #16
  402d28:	2b07      	cmp	r3, #7
  402d2a:	9227      	str	r2, [sp, #156]	; 0x9c
  402d2c:	9326      	str	r3, [sp, #152]	; 0x98
  402d2e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d32:	ddf1      	ble.n	402d18 <_svfprintf_r+0x918>
  402d34:	aa25      	add	r2, sp, #148	; 0x94
  402d36:	4621      	mov	r1, r4
  402d38:	4658      	mov	r0, fp
  402d3a:	f002 fccf 	bl	4056dc <__ssprint_r>
  402d3e:	2800      	cmp	r0, #0
  402d40:	f47f ac30 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402d44:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d48:	46c8      	mov	r8, r9
  402d4a:	e7e7      	b.n	402d1c <_svfprintf_r+0x91c>
  402d4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d4e:	9a08      	ldr	r2, [sp, #32]
  402d50:	1a9f      	subs	r7, r3, r2
  402d52:	2f00      	cmp	r7, #0
  402d54:	f77f ace5 	ble.w	402722 <_svfprintf_r+0x322>
  402d58:	2f10      	cmp	r7, #16
  402d5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d5c:	4db6      	ldr	r5, [pc, #728]	; (403038 <_svfprintf_r+0xc38>)
  402d5e:	dd27      	ble.n	402db0 <_svfprintf_r+0x9b0>
  402d60:	4642      	mov	r2, r8
  402d62:	4621      	mov	r1, r4
  402d64:	46b0      	mov	r8, r6
  402d66:	f04f 0b10 	mov.w	fp, #16
  402d6a:	462e      	mov	r6, r5
  402d6c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d6e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d70:	e004      	b.n	402d7c <_svfprintf_r+0x97c>
  402d72:	3f10      	subs	r7, #16
  402d74:	2f10      	cmp	r7, #16
  402d76:	f102 0208 	add.w	r2, r2, #8
  402d7a:	dd15      	ble.n	402da8 <_svfprintf_r+0x9a8>
  402d7c:	3301      	adds	r3, #1
  402d7e:	3110      	adds	r1, #16
  402d80:	2b07      	cmp	r3, #7
  402d82:	9127      	str	r1, [sp, #156]	; 0x9c
  402d84:	9326      	str	r3, [sp, #152]	; 0x98
  402d86:	e882 0840 	stmia.w	r2, {r6, fp}
  402d8a:	ddf2      	ble.n	402d72 <_svfprintf_r+0x972>
  402d8c:	aa25      	add	r2, sp, #148	; 0x94
  402d8e:	4629      	mov	r1, r5
  402d90:	4620      	mov	r0, r4
  402d92:	f002 fca3 	bl	4056dc <__ssprint_r>
  402d96:	2800      	cmp	r0, #0
  402d98:	f47f ac04 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402d9c:	3f10      	subs	r7, #16
  402d9e:	2f10      	cmp	r7, #16
  402da0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402da2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402da4:	464a      	mov	r2, r9
  402da6:	dce9      	bgt.n	402d7c <_svfprintf_r+0x97c>
  402da8:	4635      	mov	r5, r6
  402daa:	460c      	mov	r4, r1
  402dac:	4646      	mov	r6, r8
  402dae:	4690      	mov	r8, r2
  402db0:	3301      	adds	r3, #1
  402db2:	443c      	add	r4, r7
  402db4:	2b07      	cmp	r3, #7
  402db6:	9427      	str	r4, [sp, #156]	; 0x9c
  402db8:	9326      	str	r3, [sp, #152]	; 0x98
  402dba:	e888 00a0 	stmia.w	r8, {r5, r7}
  402dbe:	f300 8232 	bgt.w	403226 <_svfprintf_r+0xe26>
  402dc2:	f108 0808 	add.w	r8, r8, #8
  402dc6:	e4ac      	b.n	402722 <_svfprintf_r+0x322>
  402dc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dca:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402dcc:	2b01      	cmp	r3, #1
  402dce:	f340 81fe 	ble.w	4031ce <_svfprintf_r+0xdce>
  402dd2:	3701      	adds	r7, #1
  402dd4:	3401      	adds	r4, #1
  402dd6:	2301      	movs	r3, #1
  402dd8:	2f07      	cmp	r7, #7
  402dda:	9427      	str	r4, [sp, #156]	; 0x9c
  402ddc:	9726      	str	r7, [sp, #152]	; 0x98
  402dde:	f8c8 6000 	str.w	r6, [r8]
  402de2:	f8c8 3004 	str.w	r3, [r8, #4]
  402de6:	f300 8203 	bgt.w	4031f0 <_svfprintf_r+0xdf0>
  402dea:	f108 0808 	add.w	r8, r8, #8
  402dee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402df0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402df2:	f8c8 3000 	str.w	r3, [r8]
  402df6:	3701      	adds	r7, #1
  402df8:	4414      	add	r4, r2
  402dfa:	2f07      	cmp	r7, #7
  402dfc:	9427      	str	r4, [sp, #156]	; 0x9c
  402dfe:	9726      	str	r7, [sp, #152]	; 0x98
  402e00:	f8c8 2004 	str.w	r2, [r8, #4]
  402e04:	f300 8200 	bgt.w	403208 <_svfprintf_r+0xe08>
  402e08:	f108 0808 	add.w	r8, r8, #8
  402e0c:	a815      	add	r0, sp, #84	; 0x54
  402e0e:	c80d      	ldmia	r0, {r0, r2, r3}
  402e10:	9914      	ldr	r1, [sp, #80]	; 0x50
  402e12:	f003 f92d 	bl	406070 <__aeabi_dcmpeq>
  402e16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e18:	2800      	cmp	r0, #0
  402e1a:	f040 8101 	bne.w	403020 <_svfprintf_r+0xc20>
  402e1e:	3b01      	subs	r3, #1
  402e20:	3701      	adds	r7, #1
  402e22:	3601      	adds	r6, #1
  402e24:	441c      	add	r4, r3
  402e26:	2f07      	cmp	r7, #7
  402e28:	9726      	str	r7, [sp, #152]	; 0x98
  402e2a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e2c:	f8c8 6000 	str.w	r6, [r8]
  402e30:	f8c8 3004 	str.w	r3, [r8, #4]
  402e34:	f300 8127 	bgt.w	403086 <_svfprintf_r+0xc86>
  402e38:	f108 0808 	add.w	r8, r8, #8
  402e3c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402e3e:	f8c8 2004 	str.w	r2, [r8, #4]
  402e42:	3701      	adds	r7, #1
  402e44:	4414      	add	r4, r2
  402e46:	ab21      	add	r3, sp, #132	; 0x84
  402e48:	2f07      	cmp	r7, #7
  402e4a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e4c:	9726      	str	r7, [sp, #152]	; 0x98
  402e4e:	f8c8 3000 	str.w	r3, [r8]
  402e52:	f77f acb3 	ble.w	4027bc <_svfprintf_r+0x3bc>
  402e56:	aa25      	add	r2, sp, #148	; 0x94
  402e58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e5c:	f002 fc3e 	bl	4056dc <__ssprint_r>
  402e60:	2800      	cmp	r0, #0
  402e62:	f47f ab9f 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402e66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e68:	46c8      	mov	r8, r9
  402e6a:	e4a9      	b.n	4027c0 <_svfprintf_r+0x3c0>
  402e6c:	aa25      	add	r2, sp, #148	; 0x94
  402e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e70:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e72:	f002 fc33 	bl	4056dc <__ssprint_r>
  402e76:	2800      	cmp	r0, #0
  402e78:	f43f aceb 	beq.w	402852 <_svfprintf_r+0x452>
  402e7c:	f7ff bb92 	b.w	4025a4 <_svfprintf_r+0x1a4>
  402e80:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e84:	2b01      	cmp	r3, #1
  402e86:	f000 8134 	beq.w	4030f2 <_svfprintf_r+0xcf2>
  402e8a:	2b02      	cmp	r3, #2
  402e8c:	d125      	bne.n	402eda <_svfprintf_r+0xada>
  402e8e:	f8cd b01c 	str.w	fp, [sp, #28]
  402e92:	2400      	movs	r4, #0
  402e94:	2500      	movs	r5, #0
  402e96:	e61e      	b.n	402ad6 <_svfprintf_r+0x6d6>
  402e98:	aa25      	add	r2, sp, #148	; 0x94
  402e9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e9e:	f002 fc1d 	bl	4056dc <__ssprint_r>
  402ea2:	2800      	cmp	r0, #0
  402ea4:	f47f ab7e 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402ea8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402eaa:	46c8      	mov	r8, r9
  402eac:	e475      	b.n	40279a <_svfprintf_r+0x39a>
  402eae:	aa25      	add	r2, sp, #148	; 0x94
  402eb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eb2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eb4:	f002 fc12 	bl	4056dc <__ssprint_r>
  402eb8:	2800      	cmp	r0, #0
  402eba:	f47f ab73 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402ebe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ec0:	46c8      	mov	r8, r9
  402ec2:	e41b      	b.n	4026fc <_svfprintf_r+0x2fc>
  402ec4:	aa25      	add	r2, sp, #148	; 0x94
  402ec6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ec8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eca:	f002 fc07 	bl	4056dc <__ssprint_r>
  402ece:	2800      	cmp	r0, #0
  402ed0:	f47f ab68 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402ed4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ed6:	46c8      	mov	r8, r9
  402ed8:	e420      	b.n	40271c <_svfprintf_r+0x31c>
  402eda:	f8cd b01c 	str.w	fp, [sp, #28]
  402ede:	2400      	movs	r4, #0
  402ee0:	2500      	movs	r5, #0
  402ee2:	4649      	mov	r1, r9
  402ee4:	e000      	b.n	402ee8 <_svfprintf_r+0xae8>
  402ee6:	4631      	mov	r1, r6
  402ee8:	08e2      	lsrs	r2, r4, #3
  402eea:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402eee:	08e8      	lsrs	r0, r5, #3
  402ef0:	f004 0307 	and.w	r3, r4, #7
  402ef4:	4605      	mov	r5, r0
  402ef6:	4614      	mov	r4, r2
  402ef8:	3330      	adds	r3, #48	; 0x30
  402efa:	ea54 0205 	orrs.w	r2, r4, r5
  402efe:	f801 3c01 	strb.w	r3, [r1, #-1]
  402f02:	f101 36ff 	add.w	r6, r1, #4294967295
  402f06:	d1ee      	bne.n	402ee6 <_svfprintf_r+0xae6>
  402f08:	9a07      	ldr	r2, [sp, #28]
  402f0a:	07d2      	lsls	r2, r2, #31
  402f0c:	f57f adf3 	bpl.w	402af6 <_svfprintf_r+0x6f6>
  402f10:	2b30      	cmp	r3, #48	; 0x30
  402f12:	f43f adf0 	beq.w	402af6 <_svfprintf_r+0x6f6>
  402f16:	3902      	subs	r1, #2
  402f18:	2330      	movs	r3, #48	; 0x30
  402f1a:	f806 3c01 	strb.w	r3, [r6, #-1]
  402f1e:	eba9 0301 	sub.w	r3, r9, r1
  402f22:	930e      	str	r3, [sp, #56]	; 0x38
  402f24:	460e      	mov	r6, r1
  402f26:	f7ff bb7b 	b.w	402620 <_svfprintf_r+0x220>
  402f2a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402f2c:	2900      	cmp	r1, #0
  402f2e:	f340 822e 	ble.w	40338e <_svfprintf_r+0xf8e>
  402f32:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f34:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f36:	4293      	cmp	r3, r2
  402f38:	bfa8      	it	ge
  402f3a:	4613      	movge	r3, r2
  402f3c:	2b00      	cmp	r3, #0
  402f3e:	461f      	mov	r7, r3
  402f40:	dd0d      	ble.n	402f5e <_svfprintf_r+0xb5e>
  402f42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f44:	f8c8 6000 	str.w	r6, [r8]
  402f48:	3301      	adds	r3, #1
  402f4a:	443c      	add	r4, r7
  402f4c:	2b07      	cmp	r3, #7
  402f4e:	9427      	str	r4, [sp, #156]	; 0x9c
  402f50:	f8c8 7004 	str.w	r7, [r8, #4]
  402f54:	9326      	str	r3, [sp, #152]	; 0x98
  402f56:	f300 831f 	bgt.w	403598 <_svfprintf_r+0x1198>
  402f5a:	f108 0808 	add.w	r8, r8, #8
  402f5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f60:	2f00      	cmp	r7, #0
  402f62:	bfa8      	it	ge
  402f64:	1bdb      	subge	r3, r3, r7
  402f66:	2b00      	cmp	r3, #0
  402f68:	461f      	mov	r7, r3
  402f6a:	f340 80d6 	ble.w	40311a <_svfprintf_r+0xd1a>
  402f6e:	2f10      	cmp	r7, #16
  402f70:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f72:	4d31      	ldr	r5, [pc, #196]	; (403038 <_svfprintf_r+0xc38>)
  402f74:	f340 81ed 	ble.w	403352 <_svfprintf_r+0xf52>
  402f78:	4642      	mov	r2, r8
  402f7a:	4621      	mov	r1, r4
  402f7c:	46b0      	mov	r8, r6
  402f7e:	f04f 0b10 	mov.w	fp, #16
  402f82:	462e      	mov	r6, r5
  402f84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f86:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402f88:	e004      	b.n	402f94 <_svfprintf_r+0xb94>
  402f8a:	3208      	adds	r2, #8
  402f8c:	3f10      	subs	r7, #16
  402f8e:	2f10      	cmp	r7, #16
  402f90:	f340 81db 	ble.w	40334a <_svfprintf_r+0xf4a>
  402f94:	3301      	adds	r3, #1
  402f96:	3110      	adds	r1, #16
  402f98:	2b07      	cmp	r3, #7
  402f9a:	9127      	str	r1, [sp, #156]	; 0x9c
  402f9c:	9326      	str	r3, [sp, #152]	; 0x98
  402f9e:	e882 0840 	stmia.w	r2, {r6, fp}
  402fa2:	ddf2      	ble.n	402f8a <_svfprintf_r+0xb8a>
  402fa4:	aa25      	add	r2, sp, #148	; 0x94
  402fa6:	4629      	mov	r1, r5
  402fa8:	4620      	mov	r0, r4
  402faa:	f002 fb97 	bl	4056dc <__ssprint_r>
  402fae:	2800      	cmp	r0, #0
  402fb0:	f47f aaf8 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  402fb4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402fb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fb8:	464a      	mov	r2, r9
  402fba:	e7e7      	b.n	402f8c <_svfprintf_r+0xb8c>
  402fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fbe:	930e      	str	r3, [sp, #56]	; 0x38
  402fc0:	464e      	mov	r6, r9
  402fc2:	f7ff bb2d 	b.w	402620 <_svfprintf_r+0x220>
  402fc6:	2d00      	cmp	r5, #0
  402fc8:	bf08      	it	eq
  402fca:	2c0a      	cmpeq	r4, #10
  402fcc:	f0c0 808f 	bcc.w	4030ee <_svfprintf_r+0xcee>
  402fd0:	464e      	mov	r6, r9
  402fd2:	4620      	mov	r0, r4
  402fd4:	4629      	mov	r1, r5
  402fd6:	220a      	movs	r2, #10
  402fd8:	2300      	movs	r3, #0
  402fda:	f003 f8b9 	bl	406150 <__aeabi_uldivmod>
  402fde:	3230      	adds	r2, #48	; 0x30
  402fe0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402fe4:	4620      	mov	r0, r4
  402fe6:	4629      	mov	r1, r5
  402fe8:	2300      	movs	r3, #0
  402fea:	220a      	movs	r2, #10
  402fec:	f003 f8b0 	bl	406150 <__aeabi_uldivmod>
  402ff0:	4604      	mov	r4, r0
  402ff2:	460d      	mov	r5, r1
  402ff4:	ea54 0305 	orrs.w	r3, r4, r5
  402ff8:	d1eb      	bne.n	402fd2 <_svfprintf_r+0xbd2>
  402ffa:	eba9 0306 	sub.w	r3, r9, r6
  402ffe:	930e      	str	r3, [sp, #56]	; 0x38
  403000:	f7ff bb0e 	b.w	402620 <_svfprintf_r+0x220>
  403004:	aa25      	add	r2, sp, #148	; 0x94
  403006:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403008:	980c      	ldr	r0, [sp, #48]	; 0x30
  40300a:	f002 fb67 	bl	4056dc <__ssprint_r>
  40300e:	2800      	cmp	r0, #0
  403010:	f47f aac8 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403014:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403018:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40301a:	46c8      	mov	r8, r9
  40301c:	f7ff bb5e 	b.w	4026dc <_svfprintf_r+0x2dc>
  403020:	1e5e      	subs	r6, r3, #1
  403022:	2e00      	cmp	r6, #0
  403024:	f77f af0a 	ble.w	402e3c <_svfprintf_r+0xa3c>
  403028:	2e10      	cmp	r6, #16
  40302a:	4d03      	ldr	r5, [pc, #12]	; (403038 <_svfprintf_r+0xc38>)
  40302c:	dd22      	ble.n	403074 <_svfprintf_r+0xc74>
  40302e:	4622      	mov	r2, r4
  403030:	f04f 0b10 	mov.w	fp, #16
  403034:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403036:	e006      	b.n	403046 <_svfprintf_r+0xc46>
  403038:	00406f3c 	.word	0x00406f3c
  40303c:	3e10      	subs	r6, #16
  40303e:	2e10      	cmp	r6, #16
  403040:	f108 0808 	add.w	r8, r8, #8
  403044:	dd15      	ble.n	403072 <_svfprintf_r+0xc72>
  403046:	3701      	adds	r7, #1
  403048:	3210      	adds	r2, #16
  40304a:	2f07      	cmp	r7, #7
  40304c:	9227      	str	r2, [sp, #156]	; 0x9c
  40304e:	9726      	str	r7, [sp, #152]	; 0x98
  403050:	e888 0820 	stmia.w	r8, {r5, fp}
  403054:	ddf2      	ble.n	40303c <_svfprintf_r+0xc3c>
  403056:	aa25      	add	r2, sp, #148	; 0x94
  403058:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40305a:	4620      	mov	r0, r4
  40305c:	f002 fb3e 	bl	4056dc <__ssprint_r>
  403060:	2800      	cmp	r0, #0
  403062:	f47f aa9f 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403066:	3e10      	subs	r6, #16
  403068:	2e10      	cmp	r6, #16
  40306a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40306c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40306e:	46c8      	mov	r8, r9
  403070:	dce9      	bgt.n	403046 <_svfprintf_r+0xc46>
  403072:	4614      	mov	r4, r2
  403074:	3701      	adds	r7, #1
  403076:	4434      	add	r4, r6
  403078:	2f07      	cmp	r7, #7
  40307a:	9427      	str	r4, [sp, #156]	; 0x9c
  40307c:	9726      	str	r7, [sp, #152]	; 0x98
  40307e:	e888 0060 	stmia.w	r8, {r5, r6}
  403082:	f77f aed9 	ble.w	402e38 <_svfprintf_r+0xa38>
  403086:	aa25      	add	r2, sp, #148	; 0x94
  403088:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40308a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40308c:	f002 fb26 	bl	4056dc <__ssprint_r>
  403090:	2800      	cmp	r0, #0
  403092:	f47f aa87 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403096:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403098:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40309a:	46c8      	mov	r8, r9
  40309c:	e6ce      	b.n	402e3c <_svfprintf_r+0xa3c>
  40309e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030a0:	6814      	ldr	r4, [r2, #0]
  4030a2:	4613      	mov	r3, r2
  4030a4:	3304      	adds	r3, #4
  4030a6:	17e5      	asrs	r5, r4, #31
  4030a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4030aa:	4622      	mov	r2, r4
  4030ac:	462b      	mov	r3, r5
  4030ae:	e4fa      	b.n	402aa6 <_svfprintf_r+0x6a6>
  4030b0:	3204      	adds	r2, #4
  4030b2:	681c      	ldr	r4, [r3, #0]
  4030b4:	920f      	str	r2, [sp, #60]	; 0x3c
  4030b6:	2301      	movs	r3, #1
  4030b8:	2500      	movs	r5, #0
  4030ba:	f7ff ba94 	b.w	4025e6 <_svfprintf_r+0x1e6>
  4030be:	681c      	ldr	r4, [r3, #0]
  4030c0:	3304      	adds	r3, #4
  4030c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4030c4:	2500      	movs	r5, #0
  4030c6:	e421      	b.n	40290c <_svfprintf_r+0x50c>
  4030c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4030ca:	460a      	mov	r2, r1
  4030cc:	3204      	adds	r2, #4
  4030ce:	680c      	ldr	r4, [r1, #0]
  4030d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4030d2:	2500      	movs	r5, #0
  4030d4:	f7ff ba87 	b.w	4025e6 <_svfprintf_r+0x1e6>
  4030d8:	4614      	mov	r4, r2
  4030da:	3301      	adds	r3, #1
  4030dc:	4434      	add	r4, r6
  4030de:	2b07      	cmp	r3, #7
  4030e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4030e2:	9326      	str	r3, [sp, #152]	; 0x98
  4030e4:	e888 0060 	stmia.w	r8, {r5, r6}
  4030e8:	f77f ab68 	ble.w	4027bc <_svfprintf_r+0x3bc>
  4030ec:	e6b3      	b.n	402e56 <_svfprintf_r+0xa56>
  4030ee:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4030f2:	f8cd b01c 	str.w	fp, [sp, #28]
  4030f6:	ae42      	add	r6, sp, #264	; 0x108
  4030f8:	3430      	adds	r4, #48	; 0x30
  4030fa:	2301      	movs	r3, #1
  4030fc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403100:	930e      	str	r3, [sp, #56]	; 0x38
  403102:	f7ff ba8d 	b.w	402620 <_svfprintf_r+0x220>
  403106:	aa25      	add	r2, sp, #148	; 0x94
  403108:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40310a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40310c:	f002 fae6 	bl	4056dc <__ssprint_r>
  403110:	2800      	cmp	r0, #0
  403112:	f47f aa47 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403116:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403118:	46c8      	mov	r8, r9
  40311a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40311c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40311e:	429a      	cmp	r2, r3
  403120:	db44      	blt.n	4031ac <_svfprintf_r+0xdac>
  403122:	9b07      	ldr	r3, [sp, #28]
  403124:	07d9      	lsls	r1, r3, #31
  403126:	d441      	bmi.n	4031ac <_svfprintf_r+0xdac>
  403128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40312a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40312c:	1a9a      	subs	r2, r3, r2
  40312e:	1a1d      	subs	r5, r3, r0
  403130:	4295      	cmp	r5, r2
  403132:	bfa8      	it	ge
  403134:	4615      	movge	r5, r2
  403136:	2d00      	cmp	r5, #0
  403138:	dd0e      	ble.n	403158 <_svfprintf_r+0xd58>
  40313a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40313c:	f8c8 5004 	str.w	r5, [r8, #4]
  403140:	3101      	adds	r1, #1
  403142:	4406      	add	r6, r0
  403144:	442c      	add	r4, r5
  403146:	2907      	cmp	r1, #7
  403148:	f8c8 6000 	str.w	r6, [r8]
  40314c:	9427      	str	r4, [sp, #156]	; 0x9c
  40314e:	9126      	str	r1, [sp, #152]	; 0x98
  403150:	f300 823b 	bgt.w	4035ca <_svfprintf_r+0x11ca>
  403154:	f108 0808 	add.w	r8, r8, #8
  403158:	2d00      	cmp	r5, #0
  40315a:	bfac      	ite	ge
  40315c:	1b56      	subge	r6, r2, r5
  40315e:	4616      	movlt	r6, r2
  403160:	2e00      	cmp	r6, #0
  403162:	f77f ab2d 	ble.w	4027c0 <_svfprintf_r+0x3c0>
  403166:	2e10      	cmp	r6, #16
  403168:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40316a:	4db0      	ldr	r5, [pc, #704]	; (40342c <_svfprintf_r+0x102c>)
  40316c:	ddb5      	ble.n	4030da <_svfprintf_r+0xcda>
  40316e:	4622      	mov	r2, r4
  403170:	2710      	movs	r7, #16
  403172:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403176:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403178:	e004      	b.n	403184 <_svfprintf_r+0xd84>
  40317a:	f108 0808 	add.w	r8, r8, #8
  40317e:	3e10      	subs	r6, #16
  403180:	2e10      	cmp	r6, #16
  403182:	dda9      	ble.n	4030d8 <_svfprintf_r+0xcd8>
  403184:	3301      	adds	r3, #1
  403186:	3210      	adds	r2, #16
  403188:	2b07      	cmp	r3, #7
  40318a:	9227      	str	r2, [sp, #156]	; 0x9c
  40318c:	9326      	str	r3, [sp, #152]	; 0x98
  40318e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403192:	ddf2      	ble.n	40317a <_svfprintf_r+0xd7a>
  403194:	aa25      	add	r2, sp, #148	; 0x94
  403196:	4621      	mov	r1, r4
  403198:	4658      	mov	r0, fp
  40319a:	f002 fa9f 	bl	4056dc <__ssprint_r>
  40319e:	2800      	cmp	r0, #0
  4031a0:	f47f aa00 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4031a4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031a8:	46c8      	mov	r8, r9
  4031aa:	e7e8      	b.n	40317e <_svfprintf_r+0xd7e>
  4031ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  4031b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4031b2:	f8c8 1000 	str.w	r1, [r8]
  4031b6:	3301      	adds	r3, #1
  4031b8:	4404      	add	r4, r0
  4031ba:	2b07      	cmp	r3, #7
  4031bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4031be:	f8c8 0004 	str.w	r0, [r8, #4]
  4031c2:	9326      	str	r3, [sp, #152]	; 0x98
  4031c4:	f300 81f5 	bgt.w	4035b2 <_svfprintf_r+0x11b2>
  4031c8:	f108 0808 	add.w	r8, r8, #8
  4031cc:	e7ac      	b.n	403128 <_svfprintf_r+0xd28>
  4031ce:	9b07      	ldr	r3, [sp, #28]
  4031d0:	07da      	lsls	r2, r3, #31
  4031d2:	f53f adfe 	bmi.w	402dd2 <_svfprintf_r+0x9d2>
  4031d6:	3701      	adds	r7, #1
  4031d8:	3401      	adds	r4, #1
  4031da:	2301      	movs	r3, #1
  4031dc:	2f07      	cmp	r7, #7
  4031de:	9427      	str	r4, [sp, #156]	; 0x9c
  4031e0:	9726      	str	r7, [sp, #152]	; 0x98
  4031e2:	f8c8 6000 	str.w	r6, [r8]
  4031e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4031ea:	f77f ae25 	ble.w	402e38 <_svfprintf_r+0xa38>
  4031ee:	e74a      	b.n	403086 <_svfprintf_r+0xc86>
  4031f0:	aa25      	add	r2, sp, #148	; 0x94
  4031f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031f6:	f002 fa71 	bl	4056dc <__ssprint_r>
  4031fa:	2800      	cmp	r0, #0
  4031fc:	f47f a9d2 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403200:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403202:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403204:	46c8      	mov	r8, r9
  403206:	e5f2      	b.n	402dee <_svfprintf_r+0x9ee>
  403208:	aa25      	add	r2, sp, #148	; 0x94
  40320a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40320c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40320e:	f002 fa65 	bl	4056dc <__ssprint_r>
  403212:	2800      	cmp	r0, #0
  403214:	f47f a9c6 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403218:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40321a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40321c:	46c8      	mov	r8, r9
  40321e:	e5f5      	b.n	402e0c <_svfprintf_r+0xa0c>
  403220:	464e      	mov	r6, r9
  403222:	f7ff b9fd 	b.w	402620 <_svfprintf_r+0x220>
  403226:	aa25      	add	r2, sp, #148	; 0x94
  403228:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40322a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40322c:	f002 fa56 	bl	4056dc <__ssprint_r>
  403230:	2800      	cmp	r0, #0
  403232:	f47f a9b7 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403236:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403238:	46c8      	mov	r8, r9
  40323a:	f7ff ba72 	b.w	402722 <_svfprintf_r+0x322>
  40323e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403240:	4622      	mov	r2, r4
  403242:	4620      	mov	r0, r4
  403244:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403246:	4623      	mov	r3, r4
  403248:	4621      	mov	r1, r4
  40324a:	f002 ff43 	bl	4060d4 <__aeabi_dcmpun>
  40324e:	2800      	cmp	r0, #0
  403250:	f040 8286 	bne.w	403760 <_svfprintf_r+0x1360>
  403254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403256:	3301      	adds	r3, #1
  403258:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40325a:	f023 0320 	bic.w	r3, r3, #32
  40325e:	930e      	str	r3, [sp, #56]	; 0x38
  403260:	f000 81e2 	beq.w	403628 <_svfprintf_r+0x1228>
  403264:	2b47      	cmp	r3, #71	; 0x47
  403266:	f000 811e 	beq.w	4034a6 <_svfprintf_r+0x10a6>
  40326a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40326e:	9307      	str	r3, [sp, #28]
  403270:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403272:	1e1f      	subs	r7, r3, #0
  403274:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403276:	9308      	str	r3, [sp, #32]
  403278:	bfbb      	ittet	lt
  40327a:	463b      	movlt	r3, r7
  40327c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403280:	2300      	movge	r3, #0
  403282:	232d      	movlt	r3, #45	; 0x2d
  403284:	9310      	str	r3, [sp, #64]	; 0x40
  403286:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403288:	2b66      	cmp	r3, #102	; 0x66
  40328a:	f000 81bb 	beq.w	403604 <_svfprintf_r+0x1204>
  40328e:	2b46      	cmp	r3, #70	; 0x46
  403290:	f000 80df 	beq.w	403452 <_svfprintf_r+0x1052>
  403294:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403296:	9a08      	ldr	r2, [sp, #32]
  403298:	2b45      	cmp	r3, #69	; 0x45
  40329a:	bf0c      	ite	eq
  40329c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40329e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4032a0:	a823      	add	r0, sp, #140	; 0x8c
  4032a2:	a920      	add	r1, sp, #128	; 0x80
  4032a4:	bf08      	it	eq
  4032a6:	1c5d      	addeq	r5, r3, #1
  4032a8:	9004      	str	r0, [sp, #16]
  4032aa:	9103      	str	r1, [sp, #12]
  4032ac:	a81f      	add	r0, sp, #124	; 0x7c
  4032ae:	2102      	movs	r1, #2
  4032b0:	463b      	mov	r3, r7
  4032b2:	9002      	str	r0, [sp, #8]
  4032b4:	9501      	str	r5, [sp, #4]
  4032b6:	9100      	str	r1, [sp, #0]
  4032b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ba:	f000 fb75 	bl	4039a8 <_dtoa_r>
  4032be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032c0:	2b67      	cmp	r3, #103	; 0x67
  4032c2:	4606      	mov	r6, r0
  4032c4:	f040 81e0 	bne.w	403688 <_svfprintf_r+0x1288>
  4032c8:	f01b 0f01 	tst.w	fp, #1
  4032cc:	f000 8246 	beq.w	40375c <_svfprintf_r+0x135c>
  4032d0:	1974      	adds	r4, r6, r5
  4032d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4032d4:	9808      	ldr	r0, [sp, #32]
  4032d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032d8:	4639      	mov	r1, r7
  4032da:	f002 fec9 	bl	406070 <__aeabi_dcmpeq>
  4032de:	2800      	cmp	r0, #0
  4032e0:	f040 8165 	bne.w	4035ae <_svfprintf_r+0x11ae>
  4032e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032e6:	42a3      	cmp	r3, r4
  4032e8:	d206      	bcs.n	4032f8 <_svfprintf_r+0xef8>
  4032ea:	2130      	movs	r1, #48	; 0x30
  4032ec:	1c5a      	adds	r2, r3, #1
  4032ee:	9223      	str	r2, [sp, #140]	; 0x8c
  4032f0:	7019      	strb	r1, [r3, #0]
  4032f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032f4:	429c      	cmp	r4, r3
  4032f6:	d8f9      	bhi.n	4032ec <_svfprintf_r+0xeec>
  4032f8:	1b9b      	subs	r3, r3, r6
  4032fa:	9313      	str	r3, [sp, #76]	; 0x4c
  4032fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032fe:	2b47      	cmp	r3, #71	; 0x47
  403300:	f000 80e9 	beq.w	4034d6 <_svfprintf_r+0x10d6>
  403304:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403306:	2b65      	cmp	r3, #101	; 0x65
  403308:	f340 81cd 	ble.w	4036a6 <_svfprintf_r+0x12a6>
  40330c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40330e:	2b66      	cmp	r3, #102	; 0x66
  403310:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403312:	9312      	str	r3, [sp, #72]	; 0x48
  403314:	f000 819e 	beq.w	403654 <_svfprintf_r+0x1254>
  403318:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40331a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40331c:	4619      	mov	r1, r3
  40331e:	4291      	cmp	r1, r2
  403320:	f300 818a 	bgt.w	403638 <_svfprintf_r+0x1238>
  403324:	f01b 0f01 	tst.w	fp, #1
  403328:	f040 8213 	bne.w	403752 <_svfprintf_r+0x1352>
  40332c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403330:	9308      	str	r3, [sp, #32]
  403332:	2367      	movs	r3, #103	; 0x67
  403334:	920e      	str	r2, [sp, #56]	; 0x38
  403336:	9311      	str	r3, [sp, #68]	; 0x44
  403338:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40333a:	2b00      	cmp	r3, #0
  40333c:	f040 80c4 	bne.w	4034c8 <_svfprintf_r+0x10c8>
  403340:	930a      	str	r3, [sp, #40]	; 0x28
  403342:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403346:	f7ff b973 	b.w	402630 <_svfprintf_r+0x230>
  40334a:	4635      	mov	r5, r6
  40334c:	460c      	mov	r4, r1
  40334e:	4646      	mov	r6, r8
  403350:	4690      	mov	r8, r2
  403352:	3301      	adds	r3, #1
  403354:	443c      	add	r4, r7
  403356:	2b07      	cmp	r3, #7
  403358:	9427      	str	r4, [sp, #156]	; 0x9c
  40335a:	9326      	str	r3, [sp, #152]	; 0x98
  40335c:	e888 00a0 	stmia.w	r8, {r5, r7}
  403360:	f73f aed1 	bgt.w	403106 <_svfprintf_r+0xd06>
  403364:	f108 0808 	add.w	r8, r8, #8
  403368:	e6d7      	b.n	40311a <_svfprintf_r+0xd1a>
  40336a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40336c:	6813      	ldr	r3, [r2, #0]
  40336e:	3204      	adds	r2, #4
  403370:	920f      	str	r2, [sp, #60]	; 0x3c
  403372:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403374:	601a      	str	r2, [r3, #0]
  403376:	f7ff b86a 	b.w	40244e <_svfprintf_r+0x4e>
  40337a:	aa25      	add	r2, sp, #148	; 0x94
  40337c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40337e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403380:	f002 f9ac 	bl	4056dc <__ssprint_r>
  403384:	2800      	cmp	r0, #0
  403386:	f47f a90d 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  40338a:	46c8      	mov	r8, r9
  40338c:	e48d      	b.n	402caa <_svfprintf_r+0x8aa>
  40338e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403390:	4a27      	ldr	r2, [pc, #156]	; (403430 <_svfprintf_r+0x1030>)
  403392:	f8c8 2000 	str.w	r2, [r8]
  403396:	3301      	adds	r3, #1
  403398:	3401      	adds	r4, #1
  40339a:	2201      	movs	r2, #1
  40339c:	2b07      	cmp	r3, #7
  40339e:	9427      	str	r4, [sp, #156]	; 0x9c
  4033a0:	9326      	str	r3, [sp, #152]	; 0x98
  4033a2:	f8c8 2004 	str.w	r2, [r8, #4]
  4033a6:	dc72      	bgt.n	40348e <_svfprintf_r+0x108e>
  4033a8:	f108 0808 	add.w	r8, r8, #8
  4033ac:	b929      	cbnz	r1, 4033ba <_svfprintf_r+0xfba>
  4033ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033b0:	b91b      	cbnz	r3, 4033ba <_svfprintf_r+0xfba>
  4033b2:	9b07      	ldr	r3, [sp, #28]
  4033b4:	07d8      	lsls	r0, r3, #31
  4033b6:	f57f aa03 	bpl.w	4027c0 <_svfprintf_r+0x3c0>
  4033ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033bc:	9819      	ldr	r0, [sp, #100]	; 0x64
  4033be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4033c0:	f8c8 2000 	str.w	r2, [r8]
  4033c4:	3301      	adds	r3, #1
  4033c6:	4602      	mov	r2, r0
  4033c8:	4422      	add	r2, r4
  4033ca:	2b07      	cmp	r3, #7
  4033cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4033ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4033d2:	9326      	str	r3, [sp, #152]	; 0x98
  4033d4:	f300 818d 	bgt.w	4036f2 <_svfprintf_r+0x12f2>
  4033d8:	f108 0808 	add.w	r8, r8, #8
  4033dc:	2900      	cmp	r1, #0
  4033de:	f2c0 8165 	blt.w	4036ac <_svfprintf_r+0x12ac>
  4033e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4033e4:	f8c8 6000 	str.w	r6, [r8]
  4033e8:	3301      	adds	r3, #1
  4033ea:	188c      	adds	r4, r1, r2
  4033ec:	2b07      	cmp	r3, #7
  4033ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4033f0:	9326      	str	r3, [sp, #152]	; 0x98
  4033f2:	f8c8 1004 	str.w	r1, [r8, #4]
  4033f6:	f77f a9e1 	ble.w	4027bc <_svfprintf_r+0x3bc>
  4033fa:	e52c      	b.n	402e56 <_svfprintf_r+0xa56>
  4033fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033fe:	9909      	ldr	r1, [sp, #36]	; 0x24
  403400:	6813      	ldr	r3, [r2, #0]
  403402:	17cd      	asrs	r5, r1, #31
  403404:	4608      	mov	r0, r1
  403406:	3204      	adds	r2, #4
  403408:	4629      	mov	r1, r5
  40340a:	920f      	str	r2, [sp, #60]	; 0x3c
  40340c:	e9c3 0100 	strd	r0, r1, [r3]
  403410:	f7ff b81d 	b.w	40244e <_svfprintf_r+0x4e>
  403414:	aa25      	add	r2, sp, #148	; 0x94
  403416:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403418:	980c      	ldr	r0, [sp, #48]	; 0x30
  40341a:	f002 f95f 	bl	4056dc <__ssprint_r>
  40341e:	2800      	cmp	r0, #0
  403420:	f47f a8c0 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403424:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403426:	46c8      	mov	r8, r9
  403428:	e458      	b.n	402cdc <_svfprintf_r+0x8dc>
  40342a:	bf00      	nop
  40342c:	00406f3c 	.word	0x00406f3c
  403430:	00406f28 	.word	0x00406f28
  403434:	2140      	movs	r1, #64	; 0x40
  403436:	980c      	ldr	r0, [sp, #48]	; 0x30
  403438:	f001 fa0c 	bl	404854 <_malloc_r>
  40343c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40343e:	6010      	str	r0, [r2, #0]
  403440:	6110      	str	r0, [r2, #16]
  403442:	2800      	cmp	r0, #0
  403444:	f000 81f2 	beq.w	40382c <_svfprintf_r+0x142c>
  403448:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40344a:	2340      	movs	r3, #64	; 0x40
  40344c:	6153      	str	r3, [r2, #20]
  40344e:	f7fe bfee 	b.w	40242e <_svfprintf_r+0x2e>
  403452:	a823      	add	r0, sp, #140	; 0x8c
  403454:	a920      	add	r1, sp, #128	; 0x80
  403456:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403458:	9004      	str	r0, [sp, #16]
  40345a:	9103      	str	r1, [sp, #12]
  40345c:	a81f      	add	r0, sp, #124	; 0x7c
  40345e:	2103      	movs	r1, #3
  403460:	9002      	str	r0, [sp, #8]
  403462:	9a08      	ldr	r2, [sp, #32]
  403464:	9401      	str	r4, [sp, #4]
  403466:	463b      	mov	r3, r7
  403468:	9100      	str	r1, [sp, #0]
  40346a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40346c:	f000 fa9c 	bl	4039a8 <_dtoa_r>
  403470:	4625      	mov	r5, r4
  403472:	4606      	mov	r6, r0
  403474:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403476:	2b46      	cmp	r3, #70	; 0x46
  403478:	eb06 0405 	add.w	r4, r6, r5
  40347c:	f47f af29 	bne.w	4032d2 <_svfprintf_r+0xed2>
  403480:	7833      	ldrb	r3, [r6, #0]
  403482:	2b30      	cmp	r3, #48	; 0x30
  403484:	f000 8178 	beq.w	403778 <_svfprintf_r+0x1378>
  403488:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40348a:	442c      	add	r4, r5
  40348c:	e721      	b.n	4032d2 <_svfprintf_r+0xed2>
  40348e:	aa25      	add	r2, sp, #148	; 0x94
  403490:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403492:	980c      	ldr	r0, [sp, #48]	; 0x30
  403494:	f002 f922 	bl	4056dc <__ssprint_r>
  403498:	2800      	cmp	r0, #0
  40349a:	f47f a883 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  40349e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4034a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034a2:	46c8      	mov	r8, r9
  4034a4:	e782      	b.n	4033ac <_svfprintf_r+0xfac>
  4034a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034a8:	2b00      	cmp	r3, #0
  4034aa:	bf08      	it	eq
  4034ac:	2301      	moveq	r3, #1
  4034ae:	930a      	str	r3, [sp, #40]	; 0x28
  4034b0:	e6db      	b.n	40326a <_svfprintf_r+0xe6a>
  4034b2:	4630      	mov	r0, r6
  4034b4:	940a      	str	r4, [sp, #40]	; 0x28
  4034b6:	f002 f8a3 	bl	405600 <strlen>
  4034ba:	950f      	str	r5, [sp, #60]	; 0x3c
  4034bc:	900e      	str	r0, [sp, #56]	; 0x38
  4034be:	f8cd b01c 	str.w	fp, [sp, #28]
  4034c2:	4603      	mov	r3, r0
  4034c4:	f7ff b9f9 	b.w	4028ba <_svfprintf_r+0x4ba>
  4034c8:	272d      	movs	r7, #45	; 0x2d
  4034ca:	2300      	movs	r3, #0
  4034cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4034d0:	930a      	str	r3, [sp, #40]	; 0x28
  4034d2:	f7ff b8ae 	b.w	402632 <_svfprintf_r+0x232>
  4034d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4034d8:	9312      	str	r3, [sp, #72]	; 0x48
  4034da:	461a      	mov	r2, r3
  4034dc:	3303      	adds	r3, #3
  4034de:	db04      	blt.n	4034ea <_svfprintf_r+0x10ea>
  4034e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034e2:	4619      	mov	r1, r3
  4034e4:	4291      	cmp	r1, r2
  4034e6:	f6bf af17 	bge.w	403318 <_svfprintf_r+0xf18>
  4034ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034ec:	3b02      	subs	r3, #2
  4034ee:	9311      	str	r3, [sp, #68]	; 0x44
  4034f0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4034f4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4034f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034fa:	3b01      	subs	r3, #1
  4034fc:	2b00      	cmp	r3, #0
  4034fe:	931f      	str	r3, [sp, #124]	; 0x7c
  403500:	bfbd      	ittte	lt
  403502:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403504:	f1c3 0301 	rsblt	r3, r3, #1
  403508:	222d      	movlt	r2, #45	; 0x2d
  40350a:	222b      	movge	r2, #43	; 0x2b
  40350c:	2b09      	cmp	r3, #9
  40350e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403512:	f340 8116 	ble.w	403742 <_svfprintf_r+0x1342>
  403516:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40351a:	4620      	mov	r0, r4
  40351c:	4dab      	ldr	r5, [pc, #684]	; (4037cc <_svfprintf_r+0x13cc>)
  40351e:	e000      	b.n	403522 <_svfprintf_r+0x1122>
  403520:	4610      	mov	r0, r2
  403522:	fb85 1203 	smull	r1, r2, r5, r3
  403526:	17d9      	asrs	r1, r3, #31
  403528:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40352c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403530:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403534:	3230      	adds	r2, #48	; 0x30
  403536:	2909      	cmp	r1, #9
  403538:	f800 2c01 	strb.w	r2, [r0, #-1]
  40353c:	460b      	mov	r3, r1
  40353e:	f100 32ff 	add.w	r2, r0, #4294967295
  403542:	dced      	bgt.n	403520 <_svfprintf_r+0x1120>
  403544:	3330      	adds	r3, #48	; 0x30
  403546:	3802      	subs	r0, #2
  403548:	b2d9      	uxtb	r1, r3
  40354a:	4284      	cmp	r4, r0
  40354c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403550:	f240 8165 	bls.w	40381e <_svfprintf_r+0x141e>
  403554:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403558:	4613      	mov	r3, r2
  40355a:	e001      	b.n	403560 <_svfprintf_r+0x1160>
  40355c:	f813 1b01 	ldrb.w	r1, [r3], #1
  403560:	f800 1b01 	strb.w	r1, [r0], #1
  403564:	42a3      	cmp	r3, r4
  403566:	d1f9      	bne.n	40355c <_svfprintf_r+0x115c>
  403568:	3301      	adds	r3, #1
  40356a:	1a9b      	subs	r3, r3, r2
  40356c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403570:	4413      	add	r3, r2
  403572:	aa21      	add	r2, sp, #132	; 0x84
  403574:	1a9b      	subs	r3, r3, r2
  403576:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403578:	931b      	str	r3, [sp, #108]	; 0x6c
  40357a:	2a01      	cmp	r2, #1
  40357c:	4413      	add	r3, r2
  40357e:	930e      	str	r3, [sp, #56]	; 0x38
  403580:	f340 8119 	ble.w	4037b6 <_svfprintf_r+0x13b6>
  403584:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403586:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403588:	4413      	add	r3, r2
  40358a:	930e      	str	r3, [sp, #56]	; 0x38
  40358c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403590:	9308      	str	r3, [sp, #32]
  403592:	2300      	movs	r3, #0
  403594:	9312      	str	r3, [sp, #72]	; 0x48
  403596:	e6cf      	b.n	403338 <_svfprintf_r+0xf38>
  403598:	aa25      	add	r2, sp, #148	; 0x94
  40359a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40359c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40359e:	f002 f89d 	bl	4056dc <__ssprint_r>
  4035a2:	2800      	cmp	r0, #0
  4035a4:	f47e affe 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4035a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035aa:	46c8      	mov	r8, r9
  4035ac:	e4d7      	b.n	402f5e <_svfprintf_r+0xb5e>
  4035ae:	4623      	mov	r3, r4
  4035b0:	e6a2      	b.n	4032f8 <_svfprintf_r+0xef8>
  4035b2:	aa25      	add	r2, sp, #148	; 0x94
  4035b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035b8:	f002 f890 	bl	4056dc <__ssprint_r>
  4035bc:	2800      	cmp	r0, #0
  4035be:	f47e aff1 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4035c2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4035c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035c6:	46c8      	mov	r8, r9
  4035c8:	e5ae      	b.n	403128 <_svfprintf_r+0xd28>
  4035ca:	aa25      	add	r2, sp, #148	; 0x94
  4035cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035d0:	f002 f884 	bl	4056dc <__ssprint_r>
  4035d4:	2800      	cmp	r0, #0
  4035d6:	f47e afe5 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4035da:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4035dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4035de:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035e0:	1a9a      	subs	r2, r3, r2
  4035e2:	46c8      	mov	r8, r9
  4035e4:	e5b8      	b.n	403158 <_svfprintf_r+0xd58>
  4035e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035e8:	9612      	str	r6, [sp, #72]	; 0x48
  4035ea:	2b06      	cmp	r3, #6
  4035ec:	bf28      	it	cs
  4035ee:	2306      	movcs	r3, #6
  4035f0:	960a      	str	r6, [sp, #40]	; 0x28
  4035f2:	4637      	mov	r7, r6
  4035f4:	9308      	str	r3, [sp, #32]
  4035f6:	950f      	str	r5, [sp, #60]	; 0x3c
  4035f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4035fc:	930e      	str	r3, [sp, #56]	; 0x38
  4035fe:	4e74      	ldr	r6, [pc, #464]	; (4037d0 <_svfprintf_r+0x13d0>)
  403600:	f7ff b816 	b.w	402630 <_svfprintf_r+0x230>
  403604:	a823      	add	r0, sp, #140	; 0x8c
  403606:	a920      	add	r1, sp, #128	; 0x80
  403608:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40360a:	9004      	str	r0, [sp, #16]
  40360c:	9103      	str	r1, [sp, #12]
  40360e:	a81f      	add	r0, sp, #124	; 0x7c
  403610:	2103      	movs	r1, #3
  403612:	9002      	str	r0, [sp, #8]
  403614:	9a08      	ldr	r2, [sp, #32]
  403616:	9501      	str	r5, [sp, #4]
  403618:	463b      	mov	r3, r7
  40361a:	9100      	str	r1, [sp, #0]
  40361c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40361e:	f000 f9c3 	bl	4039a8 <_dtoa_r>
  403622:	4606      	mov	r6, r0
  403624:	1944      	adds	r4, r0, r5
  403626:	e72b      	b.n	403480 <_svfprintf_r+0x1080>
  403628:	2306      	movs	r3, #6
  40362a:	930a      	str	r3, [sp, #40]	; 0x28
  40362c:	e61d      	b.n	40326a <_svfprintf_r+0xe6a>
  40362e:	272d      	movs	r7, #45	; 0x2d
  403630:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403634:	f7ff bacd 	b.w	402bd2 <_svfprintf_r+0x7d2>
  403638:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40363a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40363c:	4413      	add	r3, r2
  40363e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403640:	930e      	str	r3, [sp, #56]	; 0x38
  403642:	2a00      	cmp	r2, #0
  403644:	f340 80b0 	ble.w	4037a8 <_svfprintf_r+0x13a8>
  403648:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40364c:	9308      	str	r3, [sp, #32]
  40364e:	2367      	movs	r3, #103	; 0x67
  403650:	9311      	str	r3, [sp, #68]	; 0x44
  403652:	e671      	b.n	403338 <_svfprintf_r+0xf38>
  403654:	2b00      	cmp	r3, #0
  403656:	f340 80c3 	ble.w	4037e0 <_svfprintf_r+0x13e0>
  40365a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40365c:	2a00      	cmp	r2, #0
  40365e:	f040 8099 	bne.w	403794 <_svfprintf_r+0x1394>
  403662:	f01b 0f01 	tst.w	fp, #1
  403666:	f040 8095 	bne.w	403794 <_svfprintf_r+0x1394>
  40366a:	9308      	str	r3, [sp, #32]
  40366c:	930e      	str	r3, [sp, #56]	; 0x38
  40366e:	e663      	b.n	403338 <_svfprintf_r+0xf38>
  403670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403672:	9308      	str	r3, [sp, #32]
  403674:	930e      	str	r3, [sp, #56]	; 0x38
  403676:	900a      	str	r0, [sp, #40]	; 0x28
  403678:	950f      	str	r5, [sp, #60]	; 0x3c
  40367a:	f8cd b01c 	str.w	fp, [sp, #28]
  40367e:	9012      	str	r0, [sp, #72]	; 0x48
  403680:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403684:	f7fe bfd4 	b.w	402630 <_svfprintf_r+0x230>
  403688:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40368a:	2b47      	cmp	r3, #71	; 0x47
  40368c:	f47f ae20 	bne.w	4032d0 <_svfprintf_r+0xed0>
  403690:	f01b 0f01 	tst.w	fp, #1
  403694:	f47f aeee 	bne.w	403474 <_svfprintf_r+0x1074>
  403698:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40369a:	1b9b      	subs	r3, r3, r6
  40369c:	9313      	str	r3, [sp, #76]	; 0x4c
  40369e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036a0:	2b47      	cmp	r3, #71	; 0x47
  4036a2:	f43f af18 	beq.w	4034d6 <_svfprintf_r+0x10d6>
  4036a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4036a8:	9312      	str	r3, [sp, #72]	; 0x48
  4036aa:	e721      	b.n	4034f0 <_svfprintf_r+0x10f0>
  4036ac:	424f      	negs	r7, r1
  4036ae:	3110      	adds	r1, #16
  4036b0:	4d48      	ldr	r5, [pc, #288]	; (4037d4 <_svfprintf_r+0x13d4>)
  4036b2:	da2f      	bge.n	403714 <_svfprintf_r+0x1314>
  4036b4:	2410      	movs	r4, #16
  4036b6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4036ba:	e004      	b.n	4036c6 <_svfprintf_r+0x12c6>
  4036bc:	f108 0808 	add.w	r8, r8, #8
  4036c0:	3f10      	subs	r7, #16
  4036c2:	2f10      	cmp	r7, #16
  4036c4:	dd26      	ble.n	403714 <_svfprintf_r+0x1314>
  4036c6:	3301      	adds	r3, #1
  4036c8:	3210      	adds	r2, #16
  4036ca:	2b07      	cmp	r3, #7
  4036cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4036ce:	9326      	str	r3, [sp, #152]	; 0x98
  4036d0:	f8c8 5000 	str.w	r5, [r8]
  4036d4:	f8c8 4004 	str.w	r4, [r8, #4]
  4036d8:	ddf0      	ble.n	4036bc <_svfprintf_r+0x12bc>
  4036da:	aa25      	add	r2, sp, #148	; 0x94
  4036dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036de:	4658      	mov	r0, fp
  4036e0:	f001 fffc 	bl	4056dc <__ssprint_r>
  4036e4:	2800      	cmp	r0, #0
  4036e6:	f47e af5d 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  4036ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036ee:	46c8      	mov	r8, r9
  4036f0:	e7e6      	b.n	4036c0 <_svfprintf_r+0x12c0>
  4036f2:	aa25      	add	r2, sp, #148	; 0x94
  4036f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036f8:	f001 fff0 	bl	4056dc <__ssprint_r>
  4036fc:	2800      	cmp	r0, #0
  4036fe:	f47e af51 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  403702:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403704:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403706:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403708:	46c8      	mov	r8, r9
  40370a:	e667      	b.n	4033dc <_svfprintf_r+0xfdc>
  40370c:	2000      	movs	r0, #0
  40370e:	900a      	str	r0, [sp, #40]	; 0x28
  403710:	f7fe bed0 	b.w	4024b4 <_svfprintf_r+0xb4>
  403714:	3301      	adds	r3, #1
  403716:	443a      	add	r2, r7
  403718:	2b07      	cmp	r3, #7
  40371a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40371e:	9227      	str	r2, [sp, #156]	; 0x9c
  403720:	9326      	str	r3, [sp, #152]	; 0x98
  403722:	f108 0808 	add.w	r8, r8, #8
  403726:	f77f ae5c 	ble.w	4033e2 <_svfprintf_r+0xfe2>
  40372a:	aa25      	add	r2, sp, #148	; 0x94
  40372c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40372e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403730:	f001 ffd4 	bl	4056dc <__ssprint_r>
  403734:	2800      	cmp	r0, #0
  403736:	f47e af35 	bne.w	4025a4 <_svfprintf_r+0x1a4>
  40373a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40373c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40373e:	46c8      	mov	r8, r9
  403740:	e64f      	b.n	4033e2 <_svfprintf_r+0xfe2>
  403742:	3330      	adds	r3, #48	; 0x30
  403744:	2230      	movs	r2, #48	; 0x30
  403746:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40374a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40374e:	ab22      	add	r3, sp, #136	; 0x88
  403750:	e70f      	b.n	403572 <_svfprintf_r+0x1172>
  403752:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403754:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403756:	4413      	add	r3, r2
  403758:	930e      	str	r3, [sp, #56]	; 0x38
  40375a:	e775      	b.n	403648 <_svfprintf_r+0x1248>
  40375c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40375e:	e5cb      	b.n	4032f8 <_svfprintf_r+0xef8>
  403760:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403762:	4e1d      	ldr	r6, [pc, #116]	; (4037d8 <_svfprintf_r+0x13d8>)
  403764:	2b00      	cmp	r3, #0
  403766:	bfb6      	itet	lt
  403768:	272d      	movlt	r7, #45	; 0x2d
  40376a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40376e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403772:	4b1a      	ldr	r3, [pc, #104]	; (4037dc <_svfprintf_r+0x13dc>)
  403774:	f7ff ba2f 	b.w	402bd6 <_svfprintf_r+0x7d6>
  403778:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40377a:	9808      	ldr	r0, [sp, #32]
  40377c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40377e:	4639      	mov	r1, r7
  403780:	f002 fc76 	bl	406070 <__aeabi_dcmpeq>
  403784:	2800      	cmp	r0, #0
  403786:	f47f ae7f 	bne.w	403488 <_svfprintf_r+0x1088>
  40378a:	f1c5 0501 	rsb	r5, r5, #1
  40378e:	951f      	str	r5, [sp, #124]	; 0x7c
  403790:	442c      	add	r4, r5
  403792:	e59e      	b.n	4032d2 <_svfprintf_r+0xed2>
  403794:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403796:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403798:	4413      	add	r3, r2
  40379a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40379c:	441a      	add	r2, r3
  40379e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4037a2:	920e      	str	r2, [sp, #56]	; 0x38
  4037a4:	9308      	str	r3, [sp, #32]
  4037a6:	e5c7      	b.n	403338 <_svfprintf_r+0xf38>
  4037a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037ac:	f1c3 0301 	rsb	r3, r3, #1
  4037b0:	441a      	add	r2, r3
  4037b2:	4613      	mov	r3, r2
  4037b4:	e7d0      	b.n	403758 <_svfprintf_r+0x1358>
  4037b6:	f01b 0301 	ands.w	r3, fp, #1
  4037ba:	9312      	str	r3, [sp, #72]	; 0x48
  4037bc:	f47f aee2 	bne.w	403584 <_svfprintf_r+0x1184>
  4037c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037c6:	9308      	str	r3, [sp, #32]
  4037c8:	e5b6      	b.n	403338 <_svfprintf_r+0xf38>
  4037ca:	bf00      	nop
  4037cc:	66666667 	.word	0x66666667
  4037d0:	00406f20 	.word	0x00406f20
  4037d4:	00406f3c 	.word	0x00406f3c
  4037d8:	00406ef4 	.word	0x00406ef4
  4037dc:	00406ef0 	.word	0x00406ef0
  4037e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037e2:	b913      	cbnz	r3, 4037ea <_svfprintf_r+0x13ea>
  4037e4:	f01b 0f01 	tst.w	fp, #1
  4037e8:	d002      	beq.n	4037f0 <_svfprintf_r+0x13f0>
  4037ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4037ec:	3301      	adds	r3, #1
  4037ee:	e7d4      	b.n	40379a <_svfprintf_r+0x139a>
  4037f0:	2301      	movs	r3, #1
  4037f2:	e73a      	b.n	40366a <_svfprintf_r+0x126a>
  4037f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4037f6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4037fa:	6828      	ldr	r0, [r5, #0]
  4037fc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403800:	900a      	str	r0, [sp, #40]	; 0x28
  403802:	4628      	mov	r0, r5
  403804:	3004      	adds	r0, #4
  403806:	46a2      	mov	sl, r4
  403808:	900f      	str	r0, [sp, #60]	; 0x3c
  40380a:	f7fe be51 	b.w	4024b0 <_svfprintf_r+0xb0>
  40380e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403812:	f7ff b867 	b.w	4028e4 <_svfprintf_r+0x4e4>
  403816:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40381a:	f7ff ba15 	b.w	402c48 <_svfprintf_r+0x848>
  40381e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403822:	e6a6      	b.n	403572 <_svfprintf_r+0x1172>
  403824:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403828:	f7ff b8eb 	b.w	402a02 <_svfprintf_r+0x602>
  40382c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40382e:	230c      	movs	r3, #12
  403830:	6013      	str	r3, [r2, #0]
  403832:	f04f 33ff 	mov.w	r3, #4294967295
  403836:	9309      	str	r3, [sp, #36]	; 0x24
  403838:	f7fe bebd 	b.w	4025b6 <_svfprintf_r+0x1b6>
  40383c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403840:	f7ff b99a 	b.w	402b78 <_svfprintf_r+0x778>
  403844:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403848:	f7ff b976 	b.w	402b38 <_svfprintf_r+0x738>
  40384c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403850:	f7ff b959 	b.w	402b06 <_svfprintf_r+0x706>
  403854:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403858:	f7ff b912 	b.w	402a80 <_svfprintf_r+0x680>

0040385c <register_fini>:
  40385c:	4b02      	ldr	r3, [pc, #8]	; (403868 <register_fini+0xc>)
  40385e:	b113      	cbz	r3, 403866 <register_fini+0xa>
  403860:	4802      	ldr	r0, [pc, #8]	; (40386c <register_fini+0x10>)
  403862:	f000 b805 	b.w	403870 <atexit>
  403866:	4770      	bx	lr
  403868:	00000000 	.word	0x00000000
  40386c:	004047fd 	.word	0x004047fd

00403870 <atexit>:
  403870:	2300      	movs	r3, #0
  403872:	4601      	mov	r1, r0
  403874:	461a      	mov	r2, r3
  403876:	4618      	mov	r0, r3
  403878:	f001 bfae 	b.w	4057d8 <__register_exitproc>

0040387c <quorem>:
  40387c:	6902      	ldr	r2, [r0, #16]
  40387e:	690b      	ldr	r3, [r1, #16]
  403880:	4293      	cmp	r3, r2
  403882:	f300 808d 	bgt.w	4039a0 <quorem+0x124>
  403886:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40388a:	f103 38ff 	add.w	r8, r3, #4294967295
  40388e:	f101 0714 	add.w	r7, r1, #20
  403892:	f100 0b14 	add.w	fp, r0, #20
  403896:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40389a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40389e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4038a2:	b083      	sub	sp, #12
  4038a4:	3201      	adds	r2, #1
  4038a6:	fbb3 f9f2 	udiv	r9, r3, r2
  4038aa:	eb0b 0304 	add.w	r3, fp, r4
  4038ae:	9400      	str	r4, [sp, #0]
  4038b0:	eb07 0a04 	add.w	sl, r7, r4
  4038b4:	9301      	str	r3, [sp, #4]
  4038b6:	f1b9 0f00 	cmp.w	r9, #0
  4038ba:	d039      	beq.n	403930 <quorem+0xb4>
  4038bc:	2500      	movs	r5, #0
  4038be:	462e      	mov	r6, r5
  4038c0:	46bc      	mov	ip, r7
  4038c2:	46de      	mov	lr, fp
  4038c4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4038c8:	f8de 3000 	ldr.w	r3, [lr]
  4038cc:	b2a2      	uxth	r2, r4
  4038ce:	fb09 5502 	mla	r5, r9, r2, r5
  4038d2:	0c22      	lsrs	r2, r4, #16
  4038d4:	0c2c      	lsrs	r4, r5, #16
  4038d6:	fb09 4202 	mla	r2, r9, r2, r4
  4038da:	b2ad      	uxth	r5, r5
  4038dc:	1b75      	subs	r5, r6, r5
  4038de:	b296      	uxth	r6, r2
  4038e0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4038e4:	fa15 f383 	uxtah	r3, r5, r3
  4038e8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4038ec:	b29b      	uxth	r3, r3
  4038ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4038f2:	45e2      	cmp	sl, ip
  4038f4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4038f8:	f84e 3b04 	str.w	r3, [lr], #4
  4038fc:	ea4f 4626 	mov.w	r6, r6, asr #16
  403900:	d2e0      	bcs.n	4038c4 <quorem+0x48>
  403902:	9b00      	ldr	r3, [sp, #0]
  403904:	f85b 3003 	ldr.w	r3, [fp, r3]
  403908:	b993      	cbnz	r3, 403930 <quorem+0xb4>
  40390a:	9c01      	ldr	r4, [sp, #4]
  40390c:	1f23      	subs	r3, r4, #4
  40390e:	459b      	cmp	fp, r3
  403910:	d20c      	bcs.n	40392c <quorem+0xb0>
  403912:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403916:	b94b      	cbnz	r3, 40392c <quorem+0xb0>
  403918:	f1a4 0308 	sub.w	r3, r4, #8
  40391c:	e002      	b.n	403924 <quorem+0xa8>
  40391e:	681a      	ldr	r2, [r3, #0]
  403920:	3b04      	subs	r3, #4
  403922:	b91a      	cbnz	r2, 40392c <quorem+0xb0>
  403924:	459b      	cmp	fp, r3
  403926:	f108 38ff 	add.w	r8, r8, #4294967295
  40392a:	d3f8      	bcc.n	40391e <quorem+0xa2>
  40392c:	f8c0 8010 	str.w	r8, [r0, #16]
  403930:	4604      	mov	r4, r0
  403932:	f001 fd39 	bl	4053a8 <__mcmp>
  403936:	2800      	cmp	r0, #0
  403938:	db2e      	blt.n	403998 <quorem+0x11c>
  40393a:	f109 0901 	add.w	r9, r9, #1
  40393e:	465d      	mov	r5, fp
  403940:	2300      	movs	r3, #0
  403942:	f857 1b04 	ldr.w	r1, [r7], #4
  403946:	6828      	ldr	r0, [r5, #0]
  403948:	b28a      	uxth	r2, r1
  40394a:	1a9a      	subs	r2, r3, r2
  40394c:	0c0b      	lsrs	r3, r1, #16
  40394e:	fa12 f280 	uxtah	r2, r2, r0
  403952:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403956:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40395a:	b292      	uxth	r2, r2
  40395c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403960:	45ba      	cmp	sl, r7
  403962:	f845 2b04 	str.w	r2, [r5], #4
  403966:	ea4f 4323 	mov.w	r3, r3, asr #16
  40396a:	d2ea      	bcs.n	403942 <quorem+0xc6>
  40396c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403970:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403974:	b982      	cbnz	r2, 403998 <quorem+0x11c>
  403976:	1f1a      	subs	r2, r3, #4
  403978:	4593      	cmp	fp, r2
  40397a:	d20b      	bcs.n	403994 <quorem+0x118>
  40397c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403980:	b942      	cbnz	r2, 403994 <quorem+0x118>
  403982:	3b08      	subs	r3, #8
  403984:	e002      	b.n	40398c <quorem+0x110>
  403986:	681a      	ldr	r2, [r3, #0]
  403988:	3b04      	subs	r3, #4
  40398a:	b91a      	cbnz	r2, 403994 <quorem+0x118>
  40398c:	459b      	cmp	fp, r3
  40398e:	f108 38ff 	add.w	r8, r8, #4294967295
  403992:	d3f8      	bcc.n	403986 <quorem+0x10a>
  403994:	f8c4 8010 	str.w	r8, [r4, #16]
  403998:	4648      	mov	r0, r9
  40399a:	b003      	add	sp, #12
  40399c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039a0:	2000      	movs	r0, #0
  4039a2:	4770      	bx	lr
  4039a4:	0000      	movs	r0, r0
	...

004039a8 <_dtoa_r>:
  4039a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4039ae:	b09b      	sub	sp, #108	; 0x6c
  4039b0:	4604      	mov	r4, r0
  4039b2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4039b4:	4692      	mov	sl, r2
  4039b6:	469b      	mov	fp, r3
  4039b8:	b141      	cbz	r1, 4039cc <_dtoa_r+0x24>
  4039ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4039bc:	604a      	str	r2, [r1, #4]
  4039be:	2301      	movs	r3, #1
  4039c0:	4093      	lsls	r3, r2
  4039c2:	608b      	str	r3, [r1, #8]
  4039c4:	f001 fb18 	bl	404ff8 <_Bfree>
  4039c8:	2300      	movs	r3, #0
  4039ca:	6423      	str	r3, [r4, #64]	; 0x40
  4039cc:	f1bb 0f00 	cmp.w	fp, #0
  4039d0:	465d      	mov	r5, fp
  4039d2:	db35      	blt.n	403a40 <_dtoa_r+0x98>
  4039d4:	2300      	movs	r3, #0
  4039d6:	6033      	str	r3, [r6, #0]
  4039d8:	4b9d      	ldr	r3, [pc, #628]	; (403c50 <_dtoa_r+0x2a8>)
  4039da:	43ab      	bics	r3, r5
  4039dc:	d015      	beq.n	403a0a <_dtoa_r+0x62>
  4039de:	4650      	mov	r0, sl
  4039e0:	4659      	mov	r1, fp
  4039e2:	2200      	movs	r2, #0
  4039e4:	2300      	movs	r3, #0
  4039e6:	f002 fb43 	bl	406070 <__aeabi_dcmpeq>
  4039ea:	4680      	mov	r8, r0
  4039ec:	2800      	cmp	r0, #0
  4039ee:	d02d      	beq.n	403a4c <_dtoa_r+0xa4>
  4039f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039f2:	2301      	movs	r3, #1
  4039f4:	6013      	str	r3, [r2, #0]
  4039f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039f8:	2b00      	cmp	r3, #0
  4039fa:	f000 80bd 	beq.w	403b78 <_dtoa_r+0x1d0>
  4039fe:	4895      	ldr	r0, [pc, #596]	; (403c54 <_dtoa_r+0x2ac>)
  403a00:	6018      	str	r0, [r3, #0]
  403a02:	3801      	subs	r0, #1
  403a04:	b01b      	add	sp, #108	; 0x6c
  403a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a0c:	f242 730f 	movw	r3, #9999	; 0x270f
  403a10:	6013      	str	r3, [r2, #0]
  403a12:	f1ba 0f00 	cmp.w	sl, #0
  403a16:	d10d      	bne.n	403a34 <_dtoa_r+0x8c>
  403a18:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403a1c:	b955      	cbnz	r5, 403a34 <_dtoa_r+0x8c>
  403a1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a20:	488d      	ldr	r0, [pc, #564]	; (403c58 <_dtoa_r+0x2b0>)
  403a22:	2b00      	cmp	r3, #0
  403a24:	d0ee      	beq.n	403a04 <_dtoa_r+0x5c>
  403a26:	f100 0308 	add.w	r3, r0, #8
  403a2a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403a2c:	6013      	str	r3, [r2, #0]
  403a2e:	b01b      	add	sp, #108	; 0x6c
  403a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a36:	4889      	ldr	r0, [pc, #548]	; (403c5c <_dtoa_r+0x2b4>)
  403a38:	2b00      	cmp	r3, #0
  403a3a:	d0e3      	beq.n	403a04 <_dtoa_r+0x5c>
  403a3c:	1cc3      	adds	r3, r0, #3
  403a3e:	e7f4      	b.n	403a2a <_dtoa_r+0x82>
  403a40:	2301      	movs	r3, #1
  403a42:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403a46:	6033      	str	r3, [r6, #0]
  403a48:	46ab      	mov	fp, r5
  403a4a:	e7c5      	b.n	4039d8 <_dtoa_r+0x30>
  403a4c:	aa18      	add	r2, sp, #96	; 0x60
  403a4e:	ab19      	add	r3, sp, #100	; 0x64
  403a50:	9201      	str	r2, [sp, #4]
  403a52:	9300      	str	r3, [sp, #0]
  403a54:	4652      	mov	r2, sl
  403a56:	465b      	mov	r3, fp
  403a58:	4620      	mov	r0, r4
  403a5a:	f001 fd45 	bl	4054e8 <__d2b>
  403a5e:	0d2b      	lsrs	r3, r5, #20
  403a60:	4681      	mov	r9, r0
  403a62:	d071      	beq.n	403b48 <_dtoa_r+0x1a0>
  403a64:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403a68:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403a6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a6e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403a72:	4650      	mov	r0, sl
  403a74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403a78:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a7c:	2200      	movs	r2, #0
  403a7e:	4b78      	ldr	r3, [pc, #480]	; (403c60 <_dtoa_r+0x2b8>)
  403a80:	f7fe f80c 	bl	401a9c <__aeabi_dsub>
  403a84:	a36c      	add	r3, pc, #432	; (adr r3, 403c38 <_dtoa_r+0x290>)
  403a86:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a8a:	f7fe f9bb 	bl	401e04 <__aeabi_dmul>
  403a8e:	a36c      	add	r3, pc, #432	; (adr r3, 403c40 <_dtoa_r+0x298>)
  403a90:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a94:	f7fe f804 	bl	401aa0 <__adddf3>
  403a98:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403a9c:	4630      	mov	r0, r6
  403a9e:	f7fe f94b 	bl	401d38 <__aeabi_i2d>
  403aa2:	a369      	add	r3, pc, #420	; (adr r3, 403c48 <_dtoa_r+0x2a0>)
  403aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aa8:	f7fe f9ac 	bl	401e04 <__aeabi_dmul>
  403aac:	4602      	mov	r2, r0
  403aae:	460b      	mov	r3, r1
  403ab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ab4:	f7fd fff4 	bl	401aa0 <__adddf3>
  403ab8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403abc:	f002 fb20 	bl	406100 <__aeabi_d2iz>
  403ac0:	2200      	movs	r2, #0
  403ac2:	9002      	str	r0, [sp, #8]
  403ac4:	2300      	movs	r3, #0
  403ac6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403aca:	f002 fadb 	bl	406084 <__aeabi_dcmplt>
  403ace:	2800      	cmp	r0, #0
  403ad0:	f040 8173 	bne.w	403dba <_dtoa_r+0x412>
  403ad4:	9d02      	ldr	r5, [sp, #8]
  403ad6:	2d16      	cmp	r5, #22
  403ad8:	f200 815d 	bhi.w	403d96 <_dtoa_r+0x3ee>
  403adc:	4b61      	ldr	r3, [pc, #388]	; (403c64 <_dtoa_r+0x2bc>)
  403ade:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403ae2:	e9d3 0100 	ldrd	r0, r1, [r3]
  403ae6:	4652      	mov	r2, sl
  403ae8:	465b      	mov	r3, fp
  403aea:	f002 fae9 	bl	4060c0 <__aeabi_dcmpgt>
  403aee:	2800      	cmp	r0, #0
  403af0:	f000 81c5 	beq.w	403e7e <_dtoa_r+0x4d6>
  403af4:	1e6b      	subs	r3, r5, #1
  403af6:	9302      	str	r3, [sp, #8]
  403af8:	2300      	movs	r3, #0
  403afa:	930e      	str	r3, [sp, #56]	; 0x38
  403afc:	1bbf      	subs	r7, r7, r6
  403afe:	1e7b      	subs	r3, r7, #1
  403b00:	9306      	str	r3, [sp, #24]
  403b02:	f100 8154 	bmi.w	403dae <_dtoa_r+0x406>
  403b06:	2300      	movs	r3, #0
  403b08:	9308      	str	r3, [sp, #32]
  403b0a:	9b02      	ldr	r3, [sp, #8]
  403b0c:	2b00      	cmp	r3, #0
  403b0e:	f2c0 8145 	blt.w	403d9c <_dtoa_r+0x3f4>
  403b12:	9a06      	ldr	r2, [sp, #24]
  403b14:	930d      	str	r3, [sp, #52]	; 0x34
  403b16:	4611      	mov	r1, r2
  403b18:	4419      	add	r1, r3
  403b1a:	2300      	movs	r3, #0
  403b1c:	9106      	str	r1, [sp, #24]
  403b1e:	930c      	str	r3, [sp, #48]	; 0x30
  403b20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b22:	2b09      	cmp	r3, #9
  403b24:	d82a      	bhi.n	403b7c <_dtoa_r+0x1d4>
  403b26:	2b05      	cmp	r3, #5
  403b28:	f340 865b 	ble.w	4047e2 <_dtoa_r+0xe3a>
  403b2c:	3b04      	subs	r3, #4
  403b2e:	9324      	str	r3, [sp, #144]	; 0x90
  403b30:	2500      	movs	r5, #0
  403b32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b34:	3b02      	subs	r3, #2
  403b36:	2b03      	cmp	r3, #3
  403b38:	f200 8642 	bhi.w	4047c0 <_dtoa_r+0xe18>
  403b3c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b40:	02c903d4 	.word	0x02c903d4
  403b44:	046103df 	.word	0x046103df
  403b48:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403b4a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403b4c:	443e      	add	r6, r7
  403b4e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403b52:	2b20      	cmp	r3, #32
  403b54:	f340 818e 	ble.w	403e74 <_dtoa_r+0x4cc>
  403b58:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403b5c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403b60:	409d      	lsls	r5, r3
  403b62:	fa2a f000 	lsr.w	r0, sl, r0
  403b66:	4328      	orrs	r0, r5
  403b68:	f7fe f8d6 	bl	401d18 <__aeabi_ui2d>
  403b6c:	2301      	movs	r3, #1
  403b6e:	3e01      	subs	r6, #1
  403b70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403b74:	9314      	str	r3, [sp, #80]	; 0x50
  403b76:	e781      	b.n	403a7c <_dtoa_r+0xd4>
  403b78:	483b      	ldr	r0, [pc, #236]	; (403c68 <_dtoa_r+0x2c0>)
  403b7a:	e743      	b.n	403a04 <_dtoa_r+0x5c>
  403b7c:	2100      	movs	r1, #0
  403b7e:	6461      	str	r1, [r4, #68]	; 0x44
  403b80:	4620      	mov	r0, r4
  403b82:	9125      	str	r1, [sp, #148]	; 0x94
  403b84:	f001 fa12 	bl	404fac <_Balloc>
  403b88:	f04f 33ff 	mov.w	r3, #4294967295
  403b8c:	930a      	str	r3, [sp, #40]	; 0x28
  403b8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b90:	930f      	str	r3, [sp, #60]	; 0x3c
  403b92:	2301      	movs	r3, #1
  403b94:	9004      	str	r0, [sp, #16]
  403b96:	6420      	str	r0, [r4, #64]	; 0x40
  403b98:	9224      	str	r2, [sp, #144]	; 0x90
  403b9a:	930b      	str	r3, [sp, #44]	; 0x2c
  403b9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403b9e:	2b00      	cmp	r3, #0
  403ba0:	f2c0 80d9 	blt.w	403d56 <_dtoa_r+0x3ae>
  403ba4:	9a02      	ldr	r2, [sp, #8]
  403ba6:	2a0e      	cmp	r2, #14
  403ba8:	f300 80d5 	bgt.w	403d56 <_dtoa_r+0x3ae>
  403bac:	4b2d      	ldr	r3, [pc, #180]	; (403c64 <_dtoa_r+0x2bc>)
  403bae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bb6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403bba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403bbc:	2b00      	cmp	r3, #0
  403bbe:	f2c0 83ba 	blt.w	404336 <_dtoa_r+0x98e>
  403bc2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403bc6:	4650      	mov	r0, sl
  403bc8:	462a      	mov	r2, r5
  403bca:	4633      	mov	r3, r6
  403bcc:	4659      	mov	r1, fp
  403bce:	f7fe fa43 	bl	402058 <__aeabi_ddiv>
  403bd2:	f002 fa95 	bl	406100 <__aeabi_d2iz>
  403bd6:	4680      	mov	r8, r0
  403bd8:	f7fe f8ae 	bl	401d38 <__aeabi_i2d>
  403bdc:	462a      	mov	r2, r5
  403bde:	4633      	mov	r3, r6
  403be0:	f7fe f910 	bl	401e04 <__aeabi_dmul>
  403be4:	460b      	mov	r3, r1
  403be6:	4602      	mov	r2, r0
  403be8:	4659      	mov	r1, fp
  403bea:	4650      	mov	r0, sl
  403bec:	f7fd ff56 	bl	401a9c <__aeabi_dsub>
  403bf0:	9d04      	ldr	r5, [sp, #16]
  403bf2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403bf6:	702b      	strb	r3, [r5, #0]
  403bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bfa:	2b01      	cmp	r3, #1
  403bfc:	4606      	mov	r6, r0
  403bfe:	460f      	mov	r7, r1
  403c00:	f105 0501 	add.w	r5, r5, #1
  403c04:	d068      	beq.n	403cd8 <_dtoa_r+0x330>
  403c06:	2200      	movs	r2, #0
  403c08:	4b18      	ldr	r3, [pc, #96]	; (403c6c <_dtoa_r+0x2c4>)
  403c0a:	f7fe f8fb 	bl	401e04 <__aeabi_dmul>
  403c0e:	2200      	movs	r2, #0
  403c10:	2300      	movs	r3, #0
  403c12:	4606      	mov	r6, r0
  403c14:	460f      	mov	r7, r1
  403c16:	f002 fa2b 	bl	406070 <__aeabi_dcmpeq>
  403c1a:	2800      	cmp	r0, #0
  403c1c:	f040 8088 	bne.w	403d30 <_dtoa_r+0x388>
  403c20:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403c24:	f04f 0a00 	mov.w	sl, #0
  403c28:	f8df b040 	ldr.w	fp, [pc, #64]	; 403c6c <_dtoa_r+0x2c4>
  403c2c:	940c      	str	r4, [sp, #48]	; 0x30
  403c2e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403c32:	e028      	b.n	403c86 <_dtoa_r+0x2de>
  403c34:	f3af 8000 	nop.w
  403c38:	636f4361 	.word	0x636f4361
  403c3c:	3fd287a7 	.word	0x3fd287a7
  403c40:	8b60c8b3 	.word	0x8b60c8b3
  403c44:	3fc68a28 	.word	0x3fc68a28
  403c48:	509f79fb 	.word	0x509f79fb
  403c4c:	3fd34413 	.word	0x3fd34413
  403c50:	7ff00000 	.word	0x7ff00000
  403c54:	00406f29 	.word	0x00406f29
  403c58:	00406f4c 	.word	0x00406f4c
  403c5c:	00406f58 	.word	0x00406f58
  403c60:	3ff80000 	.word	0x3ff80000
  403c64:	00406f88 	.word	0x00406f88
  403c68:	00406f28 	.word	0x00406f28
  403c6c:	40240000 	.word	0x40240000
  403c70:	f7fe f8c8 	bl	401e04 <__aeabi_dmul>
  403c74:	2200      	movs	r2, #0
  403c76:	2300      	movs	r3, #0
  403c78:	4606      	mov	r6, r0
  403c7a:	460f      	mov	r7, r1
  403c7c:	f002 f9f8 	bl	406070 <__aeabi_dcmpeq>
  403c80:	2800      	cmp	r0, #0
  403c82:	f040 83c1 	bne.w	404408 <_dtoa_r+0xa60>
  403c86:	4642      	mov	r2, r8
  403c88:	464b      	mov	r3, r9
  403c8a:	4630      	mov	r0, r6
  403c8c:	4639      	mov	r1, r7
  403c8e:	f7fe f9e3 	bl	402058 <__aeabi_ddiv>
  403c92:	f002 fa35 	bl	406100 <__aeabi_d2iz>
  403c96:	4604      	mov	r4, r0
  403c98:	f7fe f84e 	bl	401d38 <__aeabi_i2d>
  403c9c:	4642      	mov	r2, r8
  403c9e:	464b      	mov	r3, r9
  403ca0:	f7fe f8b0 	bl	401e04 <__aeabi_dmul>
  403ca4:	4602      	mov	r2, r0
  403ca6:	460b      	mov	r3, r1
  403ca8:	4630      	mov	r0, r6
  403caa:	4639      	mov	r1, r7
  403cac:	f7fd fef6 	bl	401a9c <__aeabi_dsub>
  403cb0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403cb4:	9e04      	ldr	r6, [sp, #16]
  403cb6:	f805 eb01 	strb.w	lr, [r5], #1
  403cba:	eba5 0e06 	sub.w	lr, r5, r6
  403cbe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403cc0:	45b6      	cmp	lr, r6
  403cc2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403cc6:	4652      	mov	r2, sl
  403cc8:	465b      	mov	r3, fp
  403cca:	d1d1      	bne.n	403c70 <_dtoa_r+0x2c8>
  403ccc:	46a0      	mov	r8, r4
  403cce:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403cd2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403cd4:	4606      	mov	r6, r0
  403cd6:	460f      	mov	r7, r1
  403cd8:	4632      	mov	r2, r6
  403cda:	463b      	mov	r3, r7
  403cdc:	4630      	mov	r0, r6
  403cde:	4639      	mov	r1, r7
  403ce0:	f7fd fede 	bl	401aa0 <__adddf3>
  403ce4:	4606      	mov	r6, r0
  403ce6:	460f      	mov	r7, r1
  403ce8:	4602      	mov	r2, r0
  403cea:	460b      	mov	r3, r1
  403cec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cf0:	f002 f9c8 	bl	406084 <__aeabi_dcmplt>
  403cf4:	b948      	cbnz	r0, 403d0a <_dtoa_r+0x362>
  403cf6:	4632      	mov	r2, r6
  403cf8:	463b      	mov	r3, r7
  403cfa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cfe:	f002 f9b7 	bl	406070 <__aeabi_dcmpeq>
  403d02:	b1a8      	cbz	r0, 403d30 <_dtoa_r+0x388>
  403d04:	f018 0f01 	tst.w	r8, #1
  403d08:	d012      	beq.n	403d30 <_dtoa_r+0x388>
  403d0a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403d0e:	9a04      	ldr	r2, [sp, #16]
  403d10:	1e6b      	subs	r3, r5, #1
  403d12:	e004      	b.n	403d1e <_dtoa_r+0x376>
  403d14:	429a      	cmp	r2, r3
  403d16:	f000 8401 	beq.w	40451c <_dtoa_r+0xb74>
  403d1a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403d1e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403d22:	f103 0501 	add.w	r5, r3, #1
  403d26:	d0f5      	beq.n	403d14 <_dtoa_r+0x36c>
  403d28:	f108 0801 	add.w	r8, r8, #1
  403d2c:	f883 8000 	strb.w	r8, [r3]
  403d30:	4649      	mov	r1, r9
  403d32:	4620      	mov	r0, r4
  403d34:	f001 f960 	bl	404ff8 <_Bfree>
  403d38:	2200      	movs	r2, #0
  403d3a:	9b02      	ldr	r3, [sp, #8]
  403d3c:	702a      	strb	r2, [r5, #0]
  403d3e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d40:	3301      	adds	r3, #1
  403d42:	6013      	str	r3, [r2, #0]
  403d44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d46:	2b00      	cmp	r3, #0
  403d48:	f000 839e 	beq.w	404488 <_dtoa_r+0xae0>
  403d4c:	9804      	ldr	r0, [sp, #16]
  403d4e:	601d      	str	r5, [r3, #0]
  403d50:	b01b      	add	sp, #108	; 0x6c
  403d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d58:	2a00      	cmp	r2, #0
  403d5a:	d03e      	beq.n	403dda <_dtoa_r+0x432>
  403d5c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d5e:	2a01      	cmp	r2, #1
  403d60:	f340 8311 	ble.w	404386 <_dtoa_r+0x9de>
  403d64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d68:	1e5f      	subs	r7, r3, #1
  403d6a:	42ba      	cmp	r2, r7
  403d6c:	f2c0 838f 	blt.w	40448e <_dtoa_r+0xae6>
  403d70:	1bd7      	subs	r7, r2, r7
  403d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d74:	2b00      	cmp	r3, #0
  403d76:	f2c0 848b 	blt.w	404690 <_dtoa_r+0xce8>
  403d7a:	9d08      	ldr	r5, [sp, #32]
  403d7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d7e:	9a08      	ldr	r2, [sp, #32]
  403d80:	441a      	add	r2, r3
  403d82:	9208      	str	r2, [sp, #32]
  403d84:	9a06      	ldr	r2, [sp, #24]
  403d86:	2101      	movs	r1, #1
  403d88:	441a      	add	r2, r3
  403d8a:	4620      	mov	r0, r4
  403d8c:	9206      	str	r2, [sp, #24]
  403d8e:	f001 f9cd 	bl	40512c <__i2b>
  403d92:	4606      	mov	r6, r0
  403d94:	e024      	b.n	403de0 <_dtoa_r+0x438>
  403d96:	2301      	movs	r3, #1
  403d98:	930e      	str	r3, [sp, #56]	; 0x38
  403d9a:	e6af      	b.n	403afc <_dtoa_r+0x154>
  403d9c:	9a08      	ldr	r2, [sp, #32]
  403d9e:	9b02      	ldr	r3, [sp, #8]
  403da0:	1ad2      	subs	r2, r2, r3
  403da2:	425b      	negs	r3, r3
  403da4:	930c      	str	r3, [sp, #48]	; 0x30
  403da6:	2300      	movs	r3, #0
  403da8:	9208      	str	r2, [sp, #32]
  403daa:	930d      	str	r3, [sp, #52]	; 0x34
  403dac:	e6b8      	b.n	403b20 <_dtoa_r+0x178>
  403dae:	f1c7 0301 	rsb	r3, r7, #1
  403db2:	9308      	str	r3, [sp, #32]
  403db4:	2300      	movs	r3, #0
  403db6:	9306      	str	r3, [sp, #24]
  403db8:	e6a7      	b.n	403b0a <_dtoa_r+0x162>
  403dba:	9d02      	ldr	r5, [sp, #8]
  403dbc:	4628      	mov	r0, r5
  403dbe:	f7fd ffbb 	bl	401d38 <__aeabi_i2d>
  403dc2:	4602      	mov	r2, r0
  403dc4:	460b      	mov	r3, r1
  403dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403dca:	f002 f951 	bl	406070 <__aeabi_dcmpeq>
  403dce:	2800      	cmp	r0, #0
  403dd0:	f47f ae80 	bne.w	403ad4 <_dtoa_r+0x12c>
  403dd4:	1e6b      	subs	r3, r5, #1
  403dd6:	9302      	str	r3, [sp, #8]
  403dd8:	e67c      	b.n	403ad4 <_dtoa_r+0x12c>
  403dda:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ddc:	9d08      	ldr	r5, [sp, #32]
  403dde:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403de0:	2d00      	cmp	r5, #0
  403de2:	dd0c      	ble.n	403dfe <_dtoa_r+0x456>
  403de4:	9906      	ldr	r1, [sp, #24]
  403de6:	2900      	cmp	r1, #0
  403de8:	460b      	mov	r3, r1
  403dea:	dd08      	ble.n	403dfe <_dtoa_r+0x456>
  403dec:	42a9      	cmp	r1, r5
  403dee:	9a08      	ldr	r2, [sp, #32]
  403df0:	bfa8      	it	ge
  403df2:	462b      	movge	r3, r5
  403df4:	1ad2      	subs	r2, r2, r3
  403df6:	1aed      	subs	r5, r5, r3
  403df8:	1acb      	subs	r3, r1, r3
  403dfa:	9208      	str	r2, [sp, #32]
  403dfc:	9306      	str	r3, [sp, #24]
  403dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e00:	b1d3      	cbz	r3, 403e38 <_dtoa_r+0x490>
  403e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e04:	2b00      	cmp	r3, #0
  403e06:	f000 82b7 	beq.w	404378 <_dtoa_r+0x9d0>
  403e0a:	2f00      	cmp	r7, #0
  403e0c:	dd10      	ble.n	403e30 <_dtoa_r+0x488>
  403e0e:	4631      	mov	r1, r6
  403e10:	463a      	mov	r2, r7
  403e12:	4620      	mov	r0, r4
  403e14:	f001 fa26 	bl	405264 <__pow5mult>
  403e18:	464a      	mov	r2, r9
  403e1a:	4601      	mov	r1, r0
  403e1c:	4606      	mov	r6, r0
  403e1e:	4620      	mov	r0, r4
  403e20:	f001 f98e 	bl	405140 <__multiply>
  403e24:	4649      	mov	r1, r9
  403e26:	4680      	mov	r8, r0
  403e28:	4620      	mov	r0, r4
  403e2a:	f001 f8e5 	bl	404ff8 <_Bfree>
  403e2e:	46c1      	mov	r9, r8
  403e30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e32:	1bda      	subs	r2, r3, r7
  403e34:	f040 82a1 	bne.w	40437a <_dtoa_r+0x9d2>
  403e38:	2101      	movs	r1, #1
  403e3a:	4620      	mov	r0, r4
  403e3c:	f001 f976 	bl	40512c <__i2b>
  403e40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e42:	2b00      	cmp	r3, #0
  403e44:	4680      	mov	r8, r0
  403e46:	dd1c      	ble.n	403e82 <_dtoa_r+0x4da>
  403e48:	4601      	mov	r1, r0
  403e4a:	461a      	mov	r2, r3
  403e4c:	4620      	mov	r0, r4
  403e4e:	f001 fa09 	bl	405264 <__pow5mult>
  403e52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e54:	2b01      	cmp	r3, #1
  403e56:	4680      	mov	r8, r0
  403e58:	f340 8254 	ble.w	404304 <_dtoa_r+0x95c>
  403e5c:	2300      	movs	r3, #0
  403e5e:	930c      	str	r3, [sp, #48]	; 0x30
  403e60:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403e64:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e68:	6918      	ldr	r0, [r3, #16]
  403e6a:	f001 f90f 	bl	40508c <__hi0bits>
  403e6e:	f1c0 0020 	rsb	r0, r0, #32
  403e72:	e010      	b.n	403e96 <_dtoa_r+0x4ee>
  403e74:	f1c3 0520 	rsb	r5, r3, #32
  403e78:	fa0a f005 	lsl.w	r0, sl, r5
  403e7c:	e674      	b.n	403b68 <_dtoa_r+0x1c0>
  403e7e:	900e      	str	r0, [sp, #56]	; 0x38
  403e80:	e63c      	b.n	403afc <_dtoa_r+0x154>
  403e82:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e84:	2b01      	cmp	r3, #1
  403e86:	f340 8287 	ble.w	404398 <_dtoa_r+0x9f0>
  403e8a:	2300      	movs	r3, #0
  403e8c:	930c      	str	r3, [sp, #48]	; 0x30
  403e8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e90:	2001      	movs	r0, #1
  403e92:	2b00      	cmp	r3, #0
  403e94:	d1e4      	bne.n	403e60 <_dtoa_r+0x4b8>
  403e96:	9a06      	ldr	r2, [sp, #24]
  403e98:	4410      	add	r0, r2
  403e9a:	f010 001f 	ands.w	r0, r0, #31
  403e9e:	f000 80a1 	beq.w	403fe4 <_dtoa_r+0x63c>
  403ea2:	f1c0 0320 	rsb	r3, r0, #32
  403ea6:	2b04      	cmp	r3, #4
  403ea8:	f340 849e 	ble.w	4047e8 <_dtoa_r+0xe40>
  403eac:	9b08      	ldr	r3, [sp, #32]
  403eae:	f1c0 001c 	rsb	r0, r0, #28
  403eb2:	4403      	add	r3, r0
  403eb4:	9308      	str	r3, [sp, #32]
  403eb6:	4613      	mov	r3, r2
  403eb8:	4403      	add	r3, r0
  403eba:	4405      	add	r5, r0
  403ebc:	9306      	str	r3, [sp, #24]
  403ebe:	9b08      	ldr	r3, [sp, #32]
  403ec0:	2b00      	cmp	r3, #0
  403ec2:	dd05      	ble.n	403ed0 <_dtoa_r+0x528>
  403ec4:	4649      	mov	r1, r9
  403ec6:	461a      	mov	r2, r3
  403ec8:	4620      	mov	r0, r4
  403eca:	f001 fa1b 	bl	405304 <__lshift>
  403ece:	4681      	mov	r9, r0
  403ed0:	9b06      	ldr	r3, [sp, #24]
  403ed2:	2b00      	cmp	r3, #0
  403ed4:	dd05      	ble.n	403ee2 <_dtoa_r+0x53a>
  403ed6:	4641      	mov	r1, r8
  403ed8:	461a      	mov	r2, r3
  403eda:	4620      	mov	r0, r4
  403edc:	f001 fa12 	bl	405304 <__lshift>
  403ee0:	4680      	mov	r8, r0
  403ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ee4:	2b00      	cmp	r3, #0
  403ee6:	f040 8086 	bne.w	403ff6 <_dtoa_r+0x64e>
  403eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eec:	2b00      	cmp	r3, #0
  403eee:	f340 8266 	ble.w	4043be <_dtoa_r+0xa16>
  403ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	f000 8098 	beq.w	40402a <_dtoa_r+0x682>
  403efa:	2d00      	cmp	r5, #0
  403efc:	dd05      	ble.n	403f0a <_dtoa_r+0x562>
  403efe:	4631      	mov	r1, r6
  403f00:	462a      	mov	r2, r5
  403f02:	4620      	mov	r0, r4
  403f04:	f001 f9fe 	bl	405304 <__lshift>
  403f08:	4606      	mov	r6, r0
  403f0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f0c:	2b00      	cmp	r3, #0
  403f0e:	f040 8337 	bne.w	404580 <_dtoa_r+0xbd8>
  403f12:	9606      	str	r6, [sp, #24]
  403f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f16:	9a04      	ldr	r2, [sp, #16]
  403f18:	f8dd b018 	ldr.w	fp, [sp, #24]
  403f1c:	3b01      	subs	r3, #1
  403f1e:	18d3      	adds	r3, r2, r3
  403f20:	930b      	str	r3, [sp, #44]	; 0x2c
  403f22:	f00a 0301 	and.w	r3, sl, #1
  403f26:	930c      	str	r3, [sp, #48]	; 0x30
  403f28:	4617      	mov	r7, r2
  403f2a:	46c2      	mov	sl, r8
  403f2c:	4651      	mov	r1, sl
  403f2e:	4648      	mov	r0, r9
  403f30:	f7ff fca4 	bl	40387c <quorem>
  403f34:	4631      	mov	r1, r6
  403f36:	4605      	mov	r5, r0
  403f38:	4648      	mov	r0, r9
  403f3a:	f001 fa35 	bl	4053a8 <__mcmp>
  403f3e:	465a      	mov	r2, fp
  403f40:	900a      	str	r0, [sp, #40]	; 0x28
  403f42:	4651      	mov	r1, sl
  403f44:	4620      	mov	r0, r4
  403f46:	f001 fa4b 	bl	4053e0 <__mdiff>
  403f4a:	68c2      	ldr	r2, [r0, #12]
  403f4c:	4680      	mov	r8, r0
  403f4e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403f52:	2a00      	cmp	r2, #0
  403f54:	f040 822b 	bne.w	4043ae <_dtoa_r+0xa06>
  403f58:	4601      	mov	r1, r0
  403f5a:	4648      	mov	r0, r9
  403f5c:	9308      	str	r3, [sp, #32]
  403f5e:	f001 fa23 	bl	4053a8 <__mcmp>
  403f62:	4641      	mov	r1, r8
  403f64:	9006      	str	r0, [sp, #24]
  403f66:	4620      	mov	r0, r4
  403f68:	f001 f846 	bl	404ff8 <_Bfree>
  403f6c:	9a06      	ldr	r2, [sp, #24]
  403f6e:	9b08      	ldr	r3, [sp, #32]
  403f70:	b932      	cbnz	r2, 403f80 <_dtoa_r+0x5d8>
  403f72:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f74:	b921      	cbnz	r1, 403f80 <_dtoa_r+0x5d8>
  403f76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f78:	2a00      	cmp	r2, #0
  403f7a:	f000 83ef 	beq.w	40475c <_dtoa_r+0xdb4>
  403f7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f80:	990a      	ldr	r1, [sp, #40]	; 0x28
  403f82:	2900      	cmp	r1, #0
  403f84:	f2c0 829f 	blt.w	4044c6 <_dtoa_r+0xb1e>
  403f88:	d105      	bne.n	403f96 <_dtoa_r+0x5ee>
  403f8a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f8c:	b919      	cbnz	r1, 403f96 <_dtoa_r+0x5ee>
  403f8e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f90:	2900      	cmp	r1, #0
  403f92:	f000 8298 	beq.w	4044c6 <_dtoa_r+0xb1e>
  403f96:	2a00      	cmp	r2, #0
  403f98:	f300 8306 	bgt.w	4045a8 <_dtoa_r+0xc00>
  403f9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403f9e:	703b      	strb	r3, [r7, #0]
  403fa0:	f107 0801 	add.w	r8, r7, #1
  403fa4:	4297      	cmp	r7, r2
  403fa6:	4645      	mov	r5, r8
  403fa8:	f000 830c 	beq.w	4045c4 <_dtoa_r+0xc1c>
  403fac:	4649      	mov	r1, r9
  403fae:	2300      	movs	r3, #0
  403fb0:	220a      	movs	r2, #10
  403fb2:	4620      	mov	r0, r4
  403fb4:	f001 f82a 	bl	40500c <__multadd>
  403fb8:	455e      	cmp	r6, fp
  403fba:	4681      	mov	r9, r0
  403fbc:	4631      	mov	r1, r6
  403fbe:	f04f 0300 	mov.w	r3, #0
  403fc2:	f04f 020a 	mov.w	r2, #10
  403fc6:	4620      	mov	r0, r4
  403fc8:	f000 81eb 	beq.w	4043a2 <_dtoa_r+0x9fa>
  403fcc:	f001 f81e 	bl	40500c <__multadd>
  403fd0:	4659      	mov	r1, fp
  403fd2:	4606      	mov	r6, r0
  403fd4:	2300      	movs	r3, #0
  403fd6:	220a      	movs	r2, #10
  403fd8:	4620      	mov	r0, r4
  403fda:	f001 f817 	bl	40500c <__multadd>
  403fde:	4647      	mov	r7, r8
  403fe0:	4683      	mov	fp, r0
  403fe2:	e7a3      	b.n	403f2c <_dtoa_r+0x584>
  403fe4:	201c      	movs	r0, #28
  403fe6:	9b08      	ldr	r3, [sp, #32]
  403fe8:	4403      	add	r3, r0
  403fea:	9308      	str	r3, [sp, #32]
  403fec:	9b06      	ldr	r3, [sp, #24]
  403fee:	4403      	add	r3, r0
  403ff0:	4405      	add	r5, r0
  403ff2:	9306      	str	r3, [sp, #24]
  403ff4:	e763      	b.n	403ebe <_dtoa_r+0x516>
  403ff6:	4641      	mov	r1, r8
  403ff8:	4648      	mov	r0, r9
  403ffa:	f001 f9d5 	bl	4053a8 <__mcmp>
  403ffe:	2800      	cmp	r0, #0
  404000:	f6bf af73 	bge.w	403eea <_dtoa_r+0x542>
  404004:	9f02      	ldr	r7, [sp, #8]
  404006:	4649      	mov	r1, r9
  404008:	2300      	movs	r3, #0
  40400a:	220a      	movs	r2, #10
  40400c:	4620      	mov	r0, r4
  40400e:	3f01      	subs	r7, #1
  404010:	9702      	str	r7, [sp, #8]
  404012:	f000 fffb 	bl	40500c <__multadd>
  404016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404018:	4681      	mov	r9, r0
  40401a:	2b00      	cmp	r3, #0
  40401c:	f040 83b6 	bne.w	40478c <_dtoa_r+0xde4>
  404020:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404022:	2b00      	cmp	r3, #0
  404024:	f340 83bf 	ble.w	4047a6 <_dtoa_r+0xdfe>
  404028:	930a      	str	r3, [sp, #40]	; 0x28
  40402a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40402e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404030:	465d      	mov	r5, fp
  404032:	e002      	b.n	40403a <_dtoa_r+0x692>
  404034:	f000 ffea 	bl	40500c <__multadd>
  404038:	4681      	mov	r9, r0
  40403a:	4641      	mov	r1, r8
  40403c:	4648      	mov	r0, r9
  40403e:	f7ff fc1d 	bl	40387c <quorem>
  404042:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404046:	f805 ab01 	strb.w	sl, [r5], #1
  40404a:	eba5 030b 	sub.w	r3, r5, fp
  40404e:	42bb      	cmp	r3, r7
  404050:	f04f 020a 	mov.w	r2, #10
  404054:	f04f 0300 	mov.w	r3, #0
  404058:	4649      	mov	r1, r9
  40405a:	4620      	mov	r0, r4
  40405c:	dbea      	blt.n	404034 <_dtoa_r+0x68c>
  40405e:	9b04      	ldr	r3, [sp, #16]
  404060:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404062:	2a01      	cmp	r2, #1
  404064:	bfac      	ite	ge
  404066:	189b      	addge	r3, r3, r2
  404068:	3301      	addlt	r3, #1
  40406a:	461d      	mov	r5, r3
  40406c:	f04f 0b00 	mov.w	fp, #0
  404070:	4649      	mov	r1, r9
  404072:	2201      	movs	r2, #1
  404074:	4620      	mov	r0, r4
  404076:	f001 f945 	bl	405304 <__lshift>
  40407a:	4641      	mov	r1, r8
  40407c:	4681      	mov	r9, r0
  40407e:	f001 f993 	bl	4053a8 <__mcmp>
  404082:	2800      	cmp	r0, #0
  404084:	f340 823d 	ble.w	404502 <_dtoa_r+0xb5a>
  404088:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40408c:	9904      	ldr	r1, [sp, #16]
  40408e:	1e6b      	subs	r3, r5, #1
  404090:	e004      	b.n	40409c <_dtoa_r+0x6f4>
  404092:	428b      	cmp	r3, r1
  404094:	f000 81ae 	beq.w	4043f4 <_dtoa_r+0xa4c>
  404098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40409c:	2a39      	cmp	r2, #57	; 0x39
  40409e:	f103 0501 	add.w	r5, r3, #1
  4040a2:	d0f6      	beq.n	404092 <_dtoa_r+0x6ea>
  4040a4:	3201      	adds	r2, #1
  4040a6:	701a      	strb	r2, [r3, #0]
  4040a8:	4641      	mov	r1, r8
  4040aa:	4620      	mov	r0, r4
  4040ac:	f000 ffa4 	bl	404ff8 <_Bfree>
  4040b0:	2e00      	cmp	r6, #0
  4040b2:	f43f ae3d 	beq.w	403d30 <_dtoa_r+0x388>
  4040b6:	f1bb 0f00 	cmp.w	fp, #0
  4040ba:	d005      	beq.n	4040c8 <_dtoa_r+0x720>
  4040bc:	45b3      	cmp	fp, r6
  4040be:	d003      	beq.n	4040c8 <_dtoa_r+0x720>
  4040c0:	4659      	mov	r1, fp
  4040c2:	4620      	mov	r0, r4
  4040c4:	f000 ff98 	bl	404ff8 <_Bfree>
  4040c8:	4631      	mov	r1, r6
  4040ca:	4620      	mov	r0, r4
  4040cc:	f000 ff94 	bl	404ff8 <_Bfree>
  4040d0:	e62e      	b.n	403d30 <_dtoa_r+0x388>
  4040d2:	2300      	movs	r3, #0
  4040d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4040d6:	9b02      	ldr	r3, [sp, #8]
  4040d8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4040da:	4413      	add	r3, r2
  4040dc:	930f      	str	r3, [sp, #60]	; 0x3c
  4040de:	3301      	adds	r3, #1
  4040e0:	2b01      	cmp	r3, #1
  4040e2:	461f      	mov	r7, r3
  4040e4:	461e      	mov	r6, r3
  4040e6:	930a      	str	r3, [sp, #40]	; 0x28
  4040e8:	bfb8      	it	lt
  4040ea:	2701      	movlt	r7, #1
  4040ec:	2100      	movs	r1, #0
  4040ee:	2f17      	cmp	r7, #23
  4040f0:	6461      	str	r1, [r4, #68]	; 0x44
  4040f2:	d90a      	bls.n	40410a <_dtoa_r+0x762>
  4040f4:	2201      	movs	r2, #1
  4040f6:	2304      	movs	r3, #4
  4040f8:	005b      	lsls	r3, r3, #1
  4040fa:	f103 0014 	add.w	r0, r3, #20
  4040fe:	4287      	cmp	r7, r0
  404100:	4611      	mov	r1, r2
  404102:	f102 0201 	add.w	r2, r2, #1
  404106:	d2f7      	bcs.n	4040f8 <_dtoa_r+0x750>
  404108:	6461      	str	r1, [r4, #68]	; 0x44
  40410a:	4620      	mov	r0, r4
  40410c:	f000 ff4e 	bl	404fac <_Balloc>
  404110:	2e0e      	cmp	r6, #14
  404112:	9004      	str	r0, [sp, #16]
  404114:	6420      	str	r0, [r4, #64]	; 0x40
  404116:	f63f ad41 	bhi.w	403b9c <_dtoa_r+0x1f4>
  40411a:	2d00      	cmp	r5, #0
  40411c:	f43f ad3e 	beq.w	403b9c <_dtoa_r+0x1f4>
  404120:	9902      	ldr	r1, [sp, #8]
  404122:	2900      	cmp	r1, #0
  404124:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404128:	f340 8202 	ble.w	404530 <_dtoa_r+0xb88>
  40412c:	4bb8      	ldr	r3, [pc, #736]	; (404410 <_dtoa_r+0xa68>)
  40412e:	f001 020f 	and.w	r2, r1, #15
  404132:	110d      	asrs	r5, r1, #4
  404134:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404138:	06e9      	lsls	r1, r5, #27
  40413a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40413e:	f140 81ae 	bpl.w	40449e <_dtoa_r+0xaf6>
  404142:	4bb4      	ldr	r3, [pc, #720]	; (404414 <_dtoa_r+0xa6c>)
  404144:	4650      	mov	r0, sl
  404146:	4659      	mov	r1, fp
  404148:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40414c:	f7fd ff84 	bl	402058 <__aeabi_ddiv>
  404150:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404154:	f005 050f 	and.w	r5, r5, #15
  404158:	f04f 0a03 	mov.w	sl, #3
  40415c:	b18d      	cbz	r5, 404182 <_dtoa_r+0x7da>
  40415e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404414 <_dtoa_r+0xa6c>
  404162:	07ea      	lsls	r2, r5, #31
  404164:	d509      	bpl.n	40417a <_dtoa_r+0x7d2>
  404166:	4630      	mov	r0, r6
  404168:	4639      	mov	r1, r7
  40416a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40416e:	f7fd fe49 	bl	401e04 <__aeabi_dmul>
  404172:	f10a 0a01 	add.w	sl, sl, #1
  404176:	4606      	mov	r6, r0
  404178:	460f      	mov	r7, r1
  40417a:	106d      	asrs	r5, r5, #1
  40417c:	f108 0808 	add.w	r8, r8, #8
  404180:	d1ef      	bne.n	404162 <_dtoa_r+0x7ba>
  404182:	463b      	mov	r3, r7
  404184:	4632      	mov	r2, r6
  404186:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40418a:	f7fd ff65 	bl	402058 <__aeabi_ddiv>
  40418e:	4607      	mov	r7, r0
  404190:	4688      	mov	r8, r1
  404192:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404194:	b143      	cbz	r3, 4041a8 <_dtoa_r+0x800>
  404196:	2200      	movs	r2, #0
  404198:	4b9f      	ldr	r3, [pc, #636]	; (404418 <_dtoa_r+0xa70>)
  40419a:	4638      	mov	r0, r7
  40419c:	4641      	mov	r1, r8
  40419e:	f001 ff71 	bl	406084 <__aeabi_dcmplt>
  4041a2:	2800      	cmp	r0, #0
  4041a4:	f040 8286 	bne.w	4046b4 <_dtoa_r+0xd0c>
  4041a8:	4650      	mov	r0, sl
  4041aa:	f7fd fdc5 	bl	401d38 <__aeabi_i2d>
  4041ae:	463a      	mov	r2, r7
  4041b0:	4643      	mov	r3, r8
  4041b2:	f7fd fe27 	bl	401e04 <__aeabi_dmul>
  4041b6:	4b99      	ldr	r3, [pc, #612]	; (40441c <_dtoa_r+0xa74>)
  4041b8:	2200      	movs	r2, #0
  4041ba:	f7fd fc71 	bl	401aa0 <__adddf3>
  4041be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041c0:	4605      	mov	r5, r0
  4041c2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4041c6:	2b00      	cmp	r3, #0
  4041c8:	f000 813e 	beq.w	404448 <_dtoa_r+0xaa0>
  4041cc:	9b02      	ldr	r3, [sp, #8]
  4041ce:	9315      	str	r3, [sp, #84]	; 0x54
  4041d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041d2:	9312      	str	r3, [sp, #72]	; 0x48
  4041d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041d6:	2b00      	cmp	r3, #0
  4041d8:	f000 81fa 	beq.w	4045d0 <_dtoa_r+0xc28>
  4041dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4041de:	4b8c      	ldr	r3, [pc, #560]	; (404410 <_dtoa_r+0xa68>)
  4041e0:	498f      	ldr	r1, [pc, #572]	; (404420 <_dtoa_r+0xa78>)
  4041e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4041ea:	2000      	movs	r0, #0
  4041ec:	f7fd ff34 	bl	402058 <__aeabi_ddiv>
  4041f0:	462a      	mov	r2, r5
  4041f2:	4633      	mov	r3, r6
  4041f4:	f7fd fc52 	bl	401a9c <__aeabi_dsub>
  4041f8:	4682      	mov	sl, r0
  4041fa:	468b      	mov	fp, r1
  4041fc:	4638      	mov	r0, r7
  4041fe:	4641      	mov	r1, r8
  404200:	f001 ff7e 	bl	406100 <__aeabi_d2iz>
  404204:	4605      	mov	r5, r0
  404206:	f7fd fd97 	bl	401d38 <__aeabi_i2d>
  40420a:	4602      	mov	r2, r0
  40420c:	460b      	mov	r3, r1
  40420e:	4638      	mov	r0, r7
  404210:	4641      	mov	r1, r8
  404212:	f7fd fc43 	bl	401a9c <__aeabi_dsub>
  404216:	3530      	adds	r5, #48	; 0x30
  404218:	fa5f f885 	uxtb.w	r8, r5
  40421c:	9d04      	ldr	r5, [sp, #16]
  40421e:	4606      	mov	r6, r0
  404220:	460f      	mov	r7, r1
  404222:	f885 8000 	strb.w	r8, [r5]
  404226:	4602      	mov	r2, r0
  404228:	460b      	mov	r3, r1
  40422a:	4650      	mov	r0, sl
  40422c:	4659      	mov	r1, fp
  40422e:	3501      	adds	r5, #1
  404230:	f001 ff46 	bl	4060c0 <__aeabi_dcmpgt>
  404234:	2800      	cmp	r0, #0
  404236:	d154      	bne.n	4042e2 <_dtoa_r+0x93a>
  404238:	4632      	mov	r2, r6
  40423a:	463b      	mov	r3, r7
  40423c:	2000      	movs	r0, #0
  40423e:	4976      	ldr	r1, [pc, #472]	; (404418 <_dtoa_r+0xa70>)
  404240:	f7fd fc2c 	bl	401a9c <__aeabi_dsub>
  404244:	4602      	mov	r2, r0
  404246:	460b      	mov	r3, r1
  404248:	4650      	mov	r0, sl
  40424a:	4659      	mov	r1, fp
  40424c:	f001 ff38 	bl	4060c0 <__aeabi_dcmpgt>
  404250:	2800      	cmp	r0, #0
  404252:	f040 8270 	bne.w	404736 <_dtoa_r+0xd8e>
  404256:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404258:	2a01      	cmp	r2, #1
  40425a:	f000 8111 	beq.w	404480 <_dtoa_r+0xad8>
  40425e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404260:	9a04      	ldr	r2, [sp, #16]
  404262:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404266:	4413      	add	r3, r2
  404268:	4699      	mov	r9, r3
  40426a:	e00d      	b.n	404288 <_dtoa_r+0x8e0>
  40426c:	2000      	movs	r0, #0
  40426e:	496a      	ldr	r1, [pc, #424]	; (404418 <_dtoa_r+0xa70>)
  404270:	f7fd fc14 	bl	401a9c <__aeabi_dsub>
  404274:	4652      	mov	r2, sl
  404276:	465b      	mov	r3, fp
  404278:	f001 ff04 	bl	406084 <__aeabi_dcmplt>
  40427c:	2800      	cmp	r0, #0
  40427e:	f040 8258 	bne.w	404732 <_dtoa_r+0xd8a>
  404282:	454d      	cmp	r5, r9
  404284:	f000 80fa 	beq.w	40447c <_dtoa_r+0xad4>
  404288:	4650      	mov	r0, sl
  40428a:	4659      	mov	r1, fp
  40428c:	2200      	movs	r2, #0
  40428e:	4b65      	ldr	r3, [pc, #404]	; (404424 <_dtoa_r+0xa7c>)
  404290:	f7fd fdb8 	bl	401e04 <__aeabi_dmul>
  404294:	2200      	movs	r2, #0
  404296:	4b63      	ldr	r3, [pc, #396]	; (404424 <_dtoa_r+0xa7c>)
  404298:	4682      	mov	sl, r0
  40429a:	468b      	mov	fp, r1
  40429c:	4630      	mov	r0, r6
  40429e:	4639      	mov	r1, r7
  4042a0:	f7fd fdb0 	bl	401e04 <__aeabi_dmul>
  4042a4:	460f      	mov	r7, r1
  4042a6:	4606      	mov	r6, r0
  4042a8:	f001 ff2a 	bl	406100 <__aeabi_d2iz>
  4042ac:	4680      	mov	r8, r0
  4042ae:	f7fd fd43 	bl	401d38 <__aeabi_i2d>
  4042b2:	4602      	mov	r2, r0
  4042b4:	460b      	mov	r3, r1
  4042b6:	4630      	mov	r0, r6
  4042b8:	4639      	mov	r1, r7
  4042ba:	f7fd fbef 	bl	401a9c <__aeabi_dsub>
  4042be:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4042c2:	fa5f f888 	uxtb.w	r8, r8
  4042c6:	4652      	mov	r2, sl
  4042c8:	465b      	mov	r3, fp
  4042ca:	f805 8b01 	strb.w	r8, [r5], #1
  4042ce:	4606      	mov	r6, r0
  4042d0:	460f      	mov	r7, r1
  4042d2:	f001 fed7 	bl	406084 <__aeabi_dcmplt>
  4042d6:	4632      	mov	r2, r6
  4042d8:	463b      	mov	r3, r7
  4042da:	2800      	cmp	r0, #0
  4042dc:	d0c6      	beq.n	40426c <_dtoa_r+0x8c4>
  4042de:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4042e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042e4:	9302      	str	r3, [sp, #8]
  4042e6:	e523      	b.n	403d30 <_dtoa_r+0x388>
  4042e8:	2300      	movs	r3, #0
  4042ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4042ec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042ee:	2b00      	cmp	r3, #0
  4042f0:	f340 80dc 	ble.w	4044ac <_dtoa_r+0xb04>
  4042f4:	461f      	mov	r7, r3
  4042f6:	461e      	mov	r6, r3
  4042f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4042fa:	930a      	str	r3, [sp, #40]	; 0x28
  4042fc:	e6f6      	b.n	4040ec <_dtoa_r+0x744>
  4042fe:	2301      	movs	r3, #1
  404300:	930b      	str	r3, [sp, #44]	; 0x2c
  404302:	e7f3      	b.n	4042ec <_dtoa_r+0x944>
  404304:	f1ba 0f00 	cmp.w	sl, #0
  404308:	f47f ada8 	bne.w	403e5c <_dtoa_r+0x4b4>
  40430c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404310:	2b00      	cmp	r3, #0
  404312:	f47f adba 	bne.w	403e8a <_dtoa_r+0x4e2>
  404316:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40431a:	0d3f      	lsrs	r7, r7, #20
  40431c:	053f      	lsls	r7, r7, #20
  40431e:	2f00      	cmp	r7, #0
  404320:	f000 820d 	beq.w	40473e <_dtoa_r+0xd96>
  404324:	9b08      	ldr	r3, [sp, #32]
  404326:	3301      	adds	r3, #1
  404328:	9308      	str	r3, [sp, #32]
  40432a:	9b06      	ldr	r3, [sp, #24]
  40432c:	3301      	adds	r3, #1
  40432e:	9306      	str	r3, [sp, #24]
  404330:	2301      	movs	r3, #1
  404332:	930c      	str	r3, [sp, #48]	; 0x30
  404334:	e5ab      	b.n	403e8e <_dtoa_r+0x4e6>
  404336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404338:	2b00      	cmp	r3, #0
  40433a:	f73f ac42 	bgt.w	403bc2 <_dtoa_r+0x21a>
  40433e:	f040 8221 	bne.w	404784 <_dtoa_r+0xddc>
  404342:	2200      	movs	r2, #0
  404344:	4b38      	ldr	r3, [pc, #224]	; (404428 <_dtoa_r+0xa80>)
  404346:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40434a:	f7fd fd5b 	bl	401e04 <__aeabi_dmul>
  40434e:	4652      	mov	r2, sl
  404350:	465b      	mov	r3, fp
  404352:	f001 feab 	bl	4060ac <__aeabi_dcmpge>
  404356:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40435a:	4646      	mov	r6, r8
  40435c:	2800      	cmp	r0, #0
  40435e:	d041      	beq.n	4043e4 <_dtoa_r+0xa3c>
  404360:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404362:	9d04      	ldr	r5, [sp, #16]
  404364:	43db      	mvns	r3, r3
  404366:	9302      	str	r3, [sp, #8]
  404368:	4641      	mov	r1, r8
  40436a:	4620      	mov	r0, r4
  40436c:	f000 fe44 	bl	404ff8 <_Bfree>
  404370:	2e00      	cmp	r6, #0
  404372:	f43f acdd 	beq.w	403d30 <_dtoa_r+0x388>
  404376:	e6a7      	b.n	4040c8 <_dtoa_r+0x720>
  404378:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40437a:	4649      	mov	r1, r9
  40437c:	4620      	mov	r0, r4
  40437e:	f000 ff71 	bl	405264 <__pow5mult>
  404382:	4681      	mov	r9, r0
  404384:	e558      	b.n	403e38 <_dtoa_r+0x490>
  404386:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404388:	2a00      	cmp	r2, #0
  40438a:	f000 8187 	beq.w	40469c <_dtoa_r+0xcf4>
  40438e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404392:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404394:	9d08      	ldr	r5, [sp, #32]
  404396:	e4f2      	b.n	403d7e <_dtoa_r+0x3d6>
  404398:	f1ba 0f00 	cmp.w	sl, #0
  40439c:	f47f ad75 	bne.w	403e8a <_dtoa_r+0x4e2>
  4043a0:	e7b4      	b.n	40430c <_dtoa_r+0x964>
  4043a2:	f000 fe33 	bl	40500c <__multadd>
  4043a6:	4647      	mov	r7, r8
  4043a8:	4606      	mov	r6, r0
  4043aa:	4683      	mov	fp, r0
  4043ac:	e5be      	b.n	403f2c <_dtoa_r+0x584>
  4043ae:	4601      	mov	r1, r0
  4043b0:	4620      	mov	r0, r4
  4043b2:	9306      	str	r3, [sp, #24]
  4043b4:	f000 fe20 	bl	404ff8 <_Bfree>
  4043b8:	2201      	movs	r2, #1
  4043ba:	9b06      	ldr	r3, [sp, #24]
  4043bc:	e5e0      	b.n	403f80 <_dtoa_r+0x5d8>
  4043be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043c0:	2b02      	cmp	r3, #2
  4043c2:	f77f ad96 	ble.w	403ef2 <_dtoa_r+0x54a>
  4043c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043c8:	2b00      	cmp	r3, #0
  4043ca:	d1c9      	bne.n	404360 <_dtoa_r+0x9b8>
  4043cc:	4641      	mov	r1, r8
  4043ce:	2205      	movs	r2, #5
  4043d0:	4620      	mov	r0, r4
  4043d2:	f000 fe1b 	bl	40500c <__multadd>
  4043d6:	4601      	mov	r1, r0
  4043d8:	4680      	mov	r8, r0
  4043da:	4648      	mov	r0, r9
  4043dc:	f000 ffe4 	bl	4053a8 <__mcmp>
  4043e0:	2800      	cmp	r0, #0
  4043e2:	ddbd      	ble.n	404360 <_dtoa_r+0x9b8>
  4043e4:	9a02      	ldr	r2, [sp, #8]
  4043e6:	9904      	ldr	r1, [sp, #16]
  4043e8:	2331      	movs	r3, #49	; 0x31
  4043ea:	3201      	adds	r2, #1
  4043ec:	9202      	str	r2, [sp, #8]
  4043ee:	700b      	strb	r3, [r1, #0]
  4043f0:	1c4d      	adds	r5, r1, #1
  4043f2:	e7b9      	b.n	404368 <_dtoa_r+0x9c0>
  4043f4:	9a02      	ldr	r2, [sp, #8]
  4043f6:	3201      	adds	r2, #1
  4043f8:	9202      	str	r2, [sp, #8]
  4043fa:	9a04      	ldr	r2, [sp, #16]
  4043fc:	2331      	movs	r3, #49	; 0x31
  4043fe:	7013      	strb	r3, [r2, #0]
  404400:	e652      	b.n	4040a8 <_dtoa_r+0x700>
  404402:	2301      	movs	r3, #1
  404404:	930b      	str	r3, [sp, #44]	; 0x2c
  404406:	e666      	b.n	4040d6 <_dtoa_r+0x72e>
  404408:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40440c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40440e:	e48f      	b.n	403d30 <_dtoa_r+0x388>
  404410:	00406f88 	.word	0x00406f88
  404414:	00406f60 	.word	0x00406f60
  404418:	3ff00000 	.word	0x3ff00000
  40441c:	401c0000 	.word	0x401c0000
  404420:	3fe00000 	.word	0x3fe00000
  404424:	40240000 	.word	0x40240000
  404428:	40140000 	.word	0x40140000
  40442c:	4650      	mov	r0, sl
  40442e:	f7fd fc83 	bl	401d38 <__aeabi_i2d>
  404432:	463a      	mov	r2, r7
  404434:	4643      	mov	r3, r8
  404436:	f7fd fce5 	bl	401e04 <__aeabi_dmul>
  40443a:	2200      	movs	r2, #0
  40443c:	4bc1      	ldr	r3, [pc, #772]	; (404744 <_dtoa_r+0xd9c>)
  40443e:	f7fd fb2f 	bl	401aa0 <__adddf3>
  404442:	4605      	mov	r5, r0
  404444:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404448:	4641      	mov	r1, r8
  40444a:	2200      	movs	r2, #0
  40444c:	4bbe      	ldr	r3, [pc, #760]	; (404748 <_dtoa_r+0xda0>)
  40444e:	4638      	mov	r0, r7
  404450:	f7fd fb24 	bl	401a9c <__aeabi_dsub>
  404454:	462a      	mov	r2, r5
  404456:	4633      	mov	r3, r6
  404458:	4682      	mov	sl, r0
  40445a:	468b      	mov	fp, r1
  40445c:	f001 fe30 	bl	4060c0 <__aeabi_dcmpgt>
  404460:	4680      	mov	r8, r0
  404462:	2800      	cmp	r0, #0
  404464:	f040 8110 	bne.w	404688 <_dtoa_r+0xce0>
  404468:	462a      	mov	r2, r5
  40446a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40446e:	4650      	mov	r0, sl
  404470:	4659      	mov	r1, fp
  404472:	f001 fe07 	bl	406084 <__aeabi_dcmplt>
  404476:	b118      	cbz	r0, 404480 <_dtoa_r+0xad8>
  404478:	4646      	mov	r6, r8
  40447a:	e771      	b.n	404360 <_dtoa_r+0x9b8>
  40447c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404480:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404484:	f7ff bb8a 	b.w	403b9c <_dtoa_r+0x1f4>
  404488:	9804      	ldr	r0, [sp, #16]
  40448a:	f7ff babb 	b.w	403a04 <_dtoa_r+0x5c>
  40448e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404490:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404492:	970c      	str	r7, [sp, #48]	; 0x30
  404494:	1afb      	subs	r3, r7, r3
  404496:	441a      	add	r2, r3
  404498:	920d      	str	r2, [sp, #52]	; 0x34
  40449a:	2700      	movs	r7, #0
  40449c:	e469      	b.n	403d72 <_dtoa_r+0x3ca>
  40449e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4044a2:	f04f 0a02 	mov.w	sl, #2
  4044a6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4044aa:	e657      	b.n	40415c <_dtoa_r+0x7b4>
  4044ac:	2100      	movs	r1, #0
  4044ae:	2301      	movs	r3, #1
  4044b0:	6461      	str	r1, [r4, #68]	; 0x44
  4044b2:	4620      	mov	r0, r4
  4044b4:	9325      	str	r3, [sp, #148]	; 0x94
  4044b6:	f000 fd79 	bl	404fac <_Balloc>
  4044ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4044bc:	9004      	str	r0, [sp, #16]
  4044be:	6420      	str	r0, [r4, #64]	; 0x40
  4044c0:	930a      	str	r3, [sp, #40]	; 0x28
  4044c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4044c4:	e629      	b.n	40411a <_dtoa_r+0x772>
  4044c6:	2a00      	cmp	r2, #0
  4044c8:	46d0      	mov	r8, sl
  4044ca:	f8cd b018 	str.w	fp, [sp, #24]
  4044ce:	469a      	mov	sl, r3
  4044d0:	dd11      	ble.n	4044f6 <_dtoa_r+0xb4e>
  4044d2:	4649      	mov	r1, r9
  4044d4:	2201      	movs	r2, #1
  4044d6:	4620      	mov	r0, r4
  4044d8:	f000 ff14 	bl	405304 <__lshift>
  4044dc:	4641      	mov	r1, r8
  4044de:	4681      	mov	r9, r0
  4044e0:	f000 ff62 	bl	4053a8 <__mcmp>
  4044e4:	2800      	cmp	r0, #0
  4044e6:	f340 8146 	ble.w	404776 <_dtoa_r+0xdce>
  4044ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4044ee:	f000 8106 	beq.w	4046fe <_dtoa_r+0xd56>
  4044f2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4044f6:	46b3      	mov	fp, r6
  4044f8:	f887 a000 	strb.w	sl, [r7]
  4044fc:	1c7d      	adds	r5, r7, #1
  4044fe:	9e06      	ldr	r6, [sp, #24]
  404500:	e5d2      	b.n	4040a8 <_dtoa_r+0x700>
  404502:	d104      	bne.n	40450e <_dtoa_r+0xb66>
  404504:	f01a 0f01 	tst.w	sl, #1
  404508:	d001      	beq.n	40450e <_dtoa_r+0xb66>
  40450a:	e5bd      	b.n	404088 <_dtoa_r+0x6e0>
  40450c:	4615      	mov	r5, r2
  40450e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404512:	2b30      	cmp	r3, #48	; 0x30
  404514:	f105 32ff 	add.w	r2, r5, #4294967295
  404518:	d0f8      	beq.n	40450c <_dtoa_r+0xb64>
  40451a:	e5c5      	b.n	4040a8 <_dtoa_r+0x700>
  40451c:	9904      	ldr	r1, [sp, #16]
  40451e:	2230      	movs	r2, #48	; 0x30
  404520:	700a      	strb	r2, [r1, #0]
  404522:	9a02      	ldr	r2, [sp, #8]
  404524:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404528:	3201      	adds	r2, #1
  40452a:	9202      	str	r2, [sp, #8]
  40452c:	f7ff bbfc 	b.w	403d28 <_dtoa_r+0x380>
  404530:	f000 80bb 	beq.w	4046aa <_dtoa_r+0xd02>
  404534:	9b02      	ldr	r3, [sp, #8]
  404536:	425d      	negs	r5, r3
  404538:	4b84      	ldr	r3, [pc, #528]	; (40474c <_dtoa_r+0xda4>)
  40453a:	f005 020f 	and.w	r2, r5, #15
  40453e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404542:	e9d3 2300 	ldrd	r2, r3, [r3]
  404546:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40454a:	f7fd fc5b 	bl	401e04 <__aeabi_dmul>
  40454e:	112d      	asrs	r5, r5, #4
  404550:	4607      	mov	r7, r0
  404552:	4688      	mov	r8, r1
  404554:	f000 812c 	beq.w	4047b0 <_dtoa_r+0xe08>
  404558:	4e7d      	ldr	r6, [pc, #500]	; (404750 <_dtoa_r+0xda8>)
  40455a:	f04f 0a02 	mov.w	sl, #2
  40455e:	07eb      	lsls	r3, r5, #31
  404560:	d509      	bpl.n	404576 <_dtoa_r+0xbce>
  404562:	4638      	mov	r0, r7
  404564:	4641      	mov	r1, r8
  404566:	e9d6 2300 	ldrd	r2, r3, [r6]
  40456a:	f7fd fc4b 	bl	401e04 <__aeabi_dmul>
  40456e:	f10a 0a01 	add.w	sl, sl, #1
  404572:	4607      	mov	r7, r0
  404574:	4688      	mov	r8, r1
  404576:	106d      	asrs	r5, r5, #1
  404578:	f106 0608 	add.w	r6, r6, #8
  40457c:	d1ef      	bne.n	40455e <_dtoa_r+0xbb6>
  40457e:	e608      	b.n	404192 <_dtoa_r+0x7ea>
  404580:	6871      	ldr	r1, [r6, #4]
  404582:	4620      	mov	r0, r4
  404584:	f000 fd12 	bl	404fac <_Balloc>
  404588:	6933      	ldr	r3, [r6, #16]
  40458a:	3302      	adds	r3, #2
  40458c:	009a      	lsls	r2, r3, #2
  40458e:	4605      	mov	r5, r0
  404590:	f106 010c 	add.w	r1, r6, #12
  404594:	300c      	adds	r0, #12
  404596:	f000 fc63 	bl	404e60 <memcpy>
  40459a:	4629      	mov	r1, r5
  40459c:	2201      	movs	r2, #1
  40459e:	4620      	mov	r0, r4
  4045a0:	f000 feb0 	bl	405304 <__lshift>
  4045a4:	9006      	str	r0, [sp, #24]
  4045a6:	e4b5      	b.n	403f14 <_dtoa_r+0x56c>
  4045a8:	2b39      	cmp	r3, #57	; 0x39
  4045aa:	f8cd b018 	str.w	fp, [sp, #24]
  4045ae:	46d0      	mov	r8, sl
  4045b0:	f000 80a5 	beq.w	4046fe <_dtoa_r+0xd56>
  4045b4:	f103 0a01 	add.w	sl, r3, #1
  4045b8:	46b3      	mov	fp, r6
  4045ba:	f887 a000 	strb.w	sl, [r7]
  4045be:	1c7d      	adds	r5, r7, #1
  4045c0:	9e06      	ldr	r6, [sp, #24]
  4045c2:	e571      	b.n	4040a8 <_dtoa_r+0x700>
  4045c4:	465a      	mov	r2, fp
  4045c6:	46d0      	mov	r8, sl
  4045c8:	46b3      	mov	fp, r6
  4045ca:	469a      	mov	sl, r3
  4045cc:	4616      	mov	r6, r2
  4045ce:	e54f      	b.n	404070 <_dtoa_r+0x6c8>
  4045d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045d2:	495e      	ldr	r1, [pc, #376]	; (40474c <_dtoa_r+0xda4>)
  4045d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4045d8:	462a      	mov	r2, r5
  4045da:	4633      	mov	r3, r6
  4045dc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4045e0:	f7fd fc10 	bl	401e04 <__aeabi_dmul>
  4045e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4045e8:	4638      	mov	r0, r7
  4045ea:	4641      	mov	r1, r8
  4045ec:	f001 fd88 	bl	406100 <__aeabi_d2iz>
  4045f0:	4605      	mov	r5, r0
  4045f2:	f7fd fba1 	bl	401d38 <__aeabi_i2d>
  4045f6:	460b      	mov	r3, r1
  4045f8:	4602      	mov	r2, r0
  4045fa:	4641      	mov	r1, r8
  4045fc:	4638      	mov	r0, r7
  4045fe:	f7fd fa4d 	bl	401a9c <__aeabi_dsub>
  404602:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404604:	460f      	mov	r7, r1
  404606:	9904      	ldr	r1, [sp, #16]
  404608:	3530      	adds	r5, #48	; 0x30
  40460a:	2b01      	cmp	r3, #1
  40460c:	700d      	strb	r5, [r1, #0]
  40460e:	4606      	mov	r6, r0
  404610:	f101 0501 	add.w	r5, r1, #1
  404614:	d026      	beq.n	404664 <_dtoa_r+0xcbc>
  404616:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404618:	9a04      	ldr	r2, [sp, #16]
  40461a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404758 <_dtoa_r+0xdb0>
  40461e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404622:	4413      	add	r3, r2
  404624:	f04f 0a00 	mov.w	sl, #0
  404628:	4699      	mov	r9, r3
  40462a:	4652      	mov	r2, sl
  40462c:	465b      	mov	r3, fp
  40462e:	4630      	mov	r0, r6
  404630:	4639      	mov	r1, r7
  404632:	f7fd fbe7 	bl	401e04 <__aeabi_dmul>
  404636:	460f      	mov	r7, r1
  404638:	4606      	mov	r6, r0
  40463a:	f001 fd61 	bl	406100 <__aeabi_d2iz>
  40463e:	4680      	mov	r8, r0
  404640:	f7fd fb7a 	bl	401d38 <__aeabi_i2d>
  404644:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404648:	4602      	mov	r2, r0
  40464a:	460b      	mov	r3, r1
  40464c:	4630      	mov	r0, r6
  40464e:	4639      	mov	r1, r7
  404650:	f7fd fa24 	bl	401a9c <__aeabi_dsub>
  404654:	f805 8b01 	strb.w	r8, [r5], #1
  404658:	454d      	cmp	r5, r9
  40465a:	4606      	mov	r6, r0
  40465c:	460f      	mov	r7, r1
  40465e:	d1e4      	bne.n	40462a <_dtoa_r+0xc82>
  404660:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404664:	4b3b      	ldr	r3, [pc, #236]	; (404754 <_dtoa_r+0xdac>)
  404666:	2200      	movs	r2, #0
  404668:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40466c:	f7fd fa18 	bl	401aa0 <__adddf3>
  404670:	4632      	mov	r2, r6
  404672:	463b      	mov	r3, r7
  404674:	f001 fd06 	bl	406084 <__aeabi_dcmplt>
  404678:	2800      	cmp	r0, #0
  40467a:	d046      	beq.n	40470a <_dtoa_r+0xd62>
  40467c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40467e:	9302      	str	r3, [sp, #8]
  404680:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404684:	f7ff bb43 	b.w	403d0e <_dtoa_r+0x366>
  404688:	f04f 0800 	mov.w	r8, #0
  40468c:	4646      	mov	r6, r8
  40468e:	e6a9      	b.n	4043e4 <_dtoa_r+0xa3c>
  404690:	9b08      	ldr	r3, [sp, #32]
  404692:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404694:	1a9d      	subs	r5, r3, r2
  404696:	2300      	movs	r3, #0
  404698:	f7ff bb71 	b.w	403d7e <_dtoa_r+0x3d6>
  40469c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40469e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4046a0:	9d08      	ldr	r5, [sp, #32]
  4046a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4046a6:	f7ff bb6a 	b.w	403d7e <_dtoa_r+0x3d6>
  4046aa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4046ae:	f04f 0a02 	mov.w	sl, #2
  4046b2:	e56e      	b.n	404192 <_dtoa_r+0x7ea>
  4046b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046b6:	2b00      	cmp	r3, #0
  4046b8:	f43f aeb8 	beq.w	40442c <_dtoa_r+0xa84>
  4046bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046be:	2b00      	cmp	r3, #0
  4046c0:	f77f aede 	ble.w	404480 <_dtoa_r+0xad8>
  4046c4:	2200      	movs	r2, #0
  4046c6:	4b24      	ldr	r3, [pc, #144]	; (404758 <_dtoa_r+0xdb0>)
  4046c8:	4638      	mov	r0, r7
  4046ca:	4641      	mov	r1, r8
  4046cc:	f7fd fb9a 	bl	401e04 <__aeabi_dmul>
  4046d0:	4607      	mov	r7, r0
  4046d2:	4688      	mov	r8, r1
  4046d4:	f10a 0001 	add.w	r0, sl, #1
  4046d8:	f7fd fb2e 	bl	401d38 <__aeabi_i2d>
  4046dc:	463a      	mov	r2, r7
  4046de:	4643      	mov	r3, r8
  4046e0:	f7fd fb90 	bl	401e04 <__aeabi_dmul>
  4046e4:	2200      	movs	r2, #0
  4046e6:	4b17      	ldr	r3, [pc, #92]	; (404744 <_dtoa_r+0xd9c>)
  4046e8:	f7fd f9da 	bl	401aa0 <__adddf3>
  4046ec:	9a02      	ldr	r2, [sp, #8]
  4046ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046f0:	9312      	str	r3, [sp, #72]	; 0x48
  4046f2:	3a01      	subs	r2, #1
  4046f4:	4605      	mov	r5, r0
  4046f6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4046fa:	9215      	str	r2, [sp, #84]	; 0x54
  4046fc:	e56a      	b.n	4041d4 <_dtoa_r+0x82c>
  4046fe:	2239      	movs	r2, #57	; 0x39
  404700:	46b3      	mov	fp, r6
  404702:	703a      	strb	r2, [r7, #0]
  404704:	9e06      	ldr	r6, [sp, #24]
  404706:	1c7d      	adds	r5, r7, #1
  404708:	e4c0      	b.n	40408c <_dtoa_r+0x6e4>
  40470a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40470e:	2000      	movs	r0, #0
  404710:	4910      	ldr	r1, [pc, #64]	; (404754 <_dtoa_r+0xdac>)
  404712:	f7fd f9c3 	bl	401a9c <__aeabi_dsub>
  404716:	4632      	mov	r2, r6
  404718:	463b      	mov	r3, r7
  40471a:	f001 fcd1 	bl	4060c0 <__aeabi_dcmpgt>
  40471e:	b908      	cbnz	r0, 404724 <_dtoa_r+0xd7c>
  404720:	e6ae      	b.n	404480 <_dtoa_r+0xad8>
  404722:	4615      	mov	r5, r2
  404724:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404728:	2b30      	cmp	r3, #48	; 0x30
  40472a:	f105 32ff 	add.w	r2, r5, #4294967295
  40472e:	d0f8      	beq.n	404722 <_dtoa_r+0xd7a>
  404730:	e5d7      	b.n	4042e2 <_dtoa_r+0x93a>
  404732:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404736:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404738:	9302      	str	r3, [sp, #8]
  40473a:	f7ff bae8 	b.w	403d0e <_dtoa_r+0x366>
  40473e:	970c      	str	r7, [sp, #48]	; 0x30
  404740:	f7ff bba5 	b.w	403e8e <_dtoa_r+0x4e6>
  404744:	401c0000 	.word	0x401c0000
  404748:	40140000 	.word	0x40140000
  40474c:	00406f88 	.word	0x00406f88
  404750:	00406f60 	.word	0x00406f60
  404754:	3fe00000 	.word	0x3fe00000
  404758:	40240000 	.word	0x40240000
  40475c:	2b39      	cmp	r3, #57	; 0x39
  40475e:	f8cd b018 	str.w	fp, [sp, #24]
  404762:	46d0      	mov	r8, sl
  404764:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404768:	469a      	mov	sl, r3
  40476a:	d0c8      	beq.n	4046fe <_dtoa_r+0xd56>
  40476c:	f1bb 0f00 	cmp.w	fp, #0
  404770:	f73f aebf 	bgt.w	4044f2 <_dtoa_r+0xb4a>
  404774:	e6bf      	b.n	4044f6 <_dtoa_r+0xb4e>
  404776:	f47f aebe 	bne.w	4044f6 <_dtoa_r+0xb4e>
  40477a:	f01a 0f01 	tst.w	sl, #1
  40477e:	f43f aeba 	beq.w	4044f6 <_dtoa_r+0xb4e>
  404782:	e6b2      	b.n	4044ea <_dtoa_r+0xb42>
  404784:	f04f 0800 	mov.w	r8, #0
  404788:	4646      	mov	r6, r8
  40478a:	e5e9      	b.n	404360 <_dtoa_r+0x9b8>
  40478c:	4631      	mov	r1, r6
  40478e:	2300      	movs	r3, #0
  404790:	220a      	movs	r2, #10
  404792:	4620      	mov	r0, r4
  404794:	f000 fc3a 	bl	40500c <__multadd>
  404798:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40479a:	2b00      	cmp	r3, #0
  40479c:	4606      	mov	r6, r0
  40479e:	dd0a      	ble.n	4047b6 <_dtoa_r+0xe0e>
  4047a0:	930a      	str	r3, [sp, #40]	; 0x28
  4047a2:	f7ff bbaa 	b.w	403efa <_dtoa_r+0x552>
  4047a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047a8:	2b02      	cmp	r3, #2
  4047aa:	dc23      	bgt.n	4047f4 <_dtoa_r+0xe4c>
  4047ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047ae:	e43b      	b.n	404028 <_dtoa_r+0x680>
  4047b0:	f04f 0a02 	mov.w	sl, #2
  4047b4:	e4ed      	b.n	404192 <_dtoa_r+0x7ea>
  4047b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047b8:	2b02      	cmp	r3, #2
  4047ba:	dc1b      	bgt.n	4047f4 <_dtoa_r+0xe4c>
  4047bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047be:	e7ef      	b.n	4047a0 <_dtoa_r+0xdf8>
  4047c0:	2500      	movs	r5, #0
  4047c2:	6465      	str	r5, [r4, #68]	; 0x44
  4047c4:	4629      	mov	r1, r5
  4047c6:	4620      	mov	r0, r4
  4047c8:	f000 fbf0 	bl	404fac <_Balloc>
  4047cc:	f04f 33ff 	mov.w	r3, #4294967295
  4047d0:	930a      	str	r3, [sp, #40]	; 0x28
  4047d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4047d4:	2301      	movs	r3, #1
  4047d6:	9004      	str	r0, [sp, #16]
  4047d8:	9525      	str	r5, [sp, #148]	; 0x94
  4047da:	6420      	str	r0, [r4, #64]	; 0x40
  4047dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4047de:	f7ff b9dd 	b.w	403b9c <_dtoa_r+0x1f4>
  4047e2:	2501      	movs	r5, #1
  4047e4:	f7ff b9a5 	b.w	403b32 <_dtoa_r+0x18a>
  4047e8:	f43f ab69 	beq.w	403ebe <_dtoa_r+0x516>
  4047ec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4047f0:	f7ff bbf9 	b.w	403fe6 <_dtoa_r+0x63e>
  4047f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047f6:	930a      	str	r3, [sp, #40]	; 0x28
  4047f8:	e5e5      	b.n	4043c6 <_dtoa_r+0xa1e>
  4047fa:	bf00      	nop

004047fc <__libc_fini_array>:
  4047fc:	b538      	push	{r3, r4, r5, lr}
  4047fe:	4c0a      	ldr	r4, [pc, #40]	; (404828 <__libc_fini_array+0x2c>)
  404800:	4d0a      	ldr	r5, [pc, #40]	; (40482c <__libc_fini_array+0x30>)
  404802:	1b64      	subs	r4, r4, r5
  404804:	10a4      	asrs	r4, r4, #2
  404806:	d00a      	beq.n	40481e <__libc_fini_array+0x22>
  404808:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40480c:	3b01      	subs	r3, #1
  40480e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404812:	3c01      	subs	r4, #1
  404814:	f855 3904 	ldr.w	r3, [r5], #-4
  404818:	4798      	blx	r3
  40481a:	2c00      	cmp	r4, #0
  40481c:	d1f9      	bne.n	404812 <__libc_fini_array+0x16>
  40481e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404822:	f002 bcaf 	b.w	407184 <_fini>
  404826:	bf00      	nop
  404828:	00407194 	.word	0x00407194
  40482c:	00407190 	.word	0x00407190

00404830 <_localeconv_r>:
  404830:	4a04      	ldr	r2, [pc, #16]	; (404844 <_localeconv_r+0x14>)
  404832:	4b05      	ldr	r3, [pc, #20]	; (404848 <_localeconv_r+0x18>)
  404834:	6812      	ldr	r2, [r2, #0]
  404836:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404838:	2800      	cmp	r0, #0
  40483a:	bf08      	it	eq
  40483c:	4618      	moveq	r0, r3
  40483e:	30f0      	adds	r0, #240	; 0xf0
  404840:	4770      	bx	lr
  404842:	bf00      	nop
  404844:	20400020 	.word	0x20400020
  404848:	20400864 	.word	0x20400864

0040484c <__retarget_lock_acquire_recursive>:
  40484c:	4770      	bx	lr
  40484e:	bf00      	nop

00404850 <__retarget_lock_release_recursive>:
  404850:	4770      	bx	lr
  404852:	bf00      	nop

00404854 <_malloc_r>:
  404854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404858:	f101 060b 	add.w	r6, r1, #11
  40485c:	2e16      	cmp	r6, #22
  40485e:	b083      	sub	sp, #12
  404860:	4605      	mov	r5, r0
  404862:	f240 809e 	bls.w	4049a2 <_malloc_r+0x14e>
  404866:	f036 0607 	bics.w	r6, r6, #7
  40486a:	f100 80bd 	bmi.w	4049e8 <_malloc_r+0x194>
  40486e:	42b1      	cmp	r1, r6
  404870:	f200 80ba 	bhi.w	4049e8 <_malloc_r+0x194>
  404874:	f000 fb8e 	bl	404f94 <__malloc_lock>
  404878:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40487c:	f0c0 8293 	bcc.w	404da6 <_malloc_r+0x552>
  404880:	0a73      	lsrs	r3, r6, #9
  404882:	f000 80b8 	beq.w	4049f6 <_malloc_r+0x1a2>
  404886:	2b04      	cmp	r3, #4
  404888:	f200 8179 	bhi.w	404b7e <_malloc_r+0x32a>
  40488c:	09b3      	lsrs	r3, r6, #6
  40488e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404892:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404896:	00c3      	lsls	r3, r0, #3
  404898:	4fbf      	ldr	r7, [pc, #764]	; (404b98 <_malloc_r+0x344>)
  40489a:	443b      	add	r3, r7
  40489c:	f1a3 0108 	sub.w	r1, r3, #8
  4048a0:	685c      	ldr	r4, [r3, #4]
  4048a2:	42a1      	cmp	r1, r4
  4048a4:	d106      	bne.n	4048b4 <_malloc_r+0x60>
  4048a6:	e00c      	b.n	4048c2 <_malloc_r+0x6e>
  4048a8:	2a00      	cmp	r2, #0
  4048aa:	f280 80aa 	bge.w	404a02 <_malloc_r+0x1ae>
  4048ae:	68e4      	ldr	r4, [r4, #12]
  4048b0:	42a1      	cmp	r1, r4
  4048b2:	d006      	beq.n	4048c2 <_malloc_r+0x6e>
  4048b4:	6863      	ldr	r3, [r4, #4]
  4048b6:	f023 0303 	bic.w	r3, r3, #3
  4048ba:	1b9a      	subs	r2, r3, r6
  4048bc:	2a0f      	cmp	r2, #15
  4048be:	ddf3      	ble.n	4048a8 <_malloc_r+0x54>
  4048c0:	4670      	mov	r0, lr
  4048c2:	693c      	ldr	r4, [r7, #16]
  4048c4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404bac <_malloc_r+0x358>
  4048c8:	4574      	cmp	r4, lr
  4048ca:	f000 81ab 	beq.w	404c24 <_malloc_r+0x3d0>
  4048ce:	6863      	ldr	r3, [r4, #4]
  4048d0:	f023 0303 	bic.w	r3, r3, #3
  4048d4:	1b9a      	subs	r2, r3, r6
  4048d6:	2a0f      	cmp	r2, #15
  4048d8:	f300 8190 	bgt.w	404bfc <_malloc_r+0x3a8>
  4048dc:	2a00      	cmp	r2, #0
  4048de:	f8c7 e014 	str.w	lr, [r7, #20]
  4048e2:	f8c7 e010 	str.w	lr, [r7, #16]
  4048e6:	f280 809d 	bge.w	404a24 <_malloc_r+0x1d0>
  4048ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048ee:	f080 8161 	bcs.w	404bb4 <_malloc_r+0x360>
  4048f2:	08db      	lsrs	r3, r3, #3
  4048f4:	f103 0c01 	add.w	ip, r3, #1
  4048f8:	1099      	asrs	r1, r3, #2
  4048fa:	687a      	ldr	r2, [r7, #4]
  4048fc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404900:	f8c4 8008 	str.w	r8, [r4, #8]
  404904:	2301      	movs	r3, #1
  404906:	408b      	lsls	r3, r1
  404908:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40490c:	4313      	orrs	r3, r2
  40490e:	3908      	subs	r1, #8
  404910:	60e1      	str	r1, [r4, #12]
  404912:	607b      	str	r3, [r7, #4]
  404914:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404918:	f8c8 400c 	str.w	r4, [r8, #12]
  40491c:	1082      	asrs	r2, r0, #2
  40491e:	2401      	movs	r4, #1
  404920:	4094      	lsls	r4, r2
  404922:	429c      	cmp	r4, r3
  404924:	f200 808b 	bhi.w	404a3e <_malloc_r+0x1ea>
  404928:	421c      	tst	r4, r3
  40492a:	d106      	bne.n	40493a <_malloc_r+0xe6>
  40492c:	f020 0003 	bic.w	r0, r0, #3
  404930:	0064      	lsls	r4, r4, #1
  404932:	421c      	tst	r4, r3
  404934:	f100 0004 	add.w	r0, r0, #4
  404938:	d0fa      	beq.n	404930 <_malloc_r+0xdc>
  40493a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40493e:	46cc      	mov	ip, r9
  404940:	4680      	mov	r8, r0
  404942:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404946:	459c      	cmp	ip, r3
  404948:	d107      	bne.n	40495a <_malloc_r+0x106>
  40494a:	e16d      	b.n	404c28 <_malloc_r+0x3d4>
  40494c:	2a00      	cmp	r2, #0
  40494e:	f280 817b 	bge.w	404c48 <_malloc_r+0x3f4>
  404952:	68db      	ldr	r3, [r3, #12]
  404954:	459c      	cmp	ip, r3
  404956:	f000 8167 	beq.w	404c28 <_malloc_r+0x3d4>
  40495a:	6859      	ldr	r1, [r3, #4]
  40495c:	f021 0103 	bic.w	r1, r1, #3
  404960:	1b8a      	subs	r2, r1, r6
  404962:	2a0f      	cmp	r2, #15
  404964:	ddf2      	ble.n	40494c <_malloc_r+0xf8>
  404966:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40496a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40496e:	9300      	str	r3, [sp, #0]
  404970:	199c      	adds	r4, r3, r6
  404972:	4628      	mov	r0, r5
  404974:	f046 0601 	orr.w	r6, r6, #1
  404978:	f042 0501 	orr.w	r5, r2, #1
  40497c:	605e      	str	r6, [r3, #4]
  40497e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404982:	f8cc 8008 	str.w	r8, [ip, #8]
  404986:	617c      	str	r4, [r7, #20]
  404988:	613c      	str	r4, [r7, #16]
  40498a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40498e:	f8c4 e008 	str.w	lr, [r4, #8]
  404992:	6065      	str	r5, [r4, #4]
  404994:	505a      	str	r2, [r3, r1]
  404996:	f000 fb03 	bl	404fa0 <__malloc_unlock>
  40499a:	9b00      	ldr	r3, [sp, #0]
  40499c:	f103 0408 	add.w	r4, r3, #8
  4049a0:	e01e      	b.n	4049e0 <_malloc_r+0x18c>
  4049a2:	2910      	cmp	r1, #16
  4049a4:	d820      	bhi.n	4049e8 <_malloc_r+0x194>
  4049a6:	f000 faf5 	bl	404f94 <__malloc_lock>
  4049aa:	2610      	movs	r6, #16
  4049ac:	2318      	movs	r3, #24
  4049ae:	2002      	movs	r0, #2
  4049b0:	4f79      	ldr	r7, [pc, #484]	; (404b98 <_malloc_r+0x344>)
  4049b2:	443b      	add	r3, r7
  4049b4:	f1a3 0208 	sub.w	r2, r3, #8
  4049b8:	685c      	ldr	r4, [r3, #4]
  4049ba:	4294      	cmp	r4, r2
  4049bc:	f000 813d 	beq.w	404c3a <_malloc_r+0x3e6>
  4049c0:	6863      	ldr	r3, [r4, #4]
  4049c2:	68e1      	ldr	r1, [r4, #12]
  4049c4:	68a6      	ldr	r6, [r4, #8]
  4049c6:	f023 0303 	bic.w	r3, r3, #3
  4049ca:	4423      	add	r3, r4
  4049cc:	4628      	mov	r0, r5
  4049ce:	685a      	ldr	r2, [r3, #4]
  4049d0:	60f1      	str	r1, [r6, #12]
  4049d2:	f042 0201 	orr.w	r2, r2, #1
  4049d6:	608e      	str	r6, [r1, #8]
  4049d8:	605a      	str	r2, [r3, #4]
  4049da:	f000 fae1 	bl	404fa0 <__malloc_unlock>
  4049de:	3408      	adds	r4, #8
  4049e0:	4620      	mov	r0, r4
  4049e2:	b003      	add	sp, #12
  4049e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049e8:	2400      	movs	r4, #0
  4049ea:	230c      	movs	r3, #12
  4049ec:	4620      	mov	r0, r4
  4049ee:	602b      	str	r3, [r5, #0]
  4049f0:	b003      	add	sp, #12
  4049f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049f6:	2040      	movs	r0, #64	; 0x40
  4049f8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4049fc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a00:	e74a      	b.n	404898 <_malloc_r+0x44>
  404a02:	4423      	add	r3, r4
  404a04:	68e1      	ldr	r1, [r4, #12]
  404a06:	685a      	ldr	r2, [r3, #4]
  404a08:	68a6      	ldr	r6, [r4, #8]
  404a0a:	f042 0201 	orr.w	r2, r2, #1
  404a0e:	60f1      	str	r1, [r6, #12]
  404a10:	4628      	mov	r0, r5
  404a12:	608e      	str	r6, [r1, #8]
  404a14:	605a      	str	r2, [r3, #4]
  404a16:	f000 fac3 	bl	404fa0 <__malloc_unlock>
  404a1a:	3408      	adds	r4, #8
  404a1c:	4620      	mov	r0, r4
  404a1e:	b003      	add	sp, #12
  404a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a24:	4423      	add	r3, r4
  404a26:	4628      	mov	r0, r5
  404a28:	685a      	ldr	r2, [r3, #4]
  404a2a:	f042 0201 	orr.w	r2, r2, #1
  404a2e:	605a      	str	r2, [r3, #4]
  404a30:	f000 fab6 	bl	404fa0 <__malloc_unlock>
  404a34:	3408      	adds	r4, #8
  404a36:	4620      	mov	r0, r4
  404a38:	b003      	add	sp, #12
  404a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a3e:	68bc      	ldr	r4, [r7, #8]
  404a40:	6863      	ldr	r3, [r4, #4]
  404a42:	f023 0803 	bic.w	r8, r3, #3
  404a46:	45b0      	cmp	r8, r6
  404a48:	d304      	bcc.n	404a54 <_malloc_r+0x200>
  404a4a:	eba8 0306 	sub.w	r3, r8, r6
  404a4e:	2b0f      	cmp	r3, #15
  404a50:	f300 8085 	bgt.w	404b5e <_malloc_r+0x30a>
  404a54:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404bb0 <_malloc_r+0x35c>
  404a58:	4b50      	ldr	r3, [pc, #320]	; (404b9c <_malloc_r+0x348>)
  404a5a:	f8d9 2000 	ldr.w	r2, [r9]
  404a5e:	681b      	ldr	r3, [r3, #0]
  404a60:	3201      	adds	r2, #1
  404a62:	4433      	add	r3, r6
  404a64:	eb04 0a08 	add.w	sl, r4, r8
  404a68:	f000 8155 	beq.w	404d16 <_malloc_r+0x4c2>
  404a6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a70:	330f      	adds	r3, #15
  404a72:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a76:	f02b 0b0f 	bic.w	fp, fp, #15
  404a7a:	4659      	mov	r1, fp
  404a7c:	4628      	mov	r0, r5
  404a7e:	f000 fd8f 	bl	4055a0 <_sbrk_r>
  404a82:	1c41      	adds	r1, r0, #1
  404a84:	4602      	mov	r2, r0
  404a86:	f000 80fc 	beq.w	404c82 <_malloc_r+0x42e>
  404a8a:	4582      	cmp	sl, r0
  404a8c:	f200 80f7 	bhi.w	404c7e <_malloc_r+0x42a>
  404a90:	4b43      	ldr	r3, [pc, #268]	; (404ba0 <_malloc_r+0x34c>)
  404a92:	6819      	ldr	r1, [r3, #0]
  404a94:	4459      	add	r1, fp
  404a96:	6019      	str	r1, [r3, #0]
  404a98:	f000 814d 	beq.w	404d36 <_malloc_r+0x4e2>
  404a9c:	f8d9 0000 	ldr.w	r0, [r9]
  404aa0:	3001      	adds	r0, #1
  404aa2:	bf1b      	ittet	ne
  404aa4:	eba2 0a0a 	subne.w	sl, r2, sl
  404aa8:	4451      	addne	r1, sl
  404aaa:	f8c9 2000 	streq.w	r2, [r9]
  404aae:	6019      	strne	r1, [r3, #0]
  404ab0:	f012 0107 	ands.w	r1, r2, #7
  404ab4:	f000 8115 	beq.w	404ce2 <_malloc_r+0x48e>
  404ab8:	f1c1 0008 	rsb	r0, r1, #8
  404abc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404ac0:	4402      	add	r2, r0
  404ac2:	3108      	adds	r1, #8
  404ac4:	eb02 090b 	add.w	r9, r2, fp
  404ac8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404acc:	eba1 0909 	sub.w	r9, r1, r9
  404ad0:	4649      	mov	r1, r9
  404ad2:	4628      	mov	r0, r5
  404ad4:	9301      	str	r3, [sp, #4]
  404ad6:	9200      	str	r2, [sp, #0]
  404ad8:	f000 fd62 	bl	4055a0 <_sbrk_r>
  404adc:	1c43      	adds	r3, r0, #1
  404ade:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ae2:	f000 8143 	beq.w	404d6c <_malloc_r+0x518>
  404ae6:	1a80      	subs	r0, r0, r2
  404ae8:	4448      	add	r0, r9
  404aea:	f040 0001 	orr.w	r0, r0, #1
  404aee:	6819      	ldr	r1, [r3, #0]
  404af0:	60ba      	str	r2, [r7, #8]
  404af2:	4449      	add	r1, r9
  404af4:	42bc      	cmp	r4, r7
  404af6:	6050      	str	r0, [r2, #4]
  404af8:	6019      	str	r1, [r3, #0]
  404afa:	d017      	beq.n	404b2c <_malloc_r+0x2d8>
  404afc:	f1b8 0f0f 	cmp.w	r8, #15
  404b00:	f240 80fb 	bls.w	404cfa <_malloc_r+0x4a6>
  404b04:	6860      	ldr	r0, [r4, #4]
  404b06:	f1a8 020c 	sub.w	r2, r8, #12
  404b0a:	f022 0207 	bic.w	r2, r2, #7
  404b0e:	eb04 0e02 	add.w	lr, r4, r2
  404b12:	f000 0001 	and.w	r0, r0, #1
  404b16:	f04f 0c05 	mov.w	ip, #5
  404b1a:	4310      	orrs	r0, r2
  404b1c:	2a0f      	cmp	r2, #15
  404b1e:	6060      	str	r0, [r4, #4]
  404b20:	f8ce c004 	str.w	ip, [lr, #4]
  404b24:	f8ce c008 	str.w	ip, [lr, #8]
  404b28:	f200 8117 	bhi.w	404d5a <_malloc_r+0x506>
  404b2c:	4b1d      	ldr	r3, [pc, #116]	; (404ba4 <_malloc_r+0x350>)
  404b2e:	68bc      	ldr	r4, [r7, #8]
  404b30:	681a      	ldr	r2, [r3, #0]
  404b32:	4291      	cmp	r1, r2
  404b34:	bf88      	it	hi
  404b36:	6019      	strhi	r1, [r3, #0]
  404b38:	4b1b      	ldr	r3, [pc, #108]	; (404ba8 <_malloc_r+0x354>)
  404b3a:	681a      	ldr	r2, [r3, #0]
  404b3c:	4291      	cmp	r1, r2
  404b3e:	6862      	ldr	r2, [r4, #4]
  404b40:	bf88      	it	hi
  404b42:	6019      	strhi	r1, [r3, #0]
  404b44:	f022 0203 	bic.w	r2, r2, #3
  404b48:	4296      	cmp	r6, r2
  404b4a:	eba2 0306 	sub.w	r3, r2, r6
  404b4e:	d801      	bhi.n	404b54 <_malloc_r+0x300>
  404b50:	2b0f      	cmp	r3, #15
  404b52:	dc04      	bgt.n	404b5e <_malloc_r+0x30a>
  404b54:	4628      	mov	r0, r5
  404b56:	f000 fa23 	bl	404fa0 <__malloc_unlock>
  404b5a:	2400      	movs	r4, #0
  404b5c:	e740      	b.n	4049e0 <_malloc_r+0x18c>
  404b5e:	19a2      	adds	r2, r4, r6
  404b60:	f043 0301 	orr.w	r3, r3, #1
  404b64:	f046 0601 	orr.w	r6, r6, #1
  404b68:	6066      	str	r6, [r4, #4]
  404b6a:	4628      	mov	r0, r5
  404b6c:	60ba      	str	r2, [r7, #8]
  404b6e:	6053      	str	r3, [r2, #4]
  404b70:	f000 fa16 	bl	404fa0 <__malloc_unlock>
  404b74:	3408      	adds	r4, #8
  404b76:	4620      	mov	r0, r4
  404b78:	b003      	add	sp, #12
  404b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b7e:	2b14      	cmp	r3, #20
  404b80:	d971      	bls.n	404c66 <_malloc_r+0x412>
  404b82:	2b54      	cmp	r3, #84	; 0x54
  404b84:	f200 80a3 	bhi.w	404cce <_malloc_r+0x47a>
  404b88:	0b33      	lsrs	r3, r6, #12
  404b8a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b8e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b92:	00c3      	lsls	r3, r0, #3
  404b94:	e680      	b.n	404898 <_malloc_r+0x44>
  404b96:	bf00      	nop
  404b98:	20400454 	.word	0x20400454
  404b9c:	20400cac 	.word	0x20400cac
  404ba0:	20400c7c 	.word	0x20400c7c
  404ba4:	20400ca4 	.word	0x20400ca4
  404ba8:	20400ca8 	.word	0x20400ca8
  404bac:	2040045c 	.word	0x2040045c
  404bb0:	2040085c 	.word	0x2040085c
  404bb4:	0a5a      	lsrs	r2, r3, #9
  404bb6:	2a04      	cmp	r2, #4
  404bb8:	d95b      	bls.n	404c72 <_malloc_r+0x41e>
  404bba:	2a14      	cmp	r2, #20
  404bbc:	f200 80ae 	bhi.w	404d1c <_malloc_r+0x4c8>
  404bc0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bc4:	00c9      	lsls	r1, r1, #3
  404bc6:	325b      	adds	r2, #91	; 0x5b
  404bc8:	eb07 0c01 	add.w	ip, r7, r1
  404bcc:	5879      	ldr	r1, [r7, r1]
  404bce:	f1ac 0c08 	sub.w	ip, ip, #8
  404bd2:	458c      	cmp	ip, r1
  404bd4:	f000 8088 	beq.w	404ce8 <_malloc_r+0x494>
  404bd8:	684a      	ldr	r2, [r1, #4]
  404bda:	f022 0203 	bic.w	r2, r2, #3
  404bde:	4293      	cmp	r3, r2
  404be0:	d273      	bcs.n	404cca <_malloc_r+0x476>
  404be2:	6889      	ldr	r1, [r1, #8]
  404be4:	458c      	cmp	ip, r1
  404be6:	d1f7      	bne.n	404bd8 <_malloc_r+0x384>
  404be8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404bec:	687b      	ldr	r3, [r7, #4]
  404bee:	60e2      	str	r2, [r4, #12]
  404bf0:	f8c4 c008 	str.w	ip, [r4, #8]
  404bf4:	6094      	str	r4, [r2, #8]
  404bf6:	f8cc 400c 	str.w	r4, [ip, #12]
  404bfa:	e68f      	b.n	40491c <_malloc_r+0xc8>
  404bfc:	19a1      	adds	r1, r4, r6
  404bfe:	f046 0c01 	orr.w	ip, r6, #1
  404c02:	f042 0601 	orr.w	r6, r2, #1
  404c06:	f8c4 c004 	str.w	ip, [r4, #4]
  404c0a:	4628      	mov	r0, r5
  404c0c:	6179      	str	r1, [r7, #20]
  404c0e:	6139      	str	r1, [r7, #16]
  404c10:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c14:	f8c1 e008 	str.w	lr, [r1, #8]
  404c18:	604e      	str	r6, [r1, #4]
  404c1a:	50e2      	str	r2, [r4, r3]
  404c1c:	f000 f9c0 	bl	404fa0 <__malloc_unlock>
  404c20:	3408      	adds	r4, #8
  404c22:	e6dd      	b.n	4049e0 <_malloc_r+0x18c>
  404c24:	687b      	ldr	r3, [r7, #4]
  404c26:	e679      	b.n	40491c <_malloc_r+0xc8>
  404c28:	f108 0801 	add.w	r8, r8, #1
  404c2c:	f018 0f03 	tst.w	r8, #3
  404c30:	f10c 0c08 	add.w	ip, ip, #8
  404c34:	f47f ae85 	bne.w	404942 <_malloc_r+0xee>
  404c38:	e02d      	b.n	404c96 <_malloc_r+0x442>
  404c3a:	68dc      	ldr	r4, [r3, #12]
  404c3c:	42a3      	cmp	r3, r4
  404c3e:	bf08      	it	eq
  404c40:	3002      	addeq	r0, #2
  404c42:	f43f ae3e 	beq.w	4048c2 <_malloc_r+0x6e>
  404c46:	e6bb      	b.n	4049c0 <_malloc_r+0x16c>
  404c48:	4419      	add	r1, r3
  404c4a:	461c      	mov	r4, r3
  404c4c:	684a      	ldr	r2, [r1, #4]
  404c4e:	68db      	ldr	r3, [r3, #12]
  404c50:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c54:	f042 0201 	orr.w	r2, r2, #1
  404c58:	604a      	str	r2, [r1, #4]
  404c5a:	4628      	mov	r0, r5
  404c5c:	60f3      	str	r3, [r6, #12]
  404c5e:	609e      	str	r6, [r3, #8]
  404c60:	f000 f99e 	bl	404fa0 <__malloc_unlock>
  404c64:	e6bc      	b.n	4049e0 <_malloc_r+0x18c>
  404c66:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c6a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c6e:	00c3      	lsls	r3, r0, #3
  404c70:	e612      	b.n	404898 <_malloc_r+0x44>
  404c72:	099a      	lsrs	r2, r3, #6
  404c74:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c78:	00c9      	lsls	r1, r1, #3
  404c7a:	3238      	adds	r2, #56	; 0x38
  404c7c:	e7a4      	b.n	404bc8 <_malloc_r+0x374>
  404c7e:	42bc      	cmp	r4, r7
  404c80:	d054      	beq.n	404d2c <_malloc_r+0x4d8>
  404c82:	68bc      	ldr	r4, [r7, #8]
  404c84:	6862      	ldr	r2, [r4, #4]
  404c86:	f022 0203 	bic.w	r2, r2, #3
  404c8a:	e75d      	b.n	404b48 <_malloc_r+0x2f4>
  404c8c:	f859 3908 	ldr.w	r3, [r9], #-8
  404c90:	4599      	cmp	r9, r3
  404c92:	f040 8086 	bne.w	404da2 <_malloc_r+0x54e>
  404c96:	f010 0f03 	tst.w	r0, #3
  404c9a:	f100 30ff 	add.w	r0, r0, #4294967295
  404c9e:	d1f5      	bne.n	404c8c <_malloc_r+0x438>
  404ca0:	687b      	ldr	r3, [r7, #4]
  404ca2:	ea23 0304 	bic.w	r3, r3, r4
  404ca6:	607b      	str	r3, [r7, #4]
  404ca8:	0064      	lsls	r4, r4, #1
  404caa:	429c      	cmp	r4, r3
  404cac:	f63f aec7 	bhi.w	404a3e <_malloc_r+0x1ea>
  404cb0:	2c00      	cmp	r4, #0
  404cb2:	f43f aec4 	beq.w	404a3e <_malloc_r+0x1ea>
  404cb6:	421c      	tst	r4, r3
  404cb8:	4640      	mov	r0, r8
  404cba:	f47f ae3e 	bne.w	40493a <_malloc_r+0xe6>
  404cbe:	0064      	lsls	r4, r4, #1
  404cc0:	421c      	tst	r4, r3
  404cc2:	f100 0004 	add.w	r0, r0, #4
  404cc6:	d0fa      	beq.n	404cbe <_malloc_r+0x46a>
  404cc8:	e637      	b.n	40493a <_malloc_r+0xe6>
  404cca:	468c      	mov	ip, r1
  404ccc:	e78c      	b.n	404be8 <_malloc_r+0x394>
  404cce:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404cd2:	d815      	bhi.n	404d00 <_malloc_r+0x4ac>
  404cd4:	0bf3      	lsrs	r3, r6, #15
  404cd6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404cda:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404cde:	00c3      	lsls	r3, r0, #3
  404ce0:	e5da      	b.n	404898 <_malloc_r+0x44>
  404ce2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404ce6:	e6ed      	b.n	404ac4 <_malloc_r+0x270>
  404ce8:	687b      	ldr	r3, [r7, #4]
  404cea:	1092      	asrs	r2, r2, #2
  404cec:	2101      	movs	r1, #1
  404cee:	fa01 f202 	lsl.w	r2, r1, r2
  404cf2:	4313      	orrs	r3, r2
  404cf4:	607b      	str	r3, [r7, #4]
  404cf6:	4662      	mov	r2, ip
  404cf8:	e779      	b.n	404bee <_malloc_r+0x39a>
  404cfa:	2301      	movs	r3, #1
  404cfc:	6053      	str	r3, [r2, #4]
  404cfe:	e729      	b.n	404b54 <_malloc_r+0x300>
  404d00:	f240 5254 	movw	r2, #1364	; 0x554
  404d04:	4293      	cmp	r3, r2
  404d06:	d822      	bhi.n	404d4e <_malloc_r+0x4fa>
  404d08:	0cb3      	lsrs	r3, r6, #18
  404d0a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d0e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d12:	00c3      	lsls	r3, r0, #3
  404d14:	e5c0      	b.n	404898 <_malloc_r+0x44>
  404d16:	f103 0b10 	add.w	fp, r3, #16
  404d1a:	e6ae      	b.n	404a7a <_malloc_r+0x226>
  404d1c:	2a54      	cmp	r2, #84	; 0x54
  404d1e:	d829      	bhi.n	404d74 <_malloc_r+0x520>
  404d20:	0b1a      	lsrs	r2, r3, #12
  404d22:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d26:	00c9      	lsls	r1, r1, #3
  404d28:	326e      	adds	r2, #110	; 0x6e
  404d2a:	e74d      	b.n	404bc8 <_malloc_r+0x374>
  404d2c:	4b20      	ldr	r3, [pc, #128]	; (404db0 <_malloc_r+0x55c>)
  404d2e:	6819      	ldr	r1, [r3, #0]
  404d30:	4459      	add	r1, fp
  404d32:	6019      	str	r1, [r3, #0]
  404d34:	e6b2      	b.n	404a9c <_malloc_r+0x248>
  404d36:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d3a:	2800      	cmp	r0, #0
  404d3c:	f47f aeae 	bne.w	404a9c <_malloc_r+0x248>
  404d40:	eb08 030b 	add.w	r3, r8, fp
  404d44:	68ba      	ldr	r2, [r7, #8]
  404d46:	f043 0301 	orr.w	r3, r3, #1
  404d4a:	6053      	str	r3, [r2, #4]
  404d4c:	e6ee      	b.n	404b2c <_malloc_r+0x2d8>
  404d4e:	207f      	movs	r0, #127	; 0x7f
  404d50:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d54:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d58:	e59e      	b.n	404898 <_malloc_r+0x44>
  404d5a:	f104 0108 	add.w	r1, r4, #8
  404d5e:	4628      	mov	r0, r5
  404d60:	9300      	str	r3, [sp, #0]
  404d62:	f000 fe1b 	bl	40599c <_free_r>
  404d66:	9b00      	ldr	r3, [sp, #0]
  404d68:	6819      	ldr	r1, [r3, #0]
  404d6a:	e6df      	b.n	404b2c <_malloc_r+0x2d8>
  404d6c:	2001      	movs	r0, #1
  404d6e:	f04f 0900 	mov.w	r9, #0
  404d72:	e6bc      	b.n	404aee <_malloc_r+0x29a>
  404d74:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d78:	d805      	bhi.n	404d86 <_malloc_r+0x532>
  404d7a:	0bda      	lsrs	r2, r3, #15
  404d7c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d80:	00c9      	lsls	r1, r1, #3
  404d82:	3277      	adds	r2, #119	; 0x77
  404d84:	e720      	b.n	404bc8 <_malloc_r+0x374>
  404d86:	f240 5154 	movw	r1, #1364	; 0x554
  404d8a:	428a      	cmp	r2, r1
  404d8c:	d805      	bhi.n	404d9a <_malloc_r+0x546>
  404d8e:	0c9a      	lsrs	r2, r3, #18
  404d90:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d94:	00c9      	lsls	r1, r1, #3
  404d96:	327c      	adds	r2, #124	; 0x7c
  404d98:	e716      	b.n	404bc8 <_malloc_r+0x374>
  404d9a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d9e:	227e      	movs	r2, #126	; 0x7e
  404da0:	e712      	b.n	404bc8 <_malloc_r+0x374>
  404da2:	687b      	ldr	r3, [r7, #4]
  404da4:	e780      	b.n	404ca8 <_malloc_r+0x454>
  404da6:	08f0      	lsrs	r0, r6, #3
  404da8:	f106 0308 	add.w	r3, r6, #8
  404dac:	e600      	b.n	4049b0 <_malloc_r+0x15c>
  404dae:	bf00      	nop
  404db0:	20400c7c 	.word	0x20400c7c
	...

00404dc0 <memchr>:
  404dc0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404dc4:	2a10      	cmp	r2, #16
  404dc6:	db2b      	blt.n	404e20 <memchr+0x60>
  404dc8:	f010 0f07 	tst.w	r0, #7
  404dcc:	d008      	beq.n	404de0 <memchr+0x20>
  404dce:	f810 3b01 	ldrb.w	r3, [r0], #1
  404dd2:	3a01      	subs	r2, #1
  404dd4:	428b      	cmp	r3, r1
  404dd6:	d02d      	beq.n	404e34 <memchr+0x74>
  404dd8:	f010 0f07 	tst.w	r0, #7
  404ddc:	b342      	cbz	r2, 404e30 <memchr+0x70>
  404dde:	d1f6      	bne.n	404dce <memchr+0xe>
  404de0:	b4f0      	push	{r4, r5, r6, r7}
  404de2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404de6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404dea:	f022 0407 	bic.w	r4, r2, #7
  404dee:	f07f 0700 	mvns.w	r7, #0
  404df2:	2300      	movs	r3, #0
  404df4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404df8:	3c08      	subs	r4, #8
  404dfa:	ea85 0501 	eor.w	r5, r5, r1
  404dfe:	ea86 0601 	eor.w	r6, r6, r1
  404e02:	fa85 f547 	uadd8	r5, r5, r7
  404e06:	faa3 f587 	sel	r5, r3, r7
  404e0a:	fa86 f647 	uadd8	r6, r6, r7
  404e0e:	faa5 f687 	sel	r6, r5, r7
  404e12:	b98e      	cbnz	r6, 404e38 <memchr+0x78>
  404e14:	d1ee      	bne.n	404df4 <memchr+0x34>
  404e16:	bcf0      	pop	{r4, r5, r6, r7}
  404e18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e1c:	f002 0207 	and.w	r2, r2, #7
  404e20:	b132      	cbz	r2, 404e30 <memchr+0x70>
  404e22:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e26:	3a01      	subs	r2, #1
  404e28:	ea83 0301 	eor.w	r3, r3, r1
  404e2c:	b113      	cbz	r3, 404e34 <memchr+0x74>
  404e2e:	d1f8      	bne.n	404e22 <memchr+0x62>
  404e30:	2000      	movs	r0, #0
  404e32:	4770      	bx	lr
  404e34:	3801      	subs	r0, #1
  404e36:	4770      	bx	lr
  404e38:	2d00      	cmp	r5, #0
  404e3a:	bf06      	itte	eq
  404e3c:	4635      	moveq	r5, r6
  404e3e:	3803      	subeq	r0, #3
  404e40:	3807      	subne	r0, #7
  404e42:	f015 0f01 	tst.w	r5, #1
  404e46:	d107      	bne.n	404e58 <memchr+0x98>
  404e48:	3001      	adds	r0, #1
  404e4a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e4e:	bf02      	ittt	eq
  404e50:	3001      	addeq	r0, #1
  404e52:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e56:	3001      	addeq	r0, #1
  404e58:	bcf0      	pop	{r4, r5, r6, r7}
  404e5a:	3801      	subs	r0, #1
  404e5c:	4770      	bx	lr
  404e5e:	bf00      	nop

00404e60 <memcpy>:
  404e60:	4684      	mov	ip, r0
  404e62:	ea41 0300 	orr.w	r3, r1, r0
  404e66:	f013 0303 	ands.w	r3, r3, #3
  404e6a:	d16d      	bne.n	404f48 <memcpy+0xe8>
  404e6c:	3a40      	subs	r2, #64	; 0x40
  404e6e:	d341      	bcc.n	404ef4 <memcpy+0x94>
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	f851 3b04 	ldr.w	r3, [r1], #4
  404e84:	f840 3b04 	str.w	r3, [r0], #4
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ebc:	f840 3b04 	str.w	r3, [r0], #4
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  404edc:	f840 3b04 	str.w	r3, [r0], #4
  404ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee4:	f840 3b04 	str.w	r3, [r0], #4
  404ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eec:	f840 3b04 	str.w	r3, [r0], #4
  404ef0:	3a40      	subs	r2, #64	; 0x40
  404ef2:	d2bd      	bcs.n	404e70 <memcpy+0x10>
  404ef4:	3230      	adds	r2, #48	; 0x30
  404ef6:	d311      	bcc.n	404f1c <memcpy+0xbc>
  404ef8:	f851 3b04 	ldr.w	r3, [r1], #4
  404efc:	f840 3b04 	str.w	r3, [r0], #4
  404f00:	f851 3b04 	ldr.w	r3, [r1], #4
  404f04:	f840 3b04 	str.w	r3, [r0], #4
  404f08:	f851 3b04 	ldr.w	r3, [r1], #4
  404f0c:	f840 3b04 	str.w	r3, [r0], #4
  404f10:	f851 3b04 	ldr.w	r3, [r1], #4
  404f14:	f840 3b04 	str.w	r3, [r0], #4
  404f18:	3a10      	subs	r2, #16
  404f1a:	d2ed      	bcs.n	404ef8 <memcpy+0x98>
  404f1c:	320c      	adds	r2, #12
  404f1e:	d305      	bcc.n	404f2c <memcpy+0xcc>
  404f20:	f851 3b04 	ldr.w	r3, [r1], #4
  404f24:	f840 3b04 	str.w	r3, [r0], #4
  404f28:	3a04      	subs	r2, #4
  404f2a:	d2f9      	bcs.n	404f20 <memcpy+0xc0>
  404f2c:	3204      	adds	r2, #4
  404f2e:	d008      	beq.n	404f42 <memcpy+0xe2>
  404f30:	07d2      	lsls	r2, r2, #31
  404f32:	bf1c      	itt	ne
  404f34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f38:	f800 3b01 	strbne.w	r3, [r0], #1
  404f3c:	d301      	bcc.n	404f42 <memcpy+0xe2>
  404f3e:	880b      	ldrh	r3, [r1, #0]
  404f40:	8003      	strh	r3, [r0, #0]
  404f42:	4660      	mov	r0, ip
  404f44:	4770      	bx	lr
  404f46:	bf00      	nop
  404f48:	2a08      	cmp	r2, #8
  404f4a:	d313      	bcc.n	404f74 <memcpy+0x114>
  404f4c:	078b      	lsls	r3, r1, #30
  404f4e:	d08d      	beq.n	404e6c <memcpy+0xc>
  404f50:	f010 0303 	ands.w	r3, r0, #3
  404f54:	d08a      	beq.n	404e6c <memcpy+0xc>
  404f56:	f1c3 0304 	rsb	r3, r3, #4
  404f5a:	1ad2      	subs	r2, r2, r3
  404f5c:	07db      	lsls	r3, r3, #31
  404f5e:	bf1c      	itt	ne
  404f60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f64:	f800 3b01 	strbne.w	r3, [r0], #1
  404f68:	d380      	bcc.n	404e6c <memcpy+0xc>
  404f6a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f6e:	f820 3b02 	strh.w	r3, [r0], #2
  404f72:	e77b      	b.n	404e6c <memcpy+0xc>
  404f74:	3a04      	subs	r2, #4
  404f76:	d3d9      	bcc.n	404f2c <memcpy+0xcc>
  404f78:	3a01      	subs	r2, #1
  404f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f7e:	f800 3b01 	strb.w	r3, [r0], #1
  404f82:	d2f9      	bcs.n	404f78 <memcpy+0x118>
  404f84:	780b      	ldrb	r3, [r1, #0]
  404f86:	7003      	strb	r3, [r0, #0]
  404f88:	784b      	ldrb	r3, [r1, #1]
  404f8a:	7043      	strb	r3, [r0, #1]
  404f8c:	788b      	ldrb	r3, [r1, #2]
  404f8e:	7083      	strb	r3, [r0, #2]
  404f90:	4660      	mov	r0, ip
  404f92:	4770      	bx	lr

00404f94 <__malloc_lock>:
  404f94:	4801      	ldr	r0, [pc, #4]	; (404f9c <__malloc_lock+0x8>)
  404f96:	f7ff bc59 	b.w	40484c <__retarget_lock_acquire_recursive>
  404f9a:	bf00      	nop
  404f9c:	20400cd0 	.word	0x20400cd0

00404fa0 <__malloc_unlock>:
  404fa0:	4801      	ldr	r0, [pc, #4]	; (404fa8 <__malloc_unlock+0x8>)
  404fa2:	f7ff bc55 	b.w	404850 <__retarget_lock_release_recursive>
  404fa6:	bf00      	nop
  404fa8:	20400cd0 	.word	0x20400cd0

00404fac <_Balloc>:
  404fac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404fae:	b570      	push	{r4, r5, r6, lr}
  404fb0:	4605      	mov	r5, r0
  404fb2:	460c      	mov	r4, r1
  404fb4:	b14b      	cbz	r3, 404fca <_Balloc+0x1e>
  404fb6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404fba:	b180      	cbz	r0, 404fde <_Balloc+0x32>
  404fbc:	6802      	ldr	r2, [r0, #0]
  404fbe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404fc2:	2300      	movs	r3, #0
  404fc4:	6103      	str	r3, [r0, #16]
  404fc6:	60c3      	str	r3, [r0, #12]
  404fc8:	bd70      	pop	{r4, r5, r6, pc}
  404fca:	2221      	movs	r2, #33	; 0x21
  404fcc:	2104      	movs	r1, #4
  404fce:	f000 fc65 	bl	40589c <_calloc_r>
  404fd2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404fd4:	4603      	mov	r3, r0
  404fd6:	2800      	cmp	r0, #0
  404fd8:	d1ed      	bne.n	404fb6 <_Balloc+0xa>
  404fda:	2000      	movs	r0, #0
  404fdc:	bd70      	pop	{r4, r5, r6, pc}
  404fde:	2101      	movs	r1, #1
  404fe0:	fa01 f604 	lsl.w	r6, r1, r4
  404fe4:	1d72      	adds	r2, r6, #5
  404fe6:	4628      	mov	r0, r5
  404fe8:	0092      	lsls	r2, r2, #2
  404fea:	f000 fc57 	bl	40589c <_calloc_r>
  404fee:	2800      	cmp	r0, #0
  404ff0:	d0f3      	beq.n	404fda <_Balloc+0x2e>
  404ff2:	6044      	str	r4, [r0, #4]
  404ff4:	6086      	str	r6, [r0, #8]
  404ff6:	e7e4      	b.n	404fc2 <_Balloc+0x16>

00404ff8 <_Bfree>:
  404ff8:	b131      	cbz	r1, 405008 <_Bfree+0x10>
  404ffa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ffc:	684a      	ldr	r2, [r1, #4]
  404ffe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405002:	6008      	str	r0, [r1, #0]
  405004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405008:	4770      	bx	lr
  40500a:	bf00      	nop

0040500c <__multadd>:
  40500c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40500e:	690c      	ldr	r4, [r1, #16]
  405010:	b083      	sub	sp, #12
  405012:	460d      	mov	r5, r1
  405014:	4606      	mov	r6, r0
  405016:	f101 0e14 	add.w	lr, r1, #20
  40501a:	2700      	movs	r7, #0
  40501c:	f8de 0000 	ldr.w	r0, [lr]
  405020:	b281      	uxth	r1, r0
  405022:	fb02 3301 	mla	r3, r2, r1, r3
  405026:	0c01      	lsrs	r1, r0, #16
  405028:	0c18      	lsrs	r0, r3, #16
  40502a:	fb02 0101 	mla	r1, r2, r1, r0
  40502e:	b29b      	uxth	r3, r3
  405030:	3701      	adds	r7, #1
  405032:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405036:	42bc      	cmp	r4, r7
  405038:	f84e 3b04 	str.w	r3, [lr], #4
  40503c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405040:	dcec      	bgt.n	40501c <__multadd+0x10>
  405042:	b13b      	cbz	r3, 405054 <__multadd+0x48>
  405044:	68aa      	ldr	r2, [r5, #8]
  405046:	4294      	cmp	r4, r2
  405048:	da07      	bge.n	40505a <__multadd+0x4e>
  40504a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40504e:	3401      	adds	r4, #1
  405050:	6153      	str	r3, [r2, #20]
  405052:	612c      	str	r4, [r5, #16]
  405054:	4628      	mov	r0, r5
  405056:	b003      	add	sp, #12
  405058:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40505a:	6869      	ldr	r1, [r5, #4]
  40505c:	9301      	str	r3, [sp, #4]
  40505e:	3101      	adds	r1, #1
  405060:	4630      	mov	r0, r6
  405062:	f7ff ffa3 	bl	404fac <_Balloc>
  405066:	692a      	ldr	r2, [r5, #16]
  405068:	3202      	adds	r2, #2
  40506a:	f105 010c 	add.w	r1, r5, #12
  40506e:	4607      	mov	r7, r0
  405070:	0092      	lsls	r2, r2, #2
  405072:	300c      	adds	r0, #12
  405074:	f7ff fef4 	bl	404e60 <memcpy>
  405078:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40507a:	6869      	ldr	r1, [r5, #4]
  40507c:	9b01      	ldr	r3, [sp, #4]
  40507e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405082:	6028      	str	r0, [r5, #0]
  405084:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405088:	463d      	mov	r5, r7
  40508a:	e7de      	b.n	40504a <__multadd+0x3e>

0040508c <__hi0bits>:
  40508c:	0c02      	lsrs	r2, r0, #16
  40508e:	0412      	lsls	r2, r2, #16
  405090:	4603      	mov	r3, r0
  405092:	b9b2      	cbnz	r2, 4050c2 <__hi0bits+0x36>
  405094:	0403      	lsls	r3, r0, #16
  405096:	2010      	movs	r0, #16
  405098:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40509c:	bf04      	itt	eq
  40509e:	021b      	lsleq	r3, r3, #8
  4050a0:	3008      	addeq	r0, #8
  4050a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4050a6:	bf04      	itt	eq
  4050a8:	011b      	lsleq	r3, r3, #4
  4050aa:	3004      	addeq	r0, #4
  4050ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4050b0:	bf04      	itt	eq
  4050b2:	009b      	lsleq	r3, r3, #2
  4050b4:	3002      	addeq	r0, #2
  4050b6:	2b00      	cmp	r3, #0
  4050b8:	db02      	blt.n	4050c0 <__hi0bits+0x34>
  4050ba:	005b      	lsls	r3, r3, #1
  4050bc:	d403      	bmi.n	4050c6 <__hi0bits+0x3a>
  4050be:	2020      	movs	r0, #32
  4050c0:	4770      	bx	lr
  4050c2:	2000      	movs	r0, #0
  4050c4:	e7e8      	b.n	405098 <__hi0bits+0xc>
  4050c6:	3001      	adds	r0, #1
  4050c8:	4770      	bx	lr
  4050ca:	bf00      	nop

004050cc <__lo0bits>:
  4050cc:	6803      	ldr	r3, [r0, #0]
  4050ce:	f013 0207 	ands.w	r2, r3, #7
  4050d2:	4601      	mov	r1, r0
  4050d4:	d007      	beq.n	4050e6 <__lo0bits+0x1a>
  4050d6:	07da      	lsls	r2, r3, #31
  4050d8:	d421      	bmi.n	40511e <__lo0bits+0x52>
  4050da:	0798      	lsls	r0, r3, #30
  4050dc:	d421      	bmi.n	405122 <__lo0bits+0x56>
  4050de:	089b      	lsrs	r3, r3, #2
  4050e0:	600b      	str	r3, [r1, #0]
  4050e2:	2002      	movs	r0, #2
  4050e4:	4770      	bx	lr
  4050e6:	b298      	uxth	r0, r3
  4050e8:	b198      	cbz	r0, 405112 <__lo0bits+0x46>
  4050ea:	4610      	mov	r0, r2
  4050ec:	f013 0fff 	tst.w	r3, #255	; 0xff
  4050f0:	bf04      	itt	eq
  4050f2:	0a1b      	lsreq	r3, r3, #8
  4050f4:	3008      	addeq	r0, #8
  4050f6:	071a      	lsls	r2, r3, #28
  4050f8:	bf04      	itt	eq
  4050fa:	091b      	lsreq	r3, r3, #4
  4050fc:	3004      	addeq	r0, #4
  4050fe:	079a      	lsls	r2, r3, #30
  405100:	bf04      	itt	eq
  405102:	089b      	lsreq	r3, r3, #2
  405104:	3002      	addeq	r0, #2
  405106:	07da      	lsls	r2, r3, #31
  405108:	d407      	bmi.n	40511a <__lo0bits+0x4e>
  40510a:	085b      	lsrs	r3, r3, #1
  40510c:	d104      	bne.n	405118 <__lo0bits+0x4c>
  40510e:	2020      	movs	r0, #32
  405110:	4770      	bx	lr
  405112:	0c1b      	lsrs	r3, r3, #16
  405114:	2010      	movs	r0, #16
  405116:	e7e9      	b.n	4050ec <__lo0bits+0x20>
  405118:	3001      	adds	r0, #1
  40511a:	600b      	str	r3, [r1, #0]
  40511c:	4770      	bx	lr
  40511e:	2000      	movs	r0, #0
  405120:	4770      	bx	lr
  405122:	085b      	lsrs	r3, r3, #1
  405124:	600b      	str	r3, [r1, #0]
  405126:	2001      	movs	r0, #1
  405128:	4770      	bx	lr
  40512a:	bf00      	nop

0040512c <__i2b>:
  40512c:	b510      	push	{r4, lr}
  40512e:	460c      	mov	r4, r1
  405130:	2101      	movs	r1, #1
  405132:	f7ff ff3b 	bl	404fac <_Balloc>
  405136:	2201      	movs	r2, #1
  405138:	6144      	str	r4, [r0, #20]
  40513a:	6102      	str	r2, [r0, #16]
  40513c:	bd10      	pop	{r4, pc}
  40513e:	bf00      	nop

00405140 <__multiply>:
  405140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405144:	690c      	ldr	r4, [r1, #16]
  405146:	6915      	ldr	r5, [r2, #16]
  405148:	42ac      	cmp	r4, r5
  40514a:	b083      	sub	sp, #12
  40514c:	468b      	mov	fp, r1
  40514e:	4616      	mov	r6, r2
  405150:	da04      	bge.n	40515c <__multiply+0x1c>
  405152:	4622      	mov	r2, r4
  405154:	46b3      	mov	fp, r6
  405156:	462c      	mov	r4, r5
  405158:	460e      	mov	r6, r1
  40515a:	4615      	mov	r5, r2
  40515c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405160:	f8db 1004 	ldr.w	r1, [fp, #4]
  405164:	eb04 0805 	add.w	r8, r4, r5
  405168:	4598      	cmp	r8, r3
  40516a:	bfc8      	it	gt
  40516c:	3101      	addgt	r1, #1
  40516e:	f7ff ff1d 	bl	404fac <_Balloc>
  405172:	f100 0914 	add.w	r9, r0, #20
  405176:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40517a:	45d1      	cmp	r9, sl
  40517c:	9000      	str	r0, [sp, #0]
  40517e:	d205      	bcs.n	40518c <__multiply+0x4c>
  405180:	464b      	mov	r3, r9
  405182:	2100      	movs	r1, #0
  405184:	f843 1b04 	str.w	r1, [r3], #4
  405188:	459a      	cmp	sl, r3
  40518a:	d8fb      	bhi.n	405184 <__multiply+0x44>
  40518c:	f106 0c14 	add.w	ip, r6, #20
  405190:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405194:	f10b 0b14 	add.w	fp, fp, #20
  405198:	459c      	cmp	ip, r3
  40519a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40519e:	d24c      	bcs.n	40523a <__multiply+0xfa>
  4051a0:	f8cd a004 	str.w	sl, [sp, #4]
  4051a4:	469a      	mov	sl, r3
  4051a6:	f8dc 5000 	ldr.w	r5, [ip]
  4051aa:	b2af      	uxth	r7, r5
  4051ac:	b1ef      	cbz	r7, 4051ea <__multiply+0xaa>
  4051ae:	2100      	movs	r1, #0
  4051b0:	464d      	mov	r5, r9
  4051b2:	465e      	mov	r6, fp
  4051b4:	460c      	mov	r4, r1
  4051b6:	f856 2b04 	ldr.w	r2, [r6], #4
  4051ba:	6828      	ldr	r0, [r5, #0]
  4051bc:	b293      	uxth	r3, r2
  4051be:	b281      	uxth	r1, r0
  4051c0:	fb07 1303 	mla	r3, r7, r3, r1
  4051c4:	0c12      	lsrs	r2, r2, #16
  4051c6:	0c01      	lsrs	r1, r0, #16
  4051c8:	4423      	add	r3, r4
  4051ca:	fb07 1102 	mla	r1, r7, r2, r1
  4051ce:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4051d2:	b29b      	uxth	r3, r3
  4051d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4051d8:	45b6      	cmp	lr, r6
  4051da:	f845 3b04 	str.w	r3, [r5], #4
  4051de:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4051e2:	d8e8      	bhi.n	4051b6 <__multiply+0x76>
  4051e4:	602c      	str	r4, [r5, #0]
  4051e6:	f8dc 5000 	ldr.w	r5, [ip]
  4051ea:	0c2d      	lsrs	r5, r5, #16
  4051ec:	d01d      	beq.n	40522a <__multiply+0xea>
  4051ee:	f8d9 3000 	ldr.w	r3, [r9]
  4051f2:	4648      	mov	r0, r9
  4051f4:	461c      	mov	r4, r3
  4051f6:	4659      	mov	r1, fp
  4051f8:	2200      	movs	r2, #0
  4051fa:	880e      	ldrh	r6, [r1, #0]
  4051fc:	0c24      	lsrs	r4, r4, #16
  4051fe:	fb05 4406 	mla	r4, r5, r6, r4
  405202:	4422      	add	r2, r4
  405204:	b29b      	uxth	r3, r3
  405206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40520a:	f840 3b04 	str.w	r3, [r0], #4
  40520e:	f851 3b04 	ldr.w	r3, [r1], #4
  405212:	6804      	ldr	r4, [r0, #0]
  405214:	0c1b      	lsrs	r3, r3, #16
  405216:	b2a6      	uxth	r6, r4
  405218:	fb05 6303 	mla	r3, r5, r3, r6
  40521c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405220:	458e      	cmp	lr, r1
  405222:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405226:	d8e8      	bhi.n	4051fa <__multiply+0xba>
  405228:	6003      	str	r3, [r0, #0]
  40522a:	f10c 0c04 	add.w	ip, ip, #4
  40522e:	45e2      	cmp	sl, ip
  405230:	f109 0904 	add.w	r9, r9, #4
  405234:	d8b7      	bhi.n	4051a6 <__multiply+0x66>
  405236:	f8dd a004 	ldr.w	sl, [sp, #4]
  40523a:	f1b8 0f00 	cmp.w	r8, #0
  40523e:	dd0b      	ble.n	405258 <__multiply+0x118>
  405240:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405244:	f1aa 0a04 	sub.w	sl, sl, #4
  405248:	b11b      	cbz	r3, 405252 <__multiply+0x112>
  40524a:	e005      	b.n	405258 <__multiply+0x118>
  40524c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405250:	b913      	cbnz	r3, 405258 <__multiply+0x118>
  405252:	f1b8 0801 	subs.w	r8, r8, #1
  405256:	d1f9      	bne.n	40524c <__multiply+0x10c>
  405258:	9800      	ldr	r0, [sp, #0]
  40525a:	f8c0 8010 	str.w	r8, [r0, #16]
  40525e:	b003      	add	sp, #12
  405260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405264 <__pow5mult>:
  405264:	f012 0303 	ands.w	r3, r2, #3
  405268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40526c:	4614      	mov	r4, r2
  40526e:	4607      	mov	r7, r0
  405270:	d12e      	bne.n	4052d0 <__pow5mult+0x6c>
  405272:	460d      	mov	r5, r1
  405274:	10a4      	asrs	r4, r4, #2
  405276:	d01c      	beq.n	4052b2 <__pow5mult+0x4e>
  405278:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40527a:	b396      	cbz	r6, 4052e2 <__pow5mult+0x7e>
  40527c:	07e3      	lsls	r3, r4, #31
  40527e:	f04f 0800 	mov.w	r8, #0
  405282:	d406      	bmi.n	405292 <__pow5mult+0x2e>
  405284:	1064      	asrs	r4, r4, #1
  405286:	d014      	beq.n	4052b2 <__pow5mult+0x4e>
  405288:	6830      	ldr	r0, [r6, #0]
  40528a:	b1a8      	cbz	r0, 4052b8 <__pow5mult+0x54>
  40528c:	4606      	mov	r6, r0
  40528e:	07e3      	lsls	r3, r4, #31
  405290:	d5f8      	bpl.n	405284 <__pow5mult+0x20>
  405292:	4632      	mov	r2, r6
  405294:	4629      	mov	r1, r5
  405296:	4638      	mov	r0, r7
  405298:	f7ff ff52 	bl	405140 <__multiply>
  40529c:	b1b5      	cbz	r5, 4052cc <__pow5mult+0x68>
  40529e:	686a      	ldr	r2, [r5, #4]
  4052a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4052a2:	1064      	asrs	r4, r4, #1
  4052a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4052a8:	6029      	str	r1, [r5, #0]
  4052aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4052ae:	4605      	mov	r5, r0
  4052b0:	d1ea      	bne.n	405288 <__pow5mult+0x24>
  4052b2:	4628      	mov	r0, r5
  4052b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052b8:	4632      	mov	r2, r6
  4052ba:	4631      	mov	r1, r6
  4052bc:	4638      	mov	r0, r7
  4052be:	f7ff ff3f 	bl	405140 <__multiply>
  4052c2:	6030      	str	r0, [r6, #0]
  4052c4:	f8c0 8000 	str.w	r8, [r0]
  4052c8:	4606      	mov	r6, r0
  4052ca:	e7e0      	b.n	40528e <__pow5mult+0x2a>
  4052cc:	4605      	mov	r5, r0
  4052ce:	e7d9      	b.n	405284 <__pow5mult+0x20>
  4052d0:	1e5a      	subs	r2, r3, #1
  4052d2:	4d0b      	ldr	r5, [pc, #44]	; (405300 <__pow5mult+0x9c>)
  4052d4:	2300      	movs	r3, #0
  4052d6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4052da:	f7ff fe97 	bl	40500c <__multadd>
  4052de:	4605      	mov	r5, r0
  4052e0:	e7c8      	b.n	405274 <__pow5mult+0x10>
  4052e2:	2101      	movs	r1, #1
  4052e4:	4638      	mov	r0, r7
  4052e6:	f7ff fe61 	bl	404fac <_Balloc>
  4052ea:	f240 2171 	movw	r1, #625	; 0x271
  4052ee:	2201      	movs	r2, #1
  4052f0:	2300      	movs	r3, #0
  4052f2:	6141      	str	r1, [r0, #20]
  4052f4:	6102      	str	r2, [r0, #16]
  4052f6:	4606      	mov	r6, r0
  4052f8:	64b8      	str	r0, [r7, #72]	; 0x48
  4052fa:	6003      	str	r3, [r0, #0]
  4052fc:	e7be      	b.n	40527c <__pow5mult+0x18>
  4052fe:	bf00      	nop
  405300:	00407050 	.word	0x00407050

00405304 <__lshift>:
  405304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405308:	4691      	mov	r9, r2
  40530a:	690a      	ldr	r2, [r1, #16]
  40530c:	688b      	ldr	r3, [r1, #8]
  40530e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405312:	eb04 0802 	add.w	r8, r4, r2
  405316:	f108 0501 	add.w	r5, r8, #1
  40531a:	429d      	cmp	r5, r3
  40531c:	460e      	mov	r6, r1
  40531e:	4607      	mov	r7, r0
  405320:	6849      	ldr	r1, [r1, #4]
  405322:	dd04      	ble.n	40532e <__lshift+0x2a>
  405324:	005b      	lsls	r3, r3, #1
  405326:	429d      	cmp	r5, r3
  405328:	f101 0101 	add.w	r1, r1, #1
  40532c:	dcfa      	bgt.n	405324 <__lshift+0x20>
  40532e:	4638      	mov	r0, r7
  405330:	f7ff fe3c 	bl	404fac <_Balloc>
  405334:	2c00      	cmp	r4, #0
  405336:	f100 0314 	add.w	r3, r0, #20
  40533a:	dd06      	ble.n	40534a <__lshift+0x46>
  40533c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405340:	2100      	movs	r1, #0
  405342:	f843 1b04 	str.w	r1, [r3], #4
  405346:	429a      	cmp	r2, r3
  405348:	d1fb      	bne.n	405342 <__lshift+0x3e>
  40534a:	6934      	ldr	r4, [r6, #16]
  40534c:	f106 0114 	add.w	r1, r6, #20
  405350:	f019 091f 	ands.w	r9, r9, #31
  405354:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405358:	d01d      	beq.n	405396 <__lshift+0x92>
  40535a:	f1c9 0c20 	rsb	ip, r9, #32
  40535e:	2200      	movs	r2, #0
  405360:	680c      	ldr	r4, [r1, #0]
  405362:	fa04 f409 	lsl.w	r4, r4, r9
  405366:	4314      	orrs	r4, r2
  405368:	f843 4b04 	str.w	r4, [r3], #4
  40536c:	f851 2b04 	ldr.w	r2, [r1], #4
  405370:	458e      	cmp	lr, r1
  405372:	fa22 f20c 	lsr.w	r2, r2, ip
  405376:	d8f3      	bhi.n	405360 <__lshift+0x5c>
  405378:	601a      	str	r2, [r3, #0]
  40537a:	b10a      	cbz	r2, 405380 <__lshift+0x7c>
  40537c:	f108 0502 	add.w	r5, r8, #2
  405380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405382:	6872      	ldr	r2, [r6, #4]
  405384:	3d01      	subs	r5, #1
  405386:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40538a:	6105      	str	r5, [r0, #16]
  40538c:	6031      	str	r1, [r6, #0]
  40538e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405396:	3b04      	subs	r3, #4
  405398:	f851 2b04 	ldr.w	r2, [r1], #4
  40539c:	f843 2f04 	str.w	r2, [r3, #4]!
  4053a0:	458e      	cmp	lr, r1
  4053a2:	d8f9      	bhi.n	405398 <__lshift+0x94>
  4053a4:	e7ec      	b.n	405380 <__lshift+0x7c>
  4053a6:	bf00      	nop

004053a8 <__mcmp>:
  4053a8:	b430      	push	{r4, r5}
  4053aa:	690b      	ldr	r3, [r1, #16]
  4053ac:	4605      	mov	r5, r0
  4053ae:	6900      	ldr	r0, [r0, #16]
  4053b0:	1ac0      	subs	r0, r0, r3
  4053b2:	d10f      	bne.n	4053d4 <__mcmp+0x2c>
  4053b4:	009b      	lsls	r3, r3, #2
  4053b6:	3514      	adds	r5, #20
  4053b8:	3114      	adds	r1, #20
  4053ba:	4419      	add	r1, r3
  4053bc:	442b      	add	r3, r5
  4053be:	e001      	b.n	4053c4 <__mcmp+0x1c>
  4053c0:	429d      	cmp	r5, r3
  4053c2:	d207      	bcs.n	4053d4 <__mcmp+0x2c>
  4053c4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4053c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4053cc:	4294      	cmp	r4, r2
  4053ce:	d0f7      	beq.n	4053c0 <__mcmp+0x18>
  4053d0:	d302      	bcc.n	4053d8 <__mcmp+0x30>
  4053d2:	2001      	movs	r0, #1
  4053d4:	bc30      	pop	{r4, r5}
  4053d6:	4770      	bx	lr
  4053d8:	f04f 30ff 	mov.w	r0, #4294967295
  4053dc:	e7fa      	b.n	4053d4 <__mcmp+0x2c>
  4053de:	bf00      	nop

004053e0 <__mdiff>:
  4053e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053e4:	690f      	ldr	r7, [r1, #16]
  4053e6:	460e      	mov	r6, r1
  4053e8:	6911      	ldr	r1, [r2, #16]
  4053ea:	1a7f      	subs	r7, r7, r1
  4053ec:	2f00      	cmp	r7, #0
  4053ee:	4690      	mov	r8, r2
  4053f0:	d117      	bne.n	405422 <__mdiff+0x42>
  4053f2:	0089      	lsls	r1, r1, #2
  4053f4:	f106 0514 	add.w	r5, r6, #20
  4053f8:	f102 0e14 	add.w	lr, r2, #20
  4053fc:	186b      	adds	r3, r5, r1
  4053fe:	4471      	add	r1, lr
  405400:	e001      	b.n	405406 <__mdiff+0x26>
  405402:	429d      	cmp	r5, r3
  405404:	d25c      	bcs.n	4054c0 <__mdiff+0xe0>
  405406:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40540a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40540e:	42a2      	cmp	r2, r4
  405410:	d0f7      	beq.n	405402 <__mdiff+0x22>
  405412:	d25e      	bcs.n	4054d2 <__mdiff+0xf2>
  405414:	4633      	mov	r3, r6
  405416:	462c      	mov	r4, r5
  405418:	4646      	mov	r6, r8
  40541a:	4675      	mov	r5, lr
  40541c:	4698      	mov	r8, r3
  40541e:	2701      	movs	r7, #1
  405420:	e005      	b.n	40542e <__mdiff+0x4e>
  405422:	db58      	blt.n	4054d6 <__mdiff+0xf6>
  405424:	f106 0514 	add.w	r5, r6, #20
  405428:	f108 0414 	add.w	r4, r8, #20
  40542c:	2700      	movs	r7, #0
  40542e:	6871      	ldr	r1, [r6, #4]
  405430:	f7ff fdbc 	bl	404fac <_Balloc>
  405434:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405438:	6936      	ldr	r6, [r6, #16]
  40543a:	60c7      	str	r7, [r0, #12]
  40543c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405440:	46a6      	mov	lr, r4
  405442:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405446:	f100 0414 	add.w	r4, r0, #20
  40544a:	2300      	movs	r3, #0
  40544c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405450:	f855 8b04 	ldr.w	r8, [r5], #4
  405454:	b28a      	uxth	r2, r1
  405456:	fa13 f388 	uxtah	r3, r3, r8
  40545a:	0c09      	lsrs	r1, r1, #16
  40545c:	1a9a      	subs	r2, r3, r2
  40545e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405462:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405466:	b292      	uxth	r2, r2
  405468:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40546c:	45f4      	cmp	ip, lr
  40546e:	f844 2b04 	str.w	r2, [r4], #4
  405472:	ea4f 4323 	mov.w	r3, r3, asr #16
  405476:	d8e9      	bhi.n	40544c <__mdiff+0x6c>
  405478:	42af      	cmp	r7, r5
  40547a:	d917      	bls.n	4054ac <__mdiff+0xcc>
  40547c:	46a4      	mov	ip, r4
  40547e:	46ae      	mov	lr, r5
  405480:	f85e 2b04 	ldr.w	r2, [lr], #4
  405484:	fa13 f382 	uxtah	r3, r3, r2
  405488:	1419      	asrs	r1, r3, #16
  40548a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40548e:	b29b      	uxth	r3, r3
  405490:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405494:	4577      	cmp	r7, lr
  405496:	f84c 2b04 	str.w	r2, [ip], #4
  40549a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40549e:	d8ef      	bhi.n	405480 <__mdiff+0xa0>
  4054a0:	43ed      	mvns	r5, r5
  4054a2:	442f      	add	r7, r5
  4054a4:	f027 0703 	bic.w	r7, r7, #3
  4054a8:	3704      	adds	r7, #4
  4054aa:	443c      	add	r4, r7
  4054ac:	3c04      	subs	r4, #4
  4054ae:	b922      	cbnz	r2, 4054ba <__mdiff+0xda>
  4054b0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4054b4:	3e01      	subs	r6, #1
  4054b6:	2b00      	cmp	r3, #0
  4054b8:	d0fa      	beq.n	4054b0 <__mdiff+0xd0>
  4054ba:	6106      	str	r6, [r0, #16]
  4054bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054c0:	2100      	movs	r1, #0
  4054c2:	f7ff fd73 	bl	404fac <_Balloc>
  4054c6:	2201      	movs	r2, #1
  4054c8:	2300      	movs	r3, #0
  4054ca:	6102      	str	r2, [r0, #16]
  4054cc:	6143      	str	r3, [r0, #20]
  4054ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054d2:	4674      	mov	r4, lr
  4054d4:	e7ab      	b.n	40542e <__mdiff+0x4e>
  4054d6:	4633      	mov	r3, r6
  4054d8:	f106 0414 	add.w	r4, r6, #20
  4054dc:	f102 0514 	add.w	r5, r2, #20
  4054e0:	4616      	mov	r6, r2
  4054e2:	2701      	movs	r7, #1
  4054e4:	4698      	mov	r8, r3
  4054e6:	e7a2      	b.n	40542e <__mdiff+0x4e>

004054e8 <__d2b>:
  4054e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054ec:	b082      	sub	sp, #8
  4054ee:	2101      	movs	r1, #1
  4054f0:	461c      	mov	r4, r3
  4054f2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4054f6:	4615      	mov	r5, r2
  4054f8:	9e08      	ldr	r6, [sp, #32]
  4054fa:	f7ff fd57 	bl	404fac <_Balloc>
  4054fe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405502:	4680      	mov	r8, r0
  405504:	b10f      	cbz	r7, 40550a <__d2b+0x22>
  405506:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40550a:	9401      	str	r4, [sp, #4]
  40550c:	b31d      	cbz	r5, 405556 <__d2b+0x6e>
  40550e:	a802      	add	r0, sp, #8
  405510:	f840 5d08 	str.w	r5, [r0, #-8]!
  405514:	f7ff fdda 	bl	4050cc <__lo0bits>
  405518:	2800      	cmp	r0, #0
  40551a:	d134      	bne.n	405586 <__d2b+0x9e>
  40551c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405520:	f8c8 2014 	str.w	r2, [r8, #20]
  405524:	2b00      	cmp	r3, #0
  405526:	bf0c      	ite	eq
  405528:	2101      	moveq	r1, #1
  40552a:	2102      	movne	r1, #2
  40552c:	f8c8 3018 	str.w	r3, [r8, #24]
  405530:	f8c8 1010 	str.w	r1, [r8, #16]
  405534:	b9df      	cbnz	r7, 40556e <__d2b+0x86>
  405536:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40553a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40553e:	6030      	str	r0, [r6, #0]
  405540:	6918      	ldr	r0, [r3, #16]
  405542:	f7ff fda3 	bl	40508c <__hi0bits>
  405546:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405548:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40554c:	6018      	str	r0, [r3, #0]
  40554e:	4640      	mov	r0, r8
  405550:	b002      	add	sp, #8
  405552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405556:	a801      	add	r0, sp, #4
  405558:	f7ff fdb8 	bl	4050cc <__lo0bits>
  40555c:	9b01      	ldr	r3, [sp, #4]
  40555e:	f8c8 3014 	str.w	r3, [r8, #20]
  405562:	2101      	movs	r1, #1
  405564:	3020      	adds	r0, #32
  405566:	f8c8 1010 	str.w	r1, [r8, #16]
  40556a:	2f00      	cmp	r7, #0
  40556c:	d0e3      	beq.n	405536 <__d2b+0x4e>
  40556e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405570:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405574:	4407      	add	r7, r0
  405576:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40557a:	6037      	str	r7, [r6, #0]
  40557c:	6018      	str	r0, [r3, #0]
  40557e:	4640      	mov	r0, r8
  405580:	b002      	add	sp, #8
  405582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405586:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40558a:	f1c0 0220 	rsb	r2, r0, #32
  40558e:	fa03 f202 	lsl.w	r2, r3, r2
  405592:	430a      	orrs	r2, r1
  405594:	40c3      	lsrs	r3, r0
  405596:	9301      	str	r3, [sp, #4]
  405598:	f8c8 2014 	str.w	r2, [r8, #20]
  40559c:	e7c2      	b.n	405524 <__d2b+0x3c>
  40559e:	bf00      	nop

004055a0 <_sbrk_r>:
  4055a0:	b538      	push	{r3, r4, r5, lr}
  4055a2:	4c07      	ldr	r4, [pc, #28]	; (4055c0 <_sbrk_r+0x20>)
  4055a4:	2300      	movs	r3, #0
  4055a6:	4605      	mov	r5, r0
  4055a8:	4608      	mov	r0, r1
  4055aa:	6023      	str	r3, [r4, #0]
  4055ac:	f7fb ffb8 	bl	401520 <_sbrk>
  4055b0:	1c43      	adds	r3, r0, #1
  4055b2:	d000      	beq.n	4055b6 <_sbrk_r+0x16>
  4055b4:	bd38      	pop	{r3, r4, r5, pc}
  4055b6:	6823      	ldr	r3, [r4, #0]
  4055b8:	2b00      	cmp	r3, #0
  4055ba:	d0fb      	beq.n	4055b4 <_sbrk_r+0x14>
  4055bc:	602b      	str	r3, [r5, #0]
  4055be:	bd38      	pop	{r3, r4, r5, pc}
  4055c0:	20400ce4 	.word	0x20400ce4
	...

00405600 <strlen>:
  405600:	f890 f000 	pld	[r0]
  405604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405608:	f020 0107 	bic.w	r1, r0, #7
  40560c:	f06f 0c00 	mvn.w	ip, #0
  405610:	f010 0407 	ands.w	r4, r0, #7
  405614:	f891 f020 	pld	[r1, #32]
  405618:	f040 8049 	bne.w	4056ae <strlen+0xae>
  40561c:	f04f 0400 	mov.w	r4, #0
  405620:	f06f 0007 	mvn.w	r0, #7
  405624:	e9d1 2300 	ldrd	r2, r3, [r1]
  405628:	f891 f040 	pld	[r1, #64]	; 0x40
  40562c:	f100 0008 	add.w	r0, r0, #8
  405630:	fa82 f24c 	uadd8	r2, r2, ip
  405634:	faa4 f28c 	sel	r2, r4, ip
  405638:	fa83 f34c 	uadd8	r3, r3, ip
  40563c:	faa2 f38c 	sel	r3, r2, ip
  405640:	bb4b      	cbnz	r3, 405696 <strlen+0x96>
  405642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405646:	fa82 f24c 	uadd8	r2, r2, ip
  40564a:	f100 0008 	add.w	r0, r0, #8
  40564e:	faa4 f28c 	sel	r2, r4, ip
  405652:	fa83 f34c 	uadd8	r3, r3, ip
  405656:	faa2 f38c 	sel	r3, r2, ip
  40565a:	b9e3      	cbnz	r3, 405696 <strlen+0x96>
  40565c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405660:	fa82 f24c 	uadd8	r2, r2, ip
  405664:	f100 0008 	add.w	r0, r0, #8
  405668:	faa4 f28c 	sel	r2, r4, ip
  40566c:	fa83 f34c 	uadd8	r3, r3, ip
  405670:	faa2 f38c 	sel	r3, r2, ip
  405674:	b97b      	cbnz	r3, 405696 <strlen+0x96>
  405676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40567a:	f101 0120 	add.w	r1, r1, #32
  40567e:	fa82 f24c 	uadd8	r2, r2, ip
  405682:	f100 0008 	add.w	r0, r0, #8
  405686:	faa4 f28c 	sel	r2, r4, ip
  40568a:	fa83 f34c 	uadd8	r3, r3, ip
  40568e:	faa2 f38c 	sel	r3, r2, ip
  405692:	2b00      	cmp	r3, #0
  405694:	d0c6      	beq.n	405624 <strlen+0x24>
  405696:	2a00      	cmp	r2, #0
  405698:	bf04      	itt	eq
  40569a:	3004      	addeq	r0, #4
  40569c:	461a      	moveq	r2, r3
  40569e:	ba12      	rev	r2, r2
  4056a0:	fab2 f282 	clz	r2, r2
  4056a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4056a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4056ac:	4770      	bx	lr
  4056ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4056b2:	f004 0503 	and.w	r5, r4, #3
  4056b6:	f1c4 0000 	rsb	r0, r4, #0
  4056ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4056be:	f014 0f04 	tst.w	r4, #4
  4056c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4056c6:	fa0c f505 	lsl.w	r5, ip, r5
  4056ca:	ea62 0205 	orn	r2, r2, r5
  4056ce:	bf1c      	itt	ne
  4056d0:	ea63 0305 	ornne	r3, r3, r5
  4056d4:	4662      	movne	r2, ip
  4056d6:	f04f 0400 	mov.w	r4, #0
  4056da:	e7a9      	b.n	405630 <strlen+0x30>

004056dc <__ssprint_r>:
  4056dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056e0:	6893      	ldr	r3, [r2, #8]
  4056e2:	b083      	sub	sp, #12
  4056e4:	4690      	mov	r8, r2
  4056e6:	2b00      	cmp	r3, #0
  4056e8:	d070      	beq.n	4057cc <__ssprint_r+0xf0>
  4056ea:	4682      	mov	sl, r0
  4056ec:	460c      	mov	r4, r1
  4056ee:	6817      	ldr	r7, [r2, #0]
  4056f0:	688d      	ldr	r5, [r1, #8]
  4056f2:	6808      	ldr	r0, [r1, #0]
  4056f4:	e042      	b.n	40577c <__ssprint_r+0xa0>
  4056f6:	89a3      	ldrh	r3, [r4, #12]
  4056f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4056fc:	d02e      	beq.n	40575c <__ssprint_r+0x80>
  4056fe:	6965      	ldr	r5, [r4, #20]
  405700:	6921      	ldr	r1, [r4, #16]
  405702:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405706:	eba0 0b01 	sub.w	fp, r0, r1
  40570a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40570e:	f10b 0001 	add.w	r0, fp, #1
  405712:	106d      	asrs	r5, r5, #1
  405714:	4430      	add	r0, r6
  405716:	42a8      	cmp	r0, r5
  405718:	462a      	mov	r2, r5
  40571a:	bf84      	itt	hi
  40571c:	4605      	movhi	r5, r0
  40571e:	462a      	movhi	r2, r5
  405720:	055b      	lsls	r3, r3, #21
  405722:	d538      	bpl.n	405796 <__ssprint_r+0xba>
  405724:	4611      	mov	r1, r2
  405726:	4650      	mov	r0, sl
  405728:	f7ff f894 	bl	404854 <_malloc_r>
  40572c:	2800      	cmp	r0, #0
  40572e:	d03c      	beq.n	4057aa <__ssprint_r+0xce>
  405730:	465a      	mov	r2, fp
  405732:	6921      	ldr	r1, [r4, #16]
  405734:	9001      	str	r0, [sp, #4]
  405736:	f7ff fb93 	bl	404e60 <memcpy>
  40573a:	89a2      	ldrh	r2, [r4, #12]
  40573c:	9b01      	ldr	r3, [sp, #4]
  40573e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405742:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405746:	81a2      	strh	r2, [r4, #12]
  405748:	eba5 020b 	sub.w	r2, r5, fp
  40574c:	eb03 000b 	add.w	r0, r3, fp
  405750:	6165      	str	r5, [r4, #20]
  405752:	6123      	str	r3, [r4, #16]
  405754:	6020      	str	r0, [r4, #0]
  405756:	60a2      	str	r2, [r4, #8]
  405758:	4635      	mov	r5, r6
  40575a:	46b3      	mov	fp, r6
  40575c:	465a      	mov	r2, fp
  40575e:	4649      	mov	r1, r9
  405760:	f000 fa18 	bl	405b94 <memmove>
  405764:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405768:	68a2      	ldr	r2, [r4, #8]
  40576a:	6820      	ldr	r0, [r4, #0]
  40576c:	1b55      	subs	r5, r2, r5
  40576e:	4458      	add	r0, fp
  405770:	1b9e      	subs	r6, r3, r6
  405772:	60a5      	str	r5, [r4, #8]
  405774:	6020      	str	r0, [r4, #0]
  405776:	f8c8 6008 	str.w	r6, [r8, #8]
  40577a:	b33e      	cbz	r6, 4057cc <__ssprint_r+0xf0>
  40577c:	687e      	ldr	r6, [r7, #4]
  40577e:	463b      	mov	r3, r7
  405780:	3708      	adds	r7, #8
  405782:	2e00      	cmp	r6, #0
  405784:	d0fa      	beq.n	40577c <__ssprint_r+0xa0>
  405786:	42ae      	cmp	r6, r5
  405788:	f8d3 9000 	ldr.w	r9, [r3]
  40578c:	46ab      	mov	fp, r5
  40578e:	d2b2      	bcs.n	4056f6 <__ssprint_r+0x1a>
  405790:	4635      	mov	r5, r6
  405792:	46b3      	mov	fp, r6
  405794:	e7e2      	b.n	40575c <__ssprint_r+0x80>
  405796:	4650      	mov	r0, sl
  405798:	f000 fa60 	bl	405c5c <_realloc_r>
  40579c:	4603      	mov	r3, r0
  40579e:	2800      	cmp	r0, #0
  4057a0:	d1d2      	bne.n	405748 <__ssprint_r+0x6c>
  4057a2:	6921      	ldr	r1, [r4, #16]
  4057a4:	4650      	mov	r0, sl
  4057a6:	f000 f8f9 	bl	40599c <_free_r>
  4057aa:	230c      	movs	r3, #12
  4057ac:	f8ca 3000 	str.w	r3, [sl]
  4057b0:	89a3      	ldrh	r3, [r4, #12]
  4057b2:	2200      	movs	r2, #0
  4057b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057b8:	f04f 30ff 	mov.w	r0, #4294967295
  4057bc:	81a3      	strh	r3, [r4, #12]
  4057be:	f8c8 2008 	str.w	r2, [r8, #8]
  4057c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4057c6:	b003      	add	sp, #12
  4057c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057cc:	2000      	movs	r0, #0
  4057ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4057d2:	b003      	add	sp, #12
  4057d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004057d8 <__register_exitproc>:
  4057d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4057dc:	4d2c      	ldr	r5, [pc, #176]	; (405890 <__register_exitproc+0xb8>)
  4057de:	4606      	mov	r6, r0
  4057e0:	6828      	ldr	r0, [r5, #0]
  4057e2:	4698      	mov	r8, r3
  4057e4:	460f      	mov	r7, r1
  4057e6:	4691      	mov	r9, r2
  4057e8:	f7ff f830 	bl	40484c <__retarget_lock_acquire_recursive>
  4057ec:	4b29      	ldr	r3, [pc, #164]	; (405894 <__register_exitproc+0xbc>)
  4057ee:	681c      	ldr	r4, [r3, #0]
  4057f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4057f4:	2b00      	cmp	r3, #0
  4057f6:	d03e      	beq.n	405876 <__register_exitproc+0x9e>
  4057f8:	685a      	ldr	r2, [r3, #4]
  4057fa:	2a1f      	cmp	r2, #31
  4057fc:	dc1c      	bgt.n	405838 <__register_exitproc+0x60>
  4057fe:	f102 0e01 	add.w	lr, r2, #1
  405802:	b176      	cbz	r6, 405822 <__register_exitproc+0x4a>
  405804:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405808:	2401      	movs	r4, #1
  40580a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40580e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405812:	4094      	lsls	r4, r2
  405814:	4320      	orrs	r0, r4
  405816:	2e02      	cmp	r6, #2
  405818:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40581c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405820:	d023      	beq.n	40586a <__register_exitproc+0x92>
  405822:	3202      	adds	r2, #2
  405824:	f8c3 e004 	str.w	lr, [r3, #4]
  405828:	6828      	ldr	r0, [r5, #0]
  40582a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40582e:	f7ff f80f 	bl	404850 <__retarget_lock_release_recursive>
  405832:	2000      	movs	r0, #0
  405834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405838:	4b17      	ldr	r3, [pc, #92]	; (405898 <__register_exitproc+0xc0>)
  40583a:	b30b      	cbz	r3, 405880 <__register_exitproc+0xa8>
  40583c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405840:	f3af 8000 	nop.w
  405844:	4603      	mov	r3, r0
  405846:	b1d8      	cbz	r0, 405880 <__register_exitproc+0xa8>
  405848:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40584c:	6002      	str	r2, [r0, #0]
  40584e:	2100      	movs	r1, #0
  405850:	6041      	str	r1, [r0, #4]
  405852:	460a      	mov	r2, r1
  405854:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405858:	f04f 0e01 	mov.w	lr, #1
  40585c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405860:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405864:	2e00      	cmp	r6, #0
  405866:	d0dc      	beq.n	405822 <__register_exitproc+0x4a>
  405868:	e7cc      	b.n	405804 <__register_exitproc+0x2c>
  40586a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40586e:	430c      	orrs	r4, r1
  405870:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405874:	e7d5      	b.n	405822 <__register_exitproc+0x4a>
  405876:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40587a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40587e:	e7bb      	b.n	4057f8 <__register_exitproc+0x20>
  405880:	6828      	ldr	r0, [r5, #0]
  405882:	f7fe ffe5 	bl	404850 <__retarget_lock_release_recursive>
  405886:	f04f 30ff 	mov.w	r0, #4294967295
  40588a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40588e:	bf00      	nop
  405890:	20400450 	.word	0x20400450
  405894:	00406ee4 	.word	0x00406ee4
  405898:	00000000 	.word	0x00000000

0040589c <_calloc_r>:
  40589c:	b510      	push	{r4, lr}
  40589e:	fb02 f101 	mul.w	r1, r2, r1
  4058a2:	f7fe ffd7 	bl	404854 <_malloc_r>
  4058a6:	4604      	mov	r4, r0
  4058a8:	b1d8      	cbz	r0, 4058e2 <_calloc_r+0x46>
  4058aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4058ae:	f022 0203 	bic.w	r2, r2, #3
  4058b2:	3a04      	subs	r2, #4
  4058b4:	2a24      	cmp	r2, #36	; 0x24
  4058b6:	d818      	bhi.n	4058ea <_calloc_r+0x4e>
  4058b8:	2a13      	cmp	r2, #19
  4058ba:	d914      	bls.n	4058e6 <_calloc_r+0x4a>
  4058bc:	2300      	movs	r3, #0
  4058be:	2a1b      	cmp	r2, #27
  4058c0:	6003      	str	r3, [r0, #0]
  4058c2:	6043      	str	r3, [r0, #4]
  4058c4:	d916      	bls.n	4058f4 <_calloc_r+0x58>
  4058c6:	2a24      	cmp	r2, #36	; 0x24
  4058c8:	6083      	str	r3, [r0, #8]
  4058ca:	60c3      	str	r3, [r0, #12]
  4058cc:	bf11      	iteee	ne
  4058ce:	f100 0210 	addne.w	r2, r0, #16
  4058d2:	6103      	streq	r3, [r0, #16]
  4058d4:	6143      	streq	r3, [r0, #20]
  4058d6:	f100 0218 	addeq.w	r2, r0, #24
  4058da:	2300      	movs	r3, #0
  4058dc:	6013      	str	r3, [r2, #0]
  4058de:	6053      	str	r3, [r2, #4]
  4058e0:	6093      	str	r3, [r2, #8]
  4058e2:	4620      	mov	r0, r4
  4058e4:	bd10      	pop	{r4, pc}
  4058e6:	4602      	mov	r2, r0
  4058e8:	e7f7      	b.n	4058da <_calloc_r+0x3e>
  4058ea:	2100      	movs	r1, #0
  4058ec:	f7fc fd14 	bl	402318 <memset>
  4058f0:	4620      	mov	r0, r4
  4058f2:	bd10      	pop	{r4, pc}
  4058f4:	f100 0208 	add.w	r2, r0, #8
  4058f8:	e7ef      	b.n	4058da <_calloc_r+0x3e>
  4058fa:	bf00      	nop

004058fc <_malloc_trim_r>:
  4058fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058fe:	4f24      	ldr	r7, [pc, #144]	; (405990 <_malloc_trim_r+0x94>)
  405900:	460c      	mov	r4, r1
  405902:	4606      	mov	r6, r0
  405904:	f7ff fb46 	bl	404f94 <__malloc_lock>
  405908:	68bb      	ldr	r3, [r7, #8]
  40590a:	685d      	ldr	r5, [r3, #4]
  40590c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405910:	310f      	adds	r1, #15
  405912:	f025 0503 	bic.w	r5, r5, #3
  405916:	4429      	add	r1, r5
  405918:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40591c:	f021 010f 	bic.w	r1, r1, #15
  405920:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405924:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405928:	db07      	blt.n	40593a <_malloc_trim_r+0x3e>
  40592a:	2100      	movs	r1, #0
  40592c:	4630      	mov	r0, r6
  40592e:	f7ff fe37 	bl	4055a0 <_sbrk_r>
  405932:	68bb      	ldr	r3, [r7, #8]
  405934:	442b      	add	r3, r5
  405936:	4298      	cmp	r0, r3
  405938:	d004      	beq.n	405944 <_malloc_trim_r+0x48>
  40593a:	4630      	mov	r0, r6
  40593c:	f7ff fb30 	bl	404fa0 <__malloc_unlock>
  405940:	2000      	movs	r0, #0
  405942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405944:	4261      	negs	r1, r4
  405946:	4630      	mov	r0, r6
  405948:	f7ff fe2a 	bl	4055a0 <_sbrk_r>
  40594c:	3001      	adds	r0, #1
  40594e:	d00d      	beq.n	40596c <_malloc_trim_r+0x70>
  405950:	4b10      	ldr	r3, [pc, #64]	; (405994 <_malloc_trim_r+0x98>)
  405952:	68ba      	ldr	r2, [r7, #8]
  405954:	6819      	ldr	r1, [r3, #0]
  405956:	1b2d      	subs	r5, r5, r4
  405958:	f045 0501 	orr.w	r5, r5, #1
  40595c:	4630      	mov	r0, r6
  40595e:	1b09      	subs	r1, r1, r4
  405960:	6055      	str	r5, [r2, #4]
  405962:	6019      	str	r1, [r3, #0]
  405964:	f7ff fb1c 	bl	404fa0 <__malloc_unlock>
  405968:	2001      	movs	r0, #1
  40596a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40596c:	2100      	movs	r1, #0
  40596e:	4630      	mov	r0, r6
  405970:	f7ff fe16 	bl	4055a0 <_sbrk_r>
  405974:	68ba      	ldr	r2, [r7, #8]
  405976:	1a83      	subs	r3, r0, r2
  405978:	2b0f      	cmp	r3, #15
  40597a:	ddde      	ble.n	40593a <_malloc_trim_r+0x3e>
  40597c:	4c06      	ldr	r4, [pc, #24]	; (405998 <_malloc_trim_r+0x9c>)
  40597e:	4905      	ldr	r1, [pc, #20]	; (405994 <_malloc_trim_r+0x98>)
  405980:	6824      	ldr	r4, [r4, #0]
  405982:	f043 0301 	orr.w	r3, r3, #1
  405986:	1b00      	subs	r0, r0, r4
  405988:	6053      	str	r3, [r2, #4]
  40598a:	6008      	str	r0, [r1, #0]
  40598c:	e7d5      	b.n	40593a <_malloc_trim_r+0x3e>
  40598e:	bf00      	nop
  405990:	20400454 	.word	0x20400454
  405994:	20400c7c 	.word	0x20400c7c
  405998:	2040085c 	.word	0x2040085c

0040599c <_free_r>:
  40599c:	2900      	cmp	r1, #0
  40599e:	d044      	beq.n	405a2a <_free_r+0x8e>
  4059a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059a4:	460d      	mov	r5, r1
  4059a6:	4680      	mov	r8, r0
  4059a8:	f7ff faf4 	bl	404f94 <__malloc_lock>
  4059ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4059b0:	4969      	ldr	r1, [pc, #420]	; (405b58 <_free_r+0x1bc>)
  4059b2:	f027 0301 	bic.w	r3, r7, #1
  4059b6:	f1a5 0408 	sub.w	r4, r5, #8
  4059ba:	18e2      	adds	r2, r4, r3
  4059bc:	688e      	ldr	r6, [r1, #8]
  4059be:	6850      	ldr	r0, [r2, #4]
  4059c0:	42b2      	cmp	r2, r6
  4059c2:	f020 0003 	bic.w	r0, r0, #3
  4059c6:	d05e      	beq.n	405a86 <_free_r+0xea>
  4059c8:	07fe      	lsls	r6, r7, #31
  4059ca:	6050      	str	r0, [r2, #4]
  4059cc:	d40b      	bmi.n	4059e6 <_free_r+0x4a>
  4059ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4059d2:	1be4      	subs	r4, r4, r7
  4059d4:	f101 0e08 	add.w	lr, r1, #8
  4059d8:	68a5      	ldr	r5, [r4, #8]
  4059da:	4575      	cmp	r5, lr
  4059dc:	443b      	add	r3, r7
  4059de:	d06d      	beq.n	405abc <_free_r+0x120>
  4059e0:	68e7      	ldr	r7, [r4, #12]
  4059e2:	60ef      	str	r7, [r5, #12]
  4059e4:	60bd      	str	r5, [r7, #8]
  4059e6:	1815      	adds	r5, r2, r0
  4059e8:	686d      	ldr	r5, [r5, #4]
  4059ea:	07ed      	lsls	r5, r5, #31
  4059ec:	d53e      	bpl.n	405a6c <_free_r+0xd0>
  4059ee:	f043 0201 	orr.w	r2, r3, #1
  4059f2:	6062      	str	r2, [r4, #4]
  4059f4:	50e3      	str	r3, [r4, r3]
  4059f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4059fa:	d217      	bcs.n	405a2c <_free_r+0x90>
  4059fc:	08db      	lsrs	r3, r3, #3
  4059fe:	1c58      	adds	r0, r3, #1
  405a00:	109a      	asrs	r2, r3, #2
  405a02:	684d      	ldr	r5, [r1, #4]
  405a04:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405a08:	60a7      	str	r7, [r4, #8]
  405a0a:	2301      	movs	r3, #1
  405a0c:	4093      	lsls	r3, r2
  405a0e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405a12:	432b      	orrs	r3, r5
  405a14:	3a08      	subs	r2, #8
  405a16:	60e2      	str	r2, [r4, #12]
  405a18:	604b      	str	r3, [r1, #4]
  405a1a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405a1e:	60fc      	str	r4, [r7, #12]
  405a20:	4640      	mov	r0, r8
  405a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a26:	f7ff babb 	b.w	404fa0 <__malloc_unlock>
  405a2a:	4770      	bx	lr
  405a2c:	0a5a      	lsrs	r2, r3, #9
  405a2e:	2a04      	cmp	r2, #4
  405a30:	d852      	bhi.n	405ad8 <_free_r+0x13c>
  405a32:	099a      	lsrs	r2, r3, #6
  405a34:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405a38:	00ff      	lsls	r7, r7, #3
  405a3a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405a3e:	19c8      	adds	r0, r1, r7
  405a40:	59ca      	ldr	r2, [r1, r7]
  405a42:	3808      	subs	r0, #8
  405a44:	4290      	cmp	r0, r2
  405a46:	d04f      	beq.n	405ae8 <_free_r+0x14c>
  405a48:	6851      	ldr	r1, [r2, #4]
  405a4a:	f021 0103 	bic.w	r1, r1, #3
  405a4e:	428b      	cmp	r3, r1
  405a50:	d232      	bcs.n	405ab8 <_free_r+0x11c>
  405a52:	6892      	ldr	r2, [r2, #8]
  405a54:	4290      	cmp	r0, r2
  405a56:	d1f7      	bne.n	405a48 <_free_r+0xac>
  405a58:	68c3      	ldr	r3, [r0, #12]
  405a5a:	60a0      	str	r0, [r4, #8]
  405a5c:	60e3      	str	r3, [r4, #12]
  405a5e:	609c      	str	r4, [r3, #8]
  405a60:	60c4      	str	r4, [r0, #12]
  405a62:	4640      	mov	r0, r8
  405a64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a68:	f7ff ba9a 	b.w	404fa0 <__malloc_unlock>
  405a6c:	6895      	ldr	r5, [r2, #8]
  405a6e:	4f3b      	ldr	r7, [pc, #236]	; (405b5c <_free_r+0x1c0>)
  405a70:	42bd      	cmp	r5, r7
  405a72:	4403      	add	r3, r0
  405a74:	d040      	beq.n	405af8 <_free_r+0x15c>
  405a76:	68d0      	ldr	r0, [r2, #12]
  405a78:	60e8      	str	r0, [r5, #12]
  405a7a:	f043 0201 	orr.w	r2, r3, #1
  405a7e:	6085      	str	r5, [r0, #8]
  405a80:	6062      	str	r2, [r4, #4]
  405a82:	50e3      	str	r3, [r4, r3]
  405a84:	e7b7      	b.n	4059f6 <_free_r+0x5a>
  405a86:	07ff      	lsls	r7, r7, #31
  405a88:	4403      	add	r3, r0
  405a8a:	d407      	bmi.n	405a9c <_free_r+0x100>
  405a8c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405a90:	1aa4      	subs	r4, r4, r2
  405a92:	4413      	add	r3, r2
  405a94:	68a0      	ldr	r0, [r4, #8]
  405a96:	68e2      	ldr	r2, [r4, #12]
  405a98:	60c2      	str	r2, [r0, #12]
  405a9a:	6090      	str	r0, [r2, #8]
  405a9c:	4a30      	ldr	r2, [pc, #192]	; (405b60 <_free_r+0x1c4>)
  405a9e:	6812      	ldr	r2, [r2, #0]
  405aa0:	f043 0001 	orr.w	r0, r3, #1
  405aa4:	4293      	cmp	r3, r2
  405aa6:	6060      	str	r0, [r4, #4]
  405aa8:	608c      	str	r4, [r1, #8]
  405aaa:	d3b9      	bcc.n	405a20 <_free_r+0x84>
  405aac:	4b2d      	ldr	r3, [pc, #180]	; (405b64 <_free_r+0x1c8>)
  405aae:	4640      	mov	r0, r8
  405ab0:	6819      	ldr	r1, [r3, #0]
  405ab2:	f7ff ff23 	bl	4058fc <_malloc_trim_r>
  405ab6:	e7b3      	b.n	405a20 <_free_r+0x84>
  405ab8:	4610      	mov	r0, r2
  405aba:	e7cd      	b.n	405a58 <_free_r+0xbc>
  405abc:	1811      	adds	r1, r2, r0
  405abe:	6849      	ldr	r1, [r1, #4]
  405ac0:	07c9      	lsls	r1, r1, #31
  405ac2:	d444      	bmi.n	405b4e <_free_r+0x1b2>
  405ac4:	6891      	ldr	r1, [r2, #8]
  405ac6:	68d2      	ldr	r2, [r2, #12]
  405ac8:	60ca      	str	r2, [r1, #12]
  405aca:	4403      	add	r3, r0
  405acc:	f043 0001 	orr.w	r0, r3, #1
  405ad0:	6091      	str	r1, [r2, #8]
  405ad2:	6060      	str	r0, [r4, #4]
  405ad4:	50e3      	str	r3, [r4, r3]
  405ad6:	e7a3      	b.n	405a20 <_free_r+0x84>
  405ad8:	2a14      	cmp	r2, #20
  405ada:	d816      	bhi.n	405b0a <_free_r+0x16e>
  405adc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405ae0:	00ff      	lsls	r7, r7, #3
  405ae2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405ae6:	e7aa      	b.n	405a3e <_free_r+0xa2>
  405ae8:	10aa      	asrs	r2, r5, #2
  405aea:	2301      	movs	r3, #1
  405aec:	684d      	ldr	r5, [r1, #4]
  405aee:	4093      	lsls	r3, r2
  405af0:	432b      	orrs	r3, r5
  405af2:	604b      	str	r3, [r1, #4]
  405af4:	4603      	mov	r3, r0
  405af6:	e7b0      	b.n	405a5a <_free_r+0xbe>
  405af8:	f043 0201 	orr.w	r2, r3, #1
  405afc:	614c      	str	r4, [r1, #20]
  405afe:	610c      	str	r4, [r1, #16]
  405b00:	60e5      	str	r5, [r4, #12]
  405b02:	60a5      	str	r5, [r4, #8]
  405b04:	6062      	str	r2, [r4, #4]
  405b06:	50e3      	str	r3, [r4, r3]
  405b08:	e78a      	b.n	405a20 <_free_r+0x84>
  405b0a:	2a54      	cmp	r2, #84	; 0x54
  405b0c:	d806      	bhi.n	405b1c <_free_r+0x180>
  405b0e:	0b1a      	lsrs	r2, r3, #12
  405b10:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405b14:	00ff      	lsls	r7, r7, #3
  405b16:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405b1a:	e790      	b.n	405a3e <_free_r+0xa2>
  405b1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405b20:	d806      	bhi.n	405b30 <_free_r+0x194>
  405b22:	0bda      	lsrs	r2, r3, #15
  405b24:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405b28:	00ff      	lsls	r7, r7, #3
  405b2a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405b2e:	e786      	b.n	405a3e <_free_r+0xa2>
  405b30:	f240 5054 	movw	r0, #1364	; 0x554
  405b34:	4282      	cmp	r2, r0
  405b36:	d806      	bhi.n	405b46 <_free_r+0x1aa>
  405b38:	0c9a      	lsrs	r2, r3, #18
  405b3a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405b3e:	00ff      	lsls	r7, r7, #3
  405b40:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405b44:	e77b      	b.n	405a3e <_free_r+0xa2>
  405b46:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405b4a:	257e      	movs	r5, #126	; 0x7e
  405b4c:	e777      	b.n	405a3e <_free_r+0xa2>
  405b4e:	f043 0101 	orr.w	r1, r3, #1
  405b52:	6061      	str	r1, [r4, #4]
  405b54:	6013      	str	r3, [r2, #0]
  405b56:	e763      	b.n	405a20 <_free_r+0x84>
  405b58:	20400454 	.word	0x20400454
  405b5c:	2040045c 	.word	0x2040045c
  405b60:	20400860 	.word	0x20400860
  405b64:	20400cac 	.word	0x20400cac

00405b68 <__ascii_mbtowc>:
  405b68:	b082      	sub	sp, #8
  405b6a:	b149      	cbz	r1, 405b80 <__ascii_mbtowc+0x18>
  405b6c:	b15a      	cbz	r2, 405b86 <__ascii_mbtowc+0x1e>
  405b6e:	b16b      	cbz	r3, 405b8c <__ascii_mbtowc+0x24>
  405b70:	7813      	ldrb	r3, [r2, #0]
  405b72:	600b      	str	r3, [r1, #0]
  405b74:	7812      	ldrb	r2, [r2, #0]
  405b76:	1c10      	adds	r0, r2, #0
  405b78:	bf18      	it	ne
  405b7a:	2001      	movne	r0, #1
  405b7c:	b002      	add	sp, #8
  405b7e:	4770      	bx	lr
  405b80:	a901      	add	r1, sp, #4
  405b82:	2a00      	cmp	r2, #0
  405b84:	d1f3      	bne.n	405b6e <__ascii_mbtowc+0x6>
  405b86:	4610      	mov	r0, r2
  405b88:	b002      	add	sp, #8
  405b8a:	4770      	bx	lr
  405b8c:	f06f 0001 	mvn.w	r0, #1
  405b90:	e7f4      	b.n	405b7c <__ascii_mbtowc+0x14>
  405b92:	bf00      	nop

00405b94 <memmove>:
  405b94:	4288      	cmp	r0, r1
  405b96:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b98:	d90d      	bls.n	405bb6 <memmove+0x22>
  405b9a:	188b      	adds	r3, r1, r2
  405b9c:	4298      	cmp	r0, r3
  405b9e:	d20a      	bcs.n	405bb6 <memmove+0x22>
  405ba0:	1884      	adds	r4, r0, r2
  405ba2:	2a00      	cmp	r2, #0
  405ba4:	d051      	beq.n	405c4a <memmove+0xb6>
  405ba6:	4622      	mov	r2, r4
  405ba8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405bac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405bb0:	4299      	cmp	r1, r3
  405bb2:	d1f9      	bne.n	405ba8 <memmove+0x14>
  405bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bb6:	2a0f      	cmp	r2, #15
  405bb8:	d948      	bls.n	405c4c <memmove+0xb8>
  405bba:	ea41 0300 	orr.w	r3, r1, r0
  405bbe:	079b      	lsls	r3, r3, #30
  405bc0:	d146      	bne.n	405c50 <memmove+0xbc>
  405bc2:	f100 0410 	add.w	r4, r0, #16
  405bc6:	f101 0310 	add.w	r3, r1, #16
  405bca:	4615      	mov	r5, r2
  405bcc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405bd0:	f844 6c10 	str.w	r6, [r4, #-16]
  405bd4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405bd8:	f844 6c0c 	str.w	r6, [r4, #-12]
  405bdc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405be0:	f844 6c08 	str.w	r6, [r4, #-8]
  405be4:	3d10      	subs	r5, #16
  405be6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405bea:	f844 6c04 	str.w	r6, [r4, #-4]
  405bee:	2d0f      	cmp	r5, #15
  405bf0:	f103 0310 	add.w	r3, r3, #16
  405bf4:	f104 0410 	add.w	r4, r4, #16
  405bf8:	d8e8      	bhi.n	405bcc <memmove+0x38>
  405bfa:	f1a2 0310 	sub.w	r3, r2, #16
  405bfe:	f023 030f 	bic.w	r3, r3, #15
  405c02:	f002 0e0f 	and.w	lr, r2, #15
  405c06:	3310      	adds	r3, #16
  405c08:	f1be 0f03 	cmp.w	lr, #3
  405c0c:	4419      	add	r1, r3
  405c0e:	4403      	add	r3, r0
  405c10:	d921      	bls.n	405c56 <memmove+0xc2>
  405c12:	1f1e      	subs	r6, r3, #4
  405c14:	460d      	mov	r5, r1
  405c16:	4674      	mov	r4, lr
  405c18:	3c04      	subs	r4, #4
  405c1a:	f855 7b04 	ldr.w	r7, [r5], #4
  405c1e:	f846 7f04 	str.w	r7, [r6, #4]!
  405c22:	2c03      	cmp	r4, #3
  405c24:	d8f8      	bhi.n	405c18 <memmove+0x84>
  405c26:	f1ae 0404 	sub.w	r4, lr, #4
  405c2a:	f024 0403 	bic.w	r4, r4, #3
  405c2e:	3404      	adds	r4, #4
  405c30:	4421      	add	r1, r4
  405c32:	4423      	add	r3, r4
  405c34:	f002 0203 	and.w	r2, r2, #3
  405c38:	b162      	cbz	r2, 405c54 <memmove+0xc0>
  405c3a:	3b01      	subs	r3, #1
  405c3c:	440a      	add	r2, r1
  405c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c42:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c46:	428a      	cmp	r2, r1
  405c48:	d1f9      	bne.n	405c3e <memmove+0xaa>
  405c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c4c:	4603      	mov	r3, r0
  405c4e:	e7f3      	b.n	405c38 <memmove+0xa4>
  405c50:	4603      	mov	r3, r0
  405c52:	e7f2      	b.n	405c3a <memmove+0xa6>
  405c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c56:	4672      	mov	r2, lr
  405c58:	e7ee      	b.n	405c38 <memmove+0xa4>
  405c5a:	bf00      	nop

00405c5c <_realloc_r>:
  405c5c:	2900      	cmp	r1, #0
  405c5e:	f000 8095 	beq.w	405d8c <_realloc_r+0x130>
  405c62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c66:	460d      	mov	r5, r1
  405c68:	4616      	mov	r6, r2
  405c6a:	b083      	sub	sp, #12
  405c6c:	4680      	mov	r8, r0
  405c6e:	f106 070b 	add.w	r7, r6, #11
  405c72:	f7ff f98f 	bl	404f94 <__malloc_lock>
  405c76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405c7a:	2f16      	cmp	r7, #22
  405c7c:	f02e 0403 	bic.w	r4, lr, #3
  405c80:	f1a5 0908 	sub.w	r9, r5, #8
  405c84:	d83c      	bhi.n	405d00 <_realloc_r+0xa4>
  405c86:	2210      	movs	r2, #16
  405c88:	4617      	mov	r7, r2
  405c8a:	42be      	cmp	r6, r7
  405c8c:	d83d      	bhi.n	405d0a <_realloc_r+0xae>
  405c8e:	4294      	cmp	r4, r2
  405c90:	da43      	bge.n	405d1a <_realloc_r+0xbe>
  405c92:	4bc4      	ldr	r3, [pc, #784]	; (405fa4 <_realloc_r+0x348>)
  405c94:	6899      	ldr	r1, [r3, #8]
  405c96:	eb09 0004 	add.w	r0, r9, r4
  405c9a:	4288      	cmp	r0, r1
  405c9c:	f000 80b4 	beq.w	405e08 <_realloc_r+0x1ac>
  405ca0:	6843      	ldr	r3, [r0, #4]
  405ca2:	f023 0101 	bic.w	r1, r3, #1
  405ca6:	4401      	add	r1, r0
  405ca8:	6849      	ldr	r1, [r1, #4]
  405caa:	07c9      	lsls	r1, r1, #31
  405cac:	d54c      	bpl.n	405d48 <_realloc_r+0xec>
  405cae:	f01e 0f01 	tst.w	lr, #1
  405cb2:	f000 809b 	beq.w	405dec <_realloc_r+0x190>
  405cb6:	4631      	mov	r1, r6
  405cb8:	4640      	mov	r0, r8
  405cba:	f7fe fdcb 	bl	404854 <_malloc_r>
  405cbe:	4606      	mov	r6, r0
  405cc0:	2800      	cmp	r0, #0
  405cc2:	d03a      	beq.n	405d3a <_realloc_r+0xde>
  405cc4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405cc8:	f023 0301 	bic.w	r3, r3, #1
  405ccc:	444b      	add	r3, r9
  405cce:	f1a0 0208 	sub.w	r2, r0, #8
  405cd2:	429a      	cmp	r2, r3
  405cd4:	f000 8121 	beq.w	405f1a <_realloc_r+0x2be>
  405cd8:	1f22      	subs	r2, r4, #4
  405cda:	2a24      	cmp	r2, #36	; 0x24
  405cdc:	f200 8107 	bhi.w	405eee <_realloc_r+0x292>
  405ce0:	2a13      	cmp	r2, #19
  405ce2:	f200 80db 	bhi.w	405e9c <_realloc_r+0x240>
  405ce6:	4603      	mov	r3, r0
  405ce8:	462a      	mov	r2, r5
  405cea:	6811      	ldr	r1, [r2, #0]
  405cec:	6019      	str	r1, [r3, #0]
  405cee:	6851      	ldr	r1, [r2, #4]
  405cf0:	6059      	str	r1, [r3, #4]
  405cf2:	6892      	ldr	r2, [r2, #8]
  405cf4:	609a      	str	r2, [r3, #8]
  405cf6:	4629      	mov	r1, r5
  405cf8:	4640      	mov	r0, r8
  405cfa:	f7ff fe4f 	bl	40599c <_free_r>
  405cfe:	e01c      	b.n	405d3a <_realloc_r+0xde>
  405d00:	f027 0707 	bic.w	r7, r7, #7
  405d04:	2f00      	cmp	r7, #0
  405d06:	463a      	mov	r2, r7
  405d08:	dabf      	bge.n	405c8a <_realloc_r+0x2e>
  405d0a:	2600      	movs	r6, #0
  405d0c:	230c      	movs	r3, #12
  405d0e:	4630      	mov	r0, r6
  405d10:	f8c8 3000 	str.w	r3, [r8]
  405d14:	b003      	add	sp, #12
  405d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d1a:	462e      	mov	r6, r5
  405d1c:	1be3      	subs	r3, r4, r7
  405d1e:	2b0f      	cmp	r3, #15
  405d20:	d81e      	bhi.n	405d60 <_realloc_r+0x104>
  405d22:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d26:	f003 0301 	and.w	r3, r3, #1
  405d2a:	4323      	orrs	r3, r4
  405d2c:	444c      	add	r4, r9
  405d2e:	f8c9 3004 	str.w	r3, [r9, #4]
  405d32:	6863      	ldr	r3, [r4, #4]
  405d34:	f043 0301 	orr.w	r3, r3, #1
  405d38:	6063      	str	r3, [r4, #4]
  405d3a:	4640      	mov	r0, r8
  405d3c:	f7ff f930 	bl	404fa0 <__malloc_unlock>
  405d40:	4630      	mov	r0, r6
  405d42:	b003      	add	sp, #12
  405d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d48:	f023 0303 	bic.w	r3, r3, #3
  405d4c:	18e1      	adds	r1, r4, r3
  405d4e:	4291      	cmp	r1, r2
  405d50:	db1f      	blt.n	405d92 <_realloc_r+0x136>
  405d52:	68c3      	ldr	r3, [r0, #12]
  405d54:	6882      	ldr	r2, [r0, #8]
  405d56:	462e      	mov	r6, r5
  405d58:	60d3      	str	r3, [r2, #12]
  405d5a:	460c      	mov	r4, r1
  405d5c:	609a      	str	r2, [r3, #8]
  405d5e:	e7dd      	b.n	405d1c <_realloc_r+0xc0>
  405d60:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405d64:	eb09 0107 	add.w	r1, r9, r7
  405d68:	f002 0201 	and.w	r2, r2, #1
  405d6c:	444c      	add	r4, r9
  405d6e:	f043 0301 	orr.w	r3, r3, #1
  405d72:	4317      	orrs	r7, r2
  405d74:	f8c9 7004 	str.w	r7, [r9, #4]
  405d78:	604b      	str	r3, [r1, #4]
  405d7a:	6863      	ldr	r3, [r4, #4]
  405d7c:	f043 0301 	orr.w	r3, r3, #1
  405d80:	3108      	adds	r1, #8
  405d82:	6063      	str	r3, [r4, #4]
  405d84:	4640      	mov	r0, r8
  405d86:	f7ff fe09 	bl	40599c <_free_r>
  405d8a:	e7d6      	b.n	405d3a <_realloc_r+0xde>
  405d8c:	4611      	mov	r1, r2
  405d8e:	f7fe bd61 	b.w	404854 <_malloc_r>
  405d92:	f01e 0f01 	tst.w	lr, #1
  405d96:	d18e      	bne.n	405cb6 <_realloc_r+0x5a>
  405d98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d9c:	eba9 0a01 	sub.w	sl, r9, r1
  405da0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405da4:	f021 0103 	bic.w	r1, r1, #3
  405da8:	440b      	add	r3, r1
  405daa:	4423      	add	r3, r4
  405dac:	4293      	cmp	r3, r2
  405dae:	db25      	blt.n	405dfc <_realloc_r+0x1a0>
  405db0:	68c2      	ldr	r2, [r0, #12]
  405db2:	6881      	ldr	r1, [r0, #8]
  405db4:	4656      	mov	r6, sl
  405db6:	60ca      	str	r2, [r1, #12]
  405db8:	6091      	str	r1, [r2, #8]
  405dba:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dbe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405dc2:	1f22      	subs	r2, r4, #4
  405dc4:	2a24      	cmp	r2, #36	; 0x24
  405dc6:	60c1      	str	r1, [r0, #12]
  405dc8:	6088      	str	r0, [r1, #8]
  405dca:	f200 8094 	bhi.w	405ef6 <_realloc_r+0x29a>
  405dce:	2a13      	cmp	r2, #19
  405dd0:	d96f      	bls.n	405eb2 <_realloc_r+0x256>
  405dd2:	6829      	ldr	r1, [r5, #0]
  405dd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405dd8:	6869      	ldr	r1, [r5, #4]
  405dda:	f8ca 100c 	str.w	r1, [sl, #12]
  405dde:	2a1b      	cmp	r2, #27
  405de0:	f200 80a2 	bhi.w	405f28 <_realloc_r+0x2cc>
  405de4:	3508      	adds	r5, #8
  405de6:	f10a 0210 	add.w	r2, sl, #16
  405dea:	e063      	b.n	405eb4 <_realloc_r+0x258>
  405dec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405df0:	eba9 0a03 	sub.w	sl, r9, r3
  405df4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405df8:	f021 0103 	bic.w	r1, r1, #3
  405dfc:	1863      	adds	r3, r4, r1
  405dfe:	4293      	cmp	r3, r2
  405e00:	f6ff af59 	blt.w	405cb6 <_realloc_r+0x5a>
  405e04:	4656      	mov	r6, sl
  405e06:	e7d8      	b.n	405dba <_realloc_r+0x15e>
  405e08:	6841      	ldr	r1, [r0, #4]
  405e0a:	f021 0b03 	bic.w	fp, r1, #3
  405e0e:	44a3      	add	fp, r4
  405e10:	f107 0010 	add.w	r0, r7, #16
  405e14:	4583      	cmp	fp, r0
  405e16:	da56      	bge.n	405ec6 <_realloc_r+0x26a>
  405e18:	f01e 0f01 	tst.w	lr, #1
  405e1c:	f47f af4b 	bne.w	405cb6 <_realloc_r+0x5a>
  405e20:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e24:	eba9 0a01 	sub.w	sl, r9, r1
  405e28:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e2c:	f021 0103 	bic.w	r1, r1, #3
  405e30:	448b      	add	fp, r1
  405e32:	4558      	cmp	r0, fp
  405e34:	dce2      	bgt.n	405dfc <_realloc_r+0x1a0>
  405e36:	4656      	mov	r6, sl
  405e38:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e40:	1f22      	subs	r2, r4, #4
  405e42:	2a24      	cmp	r2, #36	; 0x24
  405e44:	60c1      	str	r1, [r0, #12]
  405e46:	6088      	str	r0, [r1, #8]
  405e48:	f200 808f 	bhi.w	405f6a <_realloc_r+0x30e>
  405e4c:	2a13      	cmp	r2, #19
  405e4e:	f240 808a 	bls.w	405f66 <_realloc_r+0x30a>
  405e52:	6829      	ldr	r1, [r5, #0]
  405e54:	f8ca 1008 	str.w	r1, [sl, #8]
  405e58:	6869      	ldr	r1, [r5, #4]
  405e5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e5e:	2a1b      	cmp	r2, #27
  405e60:	f200 808a 	bhi.w	405f78 <_realloc_r+0x31c>
  405e64:	3508      	adds	r5, #8
  405e66:	f10a 0210 	add.w	r2, sl, #16
  405e6a:	6829      	ldr	r1, [r5, #0]
  405e6c:	6011      	str	r1, [r2, #0]
  405e6e:	6869      	ldr	r1, [r5, #4]
  405e70:	6051      	str	r1, [r2, #4]
  405e72:	68a9      	ldr	r1, [r5, #8]
  405e74:	6091      	str	r1, [r2, #8]
  405e76:	eb0a 0107 	add.w	r1, sl, r7
  405e7a:	ebab 0207 	sub.w	r2, fp, r7
  405e7e:	f042 0201 	orr.w	r2, r2, #1
  405e82:	6099      	str	r1, [r3, #8]
  405e84:	604a      	str	r2, [r1, #4]
  405e86:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e8a:	f003 0301 	and.w	r3, r3, #1
  405e8e:	431f      	orrs	r7, r3
  405e90:	4640      	mov	r0, r8
  405e92:	f8ca 7004 	str.w	r7, [sl, #4]
  405e96:	f7ff f883 	bl	404fa0 <__malloc_unlock>
  405e9a:	e751      	b.n	405d40 <_realloc_r+0xe4>
  405e9c:	682b      	ldr	r3, [r5, #0]
  405e9e:	6003      	str	r3, [r0, #0]
  405ea0:	686b      	ldr	r3, [r5, #4]
  405ea2:	6043      	str	r3, [r0, #4]
  405ea4:	2a1b      	cmp	r2, #27
  405ea6:	d82d      	bhi.n	405f04 <_realloc_r+0x2a8>
  405ea8:	f100 0308 	add.w	r3, r0, #8
  405eac:	f105 0208 	add.w	r2, r5, #8
  405eb0:	e71b      	b.n	405cea <_realloc_r+0x8e>
  405eb2:	4632      	mov	r2, r6
  405eb4:	6829      	ldr	r1, [r5, #0]
  405eb6:	6011      	str	r1, [r2, #0]
  405eb8:	6869      	ldr	r1, [r5, #4]
  405eba:	6051      	str	r1, [r2, #4]
  405ebc:	68a9      	ldr	r1, [r5, #8]
  405ebe:	6091      	str	r1, [r2, #8]
  405ec0:	461c      	mov	r4, r3
  405ec2:	46d1      	mov	r9, sl
  405ec4:	e72a      	b.n	405d1c <_realloc_r+0xc0>
  405ec6:	eb09 0107 	add.w	r1, r9, r7
  405eca:	ebab 0b07 	sub.w	fp, fp, r7
  405ece:	f04b 0201 	orr.w	r2, fp, #1
  405ed2:	6099      	str	r1, [r3, #8]
  405ed4:	604a      	str	r2, [r1, #4]
  405ed6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405eda:	f003 0301 	and.w	r3, r3, #1
  405ede:	431f      	orrs	r7, r3
  405ee0:	4640      	mov	r0, r8
  405ee2:	f845 7c04 	str.w	r7, [r5, #-4]
  405ee6:	f7ff f85b 	bl	404fa0 <__malloc_unlock>
  405eea:	462e      	mov	r6, r5
  405eec:	e728      	b.n	405d40 <_realloc_r+0xe4>
  405eee:	4629      	mov	r1, r5
  405ef0:	f7ff fe50 	bl	405b94 <memmove>
  405ef4:	e6ff      	b.n	405cf6 <_realloc_r+0x9a>
  405ef6:	4629      	mov	r1, r5
  405ef8:	4630      	mov	r0, r6
  405efa:	461c      	mov	r4, r3
  405efc:	46d1      	mov	r9, sl
  405efe:	f7ff fe49 	bl	405b94 <memmove>
  405f02:	e70b      	b.n	405d1c <_realloc_r+0xc0>
  405f04:	68ab      	ldr	r3, [r5, #8]
  405f06:	6083      	str	r3, [r0, #8]
  405f08:	68eb      	ldr	r3, [r5, #12]
  405f0a:	60c3      	str	r3, [r0, #12]
  405f0c:	2a24      	cmp	r2, #36	; 0x24
  405f0e:	d017      	beq.n	405f40 <_realloc_r+0x2e4>
  405f10:	f100 0310 	add.w	r3, r0, #16
  405f14:	f105 0210 	add.w	r2, r5, #16
  405f18:	e6e7      	b.n	405cea <_realloc_r+0x8e>
  405f1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f1e:	f023 0303 	bic.w	r3, r3, #3
  405f22:	441c      	add	r4, r3
  405f24:	462e      	mov	r6, r5
  405f26:	e6f9      	b.n	405d1c <_realloc_r+0xc0>
  405f28:	68a9      	ldr	r1, [r5, #8]
  405f2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f2e:	68e9      	ldr	r1, [r5, #12]
  405f30:	f8ca 1014 	str.w	r1, [sl, #20]
  405f34:	2a24      	cmp	r2, #36	; 0x24
  405f36:	d00c      	beq.n	405f52 <_realloc_r+0x2f6>
  405f38:	3510      	adds	r5, #16
  405f3a:	f10a 0218 	add.w	r2, sl, #24
  405f3e:	e7b9      	b.n	405eb4 <_realloc_r+0x258>
  405f40:	692b      	ldr	r3, [r5, #16]
  405f42:	6103      	str	r3, [r0, #16]
  405f44:	696b      	ldr	r3, [r5, #20]
  405f46:	6143      	str	r3, [r0, #20]
  405f48:	f105 0218 	add.w	r2, r5, #24
  405f4c:	f100 0318 	add.w	r3, r0, #24
  405f50:	e6cb      	b.n	405cea <_realloc_r+0x8e>
  405f52:	692a      	ldr	r2, [r5, #16]
  405f54:	f8ca 2018 	str.w	r2, [sl, #24]
  405f58:	696a      	ldr	r2, [r5, #20]
  405f5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405f5e:	3518      	adds	r5, #24
  405f60:	f10a 0220 	add.w	r2, sl, #32
  405f64:	e7a6      	b.n	405eb4 <_realloc_r+0x258>
  405f66:	4632      	mov	r2, r6
  405f68:	e77f      	b.n	405e6a <_realloc_r+0x20e>
  405f6a:	4629      	mov	r1, r5
  405f6c:	4630      	mov	r0, r6
  405f6e:	9301      	str	r3, [sp, #4]
  405f70:	f7ff fe10 	bl	405b94 <memmove>
  405f74:	9b01      	ldr	r3, [sp, #4]
  405f76:	e77e      	b.n	405e76 <_realloc_r+0x21a>
  405f78:	68a9      	ldr	r1, [r5, #8]
  405f7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f7e:	68e9      	ldr	r1, [r5, #12]
  405f80:	f8ca 1014 	str.w	r1, [sl, #20]
  405f84:	2a24      	cmp	r2, #36	; 0x24
  405f86:	d003      	beq.n	405f90 <_realloc_r+0x334>
  405f88:	3510      	adds	r5, #16
  405f8a:	f10a 0218 	add.w	r2, sl, #24
  405f8e:	e76c      	b.n	405e6a <_realloc_r+0x20e>
  405f90:	692a      	ldr	r2, [r5, #16]
  405f92:	f8ca 2018 	str.w	r2, [sl, #24]
  405f96:	696a      	ldr	r2, [r5, #20]
  405f98:	f8ca 201c 	str.w	r2, [sl, #28]
  405f9c:	3518      	adds	r5, #24
  405f9e:	f10a 0220 	add.w	r2, sl, #32
  405fa2:	e762      	b.n	405e6a <_realloc_r+0x20e>
  405fa4:	20400454 	.word	0x20400454

00405fa8 <__ascii_wctomb>:
  405fa8:	b121      	cbz	r1, 405fb4 <__ascii_wctomb+0xc>
  405faa:	2aff      	cmp	r2, #255	; 0xff
  405fac:	d804      	bhi.n	405fb8 <__ascii_wctomb+0x10>
  405fae:	700a      	strb	r2, [r1, #0]
  405fb0:	2001      	movs	r0, #1
  405fb2:	4770      	bx	lr
  405fb4:	4608      	mov	r0, r1
  405fb6:	4770      	bx	lr
  405fb8:	238a      	movs	r3, #138	; 0x8a
  405fba:	6003      	str	r3, [r0, #0]
  405fbc:	f04f 30ff 	mov.w	r0, #4294967295
  405fc0:	4770      	bx	lr
  405fc2:	bf00      	nop

00405fc4 <__gedf2>:
  405fc4:	f04f 3cff 	mov.w	ip, #4294967295
  405fc8:	e006      	b.n	405fd8 <__cmpdf2+0x4>
  405fca:	bf00      	nop

00405fcc <__ledf2>:
  405fcc:	f04f 0c01 	mov.w	ip, #1
  405fd0:	e002      	b.n	405fd8 <__cmpdf2+0x4>
  405fd2:	bf00      	nop

00405fd4 <__cmpdf2>:
  405fd4:	f04f 0c01 	mov.w	ip, #1
  405fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
  405fdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405fe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405fe4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405fe8:	bf18      	it	ne
  405fea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405fee:	d01b      	beq.n	406028 <__cmpdf2+0x54>
  405ff0:	b001      	add	sp, #4
  405ff2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405ff6:	bf0c      	ite	eq
  405ff8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405ffc:	ea91 0f03 	teqne	r1, r3
  406000:	bf02      	ittt	eq
  406002:	ea90 0f02 	teqeq	r0, r2
  406006:	2000      	moveq	r0, #0
  406008:	4770      	bxeq	lr
  40600a:	f110 0f00 	cmn.w	r0, #0
  40600e:	ea91 0f03 	teq	r1, r3
  406012:	bf58      	it	pl
  406014:	4299      	cmppl	r1, r3
  406016:	bf08      	it	eq
  406018:	4290      	cmpeq	r0, r2
  40601a:	bf2c      	ite	cs
  40601c:	17d8      	asrcs	r0, r3, #31
  40601e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406022:	f040 0001 	orr.w	r0, r0, #1
  406026:	4770      	bx	lr
  406028:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40602c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406030:	d102      	bne.n	406038 <__cmpdf2+0x64>
  406032:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406036:	d107      	bne.n	406048 <__cmpdf2+0x74>
  406038:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40603c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406040:	d1d6      	bne.n	405ff0 <__cmpdf2+0x1c>
  406042:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406046:	d0d3      	beq.n	405ff0 <__cmpdf2+0x1c>
  406048:	f85d 0b04 	ldr.w	r0, [sp], #4
  40604c:	4770      	bx	lr
  40604e:	bf00      	nop

00406050 <__aeabi_cdrcmple>:
  406050:	4684      	mov	ip, r0
  406052:	4610      	mov	r0, r2
  406054:	4662      	mov	r2, ip
  406056:	468c      	mov	ip, r1
  406058:	4619      	mov	r1, r3
  40605a:	4663      	mov	r3, ip
  40605c:	e000      	b.n	406060 <__aeabi_cdcmpeq>
  40605e:	bf00      	nop

00406060 <__aeabi_cdcmpeq>:
  406060:	b501      	push	{r0, lr}
  406062:	f7ff ffb7 	bl	405fd4 <__cmpdf2>
  406066:	2800      	cmp	r0, #0
  406068:	bf48      	it	mi
  40606a:	f110 0f00 	cmnmi.w	r0, #0
  40606e:	bd01      	pop	{r0, pc}

00406070 <__aeabi_dcmpeq>:
  406070:	f84d ed08 	str.w	lr, [sp, #-8]!
  406074:	f7ff fff4 	bl	406060 <__aeabi_cdcmpeq>
  406078:	bf0c      	ite	eq
  40607a:	2001      	moveq	r0, #1
  40607c:	2000      	movne	r0, #0
  40607e:	f85d fb08 	ldr.w	pc, [sp], #8
  406082:	bf00      	nop

00406084 <__aeabi_dcmplt>:
  406084:	f84d ed08 	str.w	lr, [sp, #-8]!
  406088:	f7ff ffea 	bl	406060 <__aeabi_cdcmpeq>
  40608c:	bf34      	ite	cc
  40608e:	2001      	movcc	r0, #1
  406090:	2000      	movcs	r0, #0
  406092:	f85d fb08 	ldr.w	pc, [sp], #8
  406096:	bf00      	nop

00406098 <__aeabi_dcmple>:
  406098:	f84d ed08 	str.w	lr, [sp, #-8]!
  40609c:	f7ff ffe0 	bl	406060 <__aeabi_cdcmpeq>
  4060a0:	bf94      	ite	ls
  4060a2:	2001      	movls	r0, #1
  4060a4:	2000      	movhi	r0, #0
  4060a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4060aa:	bf00      	nop

004060ac <__aeabi_dcmpge>:
  4060ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060b0:	f7ff ffce 	bl	406050 <__aeabi_cdrcmple>
  4060b4:	bf94      	ite	ls
  4060b6:	2001      	movls	r0, #1
  4060b8:	2000      	movhi	r0, #0
  4060ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4060be:	bf00      	nop

004060c0 <__aeabi_dcmpgt>:
  4060c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060c4:	f7ff ffc4 	bl	406050 <__aeabi_cdrcmple>
  4060c8:	bf34      	ite	cc
  4060ca:	2001      	movcc	r0, #1
  4060cc:	2000      	movcs	r0, #0
  4060ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4060d2:	bf00      	nop

004060d4 <__aeabi_dcmpun>:
  4060d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4060d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060dc:	d102      	bne.n	4060e4 <__aeabi_dcmpun+0x10>
  4060de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4060e2:	d10a      	bne.n	4060fa <__aeabi_dcmpun+0x26>
  4060e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4060e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060ec:	d102      	bne.n	4060f4 <__aeabi_dcmpun+0x20>
  4060ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4060f2:	d102      	bne.n	4060fa <__aeabi_dcmpun+0x26>
  4060f4:	f04f 0000 	mov.w	r0, #0
  4060f8:	4770      	bx	lr
  4060fa:	f04f 0001 	mov.w	r0, #1
  4060fe:	4770      	bx	lr

00406100 <__aeabi_d2iz>:
  406100:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406104:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406108:	d215      	bcs.n	406136 <__aeabi_d2iz+0x36>
  40610a:	d511      	bpl.n	406130 <__aeabi_d2iz+0x30>
  40610c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406110:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406114:	d912      	bls.n	40613c <__aeabi_d2iz+0x3c>
  406116:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40611a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40611e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406122:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406126:	fa23 f002 	lsr.w	r0, r3, r2
  40612a:	bf18      	it	ne
  40612c:	4240      	negne	r0, r0
  40612e:	4770      	bx	lr
  406130:	f04f 0000 	mov.w	r0, #0
  406134:	4770      	bx	lr
  406136:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40613a:	d105      	bne.n	406148 <__aeabi_d2iz+0x48>
  40613c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406140:	bf08      	it	eq
  406142:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406146:	4770      	bx	lr
  406148:	f04f 0000 	mov.w	r0, #0
  40614c:	4770      	bx	lr
  40614e:	bf00      	nop

00406150 <__aeabi_uldivmod>:
  406150:	b953      	cbnz	r3, 406168 <__aeabi_uldivmod+0x18>
  406152:	b94a      	cbnz	r2, 406168 <__aeabi_uldivmod+0x18>
  406154:	2900      	cmp	r1, #0
  406156:	bf08      	it	eq
  406158:	2800      	cmpeq	r0, #0
  40615a:	bf1c      	itt	ne
  40615c:	f04f 31ff 	movne.w	r1, #4294967295
  406160:	f04f 30ff 	movne.w	r0, #4294967295
  406164:	f000 b97a 	b.w	40645c <__aeabi_idiv0>
  406168:	f1ad 0c08 	sub.w	ip, sp, #8
  40616c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406170:	f000 f806 	bl	406180 <__udivmoddi4>
  406174:	f8dd e004 	ldr.w	lr, [sp, #4]
  406178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40617c:	b004      	add	sp, #16
  40617e:	4770      	bx	lr

00406180 <__udivmoddi4>:
  406180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406184:	468c      	mov	ip, r1
  406186:	460d      	mov	r5, r1
  406188:	4604      	mov	r4, r0
  40618a:	9e08      	ldr	r6, [sp, #32]
  40618c:	2b00      	cmp	r3, #0
  40618e:	d151      	bne.n	406234 <__udivmoddi4+0xb4>
  406190:	428a      	cmp	r2, r1
  406192:	4617      	mov	r7, r2
  406194:	d96d      	bls.n	406272 <__udivmoddi4+0xf2>
  406196:	fab2 fe82 	clz	lr, r2
  40619a:	f1be 0f00 	cmp.w	lr, #0
  40619e:	d00b      	beq.n	4061b8 <__udivmoddi4+0x38>
  4061a0:	f1ce 0c20 	rsb	ip, lr, #32
  4061a4:	fa01 f50e 	lsl.w	r5, r1, lr
  4061a8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4061ac:	fa02 f70e 	lsl.w	r7, r2, lr
  4061b0:	ea4c 0c05 	orr.w	ip, ip, r5
  4061b4:	fa00 f40e 	lsl.w	r4, r0, lr
  4061b8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4061bc:	0c25      	lsrs	r5, r4, #16
  4061be:	fbbc f8fa 	udiv	r8, ip, sl
  4061c2:	fa1f f987 	uxth.w	r9, r7
  4061c6:	fb0a cc18 	mls	ip, sl, r8, ip
  4061ca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4061ce:	fb08 f309 	mul.w	r3, r8, r9
  4061d2:	42ab      	cmp	r3, r5
  4061d4:	d90a      	bls.n	4061ec <__udivmoddi4+0x6c>
  4061d6:	19ed      	adds	r5, r5, r7
  4061d8:	f108 32ff 	add.w	r2, r8, #4294967295
  4061dc:	f080 8123 	bcs.w	406426 <__udivmoddi4+0x2a6>
  4061e0:	42ab      	cmp	r3, r5
  4061e2:	f240 8120 	bls.w	406426 <__udivmoddi4+0x2a6>
  4061e6:	f1a8 0802 	sub.w	r8, r8, #2
  4061ea:	443d      	add	r5, r7
  4061ec:	1aed      	subs	r5, r5, r3
  4061ee:	b2a4      	uxth	r4, r4
  4061f0:	fbb5 f0fa 	udiv	r0, r5, sl
  4061f4:	fb0a 5510 	mls	r5, sl, r0, r5
  4061f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4061fc:	fb00 f909 	mul.w	r9, r0, r9
  406200:	45a1      	cmp	r9, r4
  406202:	d909      	bls.n	406218 <__udivmoddi4+0x98>
  406204:	19e4      	adds	r4, r4, r7
  406206:	f100 33ff 	add.w	r3, r0, #4294967295
  40620a:	f080 810a 	bcs.w	406422 <__udivmoddi4+0x2a2>
  40620e:	45a1      	cmp	r9, r4
  406210:	f240 8107 	bls.w	406422 <__udivmoddi4+0x2a2>
  406214:	3802      	subs	r0, #2
  406216:	443c      	add	r4, r7
  406218:	eba4 0409 	sub.w	r4, r4, r9
  40621c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406220:	2100      	movs	r1, #0
  406222:	2e00      	cmp	r6, #0
  406224:	d061      	beq.n	4062ea <__udivmoddi4+0x16a>
  406226:	fa24 f40e 	lsr.w	r4, r4, lr
  40622a:	2300      	movs	r3, #0
  40622c:	6034      	str	r4, [r6, #0]
  40622e:	6073      	str	r3, [r6, #4]
  406230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406234:	428b      	cmp	r3, r1
  406236:	d907      	bls.n	406248 <__udivmoddi4+0xc8>
  406238:	2e00      	cmp	r6, #0
  40623a:	d054      	beq.n	4062e6 <__udivmoddi4+0x166>
  40623c:	2100      	movs	r1, #0
  40623e:	e886 0021 	stmia.w	r6, {r0, r5}
  406242:	4608      	mov	r0, r1
  406244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406248:	fab3 f183 	clz	r1, r3
  40624c:	2900      	cmp	r1, #0
  40624e:	f040 808e 	bne.w	40636e <__udivmoddi4+0x1ee>
  406252:	42ab      	cmp	r3, r5
  406254:	d302      	bcc.n	40625c <__udivmoddi4+0xdc>
  406256:	4282      	cmp	r2, r0
  406258:	f200 80fa 	bhi.w	406450 <__udivmoddi4+0x2d0>
  40625c:	1a84      	subs	r4, r0, r2
  40625e:	eb65 0503 	sbc.w	r5, r5, r3
  406262:	2001      	movs	r0, #1
  406264:	46ac      	mov	ip, r5
  406266:	2e00      	cmp	r6, #0
  406268:	d03f      	beq.n	4062ea <__udivmoddi4+0x16a>
  40626a:	e886 1010 	stmia.w	r6, {r4, ip}
  40626e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406272:	b912      	cbnz	r2, 40627a <__udivmoddi4+0xfa>
  406274:	2701      	movs	r7, #1
  406276:	fbb7 f7f2 	udiv	r7, r7, r2
  40627a:	fab7 fe87 	clz	lr, r7
  40627e:	f1be 0f00 	cmp.w	lr, #0
  406282:	d134      	bne.n	4062ee <__udivmoddi4+0x16e>
  406284:	1beb      	subs	r3, r5, r7
  406286:	0c3a      	lsrs	r2, r7, #16
  406288:	fa1f fc87 	uxth.w	ip, r7
  40628c:	2101      	movs	r1, #1
  40628e:	fbb3 f8f2 	udiv	r8, r3, r2
  406292:	0c25      	lsrs	r5, r4, #16
  406294:	fb02 3318 	mls	r3, r2, r8, r3
  406298:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40629c:	fb0c f308 	mul.w	r3, ip, r8
  4062a0:	42ab      	cmp	r3, r5
  4062a2:	d907      	bls.n	4062b4 <__udivmoddi4+0x134>
  4062a4:	19ed      	adds	r5, r5, r7
  4062a6:	f108 30ff 	add.w	r0, r8, #4294967295
  4062aa:	d202      	bcs.n	4062b2 <__udivmoddi4+0x132>
  4062ac:	42ab      	cmp	r3, r5
  4062ae:	f200 80d1 	bhi.w	406454 <__udivmoddi4+0x2d4>
  4062b2:	4680      	mov	r8, r0
  4062b4:	1aed      	subs	r5, r5, r3
  4062b6:	b2a3      	uxth	r3, r4
  4062b8:	fbb5 f0f2 	udiv	r0, r5, r2
  4062bc:	fb02 5510 	mls	r5, r2, r0, r5
  4062c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4062c4:	fb0c fc00 	mul.w	ip, ip, r0
  4062c8:	45a4      	cmp	ip, r4
  4062ca:	d907      	bls.n	4062dc <__udivmoddi4+0x15c>
  4062cc:	19e4      	adds	r4, r4, r7
  4062ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4062d2:	d202      	bcs.n	4062da <__udivmoddi4+0x15a>
  4062d4:	45a4      	cmp	ip, r4
  4062d6:	f200 80b8 	bhi.w	40644a <__udivmoddi4+0x2ca>
  4062da:	4618      	mov	r0, r3
  4062dc:	eba4 040c 	sub.w	r4, r4, ip
  4062e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4062e4:	e79d      	b.n	406222 <__udivmoddi4+0xa2>
  4062e6:	4631      	mov	r1, r6
  4062e8:	4630      	mov	r0, r6
  4062ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062ee:	f1ce 0420 	rsb	r4, lr, #32
  4062f2:	fa05 f30e 	lsl.w	r3, r5, lr
  4062f6:	fa07 f70e 	lsl.w	r7, r7, lr
  4062fa:	fa20 f804 	lsr.w	r8, r0, r4
  4062fe:	0c3a      	lsrs	r2, r7, #16
  406300:	fa25 f404 	lsr.w	r4, r5, r4
  406304:	ea48 0803 	orr.w	r8, r8, r3
  406308:	fbb4 f1f2 	udiv	r1, r4, r2
  40630c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406310:	fb02 4411 	mls	r4, r2, r1, r4
  406314:	fa1f fc87 	uxth.w	ip, r7
  406318:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40631c:	fb01 f30c 	mul.w	r3, r1, ip
  406320:	42ab      	cmp	r3, r5
  406322:	fa00 f40e 	lsl.w	r4, r0, lr
  406326:	d909      	bls.n	40633c <__udivmoddi4+0x1bc>
  406328:	19ed      	adds	r5, r5, r7
  40632a:	f101 30ff 	add.w	r0, r1, #4294967295
  40632e:	f080 808a 	bcs.w	406446 <__udivmoddi4+0x2c6>
  406332:	42ab      	cmp	r3, r5
  406334:	f240 8087 	bls.w	406446 <__udivmoddi4+0x2c6>
  406338:	3902      	subs	r1, #2
  40633a:	443d      	add	r5, r7
  40633c:	1aeb      	subs	r3, r5, r3
  40633e:	fa1f f588 	uxth.w	r5, r8
  406342:	fbb3 f0f2 	udiv	r0, r3, r2
  406346:	fb02 3310 	mls	r3, r2, r0, r3
  40634a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40634e:	fb00 f30c 	mul.w	r3, r0, ip
  406352:	42ab      	cmp	r3, r5
  406354:	d907      	bls.n	406366 <__udivmoddi4+0x1e6>
  406356:	19ed      	adds	r5, r5, r7
  406358:	f100 38ff 	add.w	r8, r0, #4294967295
  40635c:	d26f      	bcs.n	40643e <__udivmoddi4+0x2be>
  40635e:	42ab      	cmp	r3, r5
  406360:	d96d      	bls.n	40643e <__udivmoddi4+0x2be>
  406362:	3802      	subs	r0, #2
  406364:	443d      	add	r5, r7
  406366:	1aeb      	subs	r3, r5, r3
  406368:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40636c:	e78f      	b.n	40628e <__udivmoddi4+0x10e>
  40636e:	f1c1 0720 	rsb	r7, r1, #32
  406372:	fa22 f807 	lsr.w	r8, r2, r7
  406376:	408b      	lsls	r3, r1
  406378:	fa05 f401 	lsl.w	r4, r5, r1
  40637c:	ea48 0303 	orr.w	r3, r8, r3
  406380:	fa20 fe07 	lsr.w	lr, r0, r7
  406384:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406388:	40fd      	lsrs	r5, r7
  40638a:	ea4e 0e04 	orr.w	lr, lr, r4
  40638e:	fbb5 f9fc 	udiv	r9, r5, ip
  406392:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406396:	fb0c 5519 	mls	r5, ip, r9, r5
  40639a:	fa1f f883 	uxth.w	r8, r3
  40639e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4063a2:	fb09 f408 	mul.w	r4, r9, r8
  4063a6:	42ac      	cmp	r4, r5
  4063a8:	fa02 f201 	lsl.w	r2, r2, r1
  4063ac:	fa00 fa01 	lsl.w	sl, r0, r1
  4063b0:	d908      	bls.n	4063c4 <__udivmoddi4+0x244>
  4063b2:	18ed      	adds	r5, r5, r3
  4063b4:	f109 30ff 	add.w	r0, r9, #4294967295
  4063b8:	d243      	bcs.n	406442 <__udivmoddi4+0x2c2>
  4063ba:	42ac      	cmp	r4, r5
  4063bc:	d941      	bls.n	406442 <__udivmoddi4+0x2c2>
  4063be:	f1a9 0902 	sub.w	r9, r9, #2
  4063c2:	441d      	add	r5, r3
  4063c4:	1b2d      	subs	r5, r5, r4
  4063c6:	fa1f fe8e 	uxth.w	lr, lr
  4063ca:	fbb5 f0fc 	udiv	r0, r5, ip
  4063ce:	fb0c 5510 	mls	r5, ip, r0, r5
  4063d2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4063d6:	fb00 f808 	mul.w	r8, r0, r8
  4063da:	45a0      	cmp	r8, r4
  4063dc:	d907      	bls.n	4063ee <__udivmoddi4+0x26e>
  4063de:	18e4      	adds	r4, r4, r3
  4063e0:	f100 35ff 	add.w	r5, r0, #4294967295
  4063e4:	d229      	bcs.n	40643a <__udivmoddi4+0x2ba>
  4063e6:	45a0      	cmp	r8, r4
  4063e8:	d927      	bls.n	40643a <__udivmoddi4+0x2ba>
  4063ea:	3802      	subs	r0, #2
  4063ec:	441c      	add	r4, r3
  4063ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4063f2:	eba4 0408 	sub.w	r4, r4, r8
  4063f6:	fba0 8902 	umull	r8, r9, r0, r2
  4063fa:	454c      	cmp	r4, r9
  4063fc:	46c6      	mov	lr, r8
  4063fe:	464d      	mov	r5, r9
  406400:	d315      	bcc.n	40642e <__udivmoddi4+0x2ae>
  406402:	d012      	beq.n	40642a <__udivmoddi4+0x2aa>
  406404:	b156      	cbz	r6, 40641c <__udivmoddi4+0x29c>
  406406:	ebba 030e 	subs.w	r3, sl, lr
  40640a:	eb64 0405 	sbc.w	r4, r4, r5
  40640e:	fa04 f707 	lsl.w	r7, r4, r7
  406412:	40cb      	lsrs	r3, r1
  406414:	431f      	orrs	r7, r3
  406416:	40cc      	lsrs	r4, r1
  406418:	6037      	str	r7, [r6, #0]
  40641a:	6074      	str	r4, [r6, #4]
  40641c:	2100      	movs	r1, #0
  40641e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406422:	4618      	mov	r0, r3
  406424:	e6f8      	b.n	406218 <__udivmoddi4+0x98>
  406426:	4690      	mov	r8, r2
  406428:	e6e0      	b.n	4061ec <__udivmoddi4+0x6c>
  40642a:	45c2      	cmp	sl, r8
  40642c:	d2ea      	bcs.n	406404 <__udivmoddi4+0x284>
  40642e:	ebb8 0e02 	subs.w	lr, r8, r2
  406432:	eb69 0503 	sbc.w	r5, r9, r3
  406436:	3801      	subs	r0, #1
  406438:	e7e4      	b.n	406404 <__udivmoddi4+0x284>
  40643a:	4628      	mov	r0, r5
  40643c:	e7d7      	b.n	4063ee <__udivmoddi4+0x26e>
  40643e:	4640      	mov	r0, r8
  406440:	e791      	b.n	406366 <__udivmoddi4+0x1e6>
  406442:	4681      	mov	r9, r0
  406444:	e7be      	b.n	4063c4 <__udivmoddi4+0x244>
  406446:	4601      	mov	r1, r0
  406448:	e778      	b.n	40633c <__udivmoddi4+0x1bc>
  40644a:	3802      	subs	r0, #2
  40644c:	443c      	add	r4, r7
  40644e:	e745      	b.n	4062dc <__udivmoddi4+0x15c>
  406450:	4608      	mov	r0, r1
  406452:	e708      	b.n	406266 <__udivmoddi4+0xe6>
  406454:	f1a8 0802 	sub.w	r8, r8, #2
  406458:	443d      	add	r5, r7
  40645a:	e72b      	b.n	4062b4 <__udivmoddi4+0x134>

0040645c <__aeabi_idiv0>:
  40645c:	4770      	bx	lr
  40645e:	bf00      	nop

00406460 <sysfont_glyphs>:
	...
  406480:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406490:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4064a0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4064b8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4064c8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4064d8:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4064f0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406500:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406510:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406528:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406544:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406554:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406564:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406574:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40659c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4065c4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4065d4:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4065f8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406608:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406618:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406628:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406640:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406650:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406660:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406678:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406688:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406698:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4066b0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4066c0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4066d0:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4066e8:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4066f8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406708:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406720:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406730:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406740:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40675c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40676c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40677c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406798:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4067b0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4067c8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4067d8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4067e8:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406800:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406810:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406820:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406838:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406848:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406858:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406870:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406880:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406890:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4068a8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4068b8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4068c8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4068e0:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4068f0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406900:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406918:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406928:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406938:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406950:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406960:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406970:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406988:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406998:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4069a8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4069c0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4069d0:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4069e0:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4069f8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406a08:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406a18:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406a30:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406a40:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406a50:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406a68:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406a78:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406a88:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406aa0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406ab0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406ac0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406ad8:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406ae8:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406af8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406b10:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406b20:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406b30:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406b58:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406b68:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406b84:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406b9c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406bac:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406bbc:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406bd4:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406be4:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406bf4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406c0c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406c1c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406c2c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406c3c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406c4c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406c5c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406c6c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406c7c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406c8c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406c9c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406cb4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406cc4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406cd4:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406cf0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406d0c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406d28:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406d38:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406d48:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406d60:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406d7c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406d98:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406db4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406dd0:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406dec:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406e08:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406e24:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406e34:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406e44:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406e54:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406e64:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406e74:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406e84:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406e94:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406ea4:	0000 0000 654c b474 2073 656d 7361 7275     ....Let.s measur
  406eb4:	0065 0000 4553 534e 524f 4520 5252 524f     e...SENSOR ERROR
  406ec4:	0000 0000 554f 2054 464f 5220 4e41 4547     ....OUT OF RANGE
  406ed4:	0000 0000 3025 322e 666c 6320 006d 0000     ....%0.2lf cm...

00406ee4 <_global_impure_ptr>:
  406ee4:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406ef4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406f04:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406f14:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406f24:	296c 0000 0030 0000                         l)..0...

00406f2c <blanks.7223>:
  406f2c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406f3c <zeroes.7224>:
  406f3c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406f4c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406f5c:	0000 0000                                   ....

00406f60 <__mprec_bigtens>:
  406f60:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406f70:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406f80:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406f88 <__mprec_tens>:
  406f88:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406f98:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406fa8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406fb8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406fc8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406fd8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406fe8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406ff8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407008:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407018:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407028:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407038:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407048:	9db4 79d9 7843 44ea                         ...yCx.D

00407050 <p05.6055>:
  407050:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407060:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040706c <_ctype_>:
  40706c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40707c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40708c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40709c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4070ac:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4070bc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4070cc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4070dc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4070ec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407170 <_init>:
  407170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407172:	bf00      	nop
  407174:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407176:	bc08      	pop	{r3}
  407178:	469e      	mov	lr, r3
  40717a:	4770      	bx	lr

0040717c <__init_array_start>:
  40717c:	0040385d 	.word	0x0040385d

00407180 <__frame_dummy_init_array_entry>:
  407180:	00400165                                e.@.

00407184 <_fini>:
  407184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407186:	bf00      	nop
  407188:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40718a:	bc08      	pop	{r3}
  40718c:	469e      	mov	lr, r3
  40718e:	4770      	bx	lr

00407190 <__fini_array_start>:
  407190:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6460 0040 0e0a 7d20               ....`d@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cc0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5fa9 0040 5b69 0040 0000 0000 706c 0040     ._@.i[@.....lp@.
20400954:	7068 0040 6ed4 0040 6ed4 0040 6ed4 0040     hp@..n@..n@..n@.
20400964:	6ed4 0040 6ed4 0040 6ed4 0040 6ed4 0040     .n@..n@..n@..n@.
20400974:	6ed4 0040 6ed4 0040 ffff ffff ffff ffff     .n@..n@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
