$date
	Sun Apr  8 20:28:47 2018
$end

$version
	Synopsys VCS version I-2014.03-2
$end

$timescale
	1s
$end

$comment Csum: 1 959a82e37dfca34e $end


$scope module MUX2_1_tb $end
$var reg 16 ! d0 [15:0] $end
$var reg 16 " d1 [15:0] $end
$var reg 16 # d2 [15:0] $end
$var reg 16 $ d3 [15:0] $end
$var reg 16 % d4 [15:0] $end
$var reg 3 & sel [2:0] $end
$var wire 1 ' m [15] $end
$var wire 1 ( m [14] $end
$var wire 1 ) m [13] $end
$var wire 1 * m [12] $end
$var wire 1 + m [11] $end
$var wire 1 , m [10] $end
$var wire 1 - m [9] $end
$var wire 1 . m [8] $end
$var wire 1 / m [7] $end
$var wire 1 0 m [6] $end
$var wire 1 1 m [5] $end
$var wire 1 2 m [4] $end
$var wire 1 3 m [3] $end
$var wire 1 4 m [2] $end
$var wire 1 5 m [1] $end
$var wire 1 6 m [0] $end

$scope module DUT $end
$var wire 16 ! d0 [15:0] $end
$var wire 16 " d1 [15:0] $end
$var wire 16 # d2 [15:0] $end
$var wire 16 $ d3 [15:0] $end
$var wire 16 % d4 [15:0] $end
$var wire 3 & sel [2:0] $end
$var reg 16 7 m [15:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
06
0,
0+
0*
0)
0(
0'
05
04
03
12
01
00
1/
1.
0-
b0000000110010000 !
b0000001111001110 "
b0000010000000000 #
b0000100000001011 $
b0001000000000001 %
b0000000110010000 7
b000 &
$end
#10
b001 &
b0000001111001110 7
1-
10
02
13
14
15
#20
b010 &
b0000010000000000 7
1,
0-
0.
0/
00
03
04
05
#30
b011 &
b0000100000001011 7
1+
0,
13
15
16
#40
b100 &
b0001000000000001 7
1*
0+
03
05
#50
b101 &
b0000000110010000 7
0*
1.
1/
12
06
