$date
	Sat Oct 22 19:24:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875491
b100 !
1"
#875494
b100 &
b100 %
1$
#875495
0"
#875498
b10 &
b10 %
#875502
b1 &
1#
b1 %
#875506
b0 &
b0 %
0#
0$
#1819061
b1101 !
1"
#1819062
b1101 &
b1101 %
1$
#1819063
0"
#1819066
b101000 &
b101000 %
#1819070
b10100 &
b10100 %
#1819074
b1010 &
b1010 %
#1819078
b101 &
b101 %
#1819082
b10000 &
b10000 %
#1819086
b1000 &
b1000 %
#1819090
b100 &
b100 %
#1819094
b10 &
b10 %
#1819098
b1 &
b1 %
1#
#1819102
b0 &
0#
b0 %
0$
#2858934
b11101 &
b11101 %
1$
b11101 !
1"
#2858935
0"
#2858938
b1011000 &
b1011000 %
#2858942
b101100 &
b101100 %
#2858946
b10110 &
b10110 %
#2858950
b1011 &
b1011 %
#2858954
b100010 &
b100010 %
#2858958
b10001 &
b10001 %
#2858962
b110100 &
b110100 %
#2858966
b11010 &
b11010 %
#2858970
b1101 &
b1101 %
#2858974
b101000 &
b101000 %
#2858978
b10100 &
b10100 %
#2858982
b1010 &
b1010 %
#2858986
b101 &
b101 %
#2858990
b10000 &
b10000 %
#2858994
b1000 &
b1000 %
#2858998
b100 &
b100 %
#2859002
b10 &
b10 %
#2859006
b1 &
1#
b1 %
#2859010
b0 &
b0 %
0#
0$
#4500012
