Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 29 20:32:06 2025
| Host         : DESKTOP-1GOTFFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.531       -0.891                      2                  698        0.131        0.000                      0                  698        3.750        0.000                       0                   290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.531       -0.891                      2                  698        0.131        0.000                      0                  698        3.750        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.531ns,  Total Violation       -0.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 print_data_service/print_frame_size_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 5.458ns (51.949%)  route 5.048ns (48.051%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.712     5.315    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  print_data_service/print_frame_size_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  print_data_service/print_frame_size_reg[0]_replica/Q
                         net (fo=1, routed)           0.801     6.572    print_data_service/print_frame_size[0]_repN
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.696 f  print_data_service/item_iter[0]_i_46/O
                         net (fo=6, routed)           0.185     6.881    print_data_service/item_iter[0]_i_46_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  print_data_service/item_iter[0]_i_37/O
                         net (fo=7, routed)           0.426     7.430    print_data_service/item_iter[0]_i_37_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  print_data_service/item_iter[0]_i_45/O
                         net (fo=1, routed)           0.520     8.075    print_data_service/item_iter[0]_i_45_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.712 r  print_data_service/item_iter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.712    print_data_service/item_iter_reg[0]_i_25_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.869 r  print_data_service/item_iter_reg[0]_i_24/CO[1]
                         net (fo=9, routed)           0.478     9.346    print_data_service/item_iter_reg[0]_i_24_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     9.678 r  print_data_service/item_iter[0]_i_32/O
                         net (fo=1, routed)           0.000     9.678    print_data_service/item_iter[0]_i_32_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.228    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.456 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.465    10.921    print_data_service/item_iter_reg[0]_i_15_n_1
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.313    11.234 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.234    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.784    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.012 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.504    12.516    print_data_service/item_iter_reg[0]_i_6_n_1
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.313    12.829 r  print_data_service/item_iter[0]_i_11/O
                         net (fo=1, routed)           0.000    12.829    print_data_service/item_iter[0]_i_11_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.472 r  print_data_service/item_iter_reg[0]_i_4/O[3]
                         net (fo=4, routed)           0.443    13.915    print_data_service/item_iter_reg[0]_i_4_n_4
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.307    14.222 f  print_data_service/item_iter[4]_i_6/O
                         net (fo=1, routed)           0.643    14.865    print_data_service/item_iter[4]_i_6_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    14.989 r  print_data_service/item_iter[4]_i_3/O
                         net (fo=1, routed)           0.293    15.282    print_data_service/item_iter[4]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.124    15.406 f  print_data_service/item_iter[4]_i_2/O
                         net (fo=1, routed)           0.291    15.697    print_data_service/item_iter[4]_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124    15.821 r  print_data_service/item_iter[4]_i_1/O
                         net (fo=1, routed)           0.000    15.821    print_data_service/item_iter[4]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  print_data_service/item_iter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.596    15.019    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  print_data_service/item_iter_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.031    15.290    print_data_service/item_iter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 print_data_service/print_frame_size_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.219ns  (logic 5.072ns (49.631%)  route 5.147ns (50.369%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.712     5.315    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  print_data_service/print_frame_size_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  print_data_service/print_frame_size_reg[0]_replica/Q
                         net (fo=1, routed)           0.801     6.572    print_data_service/print_frame_size[0]_repN
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.696 f  print_data_service/item_iter[0]_i_46/O
                         net (fo=6, routed)           0.185     6.881    print_data_service/item_iter[0]_i_46_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  print_data_service/item_iter[0]_i_37/O
                         net (fo=7, routed)           0.426     7.430    print_data_service/item_iter[0]_i_37_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  print_data_service/item_iter[0]_i_45/O
                         net (fo=1, routed)           0.520     8.075    print_data_service/item_iter[0]_i_45_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.712 r  print_data_service/item_iter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.712    print_data_service/item_iter_reg[0]_i_25_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.869 r  print_data_service/item_iter_reg[0]_i_24/CO[1]
                         net (fo=9, routed)           0.478     9.346    print_data_service/item_iter_reg[0]_i_24_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     9.678 r  print_data_service/item_iter[0]_i_32/O
                         net (fo=1, routed)           0.000     9.678    print_data_service/item_iter[0]_i_32_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.228    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.456 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.465    10.921    print_data_service/item_iter_reg[0]_i_15_n_1
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.313    11.234 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.234    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.784    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.012 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.607    12.619    print_data_service/item_iter_reg[0]_i_6_n_1
    SLICE_X8Y83          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.438 f  print_data_service/item_iter_reg[0]_i_4/O[1]
                         net (fo=5, routed)           0.764    14.202    print_data_service/item_iter_reg[0]_i_4_n_6
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.306    14.508 r  print_data_service/item_iter[3]_i_2/O
                         net (fo=1, routed)           0.429    14.937    print_data_service/item_iter[3]_i_2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124    15.061 r  print_data_service/item_iter[3]_i_1/O
                         net (fo=1, routed)           0.473    15.534    print_data_service/item_iter[3]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.592    15.015    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[3]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)       -0.081    15.174    print_data_service/item_iter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 print_data_service/print_frame_size_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 5.146ns (53.313%)  route 4.506ns (46.687%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.712     5.315    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  print_data_service/print_frame_size_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  print_data_service/print_frame_size_reg[0]_replica/Q
                         net (fo=1, routed)           0.801     6.572    print_data_service/print_frame_size[0]_repN
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.696 f  print_data_service/item_iter[0]_i_46/O
                         net (fo=6, routed)           0.185     6.881    print_data_service/item_iter[0]_i_46_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  print_data_service/item_iter[0]_i_37/O
                         net (fo=7, routed)           0.426     7.430    print_data_service/item_iter[0]_i_37_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  print_data_service/item_iter[0]_i_45/O
                         net (fo=1, routed)           0.520     8.075    print_data_service/item_iter[0]_i_45_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.712 r  print_data_service/item_iter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.712    print_data_service/item_iter_reg[0]_i_25_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.869 r  print_data_service/item_iter_reg[0]_i_24/CO[1]
                         net (fo=9, routed)           0.478     9.346    print_data_service/item_iter_reg[0]_i_24_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     9.678 r  print_data_service/item_iter[0]_i_32/O
                         net (fo=1, routed)           0.000     9.678    print_data_service/item_iter[0]_i_32_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.228    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.456 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.465    10.921    print_data_service/item_iter_reg[0]_i_15_n_1
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.313    11.234 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.234    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.784    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.012 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.607    12.619    print_data_service/item_iter_reg[0]_i_6_n_1
    SLICE_X8Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    13.403 r  print_data_service/item_iter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.403    print_data_service/item_iter_reg[0]_i_4_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.632 r  print_data_service/item_iter_reg[0]_i_5/CO[2]
                         net (fo=5, routed)           0.695    14.327    print_data_service/item_iter_reg[0]_i_5_n_1
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.310    14.637 r  print_data_service/item_iter[0]_i_2/O
                         net (fo=1, routed)           0.330    14.967    print_data_service/item_iter[0]_i_2_n_0
    SLICE_X7Y81          FDRE                                         r  print_data_service/item_iter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.593    15.016    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  print_data_service/item_iter_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.067    15.189    print_data_service/item_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 print_data_service/print_frame_size_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 4.948ns (51.446%)  route 4.670ns (48.554%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.712     5.315    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  print_data_service/print_frame_size_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  print_data_service/print_frame_size_reg[0]_replica/Q
                         net (fo=1, routed)           0.801     6.572    print_data_service/print_frame_size[0]_repN
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.696 f  print_data_service/item_iter[0]_i_46/O
                         net (fo=6, routed)           0.185     6.881    print_data_service/item_iter[0]_i_46_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  print_data_service/item_iter[0]_i_37/O
                         net (fo=7, routed)           0.426     7.430    print_data_service/item_iter[0]_i_37_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  print_data_service/item_iter[0]_i_45/O
                         net (fo=1, routed)           0.520     8.075    print_data_service/item_iter[0]_i_45_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.712 r  print_data_service/item_iter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.712    print_data_service/item_iter_reg[0]_i_25_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.869 r  print_data_service/item_iter_reg[0]_i_24/CO[1]
                         net (fo=9, routed)           0.478     9.346    print_data_service/item_iter_reg[0]_i_24_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     9.678 r  print_data_service/item_iter[0]_i_32/O
                         net (fo=1, routed)           0.000     9.678    print_data_service/item_iter[0]_i_32_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.228    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.456 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.465    10.921    print_data_service/item_iter_reg[0]_i_15_n_1
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.313    11.234 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.234    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.784    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.012 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.607    12.619    print_data_service/item_iter_reg[0]_i_6_n_1
    SLICE_X8Y83          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.438 r  print_data_service/item_iter_reg[0]_i_4/O[1]
                         net (fo=5, routed)           0.857    14.296    print_data_service/item_iter_reg[0]_i_4_n_6
    SLICE_X7Y82          LUT5 (Prop_lut5_I1_O)        0.306    14.602 r  print_data_service/item_iter[1]_i_2/O
                         net (fo=1, routed)           0.331    14.933    print_data_service/item_iter[1]_i_2_n_0
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.592    15.015    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[1]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)       -0.040    15.215    print_data_service/item_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 print_data_service/print_frame_size_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 5.072ns (53.457%)  route 4.416ns (46.543%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.712     5.315    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  print_data_service/print_frame_size_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  print_data_service/print_frame_size_reg[0]_replica/Q
                         net (fo=1, routed)           0.801     6.572    print_data_service/print_frame_size[0]_repN
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.696 f  print_data_service/item_iter[0]_i_46/O
                         net (fo=6, routed)           0.185     6.881    print_data_service/item_iter[0]_i_46_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  print_data_service/item_iter[0]_i_37/O
                         net (fo=7, routed)           0.426     7.430    print_data_service/item_iter[0]_i_37_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  print_data_service/item_iter[0]_i_45/O
                         net (fo=1, routed)           0.520     8.075    print_data_service/item_iter[0]_i_45_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.712 r  print_data_service/item_iter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.712    print_data_service/item_iter_reg[0]_i_25_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.869 r  print_data_service/item_iter_reg[0]_i_24/CO[1]
                         net (fo=9, routed)           0.478     9.346    print_data_service/item_iter_reg[0]_i_24_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     9.678 r  print_data_service/item_iter[0]_i_32/O
                         net (fo=1, routed)           0.000     9.678    print_data_service/item_iter[0]_i_32_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.228    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.456 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.465    10.921    print_data_service/item_iter_reg[0]_i_15_n_1
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.313    11.234 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.234    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.784    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.012 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.607    12.619    print_data_service/item_iter_reg[0]_i_6_n_1
    SLICE_X8Y83          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.438 f  print_data_service/item_iter_reg[0]_i_4/O[1]
                         net (fo=5, routed)           0.639    14.077    print_data_service/item_iter_reg[0]_i_4_n_6
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306    14.383 r  print_data_service/item_iter[2]_i_2/O
                         net (fo=1, routed)           0.295    14.679    print_data_service/item_iter[2]_i_2_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  print_data_service/item_iter[2]_i_1/O
                         net (fo=1, routed)           0.000    14.803    print_data_service/item_iter[2]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.592    15.015    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  print_data_service/item_iter_reg[2]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.029    15.284    print_data_service/item_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/empty_row_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.074ns (44.112%)  route 3.895ns (55.888%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.737 f  <hidden>
                         net (fo=2, routed)           1.118     8.855    print_data_service/dout[1]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.979 f  print_data_service/print_frame_reg_0_31_0_5_i_3/O
                         net (fo=1, routed)           0.550     9.529    print_data_service/print_frame_reg_0_31_0_5_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  print_data_service/print_frame_reg_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.560    10.213    print_data_service/print_frame_reg_0_31_0_5_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    10.337 f  print_data_service/state[0]_i_2/O
                         net (fo=5, routed)           0.321    10.658    print_data_service/state[0]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  print_data_service/empty_row_cnt[31]_i_2/O
                         net (fo=34, routed)          0.526    11.308    print_data_service/empty_row_cnt[31]_i_2_n_0
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.432 r  print_data_service/empty_row_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820    12.252    print_data_service/empty_row_cnt[31]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.599    15.022    print_data_service/clk_i_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[5]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    print_data_service/empty_row_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/empty_row_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.074ns (44.112%)  route 3.895ns (55.888%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.737 f  <hidden>
                         net (fo=2, routed)           1.118     8.855    print_data_service/dout[1]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.979 f  print_data_service/print_frame_reg_0_31_0_5_i_3/O
                         net (fo=1, routed)           0.550     9.529    print_data_service/print_frame_reg_0_31_0_5_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  print_data_service/print_frame_reg_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.560    10.213    print_data_service/print_frame_reg_0_31_0_5_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    10.337 f  print_data_service/state[0]_i_2/O
                         net (fo=5, routed)           0.321    10.658    print_data_service/state[0]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  print_data_service/empty_row_cnt[31]_i_2/O
                         net (fo=34, routed)          0.526    11.308    print_data_service/empty_row_cnt[31]_i_2_n_0
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.432 r  print_data_service/empty_row_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820    12.252    print_data_service/empty_row_cnt[31]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.599    15.022    print_data_service/clk_i_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[6]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    print_data_service/empty_row_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/empty_row_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.074ns (44.112%)  route 3.895ns (55.888%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.737 f  <hidden>
                         net (fo=2, routed)           1.118     8.855    print_data_service/dout[1]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.979 f  print_data_service/print_frame_reg_0_31_0_5_i_3/O
                         net (fo=1, routed)           0.550     9.529    print_data_service/print_frame_reg_0_31_0_5_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  print_data_service/print_frame_reg_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.560    10.213    print_data_service/print_frame_reg_0_31_0_5_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    10.337 f  print_data_service/state[0]_i_2/O
                         net (fo=5, routed)           0.321    10.658    print_data_service/state[0]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  print_data_service/empty_row_cnt[31]_i_2/O
                         net (fo=34, routed)          0.526    11.308    print_data_service/empty_row_cnt[31]_i_2_n_0
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.432 r  print_data_service/empty_row_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820    12.252    print_data_service/empty_row_cnt[31]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.599    15.022    print_data_service/clk_i_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    print_data_service/empty_row_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/empty_row_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.074ns (44.112%)  route 3.895ns (55.888%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.737 f  <hidden>
                         net (fo=2, routed)           1.118     8.855    print_data_service/dout[1]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.979 f  print_data_service/print_frame_reg_0_31_0_5_i_3/O
                         net (fo=1, routed)           0.550     9.529    print_data_service/print_frame_reg_0_31_0_5_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  print_data_service/print_frame_reg_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.560    10.213    print_data_service/print_frame_reg_0_31_0_5_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    10.337 f  print_data_service/state[0]_i_2/O
                         net (fo=5, routed)           0.321    10.658    print_data_service/state[0]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  print_data_service/empty_row_cnt[31]_i_2/O
                         net (fo=34, routed)          0.526    11.308    print_data_service/empty_row_cnt[31]_i_2_n_0
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.432 r  print_data_service/empty_row_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820    12.252    print_data_service/empty_row_cnt[31]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.599    15.022    print_data_service/clk_i_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  print_data_service/empty_row_cnt_reg[8]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    print_data_service/empty_row_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/empty_row_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 3.074ns (44.133%)  route 3.891ns (55.867%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.737 f  <hidden>
                         net (fo=2, routed)           1.118     8.855    print_data_service/dout[1]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.979 f  print_data_service/print_frame_reg_0_31_0_5_i_3/O
                         net (fo=1, routed)           0.550     9.529    print_data_service/print_frame_reg_0_31_0_5_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  print_data_service/print_frame_reg_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.560    10.213    print_data_service/print_frame_reg_0_31_0_5_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124    10.337 f  print_data_service/state[0]_i_2/O
                         net (fo=5, routed)           0.321    10.658    print_data_service/state[0]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  print_data_service/empty_row_cnt[31]_i_2/O
                         net (fo=34, routed)          0.526    11.308    print_data_service/empty_row_cnt[31]_i_2_n_0
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.124    11.432 r  print_data_service/empty_row_cnt[31]_i_1/O
                         net (fo=31, routed)          0.817    12.249    print_data_service/empty_row_cnt[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  print_data_service/empty_row_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.603    15.026    print_data_service/clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  print_data_service/empty_row_cnt_reg[29]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.725    print_data_service/empty_row_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.895%)  route 0.231ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    <hidden>
    SLICE_X9Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  <hidden>
                         net (fo=3, routed)           0.231     1.857    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.879     2.044    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.727    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 print_data_service/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.571     1.490    print_data_service/clk_i_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  print_data_service/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  print_data_service/address_reg[8]/Q
                         net (fo=1, routed)           0.214     1.868    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.886     2.051    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.500     1.551    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 print_data_service/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.571     1.490    print_data_service/clk_i_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  print_data_service/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  print_data_service/address_reg[10]/Q
                         net (fo=1, routed)           0.216     1.871    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.886     2.051    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.500     1.551    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.565     1.484    <hidden>
    SLICE_X9Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  <hidden>
                         net (fo=3, routed)           0.067     1.692    <hidden>
    SLICE_X9Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.834     1.999    <hidden>
    SLICE_X9Y78          FDRE                                         r  <hidden>
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.071     1.555    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 print_data_service/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.571     1.490    print_data_service/clk_i_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  print_data_service/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  print_data_service/address_reg[5]/Q
                         net (fo=1, routed)           0.217     1.871    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.886     2.051    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.500     1.551    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.888%)  route 0.228ns (58.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    <hidden>
    SLICE_X8Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  <hidden>
                         net (fo=3, routed)           0.228     1.877    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.881     2.046    <hidden>
    RAMB18_X0Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.161%)  route 0.284ns (66.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.594     1.513    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  print_data_service/print_frame_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  print_data_service/print_frame_size_reg[2]/Q
                         net (fo=36, routed)          0.284     1.939    print_data_service/print_frame_reg_0_31_6_7/A2
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.865     2.030    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/DP/CLK
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.783    print_data_service/print_frame_reg_0_31_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.161%)  route 0.284ns (66.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.594     1.513    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  print_data_service/print_frame_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  print_data_service/print_frame_size_reg[2]/Q
                         net (fo=36, routed)          0.284     1.939    print_data_service/print_frame_reg_0_31_6_7/A2
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.865     2.030    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/SP/CLK
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.783    print_data_service/print_frame_reg_0_31_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.161%)  route 0.284ns (66.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.594     1.513    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  print_data_service/print_frame_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  print_data_service/print_frame_size_reg[2]/Q
                         net (fo=36, routed)          0.284     1.939    print_data_service/print_frame_reg_0_31_6_7__0/A2
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.865     2.030    print_data_service/print_frame_reg_0_31_6_7__0/WCLK
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.783    print_data_service/print_frame_reg_0_31_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.161%)  route 0.284ns (66.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.594     1.513    print_data_service/clk_i_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  print_data_service/print_frame_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  print_data_service/print_frame_size_reg[2]/Q
                         net (fo=36, routed)          0.284     1.939    print_data_service/print_frame_reg_0_31_6_7__0/A2
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.865     2.030    print_data_service/print_frame_reg_0_31_6_7__0/WCLK
    SLICE_X6Y81          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.783    print_data_service/print_frame_reg_0_31_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y80     ld0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y79     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y79     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y82     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.888ns (52.119%)  route 4.491ns (47.881%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  input_service/recv_ASCII_o_reg[5]/Q
                         net (fo=8, routed)           1.062     6.796    input_service/recv_ASCII_o[5]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.331     7.127 f  input_service/led7_seg_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.807     7.934    display_service/led7_seg_o[4]
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.385     8.319 r  display_service/led7_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.623    10.941    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.695 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.695    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.630ns (50.359%)  route 4.564ns (49.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  input_service/recv_ASCII_o_reg[5]/Q
                         net (fo=8, routed)           1.039     6.773    input_service/recv_ASCII_o[5]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.329     7.102 f  input_service/led7_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.815     7.917    display_service/led7_seg_o[6]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.327     8.244 r  display_service/led7_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.711    10.955    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.511 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.511    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_service/TXD_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.073ns (44.371%)  route 5.107ns (55.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.643     5.246    output_service/clk_i_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  output_service/TXD_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  output_service/TXD_o_reg/Q
                         net (fo=1, routed)           5.107    10.871    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.426 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.426    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.335ns (49.689%)  route 4.389ns (50.311%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  input_service/recv_ASCII_o_reg[5]/Q
                         net (fo=8, routed)           1.039     6.773    input_service/recv_ASCII_o[5]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.299     7.072 f  input_service/led7_seg_o_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.085     8.158    display_service/led7_seg_o[5]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.124     8.282 r  display_service/led7_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.265    10.547    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.040 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.040    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.501ns (52.442%)  route 4.082ns (47.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  input_service/recv_ASCII_o_reg[0]/Q
                         net (fo=8, routed)           0.964     6.736    input_service/recv_ASCII_o[0]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.152     6.888 f  input_service/led7_seg_o_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.823     7.711    display_service/led7_seg_o[2]_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.332     8.043 r  display_service/led7_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.294    10.337    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.898 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.898    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.281ns (50.401%)  route 4.213ns (49.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  input_service/recv_ASCII_o_reg[1]/Q
                         net (fo=8, routed)           0.880     6.652    input_service/recv_ASCII_o[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.776 f  input_service/led7_seg_o_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.636     7.412    display_service/led7_seg_o[7]_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.124     7.536 r  display_service/led7_seg_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.696    10.233    led7_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.810 r  led7_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.810    led7_seg_o[7]
    T10                                                               r  led7_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 4.703ns (55.756%)  route 3.732ns (44.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.714     5.317    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  input_service/recv_ASCII_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  input_service/recv_ASCII_o_reg[4]/Q
                         net (fo=8, routed)           0.845     6.618    input_service/recv_ASCII_o[4]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.152     6.770 f  input_service/led7_seg_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.807     7.577    display_service/led7_seg_o[1]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.354     7.931 r  display_service/led7_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.080    10.011    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.741    13.752 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.752    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.484ns (54.009%)  route 3.818ns (45.991%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.714     5.317    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  display_service/FSM_sequential_current_LED_reg[2]/Q
                         net (fo=14, routed)          1.350     7.085    display_service/current_LED[2]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.327     7.412 r  display_service/led7_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.468     9.881    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.618 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.618    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_service/recv_ASCII_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.471ns (54.589%)  route 3.719ns (45.411%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.713     5.316    input_service/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  input_service/recv_ASCII_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  input_service/recv_ASCII_o_reg[0]/Q
                         net (fo=8, routed)           0.838     6.610    input_service/recv_ASCII_o[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  input_service/led7_seg_o_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.944     7.678    display_service/led7_seg_o[3]_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.149     7.827 r  display_service/led7_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.937     9.764    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.742    13.505 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.505    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.292ns (54.795%)  route 3.541ns (45.205%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.714     5.317    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  display_service/FSM_sequential_current_LED_reg[2]/Q
                         net (fo=14, routed)          0.825     6.561    display_service/current_LED[2]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.299     6.860 r  display_service/led7_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.716     9.576    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.150 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.150    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ld0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.362ns (67.258%)  route 0.663ns (32.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.596     1.515    clk_i_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ld0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ld0_reg/Q
                         net (fo=1, routed)           0.663     2.320    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.541 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.493ns (67.984%)  route 0.703ns (32.016%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.186     1.843    display_service/current_LED[0]
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.048     1.891 r  display_service/led7_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.409    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.304     3.713 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.713    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.380ns (62.441%)  route 0.830ns (37.559%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.255     1.912    display_service/current_LED[0]
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.045     1.957 r  display_service/led7_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.533    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.727 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.727    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.484ns (66.802%)  route 0.738ns (33.198%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.266     1.923    display_service/current_LED[0]
    SLICE_X0Y81          LUT5 (Prop_lut5_I1_O)        0.042     1.965 r  display_service/led7_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.472     2.437    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.738 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.439ns (62.382%)  route 0.868ns (37.618%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.186     1.843    display_service/current_LED[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  display_service/led7_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.570    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.823 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.823    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.447ns (61.604%)  route 0.902ns (38.396%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[1]/Q
                         net (fo=14, routed)          0.300     1.957    display_service/current_LED[1]
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  display_service/led7_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.604    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.866 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.866    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.481ns (61.886%)  route 0.912ns (38.114%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.255     1.912    display_service/current_LED[0]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.042     1.954 r  display_service/led7_an_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.612    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.910 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.485ns (60.818%)  route 0.957ns (39.182%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[1]/Q
                         net (fo=14, routed)          0.300     1.957    display_service/current_LED[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.046     2.003 r  display_service/led7_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.660    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.959 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.959    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.426ns (58.322%)  route 1.019ns (41.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.266     1.923    display_service/current_LED[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.968 r  display_service/led7_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.753     2.721    led7_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.961 r  led7_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.961    led7_seg_o[0]
    H15                                                               r  led7_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_service/FSM_sequential_current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.502ns (60.785%)  route 0.969ns (39.215%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.597     1.516    display_service/clk_i_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  display_service/FSM_sequential_current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_service/FSM_sequential_current_LED_reg[0]/Q
                         net (fo=15, routed)          0.251     1.909    display_service/current_LED[0]
    SLICE_X0Y81          LUT5 (Prop_lut5_I1_O)        0.045     1.954 r  display_service/led7_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.671    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.316     3.987 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.987    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            input_service/RXD_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.395ns  (logic 1.490ns (23.294%)  route 4.906ns (76.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=1, routed)           4.906     6.395    input_service/RXD_i
    SLICE_X5Y81          FDRE                                         r  input_service/RXD_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.593     5.016    input_service/clk_i_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  input_service/RXD_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            input_service/RXD_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.257ns (9.990%)  route 2.320ns (90.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RXD_i_IBUF_inst/O
                         net (fo=1, routed)           2.320     2.577    input_service/RXD_i
    SLICE_X5Y81          FDRE                                         r  input_service/RXD_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.865     2.030    input_service/clk_i_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  input_service/RXD_sync_reg/C





