                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

0
CPU time     : 1.22    seconds
Elapse time  : 20      seconds
Memory usage : 312.34  M bytes
// Command: read_library slow.lib -lib -revised
// Parsing file slow.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:1)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.56    seconds
Elapse time  : 22      seconds
Memory usage : 329.96  M bytes
// Command: read_design main.v -verilog -golden
// Parsing file main.v ...
// Golden root module is set to 'Bound_Flasher'
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:1)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:3)
// Warning: (RTL1.8) Latch is assigned by blocking assignments (occurrence:18)
// Warning: (RTL3.3) Non-constant value assignment is in asynchronous set/reset value (occurrence:1)
// Warning: (RTL3.4) DFF/DLAT is with both asynchronous set and reset connections (occurrence:2)
// Warning: (RTL7.3) Array index in RHS might be out of range (occurrence:2)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:1)
// Note: (RTL8.2) Latch(es) are inferred due to self assignment (occurrence:3)
// Warning: (RTL12) Referenced variable(s)/signal(s) are not in sensitivity list (occurrence:1)
// Warning: (RTL15.3) Clock interferes with data in sequential block (occurrence:1)
// Note: Read VERILOG design successfully
0
CPU time     : 1.69    seconds
Elapse time  : 25      seconds
Memory usage : 345.00  M bytes
// Command: read_design Bound_Flasher_m.v -verilog -revised
// Parsing file Bound_Flasher_m.v ...
// Revised root module is set to 'Bound_Flasher'
// Warning: (RTL14) Signal has input but it has no output (occurrence:21)
// Note: Read VERILOG design successfully
0
CPU time     : 1.81    seconds
Elapse time  : 28      seconds
Memory usage : 345.00  M bytes
// Command: set_mapping_method -name only
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 32 X assignment(s) as don't care(s)
// Processing Revised ...
// Modeling Revised ...
CPU time     : 2.07    seconds
Elapse time  : 32      seconds
Memory usage : 369.75  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Golden            3      16     21     21        61      
--------------------------------------------------------------------------------
Revised           3      16     21     21        61      
================================================================================
0
// Command: map_key_points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Golden            3      16     21     21        61      
--------------------------------------------------------------------------------
Revised           3      16     21     21        61      
================================================================================
0
// Command: add_compared_points -all
// 58 compared points added to compare list
0
// Command: compare
================================================================================
Compared points      PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Equivalent           16     21     21        58      
================================================================================
0
CPU time     : 2.46    seconds
Elapse time  : 34      seconds
Memory usage : 397.38  M bytes
// Command: exit
