INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sim_1/new/clock_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sim_1/new/clock_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/divider_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/embeddedLabs/lab_1/lab_1.srcs/sources_1/new/divider_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider_top
