============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Oct 25 00:03:47 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1674 instances
RUN-0007 : 857 luts, 515 seqs, 103 mslices, 58 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1888 nets
RUN-1001 : 1349 nets have 2 pins
RUN-1001 : 346 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     52      
RUN-1001 :   No   |  No   |  Yes  |     323     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  12   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 27
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1672 instances, 857 luts, 515 seqs, 161 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7233, tnet num: 1886, tinst num: 1672, tnode num: 8885, tedge num: 11281.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.831716s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 381248
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1672.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 314931, overlap = 9
PHY-3002 : Step(2): len = 256272, overlap = 9
PHY-3002 : Step(3): len = 219336, overlap = 9
PHY-3002 : Step(4): len = 188170, overlap = 9
PHY-3002 : Step(5): len = 160905, overlap = 9
PHY-3002 : Step(6): len = 135579, overlap = 9
PHY-3002 : Step(7): len = 124773, overlap = 9
PHY-3002 : Step(8): len = 110482, overlap = 9
PHY-3002 : Step(9): len = 100591, overlap = 9
PHY-3002 : Step(10): len = 93768.1, overlap = 9
PHY-3002 : Step(11): len = 86179.4, overlap = 9.125
PHY-3002 : Step(12): len = 79602.2, overlap = 10.875
PHY-3002 : Step(13): len = 75425.6, overlap = 11.0625
PHY-3002 : Step(14): len = 71885.5, overlap = 11.4688
PHY-3002 : Step(15): len = 70330.6, overlap = 12.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187155
PHY-3002 : Step(16): len = 78651.9, overlap = 12.375
PHY-3002 : Step(17): len = 79364, overlap = 12.2812
PHY-3002 : Step(18): len = 79283.6, overlap = 12.3438
PHY-3002 : Step(19): len = 79935.2, overlap = 12.4688
PHY-3002 : Step(20): len = 81057.2, overlap = 12.4688
PHY-3002 : Step(21): len = 85569.7, overlap = 13.0625
PHY-3002 : Step(22): len = 80643, overlap = 13.7188
PHY-3002 : Step(23): len = 74997.3, overlap = 9.625
PHY-3002 : Step(24): len = 75781.5, overlap = 9.71875
PHY-3002 : Step(25): len = 74845.9, overlap = 9.71875
PHY-3002 : Step(26): len = 74560.2, overlap = 10.0938
PHY-3002 : Step(27): len = 70199.4, overlap = 14.7812
PHY-3002 : Step(28): len = 70094.2, overlap = 14.875
PHY-3002 : Step(29): len = 70654.7, overlap = 15.0625
PHY-3002 : Step(30): len = 70739.9, overlap = 15.0625
PHY-3002 : Step(31): len = 70758.6, overlap = 14.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00037431
PHY-3002 : Step(32): len = 70920.9, overlap = 14.9375
PHY-3002 : Step(33): len = 70937.3, overlap = 10.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000748619
PHY-3002 : Step(34): len = 71000.4, overlap = 10.5312
PHY-3002 : Step(35): len = 70911.2, overlap = 15.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030422s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 67952, overlap = 18.9688
PHY-3002 : Step(37): len = 68070, overlap = 19.3438
PHY-3002 : Step(38): len = 65890, overlap = 18.5
PHY-3002 : Step(39): len = 65330.7, overlap = 18.875
PHY-3002 : Step(40): len = 64799.2, overlap = 18.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972424
PHY-3002 : Step(41): len = 64598.6, overlap = 16.9688
PHY-3002 : Step(42): len = 64619.3, overlap = 16.4375
PHY-3002 : Step(43): len = 64146.2, overlap = 13.4062
PHY-3002 : Step(44): len = 64143.3, overlap = 12.3125
PHY-3002 : Step(45): len = 64168.3, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029850s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.48026e-05
PHY-3002 : Step(46): len = 64127.3, overlap = 44.375
PHY-3002 : Step(47): len = 64214.1, overlap = 44.5938
PHY-3002 : Step(48): len = 64767.5, overlap = 45.125
PHY-3002 : Step(49): len = 65149.8, overlap = 44.0312
PHY-3002 : Step(50): len = 66013, overlap = 41.5312
PHY-3002 : Step(51): len = 65823.5, overlap = 35.625
PHY-3002 : Step(52): len = 65685.8, overlap = 33.7188
PHY-3002 : Step(53): len = 65339.4, overlap = 31.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129605
PHY-3002 : Step(54): len = 64962.6, overlap = 31.2812
PHY-3002 : Step(55): len = 64929.1, overlap = 30.7812
PHY-3002 : Step(56): len = 64885.7, overlap = 30.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000259211
PHY-3002 : Step(57): len = 65046.9, overlap = 27.8438
PHY-3002 : Step(58): len = 65194.9, overlap = 27.25
PHY-3002 : Step(59): len = 65306, overlap = 27.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7233, tnet num: 1886, tinst num: 1672, tnode num: 8885, tedge num: 11281.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 81.22 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1888.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71408, over cnt = 163(0%), over = 598, worst = 22
PHY-1001 : End global iterations;  0.106597s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (175.9%)

PHY-1001 : Congestion index: top1 = 33.51, top5 = 20.03, top10 = 13.98, top15 = 10.79.
PHY-1001 : End incremental global routing;  0.168050s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (148.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049487s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.249197s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (131.7%)

OPT-1001 : Current memory(MB): used = 179, reserve = 154, peak = 179.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1218/1888.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71408, over cnt = 163(0%), over = 598, worst = 22
PHY-1002 : len = 75672, over cnt = 95(0%), over = 184, worst = 8
PHY-1002 : len = 77240, over cnt = 16(0%), over = 25, worst = 8
PHY-1002 : len = 77512, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 77584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115145s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.6%)

PHY-1001 : Congestion index: top1 = 30.15, top5 = 19.92, top10 = 14.46, top15 = 11.36.
OPT-1001 : End congestion update;  0.168054s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (111.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039413s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.3%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.207590s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.4%)

OPT-1001 : Current memory(MB): used = 181, reserve = 156, peak = 181.
OPT-1001 : End physical optimization;  1.365922s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (106.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 857 LUT to BLE ...
SYN-4008 : Packed 857 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 94 SEQ with LUT/SLICE
SYN-4006 : 497 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 990/1452 primitive instances ...
PHY-3001 : End packing;  0.070573s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 866 instances
RUN-1001 : 363 mslices, 362 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1637 nets
RUN-1001 : 1080 nets have 2 pins
RUN-1001 : 359 nets have [3 - 5] pins
RUN-1001 : 126 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 864 instances, 725 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 66078.8, Over = 42.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6509, tnet num: 1635, tinst num: 864, tnode num: 7728, tedge num: 10614.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.871867s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.986e-05
PHY-3002 : Step(60): len = 65738.4, overlap = 44
PHY-3002 : Step(61): len = 65486.8, overlap = 41
PHY-3002 : Step(62): len = 65501.6, overlap = 35.25
PHY-3002 : Step(63): len = 65052.5, overlap = 34.25
PHY-3002 : Step(64): len = 64871.1, overlap = 33.75
PHY-3002 : Step(65): len = 64625.1, overlap = 38
PHY-3002 : Step(66): len = 64196.3, overlap = 38.75
PHY-3002 : Step(67): len = 63854.3, overlap = 40.5
PHY-3002 : Step(68): len = 63266.4, overlap = 44
PHY-3002 : Step(69): len = 62801.1, overlap = 47
PHY-3002 : Step(70): len = 62675.5, overlap = 39.5
PHY-3002 : Step(71): len = 61935.9, overlap = 40.75
PHY-3002 : Step(72): len = 61449, overlap = 42
PHY-3002 : Step(73): len = 61171.5, overlap = 44.25
PHY-3002 : Step(74): len = 60918, overlap = 41.5
PHY-3002 : Step(75): len = 60623.5, overlap = 39.25
PHY-3002 : Step(76): len = 60547.3, overlap = 37.5
PHY-3002 : Step(77): len = 60319.6, overlap = 34.75
PHY-3002 : Step(78): len = 60277.5, overlap = 34
PHY-3002 : Step(79): len = 60134.8, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017972
PHY-3002 : Step(80): len = 60544.4, overlap = 29.5
PHY-3002 : Step(81): len = 60747.4, overlap = 29
PHY-3002 : Step(82): len = 60834.7, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00035944
PHY-3002 : Step(83): len = 61037.3, overlap = 29.75
PHY-3002 : Step(84): len = 61122.6, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137541s wall, 0.109375s user + 0.296875s system = 0.406250s CPU (295.4%)

PHY-3001 : Trial Legalized: Len = 73363.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027952s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104211
PHY-3002 : Step(85): len = 70729, overlap = 2.75
PHY-3002 : Step(86): len = 66624.4, overlap = 8.5
PHY-3002 : Step(87): len = 64938.8, overlap = 13.25
PHY-3002 : Step(88): len = 64077.2, overlap = 15
PHY-3002 : Step(89): len = 63488.3, overlap = 16.75
PHY-3002 : Step(90): len = 63109.2, overlap = 18
PHY-3002 : Step(91): len = 62878.3, overlap = 20.25
PHY-3002 : Step(92): len = 62558.7, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00208422
PHY-3002 : Step(93): len = 62609, overlap = 20.75
PHY-3002 : Step(94): len = 62604.3, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00416844
PHY-3002 : Step(95): len = 62606, overlap = 20.75
PHY-3002 : Step(96): len = 62606, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005718s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (273.3%)

PHY-3001 : Legalized: Len = 67942, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 16 instances has been re-located, deltaX = 4, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 68162, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6509, tnet num: 1635, tinst num: 864, tnode num: 7728, tedge num: 10614.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/1637.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77800, over cnt = 152(0%), over = 218, worst = 4
PHY-1002 : len = 78848, over cnt = 42(0%), over = 54, worst = 4
PHY-1002 : len = 79512, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 79624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.190887s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (122.8%)

PHY-1001 : Congestion index: top1 = 27.11, top5 = 20.21, top10 = 15.87, top15 = 12.60.
PHY-1001 : End incremental global routing;  0.257978s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (115.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037321s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.325127s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (110.5%)

OPT-1001 : Current memory(MB): used = 189, reserve = 163, peak = 189.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1376/1637.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008722s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.11, top5 = 20.21, top10 = 15.87, top15 = 12.60.
OPT-1001 : End congestion update;  0.064651s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.093381s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.4%)

OPT-1001 : Current memory(MB): used = 189, reserve = 164, peak = 190.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026636s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1376/1637.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008241s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.6%)

PHY-1001 : Congestion index: top1 = 27.11, top5 = 20.21, top10 = 15.87, top15 = 12.60.
PHY-1001 : End incremental global routing;  0.065397s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1376/1637.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008527s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.11, top5 = 20.21, top10 = 15.87, top15 = 12.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027689s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.510384s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (116.9%)

RUN-1003 : finish command "place" in  7.434445s wall, 9.234375s user + 3.250000s system = 12.484375s CPU (167.9%)

RUN-1004 : used memory is 168 MB, reserved memory is 142 MB, peak memory is 190 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 866 instances
RUN-1001 : 363 mslices, 362 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1637 nets
RUN-1001 : 1080 nets have 2 pins
RUN-1001 : 359 nets have [3 - 5] pins
RUN-1001 : 126 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6509, tnet num: 1635, tinst num: 864, tnode num: 7728, tedge num: 10614.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 363 mslices, 362 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77208, over cnt = 153(0%), over = 219, worst = 4
PHY-1002 : len = 78256, over cnt = 43(0%), over = 58, worst = 4
PHY-1002 : len = 78848, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 79040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197116s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (166.5%)

PHY-1001 : Congestion index: top1 = 27.05, top5 = 20.23, top10 = 15.87, top15 = 12.61.
PHY-1001 : End global routing;  0.260471s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (144.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 207, reserve = 182, peak = 223.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 289, reserve = 453, peak = 361.
PHY-1001 : End build detailed router design. 3.871040s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (99.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.608868s wall, 3.593750s user + 0.015625s system = 3.609375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 323, reserve = 486, peak = 361.
PHY-1001 : End phase 1; 3.615183s wall, 3.609375s user + 0.015625s system = 3.625000s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 728 net; 1.412196s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.6%)

PHY-1022 : len = 171016, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 340, reserve = 487, peak = 361.
PHY-1001 : End initial routed; 4.729337s wall, 5.187500s user + 0.031250s system = 5.218750s CPU (110.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1438(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.929556s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 354, reserve = 491, peak = 361.
PHY-1001 : End phase 2; 5.658959s wall, 6.109375s user + 0.031250s system = 6.140625s CPU (108.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 171016, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 170760, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.049499s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (126.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 170784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.025878s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1438(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.915147s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.172800s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 368, reserve = 503, peak = 368.
PHY-1001 : End phase 3; 1.294681s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.2%)

PHY-1003 : Routed, final wirelength = 170784
PHY-1001 : Current memory(MB): used = 369, reserve = 504, peak = 369.
PHY-1001 : End export database. 0.010595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.5%)

PHY-1001 : End detail routing;  14.689242s wall, 15.046875s user + 0.109375s system = 15.156250s CPU (103.2%)

RUN-1003 : finish command "route" in  15.894111s wall, 16.296875s user + 0.187500s system = 16.484375s CPU (103.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 435 MB, peak memory is 369 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1241   out of  19600    6.33%
#reg                      530   out of  19600    2.70%
#le                      1374
  #lut only               844   out of   1374   61.43%
  #reg only               133   out of   1374    9.68%
  #lut&reg                397   out of   1374   28.89%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       9   out of     16   56.25%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0            182
#2        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di               43
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2            43
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1    25
#5        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4            20
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0    15
#7        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                2
#8        Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1            0
#9        clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  Switch[15]      INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
  Switch[14]      INPUT        T15        LVCMOS25          N/A          PULLUP      NONE    
  Switch[13]      INPUT        R14        LVCMOS25          N/A          PULLUP      NONE    
  Switch[12]      INPUT        T14        LVCMOS25          N/A          PULLUP      NONE    
  Switch[11]      INPUT         N9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[10]      INPUT         P9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[9]       INPUT         R9        LVCMOS25          N/A          PULLUP      NONE    
  Switch[8]       INPUT         N8        LVCMOS25          N/A          PULLUP      NONE    
  Switch[7]       INPUT         P8        LVCMOS25          N/A          PULLUP      NONE    
  Switch[6]       INPUT         N6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
   cam_href       INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk       INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
  cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
   clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
   Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
   Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
   Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
   Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
   Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]       OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]       OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]       OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]       OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]       OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]       OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]       OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]       OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]       OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1374   |1080    |161     |530     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |618    |399     |87      |392     |2       |0       |
|    command1                |command                                    |57     |55      |0       |46      |0       |0       |
|    control1                |control_interface                          |98     |72      |24      |50      |0       |0       |
|    data_path1              |sdr_data_path                              |10     |10      |0       |0       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |132    |62      |18      |103     |1       |0       |
|      dcfifo_component      |softfifo                                   |132    |62      |18      |103     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |20      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |17      |0       |40      |0       |0       |
|    sdram1                  |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |139    |59      |18      |102     |1       |0       |
|      dcfifo_component      |softfifo                                   |139    |59      |18      |102     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |17      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |6      |6       |0       |1       |0       |0       |
|  u_cam_vga_out             |Driver                                     |113    |69      |44      |25      |0       |0       |
|  u_camera_init             |camera_init                                |559    |545     |13      |86      |0       |0       |
|    u_i2c_write             |i2c_module                                 |174    |173     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |57     |40      |17      |23      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1009  
    #2          2       223   
    #3          3        67   
    #4          4        67   
    #5        5-10      130   
    #6        11-50      51   
    #7       51-100      8    
    #8       101-500     1    
  Average     2.87            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 864
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1637, pip num: 13918
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1389 valid insts, and 41942 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.663776s wall, 20.359375s user + 0.234375s system = 20.593750s CPU (773.1%)

RUN-1004 : used memory is 368 MB, reserved memory is 448 MB, peak memory is 560 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221025_000347.log"
