<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Secured&#39;home: Socket register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Secured&#39;home
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Socket register<div class="ingroups"><a class="el" href="group___w5100.html">W5100</a> &raquo; <a class="el" href="group___w_i_z_c_h_i_p__register___w5100.html">WIZCHIP register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Socket register group<br  />
Socket register configures and control SOCKETn which is necessary to data communication.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf0a134979b449b3cb46040889b1714fc" id="r_gaf0a134979b449b3cb46040889b1714fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf0a134979b449b3cb46040889b1714fc">Sn_MR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0000))</td></tr>
<tr class="memdesc:gaf0a134979b449b3cb46040889b1714fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">socket Mode register(R/W)  <br /></td></tr>
<tr class="separator:gaf0a134979b449b3cb46040889b1714fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fead1b4f32d91d53e78fb9639683c7" id="r_ga51fead1b4f32d91d53e78fb9639683c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51fead1b4f32d91d53e78fb9639683c7">Sn_CR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0001))</td></tr>
<tr class="memdesc:ga51fead1b4f32d91d53e78fb9639683c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Socket command register(R/W)  <br /></td></tr>
<tr class="separator:ga51fead1b4f32d91d53e78fb9639683c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09aa4721cab0f9dabd49ae282bea8287" id="r_ga09aa4721cab0f9dabd49ae282bea8287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga09aa4721cab0f9dabd49ae282bea8287">Sn_IR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0002))</td></tr>
<tr class="memdesc:ga09aa4721cab0f9dabd49ae282bea8287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Socket interrupt register(R)  <br /></td></tr>
<tr class="separator:ga09aa4721cab0f9dabd49ae282bea8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e2f531bfb9d7400e371d5bcf93990" id="r_gaec1e2f531bfb9d7400e371d5bcf93990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec1e2f531bfb9d7400e371d5bcf93990">Sn_SR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0003))</td></tr>
<tr class="memdesc:gaec1e2f531bfb9d7400e371d5bcf93990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Socket status register(R)  <br /></td></tr>
<tr class="separator:gaec1e2f531bfb9d7400e371d5bcf93990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b535860ff66c7c4760788cbeca520d" id="r_gac6b535860ff66c7c4760788cbeca520d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac6b535860ff66c7c4760788cbeca520d">Sn_PORT</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0004))</td></tr>
<tr class="memdesc:gac6b535860ff66c7c4760788cbeca520d"><td class="mdescLeft">&#160;</td><td class="mdescRight">source port register(R/W)  <br /></td></tr>
<tr class="separator:gac6b535860ff66c7c4760788cbeca520d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce4726816a1d78166931c71d21b66b1" id="r_gadce4726816a1d78166931c71d21b66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadce4726816a1d78166931c71d21b66b1">Sn_DHAR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0006))</td></tr>
<tr class="memdesc:gadce4726816a1d78166931c71d21b66b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peer MAC register address(R/W)  <br /></td></tr>
<tr class="separator:gadce4726816a1d78166931c71d21b66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3092902313621b98f4c09fb75faabb" id="r_ga0e3092902313621b98f4c09fb75faabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e3092902313621b98f4c09fb75faabb">Sn_DIPR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x000C))</td></tr>
<tr class="memdesc:ga0e3092902313621b98f4c09fb75faabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peer IP register address(R/W)  <br /></td></tr>
<tr class="separator:ga0e3092902313621b98f4c09fb75faabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5616799bcc01b6c008adb5da026ae8" id="r_ga7a5616799bcc01b6c008adb5da026ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a5616799bcc01b6c008adb5da026ae8">Sn_DPORT</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0010))</td></tr>
<tr class="memdesc:ga7a5616799bcc01b6c008adb5da026ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peer port register address(R/W)  <br /></td></tr>
<tr class="separator:ga7a5616799bcc01b6c008adb5da026ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca95df6a218c947d0f096af12b8d92c" id="r_ga0ca95df6a218c947d0f096af12b8d92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0ca95df6a218c947d0f096af12b8d92c">Sn_MSSR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0012))</td></tr>
<tr class="memdesc:ga0ca95df6a218c947d0f096af12b8d92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Segment Size(Sn_MSSR0) register address(R/W)  <br /></td></tr>
<tr class="separator:ga0ca95df6a218c947d0f096af12b8d92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ced6eed01abe644081e9d598859c090" id="r_ga5ced6eed01abe644081e9d598859c090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ced6eed01abe644081e9d598859c090">Sn_PROTO</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0014))</td></tr>
<tr class="memdesc:ga5ced6eed01abe644081e9d598859c090"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Protocol(PROTO) Register(R/W)  <br /></td></tr>
<tr class="separator:ga5ced6eed01abe644081e9d598859c090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad963e1e55f88bdc90e425bafc395959f" id="r_gad963e1e55f88bdc90e425bafc395959f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad963e1e55f88bdc90e425bafc395959f">Sn_TOS</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + 0x0015)</td></tr>
<tr class="memdesc:gad963e1e55f88bdc90e425bafc395959f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Type of Service(TOS) Register(R/W)  <br /></td></tr>
<tr class="separator:gad963e1e55f88bdc90e425bafc395959f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4c23295878d0bf1fe398a19a9a8d6c" id="r_gaac4c23295878d0bf1fe398a19a9a8d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaac4c23295878d0bf1fe398a19a9a8d6c">Sn_TTL</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0016))</td></tr>
<tr class="memdesc:gaac4c23295878d0bf1fe398a19a9a8d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Time to live(TTL) Register(R/W)  <br /></td></tr>
<tr class="separator:gaac4c23295878d0bf1fe398a19a9a8d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30084f918299d452f9fc955af932350e" id="r_ga30084f918299d452f9fc955af932350e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30084f918299d452f9fc955af932350e">Sn_TX_FSR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0020))</td></tr>
<tr class="memdesc:ga30084f918299d452f9fc955af932350e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit free memory size register(R)  <br /></td></tr>
<tr class="separator:ga30084f918299d452f9fc955af932350e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548b9334f234ea2f20902aa1563bcdcd" id="r_ga548b9334f234ea2f20902aa1563bcdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga548b9334f234ea2f20902aa1563bcdcd">Sn_TX_RD</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0022))</td></tr>
<tr class="memdesc:ga548b9334f234ea2f20902aa1563bcdcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit memory read pointer register address(R)  <br /></td></tr>
<tr class="separator:ga548b9334f234ea2f20902aa1563bcdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb21c6189dd071f9465b1fb6fad3274" id="r_ga8bb21c6189dd071f9465b1fb6fad3274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274">Sn_TX_WR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0024))</td></tr>
<tr class="memdesc:ga8bb21c6189dd071f9465b1fb6fad3274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit memory write pointer register address(R/W)  <br /></td></tr>
<tr class="separator:ga8bb21c6189dd071f9465b1fb6fad3274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b125716734a2bb4c8bd90bf5640c423" id="r_ga7b125716734a2bb4c8bd90bf5640c423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b125716734a2bb4c8bd90bf5640c423">Sn_RX_RSR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0026))</td></tr>
<tr class="memdesc:ga7b125716734a2bb4c8bd90bf5640c423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received data size register(R)  <br /></td></tr>
<tr class="separator:ga7b125716734a2bb4c8bd90bf5640c423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71ed8130e90e0c69fd5d169fc5ed600" id="r_gad71ed8130e90e0c69fd5d169fc5ed600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600">Sn_RX_RD</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0028))</td></tr>
<tr class="memdesc:gad71ed8130e90e0c69fd5d169fc5ed600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read point of Receive memory(R/W)  <br /></td></tr>
<tr class="separator:gad71ed8130e90e0c69fd5d169fc5ed600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb45c052a9cdd5df08a491735d0342d7" id="r_gafb45c052a9cdd5df08a491735d0342d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb45c052a9cdd5df08a491735d0342d7">Sn_RX_WR</a>(sn)&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x002A))</td></tr>
<tr class="memdesc:gafb45c052a9cdd5df08a491735d0342d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write point of Receive memory(R)  <br /></td></tr>
<tr class="separator:gafb45c052a9cdd5df08a491735d0342d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Socket register group<br  />
Socket register configures and control SOCKETn which is necessary to data communication. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="#gaf0a134979b449b3cb46040889b1714fc" title="socket Mode register(R/W)">Sn_MR</a>, <a class="el" href="#ga51fead1b4f32d91d53e78fb9639683c7" title="Socket command register(R/W)">Sn_CR</a>, <a class="el" href="#ga09aa4721cab0f9dabd49ae282bea8287" title="Socket interrupt register(R)">Sn_IR</a> : SOCKETn Control </dd>
<dd>
<a class="el" href="#gaec1e2f531bfb9d7400e371d5bcf93990" title="Socket status register(R)">Sn_SR</a>, <a class="el" href="#gac6b535860ff66c7c4760788cbeca520d" title="source port register(R/W)">Sn_PORT</a>, <a class="el" href="#gadce4726816a1d78166931c71d21b66b1" title="Peer MAC register address(R/W)">Sn_DHAR</a>, <a class="el" href="#ga0e3092902313621b98f4c09fb75faabb" title="Peer IP register address(R/W)">Sn_DIPR</a>, <a class="el" href="#ga7a5616799bcc01b6c008adb5da026ae8" title="Peer port register address(R/W)">Sn_DPORT</a> : SOCKETn Information </dd>
<dd>
<a class="el" href="#ga0ca95df6a218c947d0f096af12b8d92c" title="Maximum Segment Size(Sn_MSSR0) register address(R/W)">Sn_MSSR</a>, <a class="el" href="#gad963e1e55f88bdc90e425bafc395959f" title="IP Type of Service(TOS) Register(R/W)">Sn_TOS</a>, <a class="el" href="#gaac4c23295878d0bf1fe398a19a9a8d6c" title="IP Time to live(TTL) Register(R/W)">Sn_TTL</a>, Sn_FRAG : Internet protocol. </dd>
<dd>
Sn_RXMEM_SIZE, Sn_TXMEM_SIZE, <a class="el" href="#ga30084f918299d452f9fc955af932350e" title="Transmit free memory size register(R)">Sn_TX_FSR</a>, <a class="el" href="#ga548b9334f234ea2f20902aa1563bcdcd" title="Transmit memory read pointer register address(R)">Sn_TX_RD</a>, <a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274" title="Transmit memory write pointer register address(R/W)">Sn_TX_WR</a>, <a class="el" href="#ga7b125716734a2bb4c8bd90bf5640c423" title="Received data size register(R)">Sn_RX_RSR</a>, <a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600" title="Read point of Receive memory(R/W)">Sn_RX_RD</a>, <a class="el" href="#gafb45c052a9cdd5df08a491735d0342d7" title="Write point of Receive memory(R)">Sn_RX_WR</a> : Data communication </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga51fead1b4f32d91d53e78fb9639683c7" name="ga51fead1b4f32d91d53e78fb9639683c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fead1b4f32d91d53e78fb9639683c7">&#9670;&#160;</a></span>Sn_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_CR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0001))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Socket command register(R/W) </p>
<p>This is used to set the command for Socket n such as OPEN, CLOSE, CONNECT, LISTEN, SEND, and RECEIVE.<br  />
After W5100 accepts the command, the <a class="el" href="#ga51fead1b4f32d91d53e78fb9639683c7">Sn_CR</a> register is automatically cleared to 0x00. Even though <a class="el" href="#ga51fead1b4f32d91d53e78fb9639683c7">Sn_CR</a> is cleared to 0x00, the command is still being processed.<br  />
To check whether the command is completed or not, please check the <a class="el" href="#ga09aa4721cab0f9dabd49ae282bea8287">Sn_IR</a> or <a class="el" href="#gaec1e2f531bfb9d7400e371d5bcf93990">Sn_SR</a>.</p><ul>
<li><a class="el" href="w5100_8h.html#a3f4044fe5c1bf9e70b31805212bf5474">Sn_CR_OPEN</a> : Initialize or open socket.</li>
<li><a class="el" href="w5100_8h.html#ad51efeaeeaa7262f9d20b0dc2a6a3fa0">Sn_CR_LISTEN</a> : Wait connection request in TCP mode(<b>Server mode</b>)</li>
<li><a class="el" href="w5100_8h.html#a7a2f5db2ee176886bb12065f91be2973">Sn_CR_CONNECT</a> : Send connection request in TCP mode(<b>Client mode</b>)</li>
<li><a class="el" href="w5100_8h.html#accca8838cb8d1b4d859fc34f6e8ea605">Sn_CR_DISCON</a> : Send closing request in TCP mode.</li>
<li><a class="el" href="w5100_8h.html#a5a404e5aa37ab05315c465c7902a4134">Sn_CR_CLOSE</a> : Close socket.</li>
<li><a class="el" href="w5100_8h.html#a77bad5ce966d13306653a83b47a3caed">Sn_CR_SEND</a> : Update TX buffer pointer and send data.</li>
<li><a class="el" href="w5100_8h.html#af610323614efc4011feff02ede392939">Sn_CR_SEND_MAC</a> : Send data with MAC address, so without ARP process.</li>
<li><a class="el" href="w5100_8h.html#a2f256f6b27ce37836cc08d4f7f36ab62">Sn_CR_SEND_KEEP</a> : Send keep alive message.</li>
<li><a class="el" href="w5100_8h.html#a282df6e5d976e94953d4f9f32f182827">Sn_CR_RECV</a> : Update RX buffer pointer and receive data.</li>
<li><b>In case of S0_MR(P3:P0) = S0_MR_PPPoE</b> <table class="doxtable">
<tr>
<td><b>Value</b> </td><td><b>Symbol</b> </td><td><b>Description</b> </td></tr>
<tr>
<td>0x23 </td><td>PCON </td><td>PPPoE connection begins by transmitting PPPoE discovery packet  </td></tr>
<tr>
<td>0x24 </td><td>PDISCON </td><td>Closes PPPoE connection  </td></tr>
<tr>
<td>0x25 </td><td>PCR </td><td>In each phase, it transmits REQ message.  </td></tr>
<tr>
<td>0x26 </td><td>PCN </td><td>In each phase, it transmits NAK message.  </td></tr>
<tr>
<td>0x27 </td><td>PCJ </td><td>In each phase, it transmits REJECT message.  </td></tr>
</table>
</li>
</ul>

</div>
</div>
<a id="gadce4726816a1d78166931c71d21b66b1" name="gadce4726816a1d78166931c71d21b66b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadce4726816a1d78166931c71d21b66b1">&#9670;&#160;</a></span>Sn_DHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_DHAR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0006))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peer MAC register address(R/W) </p>
<p><a class="el" href="#gadce4726816a1d78166931c71d21b66b1">Sn_DHAR</a> configures the destination hardware address of Socket n when using SEND_MAC command in UDP mode or it indicates that it is acquired in ARP-process by CONNECT/SEND command. </p>

</div>
</div>
<a id="ga0e3092902313621b98f4c09fb75faabb" name="ga0e3092902313621b98f4c09fb75faabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3092902313621b98f4c09fb75faabb">&#9670;&#160;</a></span>Sn_DIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_DIPR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x000C))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peer IP register address(R/W) </p>
<p><a class="el" href="#ga0e3092902313621b98f4c09fb75faabb">Sn_DIPR</a> configures or indicates the destination IP address of Socket n. It is valid when Socket n is used in TCP/UDP mode. In TCP client mode, it configures an IP address of TCP server before CONNECT command. In TCP server mode, it indicates an IP address of TCP client after successfully establishing connection. In UDP mode, it configures an IP address of peer to be received the UDP packet by SEND or SEND_MAC command. </p>

</div>
</div>
<a id="ga7a5616799bcc01b6c008adb5da026ae8" name="ga7a5616799bcc01b6c008adb5da026ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a5616799bcc01b6c008adb5da026ae8">&#9670;&#160;</a></span>Sn_DPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_DPORT</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0010))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peer port register address(R/W) </p>
<p><a class="el" href="#ga7a5616799bcc01b6c008adb5da026ae8">Sn_DPORT</a> configures or indicates the destination port number of Socket n. It is valid when Socket n is used in TCP/UDP mode. In TCP clientmode, it configures the listen port number of TCP server before CONNECT command. In TCP Servermode, it indicates the port number of TCP client after successfully establishing connection. In UDP mode, it configures the port number of peer to be transmitted the UDP packet by SEND/SEND_MAC command. </p>

</div>
</div>
<a id="ga09aa4721cab0f9dabd49ae282bea8287" name="ga09aa4721cab0f9dabd49ae282bea8287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09aa4721cab0f9dabd49ae282bea8287">&#9670;&#160;</a></span>Sn_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_IR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0002))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Socket interrupt register(R) </p>
<p><a class="el" href="#ga09aa4721cab0f9dabd49ae282bea8287">Sn_IR</a> indicates the status of Socket Interrupt such as establishment, termination, receiving data, timeout).<br  />
When an interrupt occurs and the corresponding bit <a class="el" href="w5100_8h.html#a611b4d7f0c6e837be46669820c594414">IR_SOCK(N)</a> in <a class="el" href="group___common__register__group___w5100.html#ga59d7d4b2fe43cce08b67aa1afcf1dce5">_IMR_</a> are set, <a class="el" href="w5100_8h.html#a611b4d7f0c6e837be46669820c594414">IR_SOCK(N)</a> in <a class="el" href="group___common__register__group___w5100.html#ga68e22635ff207d8ca10459833856bd75">IR</a> becomes '1'.<br  />
In order to clear the <a class="el" href="#ga09aa4721cab0f9dabd49ae282bea8287">Sn_IR</a> bit, the host should write the bit to <br  />
</p><table class="doxtable">
<tr>
<td>7 </td><td>6 </td><td>5 </td><td>4 </td><td>3 </td><td>2 </td><td>1 </td><td>0  </td></tr>
<tr>
<td>PRECV </td><td>PFAIL </td><td>PNEXT </td><td>SEND_OK </td><td>TIMEOUT </td><td>RECV </td><td>DISCON </td><td>CON  </td></tr>
</table>
<ul>
<li><a class="el" href="w5100_8h.html#aa0d44177fb3ae0d39f0433ce0ca69fb6">Sn_IR_PRECV</a> : <b>PPP Receive Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#a1e7c69a32cf2d69069ac98fd8c884e31">Sn_IR_PFAIL</a> : <b>PPP Fail Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#aea7f84b8fb05284cded5f7fff842f79f">Sn_IR_PNEXT</a> : <b>PPP Next Phase Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#a8973589ea9a777133aa1bec1c03298c9">Sn_IR_SENDOK</a> : <b>SEND_OK Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#ad6824296c8047b1f8963e20ea8283b02">Sn_IR_TIMEOUT</a> : <b>TIMEOUT Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#a16ff1d53b8a4f4021169224008d4bad1">Sn_IR_RECV</a> : <b>RECV Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#a8a702b3d763f3f9ac1c4ea316d605308">Sn_IR_DISCON</a> : <b>DISCON Interrupt</b></li>
<li><a class="el" href="w5100_8h.html#aab062cd504413d28bab4ddb338f6ff35">Sn_IR_CON</a> : <b>CON Interrupt</b> </li>
</ul>

</div>
</div>
<a id="gaf0a134979b449b3cb46040889b1714fc" name="gaf0a134979b449b3cb46040889b1714fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a134979b449b3cb46040889b1714fc">&#9670;&#160;</a></span>Sn_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_MR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0000))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>socket Mode register(R/W) </p>
<p><a class="el" href="#gaf0a134979b449b3cb46040889b1714fc">Sn_MR</a> configures the option or protocol type of Socket n.<br  />
<br  />
Each bit of <a class="el" href="#gaf0a134979b449b3cb46040889b1714fc">Sn_MR</a> defined as the following. </p><table class="doxtable">
<tr>
<td>7 </td><td>6 </td><td>5 </td><td>4 </td><td>3 </td><td>2 </td><td>1 </td><td>0  </td></tr>
<tr>
<td>MULTI </td><td>MF </td><td>ND/MC </td><td>Reserved </td><td>Protocol[3] </td><td>Protocol[2] </td><td>Protocol[1] </td><td>Protocol[0]  </td></tr>
</table>
<ul>
<li><a class="el" href="w5100_8h.html#ac93105c327d64a318d7388c31ccb5075">Sn_MR_MULTI</a> : Support UDP Multicasting</li>
<li><a class="el" href="w5100_8h.html#aee30c1b91458498c61c4b9958e31bfc1">Sn_MR_MF</a> : Support MACRAW</li>
<li><a class="el" href="w5100_8h.html#affbdfabc2d0bb33ef649d916506f040e">Sn_MR_ND</a> : No Delayed Ack(TCP) flag</li>
<li><a class="el" href="w5100_8h.html#ab15c83d6d0b4bd06c697c14c6f716977">Sn_MR_MC</a> : IGMP version used <b>in UDP mulitcasting</b></li>
<li><b>Protocol</b> <table class="doxtable">
<tr>
<td><b>Protocol[3]</b> </td><td><b>Protocol[2]</b> </td><td><b>Protocol[1]</b> </td><td><b>Protocol[0]</b> </td><td><b>Meaning</b>   </td></tr>
<tr>
<td>0 </td><td>0 </td><td>0 </td><td>0 </td><td>Closed  </td></tr>
<tr>
<td>0 </td><td>0 </td><td>0 </td><td>1 </td><td>TCP  </td></tr>
<tr>
<td>0 </td><td>0 </td><td>1 </td><td>0 </td><td>UDP  </td></tr>
<tr>
<td>0 </td><td>1 </td><td>0 </td><td>0 </td><td>MACRAW  </td></tr>
</table>
</li>
<li><b>In case of Socket 0</b> <table class="doxtable">
<tr>
<td><b>Protocol[3]</b> </td><td><b>Protocol[2]</b> </td><td><b>Protocol[1]</b> </td><td><b>Protocol[0]</b> </td><td><b>Meaning</b>   </td></tr>
<tr>
<td>0 </td><td>1 </td><td>0 </td><td>0 </td><td>MACRAW  </td></tr>
<tr>
<td>0 </td><td>1 </td><td>0 </td><td>1 </td><td>PPPoE  </td></tr>
</table>
<ul>
<li><a class="el" href="w5100_8h.html#a8426a69a5d58f909bb1c7ce12afad0a5">Sn_MR_MACRAW</a> : MAC LAYER RAW SOCK <br  />
</li>
</ul>
</li>
</ul>
<p><a class="el" href="w5100_8h.html#a1a31c891ae1c9cf808542b96ae8fdeb8">Sn_MR_UDP</a> : UDP</p><ul>
<li><a class="el" href="w5100_8h.html#a111a5f7d5eb14054bd5a895dabad372d">Sn_MR_TCP</a> : TCP</li>
<li><a class="el" href="w5100_8h.html#a80e8e39522a1df333f5ebee0873ac878">Sn_MR_CLOSE</a> : Unused socket <dl class="section note"><dt>Note</dt><dd>MACRAW mode should be only used in Socket 0. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="ga0ca95df6a218c947d0f096af12b8d92c" name="ga0ca95df6a218c947d0f096af12b8d92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca95df6a218c947d0f096af12b8d92c">&#9670;&#160;</a></span>Sn_MSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_MSSR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0012))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Segment Size(Sn_MSSR0) register address(R/W) </p>
<p><a class="el" href="#ga0ca95df6a218c947d0f096af12b8d92c">Sn_MSSR</a> configures or indicates the MTU(Maximum Transfer Unit) of Socket n. </p>

</div>
</div>
<a id="gac6b535860ff66c7c4760788cbeca520d" name="gac6b535860ff66c7c4760788cbeca520d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b535860ff66c7c4760788cbeca520d">&#9670;&#160;</a></span>Sn_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_PORT</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0004))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>source port register(R/W) </p>
<p><a class="el" href="#gac6b535860ff66c7c4760788cbeca520d">Sn_PORT</a> configures the source port number of Socket n. It is valid when Socket n is used in TCP/UDP mode. It should be set before OPEN command is ordered. </p>

</div>
</div>
<a id="ga5ced6eed01abe644081e9d598859c090" name="ga5ced6eed01abe644081e9d598859c090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ced6eed01abe644081e9d598859c090">&#9670;&#160;</a></span>Sn_PROTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_PROTO</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0014))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IP Protocol(PROTO) Register(R/W) </p>
<p><a class="el" href="#ga5ced6eed01abe644081e9d598859c090">Sn_PROTO</a> that sets the protocol number field of the IP header at the IP layer. It is valid only in IPRAW mode, and ignored in other modes. </p>

</div>
</div>
<a id="gad71ed8130e90e0c69fd5d169fc5ed600" name="gad71ed8130e90e0c69fd5d169fc5ed600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad71ed8130e90e0c69fd5d169fc5ed600">&#9670;&#160;</a></span>Sn_RX_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_RX_RD</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0028))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read point of Receive memory(R/W) </p>
<p><a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600">Sn_RX_RD</a> is initialized by OPEN command. Make sure to be read or updated as follows.<br  />
</p><ol type="1">
<li>Read the starting save address of the received data.<br  />
</li>
<li>Read data from the starting address of Socket n RX Buffer.<br  />
</li>
<li>After reading the received data, Update <a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600">Sn_RX_RD</a> to the increased value as many as the reading size. If the increment value exceeds the maximum value 0xFFFF, that is, is greater than 0x10000 and the carry bit occurs, update with the lower 16bits value ignored the carry bit.<br  />
</li>
<li>Order RECV command is for notifying the updated <a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600">Sn_RX_RD</a> to W5100. </li>
</ol>

</div>
</div>
<a id="ga7b125716734a2bb4c8bd90bf5640c423" name="ga7b125716734a2bb4c8bd90bf5640c423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b125716734a2bb4c8bd90bf5640c423">&#9670;&#160;</a></span>Sn_RX_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_RX_RSR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0026))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received data size register(R) </p>
<p><a class="el" href="#ga7b125716734a2bb4c8bd90bf5640c423">Sn_RX_RSR</a> indicates the data size received and saved in Socket n RX Buffer. <a class="el" href="#ga7b125716734a2bb4c8bd90bf5640c423">Sn_RX_RSR</a> does not exceed the Sn_RXMEM_SIZE and is calculated as the difference between Socket n RX Write Pointer (<a class="el" href="#gafb45c052a9cdd5df08a491735d0342d7">Sn_RX_WR</a>)and Socket n RX Read Pointer (<a class="el" href="#gad71ed8130e90e0c69fd5d169fc5ed600">Sn_RX_RD</a>) </p>

</div>
</div>
<a id="gafb45c052a9cdd5df08a491735d0342d7" name="gafb45c052a9cdd5df08a491735d0342d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb45c052a9cdd5df08a491735d0342d7">&#9670;&#160;</a></span>Sn_RX_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_RX_WR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x002A))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write point of Receive memory(R) </p>
<p><a class="el" href="#gafb45c052a9cdd5df08a491735d0342d7">Sn_RX_WR</a> is initialized by OPEN command and it is auto-increased by the data reception. If the increased value exceeds the maximum value 0xFFFF, (greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value. </p>

</div>
</div>
<a id="gaec1e2f531bfb9d7400e371d5bcf93990" name="gaec1e2f531bfb9d7400e371d5bcf93990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec1e2f531bfb9d7400e371d5bcf93990">&#9670;&#160;</a></span>Sn_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_SR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0003))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Socket status register(R) </p>
<p><a class="el" href="#gaec1e2f531bfb9d7400e371d5bcf93990">Sn_SR</a> indicates the status of Socket n.<br  />
 The status of Socket n is changed by <a class="el" href="#ga51fead1b4f32d91d53e78fb9639683c7">Sn_CR</a> or some special control packet as SYN, FIN packet in TCP. </p><dl class="section user"><dt>Normal status</dt><dd><ul>
<li><a class="el" href="w5100_8h.html#a8e14b15b210852d2812514526de5c004">SOCK_CLOSED</a> : Closed</li>
<li><a class="el" href="w5100_8h.html#aa3ecdc449468d915c67d4a0323a5d21d">SOCK_INIT</a> : Initiate state</li>
<li><a class="el" href="w5100_8h.html#a912ab8726f570d29f6285d80ec130425">SOCK_LISTEN</a> : Listen state</li>
<li><a class="el" href="w5100_8h.html#a9cdcdeddeeb7b7bf82bbc5eb415f677c">SOCK_ESTABLISHED</a> : Success to connect</li>
<li><a class="el" href="w5100_8h.html#a9375ae181e82024c1ed2d44b4b51a2a6">SOCK_CLOSE_WAIT</a> : Closing state</li>
<li><a class="el" href="w5100_8h.html#aed90ae30cba33085bfc6a7212356c33a">SOCK_UDP</a> : UDP socket</li>
<li><a class="el" href="w5100_8h.html#aaa1a6ffb014a972dbbe82a7fc8b4673b">SOCK_MACRAW</a> : MAC raw mode socket </li>
</ul>
</dd></dl>
<dl class="section user"><dt>Temporary status during changing the status of Socket n.</dt><dd><ul>
<li><a class="el" href="w5100_8h.html#a7428968f08071a5ebd9ecf1f05e6e823">SOCK_SYNSENT</a> : This indicates Socket n sent the connect-request packet (SYN packet) to a peer.</li>
<li><a class="el" href="w5100_8h.html#a46a0f9a9fa055fa586a36d7f6606aaac">SOCK_SYNRECV</a> : It indicates Socket n successfully received the connect-request packet (SYN packet) from a peer.</li>
<li><a class="el" href="w5100_8h.html#a3b15a9f2533a519938c870c70bc32a25">SOCK_FIN_WAIT</a> : Connection state</li>
<li><a class="el" href="w5100_8h.html#a03809cd0a5ed29fd444de609381e9d96">SOCK_CLOSING</a> : Closing state</li>
<li><a class="el" href="w5100_8h.html#ad4b1ed26ba978cbd8fa4bbbd52e1cbf6">SOCK_TIME_WAIT</a> : Closing state</li>
<li><a class="el" href="w5100_8h.html#a2fe071fc2718917f051cedf9b2c582d3">SOCK_LAST_ACK</a> : Closing state </li>
</ul>
</dd></dl>

</div>
</div>
<a id="gad963e1e55f88bdc90e425bafc395959f" name="gad963e1e55f88bdc90e425bafc395959f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad963e1e55f88bdc90e425bafc395959f">&#9670;&#160;</a></span>Sn_TOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_TOS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + 0x0015)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IP Type of Service(TOS) Register(R/W) </p>
<p><a class="el" href="#gad963e1e55f88bdc90e425bafc395959f">Sn_TOS</a> configures the TOS(Type Of Service field in IP Header) of Socket n. It is set before OPEN command. </p>

</div>
</div>
<a id="gaac4c23295878d0bf1fe398a19a9a8d6c" name="gaac4c23295878d0bf1fe398a19a9a8d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4c23295878d0bf1fe398a19a9a8d6c">&#9670;&#160;</a></span>Sn_TTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_TTL</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0016))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IP Time to live(TTL) Register(R/W) </p>
<p><a class="el" href="#gaac4c23295878d0bf1fe398a19a9a8d6c">Sn_TTL</a> configures the TTL(Time To Live field in IP header) of Socket n. It is set before OPEN command. </p>

</div>
</div>
<a id="ga30084f918299d452f9fc955af932350e" name="ga30084f918299d452f9fc955af932350e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30084f918299d452f9fc955af932350e">&#9670;&#160;</a></span>Sn_TX_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_TX_FSR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0020))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit free memory size register(R) </p>
<p><a class="el" href="#ga30084f918299d452f9fc955af932350e">Sn_TX_FSR</a> indicates the free size of Socket n TX Buffer Block. It is initialized to the configured size by Sn_TXMEM_SIZE. Data bigger than <a class="el" href="#ga30084f918299d452f9fc955af932350e">Sn_TX_FSR</a> should not be saved in the Socket n TX Buffer because the bigger data overwrites the previous saved data not yet sent. Therefore, check before saving the data to the Socket n TX Buffer, and if data is equal or smaller than its checked size, transmit the data with SEND/SEND_MAC command after saving the data in Socket n TX buffer. But, if data is bigger than its checked size, transmit the data after dividing into the checked size and saving in the Socket n TX buffer. </p>

</div>
</div>
<a id="ga548b9334f234ea2f20902aa1563bcdcd" name="ga548b9334f234ea2f20902aa1563bcdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548b9334f234ea2f20902aa1563bcdcd">&#9670;&#160;</a></span>Sn_TX_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_TX_RD</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0022))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit memory read pointer register address(R) </p>
<p><a class="el" href="#ga548b9334f234ea2f20902aa1563bcdcd">Sn_TX_RD</a> is initialized by OPEN command. However, if <a class="el" href="#gaf0a134979b449b3cb46040889b1714fc" title="socket Mode register(R/W)">Sn_MR(P[3:0])</a> is TCP mode(001), it is re-initialized while connecting with TCP. After its initialization, it is auto-increased by SEND command. SEND command transmits the saved data from the current <a class="el" href="#ga548b9334f234ea2f20902aa1563bcdcd">Sn_TX_RD</a> to the <a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274">Sn_TX_WR</a> in the Socket n TX Buffer. After transmitting the saved data, the SEND command increases the <a class="el" href="#ga548b9334f234ea2f20902aa1563bcdcd">Sn_TX_RD</a> as same as the <a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274">Sn_TX_WR</a>. If its increment value exceeds the maximum value 0xFFFF, (greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value. </p>

</div>
</div>
<a id="ga8bb21c6189dd071f9465b1fb6fad3274" name="ga8bb21c6189dd071f9465b1fb6fad3274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb21c6189dd071f9465b1fb6fad3274">&#9670;&#160;</a></span>Sn_TX_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Sn_TX_WR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">sn</span></td><td>)</td>
          <td>&#160;&#160;&#160;(_W5100_IO_BASE_ + <a class="el" href="w5100_8h.html#a7b7a44f4a655c6f5789913f3146cb054">WIZCHIP_SREG_BLOCK</a>(sn) + (0x0024))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit memory write pointer register address(R/W) </p>
<p><a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274">Sn_TX_WR</a> is initialized by OPEN command. However, if <a class="el" href="#gaf0a134979b449b3cb46040889b1714fc" title="socket Mode register(R/W)">Sn_MR(P[3:0])</a> is TCP mode(001), it is re-initialized while connecting with TCP.<br  />
It should be read or be updated like as follows.<br  />
</p><ol type="1">
<li>Read the starting address for saving the transmitting data.<br  />
</li>
<li>Save the transmitting data from the starting address of Socket n TX buffer.<br  />
</li>
<li>After saving the transmitting data, update <a class="el" href="#ga8bb21c6189dd071f9465b1fb6fad3274">Sn_TX_WR</a> to the increased value as many as transmitting data size. If the increment value exceeds the maximum value 0xFFFF(greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value.<br  />
</li>
<li>Transmit the saved data in Socket n TX Buffer by using SEND/SEND command </li>
</ol>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
