{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 15:42:59 2016 " "Info: Processing started: Mon Jul 25 15:42:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mesure_f -c mesure_f " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mesure_f -c mesure_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mesure_f EP4CE6E22C8 " "Info: Selected device EP4CE6E22C8 for design \"mesure_f\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/db/pll_test_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_test_altpll.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/db/pll_test_altpll.v" 92 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info: Device EP4CE10E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info: Device EP4CE15E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info: Device EP4CE22E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 485 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 487 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 489 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 491 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 493 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mesure_f.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mesure_f.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_test_altpll.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/db/pll_test_altpll.v" 92 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_test:PLL_test_inst|altpll:altpll_component|PLL_test_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 23 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "startCnt  " "Info: Automatically promoted node startCnt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[16\] " "Info: Destination node fxCntTemp\[16\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 130 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[8\] " "Info: Destination node fxCntTemp\[8\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 122 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[0\] " "Info: Destination node fxCntTemp\[0\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[24\] " "Info: Destination node fxCntTemp\[24\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 138 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fbaseCntTemp\[8\] " "Info: Destination node fbaseCntTemp\[8\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fbaseCntTemp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fbaseCntTemp\[16\] " "Info: Destination node fbaseCntTemp\[16\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fbaseCntTemp[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fbaseCntTemp\[0\] " "Info: Destination node fbaseCntTemp\[0\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fbaseCntTemp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fbaseCntTemp\[24\] " "Info: Destination node fbaseCntTemp\[24\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fbaseCntTemp[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[17\] " "Info: Destination node fxCntTemp\[17\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 131 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fxCntTemp\[9\] " "Info: Destination node fxCntTemp\[9\]" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 123 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { startCnt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 209 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz~reg0  " "Info: Automatically promoted node clk_25mhz~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25mhz~0 " "Info: Destination node clk_25mhz~0" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 11 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 462 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25mhz~output " "Info: Destination node clk_25mhz~output" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 11 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 463 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 29 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 208 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "Warning: 5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sel2 3.3-V LVTTL 112 " "Info: Pin sel2 uses I/O standard 3.3-V LVTTL at 112" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { sel2 } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel2" } } } } { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 8 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 21 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sel1 3.3-V LVTTL 111 " "Info: Pin sel1 uses I/O standard 3.3-V LVTTL at 111" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { sel1 } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel1" } } } } { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 8 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sel0 3.3-V LVTTL 110 " "Info: Pin sel0 uses I/O standard 3.3-V LVTTL at 110" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { sel0 } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel0" } } } } { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 8 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 19 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL 91 " "Info: Pin sysclk uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { sysclk } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 6 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 17 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx 3.3-V LVTTL 100 " "Info: Pin fx uses I/O standard 3.3-V LVTTL at 100" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { fx } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx" } } } } { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 7 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 18 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.fit.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Info: Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 15:43:06 2016 " "Info: Processing ended: Mon Jul 25 15:43:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
