$date
	Tue Sep  5 20:21:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$scope module st_dut $end
$var wire 1 ! clk $end
$var wire 1 " clkTx $end
$var wire 32 # din [31:0] $end
$var wire 1 $ reset $end
$var wire 1 % sample $end
$var wire 1 & startTx $end
$var reg 4 ' dout [3:0] $end
$var reg 32 ( mem [31:0] $end
$var reg 1 ) txBusy $end
$var reg 1 * txDone $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 +
0*
0)
b0 (
b0 '
0&
0%
1$
b11010110111001011111000110011000 #
0"
0!
$end
#5
0$
1%
1"
#10
b11010110111001011111000110011000 (
0"
1!
#15
1"
#20
0"
0!
#25
1"
0%
1&
#30
1)
0"
1!
#35
b1101110010111110001100110000000 (
b1101 '
b111 +
1"
#40
0"
0!
#45
b11100101111100011001100000000000 (
b110 '
b110 +
1"
#50
0"
1!
#55
b1011111000110011000000000000000 (
b1110 '
b101 +
1"
#60
0"
0!
#65
b11110001100110000000000000000000 (
b101 '
b100 +
1"
#70
0"
1!
#75
b11001100000000000000000000000 (
b1111 '
b11 +
1"
#80
0"
0!
#85
b10011000000000000000000000000000 (
b1 '
b10 +
1"
#90
0"
1!
#95
b10000000000000000000000000000000 (
b1001 '
b1 +
1"
#100
0"
0!
#105
1*
b0 (
b1000 '
b0 +
1"
#110
0)
0"
1!
#115
0)
1"
#120
0"
0!
#125
1"
#130
0)
0"
1!
#135
0)
1"
#140
0"
0!
#145
1"
#150
0)
0"
1!
#155
0)
1"
#160
0"
0!
#165
1"
#170
0)
0"
1!
#175
0)
1"
#180
0"
0!
#185
1"
#190
0)
0"
1!
#195
0)
1"
#200
0"
0!
#205
1"
#210
0)
0"
1!
#215
0)
1"
#220
0"
0!
#225
1"
