Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Oct 27 15:03:07 2019
| Host         : PC-LIUQIN running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file MCCPUSOC_Top_control_sets_placed.rpt
| Design       : MCCPUSOC_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   604 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             214 |          126 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           30 |
| Yes          | No                    | Yes                    |            1094 |          990 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+----------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+----------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    |                                | U_7SEG/rst                       |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              1 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |                2 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/IRWrite         | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |                2 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/IRWrite         | U_MCCPU/U_RF/AR[0]               |                2 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/q_reg[31]_1[0]  | U_MCCPU/U_DataR/AR[0]            |                2 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/AR[0]               |                2 |              2 |
|  U_7SEG/seg7_clk |                                | U_7SEG/rst                       |                1 |              3 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                4 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |                4 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                5 |              5 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |                5 |              6 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/AR[1]               |                6 |              6 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                6 |              7 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |                8 |              8 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |                7 |              8 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/AR[0]               |                8 |              8 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |                9 |              9 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |                8 |              9 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                7 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/AR[1]               |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                7 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/AR[1]               |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/AR[1]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |                9 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/AR[0]               |               10 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/AR[1]               |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/AR[1]               |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/AR[0]               |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |                8 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[27][28]_i_1_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/AR[0]               |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf_reg[19][19]_0[0] |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |               11 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/rf[28][5]_i_1_n_0   |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/AR[0]               |                9 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               10 |             11 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/IRWrite         | U_MCCPU/U_RF/AR[1]               |                9 |             16 |
|  Clk_CPU_BUFG    |                                | U_MCCPU/U_RF/AR[1]               |               17 |             17 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/IRWrite         | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               10 |             18 |
|  clk_IBUF_BUFG   |                                | U_MCCPU/U_DataR/AR[0]            |                7 |             26 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/q_reg[31]_1[0]  | U_MCCPU/U_RF/AR[1]               |               21 |             30 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/E[0]              |                                  |               30 |             32 |
|  clk_IBUF_BUFG   | U_MCCPU/U_CTRL/E[0]            | U_MCCPU/U_DataR/AR[0]            |               11 |             32 |
|  Clk_CPU_BUFG    |                                | U_MCCPU/U_RF/rf_reg[11][3]_0[0]  |               28 |             48 |
|  clk_IBUF_BUFG   |                                | U_7SEG/rst                       |               25 |             54 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/we              |                                  |               16 |             64 |
|  Clk_CPU_BUFG    |                                | U_MCCPU/U_DataR/AR[0]            |               47 |             65 |
+------------------+--------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     5 |
| 3      |                     3 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     3 |
| 9      |                     2 |
| 10     |                    32 |
| 11     |                    53 |
| 16+    |                    11 |
+--------+-----------------------+


