#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 15 17:26:42 2020
# Process ID: 14548
# Current directory: C:/ECE532/ECE532_Group5/camera_to_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11348 C:\ECE532\ECE532_Group5\camera_to_vga\camera_to_vga.xpr
# Log file: C:/ECE532/ECE532_Group5/camera_to_vga/vivado.log
# Journal file: C:/ECE532/ECE532_Group5/camera_to_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/design_1.bd}
save_project_as virtual_instruments C:/ECE532/ECE532_Group5/virtual_instruments -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT3_PORT {clk_100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "32KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_0/clk_100 (100 MHz)" }  [get_bd_cells microblaze_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset ) " }  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins axi_uartlite_0/interrupt]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mig_7series_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset ) " }  [get_bd_pins mig_7series_0/sys_rst]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_clock (100 MHz)" }  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
startgroup
set_property -dict [list CONFIG.C_I_AXI {1}] [get_bd_cells microblaze_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {/clk_wiz_0/clk_100 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/microblaze_0/M_AXI_IP} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IP]
validate_bd_design
validate_bd_design
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "/mig_7series_0/mig_ddr_interface" -diagram "design_1" 
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR2]
endgroup
undo
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "/mig_7series_0/mig_ddr_interface" -diagram "design_1" 
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodBT2:1.0 PmodBT2_0
apply_board_connection -board_interface "jc" -ip_intf "PmodBT2_0/Pmod_out" -diagram "design_1" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodBT2_0/AXI_LITE_UART} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodBT2_0/AXI_LITE_UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodBT2_0/AXI_LITE_GPIO} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodBT2_0/AXI_LITE_GPIO]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_mig_7series_0_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file mkdir C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk
file copy -force C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.runs/impl_1/design_1_wrapper.sysdef C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk -hwspec C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk/design_1_wrapper.hdf
open_bd_design {C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells microblaze_0_xlconcat]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_microblaze_0_xlconcat_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk
file copy -force C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.runs/impl_1/design_1_wrapper.sysdef C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk -hwspec C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.sdk/design_1_wrapper.hdf
