// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// implement the AND gate using gate level modelling.
// for gate level modelling, declare the inputs and outputs of the
// AND gate. Declare the AND gate itself.

// instantiate two 1 bit inputs a and b

// instantiate one 1 bit output out

// specify that the output out is a wire

// specify the truth table of the AND gate

// assign the AND of a and b to the output out

// specify the sensitivity list of the AND gate

// specify the sensitivity list.

// make connections between the AND gate and the two 1 bit inputs a and b


// instantiate the AND gate as an instance of gate_level_modelling

endmodule
