// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BatchCluster_18(
  input           in_0_valid,
  input           in_0_bits_valid,
  input           in_0_bits_skip,
  input           in_0_bits_isRVC,
  input           in_0_bits_rfwen,
  input           in_0_bits_fpwen,
  input           in_0_bits_vecwen,
  input           in_0_bits_v0wen,
  input  [8:0]    in_0_bits_wpdest,
  input  [7:0]    in_0_bits_wdest,
  input  [8:0]    in_0_bits_otherwpdest_0,
  input  [8:0]    in_0_bits_otherwpdest_1,
  input  [8:0]    in_0_bits_otherwpdest_2,
  input  [8:0]    in_0_bits_otherwpdest_3,
  input  [8:0]    in_0_bits_otherwpdest_4,
  input  [8:0]    in_0_bits_otherwpdest_5,
  input  [8:0]    in_0_bits_otherwpdest_6,
  input  [8:0]    in_0_bits_otherwpdest_7,
  input  [8:0]    in_0_bits_otherwpdest_8,
  input  [8:0]    in_0_bits_otherwpdest_9,
  input  [8:0]    in_0_bits_otherwpdest_10,
  input  [8:0]    in_0_bits_otherwpdest_11,
  input  [8:0]    in_0_bits_otherwpdest_12,
  input  [8:0]    in_0_bits_otherwpdest_13,
  input  [8:0]    in_0_bits_otherwpdest_14,
  input  [8:0]    in_0_bits_otherwpdest_15,
  input  [63:0]   in_0_bits_pc,
  input  [31:0]   in_0_bits_instr,
  input  [9:0]    in_0_bits_robIdx,
  input  [6:0]    in_0_bits_lqIdx,
  input  [6:0]    in_0_bits_sqIdx,
  input           in_0_bits_isLoad,
  input           in_0_bits_isStore,
  input  [7:0]    in_0_bits_nFused,
  input  [7:0]    in_0_bits_special,
  input  [7:0]    in_0_bits_coreid,
  input  [7:0]    in_0_bits_index,
  input           in_1_valid,
  input           in_1_bits_valid,
  input           in_1_bits_skip,
  input           in_1_bits_isRVC,
  input           in_1_bits_rfwen,
  input           in_1_bits_fpwen,
  input           in_1_bits_vecwen,
  input           in_1_bits_v0wen,
  input  [8:0]    in_1_bits_wpdest,
  input  [7:0]    in_1_bits_wdest,
  input  [8:0]    in_1_bits_otherwpdest_0,
  input  [8:0]    in_1_bits_otherwpdest_1,
  input  [8:0]    in_1_bits_otherwpdest_2,
  input  [8:0]    in_1_bits_otherwpdest_3,
  input  [8:0]    in_1_bits_otherwpdest_4,
  input  [8:0]    in_1_bits_otherwpdest_5,
  input  [8:0]    in_1_bits_otherwpdest_6,
  input  [8:0]    in_1_bits_otherwpdest_7,
  input  [8:0]    in_1_bits_otherwpdest_8,
  input  [8:0]    in_1_bits_otherwpdest_9,
  input  [8:0]    in_1_bits_otherwpdest_10,
  input  [8:0]    in_1_bits_otherwpdest_11,
  input  [8:0]    in_1_bits_otherwpdest_12,
  input  [8:0]    in_1_bits_otherwpdest_13,
  input  [8:0]    in_1_bits_otherwpdest_14,
  input  [8:0]    in_1_bits_otherwpdest_15,
  input  [63:0]   in_1_bits_pc,
  input  [31:0]   in_1_bits_instr,
  input  [9:0]    in_1_bits_robIdx,
  input  [6:0]    in_1_bits_lqIdx,
  input  [6:0]    in_1_bits_sqIdx,
  input           in_1_bits_isLoad,
  input           in_1_bits_isStore,
  input  [7:0]    in_1_bits_nFused,
  input  [7:0]    in_1_bits_special,
  input  [7:0]    in_1_bits_coreid,
  input  [7:0]    in_1_bits_index,
  input           in_2_valid,
  input           in_2_bits_valid,
  input           in_2_bits_skip,
  input           in_2_bits_isRVC,
  input           in_2_bits_rfwen,
  input           in_2_bits_fpwen,
  input           in_2_bits_vecwen,
  input           in_2_bits_v0wen,
  input  [8:0]    in_2_bits_wpdest,
  input  [7:0]    in_2_bits_wdest,
  input  [8:0]    in_2_bits_otherwpdest_0,
  input  [8:0]    in_2_bits_otherwpdest_1,
  input  [8:0]    in_2_bits_otherwpdest_2,
  input  [8:0]    in_2_bits_otherwpdest_3,
  input  [8:0]    in_2_bits_otherwpdest_4,
  input  [8:0]    in_2_bits_otherwpdest_5,
  input  [8:0]    in_2_bits_otherwpdest_6,
  input  [8:0]    in_2_bits_otherwpdest_7,
  input  [8:0]    in_2_bits_otherwpdest_8,
  input  [8:0]    in_2_bits_otherwpdest_9,
  input  [8:0]    in_2_bits_otherwpdest_10,
  input  [8:0]    in_2_bits_otherwpdest_11,
  input  [8:0]    in_2_bits_otherwpdest_12,
  input  [8:0]    in_2_bits_otherwpdest_13,
  input  [8:0]    in_2_bits_otherwpdest_14,
  input  [8:0]    in_2_bits_otherwpdest_15,
  input  [63:0]   in_2_bits_pc,
  input  [31:0]   in_2_bits_instr,
  input  [9:0]    in_2_bits_robIdx,
  input  [6:0]    in_2_bits_lqIdx,
  input  [6:0]    in_2_bits_sqIdx,
  input           in_2_bits_isLoad,
  input           in_2_bits_isStore,
  input  [7:0]    in_2_bits_nFused,
  input  [7:0]    in_2_bits_special,
  input  [7:0]    in_2_bits_coreid,
  input  [7:0]    in_2_bits_index,
  input           in_3_valid,
  input           in_3_bits_valid,
  input           in_3_bits_skip,
  input           in_3_bits_isRVC,
  input           in_3_bits_rfwen,
  input           in_3_bits_fpwen,
  input           in_3_bits_vecwen,
  input           in_3_bits_v0wen,
  input  [8:0]    in_3_bits_wpdest,
  input  [7:0]    in_3_bits_wdest,
  input  [8:0]    in_3_bits_otherwpdest_0,
  input  [8:0]    in_3_bits_otherwpdest_1,
  input  [8:0]    in_3_bits_otherwpdest_2,
  input  [8:0]    in_3_bits_otherwpdest_3,
  input  [8:0]    in_3_bits_otherwpdest_4,
  input  [8:0]    in_3_bits_otherwpdest_5,
  input  [8:0]    in_3_bits_otherwpdest_6,
  input  [8:0]    in_3_bits_otherwpdest_7,
  input  [8:0]    in_3_bits_otherwpdest_8,
  input  [8:0]    in_3_bits_otherwpdest_9,
  input  [8:0]    in_3_bits_otherwpdest_10,
  input  [8:0]    in_3_bits_otherwpdest_11,
  input  [8:0]    in_3_bits_otherwpdest_12,
  input  [8:0]    in_3_bits_otherwpdest_13,
  input  [8:0]    in_3_bits_otherwpdest_14,
  input  [8:0]    in_3_bits_otherwpdest_15,
  input  [63:0]   in_3_bits_pc,
  input  [31:0]   in_3_bits_instr,
  input  [9:0]    in_3_bits_robIdx,
  input  [6:0]    in_3_bits_lqIdx,
  input  [6:0]    in_3_bits_sqIdx,
  input           in_3_bits_isLoad,
  input           in_3_bits_isStore,
  input  [7:0]    in_3_bits_nFused,
  input  [7:0]    in_3_bits_special,
  input  [7:0]    in_3_bits_coreid,
  input  [7:0]    in_3_bits_index,
  input           in_4_valid,
  input           in_4_bits_valid,
  input           in_4_bits_skip,
  input           in_4_bits_isRVC,
  input           in_4_bits_rfwen,
  input           in_4_bits_fpwen,
  input           in_4_bits_vecwen,
  input           in_4_bits_v0wen,
  input  [8:0]    in_4_bits_wpdest,
  input  [7:0]    in_4_bits_wdest,
  input  [8:0]    in_4_bits_otherwpdest_0,
  input  [8:0]    in_4_bits_otherwpdest_1,
  input  [8:0]    in_4_bits_otherwpdest_2,
  input  [8:0]    in_4_bits_otherwpdest_3,
  input  [8:0]    in_4_bits_otherwpdest_4,
  input  [8:0]    in_4_bits_otherwpdest_5,
  input  [8:0]    in_4_bits_otherwpdest_6,
  input  [8:0]    in_4_bits_otherwpdest_7,
  input  [8:0]    in_4_bits_otherwpdest_8,
  input  [8:0]    in_4_bits_otherwpdest_9,
  input  [8:0]    in_4_bits_otherwpdest_10,
  input  [8:0]    in_4_bits_otherwpdest_11,
  input  [8:0]    in_4_bits_otherwpdest_12,
  input  [8:0]    in_4_bits_otherwpdest_13,
  input  [8:0]    in_4_bits_otherwpdest_14,
  input  [8:0]    in_4_bits_otherwpdest_15,
  input  [63:0]   in_4_bits_pc,
  input  [31:0]   in_4_bits_instr,
  input  [9:0]    in_4_bits_robIdx,
  input  [6:0]    in_4_bits_lqIdx,
  input  [6:0]    in_4_bits_sqIdx,
  input           in_4_bits_isLoad,
  input           in_4_bits_isStore,
  input  [7:0]    in_4_bits_nFused,
  input  [7:0]    in_4_bits_special,
  input  [7:0]    in_4_bits_coreid,
  input  [7:0]    in_4_bits_index,
  input           in_5_valid,
  input           in_5_bits_valid,
  input           in_5_bits_skip,
  input           in_5_bits_isRVC,
  input           in_5_bits_rfwen,
  input           in_5_bits_fpwen,
  input           in_5_bits_vecwen,
  input           in_5_bits_v0wen,
  input  [8:0]    in_5_bits_wpdest,
  input  [7:0]    in_5_bits_wdest,
  input  [8:0]    in_5_bits_otherwpdest_0,
  input  [8:0]    in_5_bits_otherwpdest_1,
  input  [8:0]    in_5_bits_otherwpdest_2,
  input  [8:0]    in_5_bits_otherwpdest_3,
  input  [8:0]    in_5_bits_otherwpdest_4,
  input  [8:0]    in_5_bits_otherwpdest_5,
  input  [8:0]    in_5_bits_otherwpdest_6,
  input  [8:0]    in_5_bits_otherwpdest_7,
  input  [8:0]    in_5_bits_otherwpdest_8,
  input  [8:0]    in_5_bits_otherwpdest_9,
  input  [8:0]    in_5_bits_otherwpdest_10,
  input  [8:0]    in_5_bits_otherwpdest_11,
  input  [8:0]    in_5_bits_otherwpdest_12,
  input  [8:0]    in_5_bits_otherwpdest_13,
  input  [8:0]    in_5_bits_otherwpdest_14,
  input  [8:0]    in_5_bits_otherwpdest_15,
  input  [63:0]   in_5_bits_pc,
  input  [31:0]   in_5_bits_instr,
  input  [9:0]    in_5_bits_robIdx,
  input  [6:0]    in_5_bits_lqIdx,
  input  [6:0]    in_5_bits_sqIdx,
  input           in_5_bits_isLoad,
  input           in_5_bits_isStore,
  input  [7:0]    in_5_bits_nFused,
  input  [7:0]    in_5_bits_special,
  input  [7:0]    in_5_bits_coreid,
  input  [7:0]    in_5_bits_index,
  input           in_6_valid,
  input           in_6_bits_valid,
  input           in_6_bits_skip,
  input           in_6_bits_isRVC,
  input           in_6_bits_rfwen,
  input           in_6_bits_fpwen,
  input           in_6_bits_vecwen,
  input           in_6_bits_v0wen,
  input  [8:0]    in_6_bits_wpdest,
  input  [7:0]    in_6_bits_wdest,
  input  [8:0]    in_6_bits_otherwpdest_0,
  input  [8:0]    in_6_bits_otherwpdest_1,
  input  [8:0]    in_6_bits_otherwpdest_2,
  input  [8:0]    in_6_bits_otherwpdest_3,
  input  [8:0]    in_6_bits_otherwpdest_4,
  input  [8:0]    in_6_bits_otherwpdest_5,
  input  [8:0]    in_6_bits_otherwpdest_6,
  input  [8:0]    in_6_bits_otherwpdest_7,
  input  [8:0]    in_6_bits_otherwpdest_8,
  input  [8:0]    in_6_bits_otherwpdest_9,
  input  [8:0]    in_6_bits_otherwpdest_10,
  input  [8:0]    in_6_bits_otherwpdest_11,
  input  [8:0]    in_6_bits_otherwpdest_12,
  input  [8:0]    in_6_bits_otherwpdest_13,
  input  [8:0]    in_6_bits_otherwpdest_14,
  input  [8:0]    in_6_bits_otherwpdest_15,
  input  [63:0]   in_6_bits_pc,
  input  [31:0]   in_6_bits_instr,
  input  [9:0]    in_6_bits_robIdx,
  input  [6:0]    in_6_bits_lqIdx,
  input  [6:0]    in_6_bits_sqIdx,
  input           in_6_bits_isLoad,
  input           in_6_bits_isStore,
  input  [7:0]    in_6_bits_nFused,
  input  [7:0]    in_6_bits_special,
  input  [7:0]    in_6_bits_coreid,
  input  [7:0]    in_6_bits_index,
  input           in_7_valid,
  input           in_7_bits_valid,
  input           in_7_bits_skip,
  input           in_7_bits_isRVC,
  input           in_7_bits_rfwen,
  input           in_7_bits_fpwen,
  input           in_7_bits_vecwen,
  input           in_7_bits_v0wen,
  input  [8:0]    in_7_bits_wpdest,
  input  [7:0]    in_7_bits_wdest,
  input  [8:0]    in_7_bits_otherwpdest_0,
  input  [8:0]    in_7_bits_otherwpdest_1,
  input  [8:0]    in_7_bits_otherwpdest_2,
  input  [8:0]    in_7_bits_otherwpdest_3,
  input  [8:0]    in_7_bits_otherwpdest_4,
  input  [8:0]    in_7_bits_otherwpdest_5,
  input  [8:0]    in_7_bits_otherwpdest_6,
  input  [8:0]    in_7_bits_otherwpdest_7,
  input  [8:0]    in_7_bits_otherwpdest_8,
  input  [8:0]    in_7_bits_otherwpdest_9,
  input  [8:0]    in_7_bits_otherwpdest_10,
  input  [8:0]    in_7_bits_otherwpdest_11,
  input  [8:0]    in_7_bits_otherwpdest_12,
  input  [8:0]    in_7_bits_otherwpdest_13,
  input  [8:0]    in_7_bits_otherwpdest_14,
  input  [8:0]    in_7_bits_otherwpdest_15,
  input  [63:0]   in_7_bits_pc,
  input  [31:0]   in_7_bits_instr,
  input  [9:0]    in_7_bits_robIdx,
  input  [6:0]    in_7_bits_lqIdx,
  input  [6:0]    in_7_bits_sqIdx,
  input           in_7_bits_isLoad,
  input           in_7_bits_isStore,
  input  [7:0]    in_7_bits_nFused,
  input  [7:0]    in_7_bits_special,
  input  [7:0]    in_7_bits_coreid,
  input  [7:0]    in_7_bits_index,
  output [4095:0] out_data,
  output [15:0]   out_info,
  input  [10:0]   status_base_data_bytes,
  input  [5:0]    status_base_info_size,
  output [10:0]   status_sum_data_bytes,
  output [5:0]    status_sum_info_size
);

  wire [1:0]   _GEN = {1'h0, in_0_valid};
  wire [1:0]   _GEN_0 = {1'h0, in_1_valid};
  wire [1:0]   valid_sum_1 = 2'(_GEN + _GEN_0);
  wire [1:0]   _GEN_1 = {1'h0, in_2_valid};
  wire [1:0]   _valid_sum_T_10 = 2'(_GEN + 2'(_GEN_0 + _GEN_1));
  wire [1:0]   _GEN_2 = {1'h0, in_3_valid};
  wire [2:0]   valid_sum_3 = 3'({1'h0, 2'(_GEN + _GEN_0)} + {1'h0, 2'(_GEN_1 + _GEN_2)});
  wire [1:0]   _GEN_3 = {1'h0, in_4_valid};
  wire [2:0]   valid_sum_4 =
    3'({1'h0, 2'(_GEN + _GEN_0)} + {1'h0, 2'(_GEN_1 + 2'(_GEN_2 + _GEN_3))});
  wire [1:0]   _GEN_4 = {1'h0, in_5_valid};
  wire [2:0]   valid_sum_5 =
    3'({1'h0, 2'(_GEN + 2'(_GEN_0 + _GEN_1))} + {1'h0, 2'(_GEN_2 + 2'(_GEN_3 + _GEN_4))});
  wire [1:0]   _GEN_5 = {1'h0, in_6_valid};
  wire [2:0]   _valid_sum_T_68 =
    3'({1'h0, 2'(_GEN + 2'(_GEN_0 + _GEN_1))}
       + 3'({1'h0, 2'(_GEN_2 + _GEN_3)} + {1'h0, 2'(_GEN_4 + _GEN_5)}));
  wire [3:0]   valid_sum_7 =
    4'({1'h0, 3'({1'h0, 2'(_GEN + _GEN_0)} + {1'h0, 2'(_GEN_1 + _GEN_2)})}
       + {1'h0,
          3'({1'h0, 2'(_GEN_3 + _GEN_4)} + {1'h0, 2'(_GEN_5 + {1'h0, in_7_valid})})});
  wire [511:0] aligned_1 =
    {in_1_bits_index,
     in_1_bits_coreid,
     in_1_bits_special,
     in_1_bits_nFused,
     7'h0,
     in_1_bits_isStore,
     7'h0,
     in_1_bits_isLoad,
     1'h0,
     in_1_bits_sqIdx,
     1'h0,
     in_1_bits_lqIdx,
     6'h0,
     in_1_bits_robIdx,
     in_1_bits_instr,
     in_1_bits_pc,
     7'h0,
     in_1_bits_otherwpdest_15,
     7'h0,
     in_1_bits_otherwpdest_14,
     7'h0,
     in_1_bits_otherwpdest_13,
     7'h0,
     in_1_bits_otherwpdest_12,
     7'h0,
     in_1_bits_otherwpdest_11,
     7'h0,
     in_1_bits_otherwpdest_10,
     7'h0,
     in_1_bits_otherwpdest_9,
     7'h0,
     in_1_bits_otherwpdest_8,
     7'h0,
     in_1_bits_otherwpdest_7,
     7'h0,
     in_1_bits_otherwpdest_6,
     7'h0,
     in_1_bits_otherwpdest_5,
     7'h0,
     in_1_bits_otherwpdest_4,
     7'h0,
     in_1_bits_otherwpdest_3,
     7'h0,
     in_1_bits_otherwpdest_2,
     7'h0,
     in_1_bits_otherwpdest_1,
     7'h0,
     in_1_bits_otherwpdest_0,
     in_1_bits_wdest,
     7'h0,
     in_1_bits_wpdest,
     7'h0,
     in_1_bits_v0wen,
     7'h0,
     in_1_bits_vecwen,
     7'h0,
     in_1_bits_fpwen,
     7'h0,
     in_1_bits_rfwen,
     7'h0,
     in_1_bits_isRVC,
     7'h0,
     in_1_bits_skip,
     7'h0,
     in_1_bits_valid};
  wire [511:0] aligned_2 =
    {in_2_bits_index,
     in_2_bits_coreid,
     in_2_bits_special,
     in_2_bits_nFused,
     7'h0,
     in_2_bits_isStore,
     7'h0,
     in_2_bits_isLoad,
     1'h0,
     in_2_bits_sqIdx,
     1'h0,
     in_2_bits_lqIdx,
     6'h0,
     in_2_bits_robIdx,
     in_2_bits_instr,
     in_2_bits_pc,
     7'h0,
     in_2_bits_otherwpdest_15,
     7'h0,
     in_2_bits_otherwpdest_14,
     7'h0,
     in_2_bits_otherwpdest_13,
     7'h0,
     in_2_bits_otherwpdest_12,
     7'h0,
     in_2_bits_otherwpdest_11,
     7'h0,
     in_2_bits_otherwpdest_10,
     7'h0,
     in_2_bits_otherwpdest_9,
     7'h0,
     in_2_bits_otherwpdest_8,
     7'h0,
     in_2_bits_otherwpdest_7,
     7'h0,
     in_2_bits_otherwpdest_6,
     7'h0,
     in_2_bits_otherwpdest_5,
     7'h0,
     in_2_bits_otherwpdest_4,
     7'h0,
     in_2_bits_otherwpdest_3,
     7'h0,
     in_2_bits_otherwpdest_2,
     7'h0,
     in_2_bits_otherwpdest_1,
     7'h0,
     in_2_bits_otherwpdest_0,
     in_2_bits_wdest,
     7'h0,
     in_2_bits_wpdest,
     7'h0,
     in_2_bits_v0wen,
     7'h0,
     in_2_bits_vecwen,
     7'h0,
     in_2_bits_fpwen,
     7'h0,
     in_2_bits_rfwen,
     7'h0,
     in_2_bits_isRVC,
     7'h0,
     in_2_bits_skip,
     7'h0,
     in_2_bits_valid};
  wire [511:0] aligned_3 =
    {in_3_bits_index,
     in_3_bits_coreid,
     in_3_bits_special,
     in_3_bits_nFused,
     7'h0,
     in_3_bits_isStore,
     7'h0,
     in_3_bits_isLoad,
     1'h0,
     in_3_bits_sqIdx,
     1'h0,
     in_3_bits_lqIdx,
     6'h0,
     in_3_bits_robIdx,
     in_3_bits_instr,
     in_3_bits_pc,
     7'h0,
     in_3_bits_otherwpdest_15,
     7'h0,
     in_3_bits_otherwpdest_14,
     7'h0,
     in_3_bits_otherwpdest_13,
     7'h0,
     in_3_bits_otherwpdest_12,
     7'h0,
     in_3_bits_otherwpdest_11,
     7'h0,
     in_3_bits_otherwpdest_10,
     7'h0,
     in_3_bits_otherwpdest_9,
     7'h0,
     in_3_bits_otherwpdest_8,
     7'h0,
     in_3_bits_otherwpdest_7,
     7'h0,
     in_3_bits_otherwpdest_6,
     7'h0,
     in_3_bits_otherwpdest_5,
     7'h0,
     in_3_bits_otherwpdest_4,
     7'h0,
     in_3_bits_otherwpdest_3,
     7'h0,
     in_3_bits_otherwpdest_2,
     7'h0,
     in_3_bits_otherwpdest_1,
     7'h0,
     in_3_bits_otherwpdest_0,
     in_3_bits_wdest,
     7'h0,
     in_3_bits_wpdest,
     7'h0,
     in_3_bits_v0wen,
     7'h0,
     in_3_bits_vecwen,
     7'h0,
     in_3_bits_fpwen,
     7'h0,
     in_3_bits_rfwen,
     7'h0,
     in_3_bits_isRVC,
     7'h0,
     in_3_bits_skip,
     7'h0,
     in_3_bits_valid};
  wire [511:0] aligned_4 =
    {in_4_bits_index,
     in_4_bits_coreid,
     in_4_bits_special,
     in_4_bits_nFused,
     7'h0,
     in_4_bits_isStore,
     7'h0,
     in_4_bits_isLoad,
     1'h0,
     in_4_bits_sqIdx,
     1'h0,
     in_4_bits_lqIdx,
     6'h0,
     in_4_bits_robIdx,
     in_4_bits_instr,
     in_4_bits_pc,
     7'h0,
     in_4_bits_otherwpdest_15,
     7'h0,
     in_4_bits_otherwpdest_14,
     7'h0,
     in_4_bits_otherwpdest_13,
     7'h0,
     in_4_bits_otherwpdest_12,
     7'h0,
     in_4_bits_otherwpdest_11,
     7'h0,
     in_4_bits_otherwpdest_10,
     7'h0,
     in_4_bits_otherwpdest_9,
     7'h0,
     in_4_bits_otherwpdest_8,
     7'h0,
     in_4_bits_otherwpdest_7,
     7'h0,
     in_4_bits_otherwpdest_6,
     7'h0,
     in_4_bits_otherwpdest_5,
     7'h0,
     in_4_bits_otherwpdest_4,
     7'h0,
     in_4_bits_otherwpdest_3,
     7'h0,
     in_4_bits_otherwpdest_2,
     7'h0,
     in_4_bits_otherwpdest_1,
     7'h0,
     in_4_bits_otherwpdest_0,
     in_4_bits_wdest,
     7'h0,
     in_4_bits_wpdest,
     7'h0,
     in_4_bits_v0wen,
     7'h0,
     in_4_bits_vecwen,
     7'h0,
     in_4_bits_fpwen,
     7'h0,
     in_4_bits_rfwen,
     7'h0,
     in_4_bits_isRVC,
     7'h0,
     in_4_bits_skip,
     7'h0,
     in_4_bits_valid};
  wire [511:0] aligned_5 =
    {in_5_bits_index,
     in_5_bits_coreid,
     in_5_bits_special,
     in_5_bits_nFused,
     7'h0,
     in_5_bits_isStore,
     7'h0,
     in_5_bits_isLoad,
     1'h0,
     in_5_bits_sqIdx,
     1'h0,
     in_5_bits_lqIdx,
     6'h0,
     in_5_bits_robIdx,
     in_5_bits_instr,
     in_5_bits_pc,
     7'h0,
     in_5_bits_otherwpdest_15,
     7'h0,
     in_5_bits_otherwpdest_14,
     7'h0,
     in_5_bits_otherwpdest_13,
     7'h0,
     in_5_bits_otherwpdest_12,
     7'h0,
     in_5_bits_otherwpdest_11,
     7'h0,
     in_5_bits_otherwpdest_10,
     7'h0,
     in_5_bits_otherwpdest_9,
     7'h0,
     in_5_bits_otherwpdest_8,
     7'h0,
     in_5_bits_otherwpdest_7,
     7'h0,
     in_5_bits_otherwpdest_6,
     7'h0,
     in_5_bits_otherwpdest_5,
     7'h0,
     in_5_bits_otherwpdest_4,
     7'h0,
     in_5_bits_otherwpdest_3,
     7'h0,
     in_5_bits_otherwpdest_2,
     7'h0,
     in_5_bits_otherwpdest_1,
     7'h0,
     in_5_bits_otherwpdest_0,
     in_5_bits_wdest,
     7'h0,
     in_5_bits_wpdest,
     7'h0,
     in_5_bits_v0wen,
     7'h0,
     in_5_bits_vecwen,
     7'h0,
     in_5_bits_fpwen,
     7'h0,
     in_5_bits_rfwen,
     7'h0,
     in_5_bits_isRVC,
     7'h0,
     in_5_bits_skip,
     7'h0,
     in_5_bits_valid};
  wire [511:0] aligned_6 =
    {in_6_bits_index,
     in_6_bits_coreid,
     in_6_bits_special,
     in_6_bits_nFused,
     7'h0,
     in_6_bits_isStore,
     7'h0,
     in_6_bits_isLoad,
     1'h0,
     in_6_bits_sqIdx,
     1'h0,
     in_6_bits_lqIdx,
     6'h0,
     in_6_bits_robIdx,
     in_6_bits_instr,
     in_6_bits_pc,
     7'h0,
     in_6_bits_otherwpdest_15,
     7'h0,
     in_6_bits_otherwpdest_14,
     7'h0,
     in_6_bits_otherwpdest_13,
     7'h0,
     in_6_bits_otherwpdest_12,
     7'h0,
     in_6_bits_otherwpdest_11,
     7'h0,
     in_6_bits_otherwpdest_10,
     7'h0,
     in_6_bits_otherwpdest_9,
     7'h0,
     in_6_bits_otherwpdest_8,
     7'h0,
     in_6_bits_otherwpdest_7,
     7'h0,
     in_6_bits_otherwpdest_6,
     7'h0,
     in_6_bits_otherwpdest_5,
     7'h0,
     in_6_bits_otherwpdest_4,
     7'h0,
     in_6_bits_otherwpdest_3,
     7'h0,
     in_6_bits_otherwpdest_2,
     7'h0,
     in_6_bits_otherwpdest_1,
     7'h0,
     in_6_bits_otherwpdest_0,
     in_6_bits_wdest,
     7'h0,
     in_6_bits_wpdest,
     7'h0,
     in_6_bits_v0wen,
     7'h0,
     in_6_bits_vecwen,
     7'h0,
     in_6_bits_fpwen,
     7'h0,
     in_6_bits_rfwen,
     7'h0,
     in_6_bits_isRVC,
     7'h0,
     in_6_bits_skip,
     7'h0,
     in_6_bits_valid};
  wire [511:0] aligned_7 =
    {in_7_bits_index,
     in_7_bits_coreid,
     in_7_bits_special,
     in_7_bits_nFused,
     7'h0,
     in_7_bits_isStore,
     7'h0,
     in_7_bits_isLoad,
     1'h0,
     in_7_bits_sqIdx,
     1'h0,
     in_7_bits_lqIdx,
     6'h0,
     in_7_bits_robIdx,
     in_7_bits_instr,
     in_7_bits_pc,
     7'h0,
     in_7_bits_otherwpdest_15,
     7'h0,
     in_7_bits_otherwpdest_14,
     7'h0,
     in_7_bits_otherwpdest_13,
     7'h0,
     in_7_bits_otherwpdest_12,
     7'h0,
     in_7_bits_otherwpdest_11,
     7'h0,
     in_7_bits_otherwpdest_10,
     7'h0,
     in_7_bits_otherwpdest_9,
     7'h0,
     in_7_bits_otherwpdest_8,
     7'h0,
     in_7_bits_otherwpdest_7,
     7'h0,
     in_7_bits_otherwpdest_6,
     7'h0,
     in_7_bits_otherwpdest_5,
     7'h0,
     in_7_bits_otherwpdest_4,
     7'h0,
     in_7_bits_otherwpdest_3,
     7'h0,
     in_7_bits_otherwpdest_2,
     7'h0,
     in_7_bits_otherwpdest_1,
     7'h0,
     in_7_bits_otherwpdest_0,
     in_7_bits_wdest,
     7'h0,
     in_7_bits_wpdest,
     7'h0,
     in_7_bits_v0wen,
     7'h0,
     in_7_bits_vecwen,
     7'h0,
     in_7_bits_fpwen,
     7'h0,
     in_7_bits_rfwen,
     7'h0,
     in_7_bits_isRVC,
     7'h0,
     in_7_bits_skip,
     7'h0,
     in_7_bits_valid};
  assign out_data =
    {(&_valid_sum_T_68) & in_7_valid ? aligned_7 : 512'h0,
     (valid_sum_5 == 3'h6 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h6 & in_7_valid ? aligned_7 : 512'h0),
     (valid_sum_4 == 3'h5 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h5 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h5 & in_7_valid ? aligned_7 : 512'h0),
     (valid_sum_3 == 3'h4 & in_4_valid ? aligned_4 : 512'h0)
       | (valid_sum_4 == 3'h4 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h4 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h4 & in_7_valid ? aligned_7 : 512'h0),
     ((&_valid_sum_T_10) & in_3_valid ? aligned_3 : 512'h0)
       | (valid_sum_3 == 3'h3 & in_4_valid ? aligned_4 : 512'h0)
       | (valid_sum_4 == 3'h3 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h3 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h3 & in_7_valid ? aligned_7 : 512'h0),
     (valid_sum_1 == 2'h2 & in_2_valid ? aligned_2 : 512'h0)
       | (_valid_sum_T_10 == 2'h2 & in_3_valid ? aligned_3 : 512'h0)
       | (valid_sum_3 == 3'h2 & in_4_valid ? aligned_4 : 512'h0)
       | (valid_sum_4 == 3'h2 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h2 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h2 & in_7_valid ? aligned_7 : 512'h0),
     (in_0_valid & in_1_valid ? aligned_1 : 512'h0)
       | (valid_sum_1 == 2'h1 & in_2_valid ? aligned_2 : 512'h0)
       | (_valid_sum_T_10 == 2'h1 & in_3_valid ? aligned_3 : 512'h0)
       | (valid_sum_3 == 3'h1 & in_4_valid ? aligned_4 : 512'h0)
       | (valid_sum_4 == 3'h1 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h1 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h1 & in_7_valid ? aligned_7 : 512'h0),
     (in_0_valid
        ? {in_0_bits_index,
           in_0_bits_coreid,
           in_0_bits_special,
           in_0_bits_nFused,
           7'h0,
           in_0_bits_isStore,
           7'h0,
           in_0_bits_isLoad,
           1'h0,
           in_0_bits_sqIdx,
           1'h0,
           in_0_bits_lqIdx,
           6'h0,
           in_0_bits_robIdx,
           in_0_bits_instr,
           in_0_bits_pc,
           7'h0,
           in_0_bits_otherwpdest_15,
           7'h0,
           in_0_bits_otherwpdest_14,
           7'h0,
           in_0_bits_otherwpdest_13,
           7'h0,
           in_0_bits_otherwpdest_12,
           7'h0,
           in_0_bits_otherwpdest_11,
           7'h0,
           in_0_bits_otherwpdest_10,
           7'h0,
           in_0_bits_otherwpdest_9,
           7'h0,
           in_0_bits_otherwpdest_8,
           7'h0,
           in_0_bits_otherwpdest_7,
           7'h0,
           in_0_bits_otherwpdest_6,
           7'h0,
           in_0_bits_otherwpdest_5,
           7'h0,
           in_0_bits_otherwpdest_4,
           7'h0,
           in_0_bits_otherwpdest_3,
           7'h0,
           in_0_bits_otherwpdest_2,
           7'h0,
           in_0_bits_otherwpdest_1,
           7'h0,
           in_0_bits_otherwpdest_0,
           in_0_bits_wdest,
           7'h0,
           in_0_bits_wpdest,
           7'h0,
           in_0_bits_v0wen,
           7'h0,
           in_0_bits_vecwen,
           7'h0,
           in_0_bits_fpwen,
           7'h0,
           in_0_bits_rfwen,
           7'h0,
           in_0_bits_isRVC,
           7'h0,
           in_0_bits_skip,
           7'h0,
           in_0_bits_valid}
        : 512'h0) | (~in_0_valid & in_1_valid ? aligned_1 : 512'h0)
       | (valid_sum_1 == 2'h0 & in_2_valid ? aligned_2 : 512'h0)
       | (_valid_sum_T_10 == 2'h0 & in_3_valid ? aligned_3 : 512'h0)
       | (valid_sum_3 == 3'h0 & in_4_valid ? aligned_4 : 512'h0)
       | (valid_sum_4 == 3'h0 & in_5_valid ? aligned_5 : 512'h0)
       | (valid_sum_5 == 3'h0 & in_6_valid ? aligned_6 : 512'h0)
       | (_valid_sum_T_68 == 3'h0 & in_7_valid ? aligned_7 : 512'h0)};
  assign out_info = (|valid_sum_7) ? {12'h0, valid_sum_7} : 16'h0;
  assign status_sum_data_bytes =
    11'(status_base_data_bytes
        + {1'h0,
           valid_sum_7 == 4'h8,
           {valid_sum_7 == 4'h4,
            {valid_sum_7 == 4'h2, valid_sum_7 == 4'h1, 6'h0}
              | (valid_sum_7 == 4'h3 ? 8'hC0 : 8'h0)}
             | (valid_sum_7 == 4'h5 ? 9'h140 : 9'h0)
             | (valid_sum_7 == 4'h6 ? 9'h180 : 9'h0)
             | (valid_sum_7 == 4'h7 ? 9'h1C0 : 9'h0)});
  assign status_sum_info_size = 6'(status_base_info_size + {5'h0, |valid_sum_7});
endmodule

