*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:36:56 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>

*** Copyright (c) 2010-2014, Fondazione Bruno Kessler

*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado

*** This version of NuSMV is linked to the MiniSat SAT solver. 
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson

-- specification !(!FALSE U !(!(input = iL & (TRUE U input = iM)) | (!((output = oW & !(input = iM)) &  X (!(input = iM) U (output = oX & !(input = iM)))) U (input = iM | output = oY))))  is true
-- specification !(!FALSE U !(!((input = iE & !(input = iC)) & (TRUE U input = iC)) | (!(output = oZ) U (input = iP | input = iC))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 1.1 <-
    state = s0
    input = iA
    output = null
  -> State: 1.2 <-
    state = s1
    input = null
    output = oX
  -> State: 1.3 <-
    input = iP
    output = null
  -> State: 1.4 <-
    state = s5
    input = null
    output = oX
  -> State: 1.5 <-
    input = iR
    output = null
  -> State: 1.6 <-
    state = s22
    input = null
    output = oX
  -> State: 1.7 <-
    input = iD
    output = null
  -> State: 1.8 <-
    state = s41
    input = null
    output = oZ
  -> State: 1.9 <-
    input = iJ
    output = null
  -> State: 1.10 <-
    state = s6
    input = null
    output = oV
  -> State: 1.11 <-
    input = iE
    output = null
  -> State: 1.12 <-
    state = s7
    input = null
    output = oX
  -> State: 1.13 <-
    input = iE
    output = null
  -> State: 1.14 <-
    state = s3
    input = null
    output = oY
  -> State: 1.15 <-
    input = iL
    output = null
  -> State: 1.16 <-
    state = s11
    input = null
    output = oY
  -> State: 1.17 <-
    input = iB
    output = null
  -> State: 1.18 <-
    state = s12
    input = null
    output = oY
  -> State: 1.19 <-
    input = iB
    output = null
  -> State: 1.20 <-
    state = s15
    input = null
    output = oZ
  -> State: 1.21 <-
    input = iC
    output = null
  -> State: 1.22 <-
    state = s18
    input = null
    output = oY
  -> State: 1.23 <-
    input = iD
    output = null
  -> State: 1.24 <-
    state = s8
    input = null
    output = oY
  -> State: 1.25 <-
    input = iT
    output = null
  -> State: 1.26 <-
    state = s20
    input = null
    output = oY
  -> State: 1.27 <-
    input = iA
    output = null
  -> State: 1.28 <-
    state = s25
    input = null
    output = oX
  -> State: 1.29 <-
    input = iC
    output = null
  -> State: 1.30 <-
    state = s17
    input = null
    output = oV
  -> State: 1.31 <-
    input = iO
    output = null
  -> State: 1.32 <-
    state = s18
    input = null
    output = oY
  -> State: 1.33 <-
    input = iA
    output = null
  -> State: 1.34 <-
    state = s36
    input = null
    output = oY
  -> State: 1.35 <-
    input = iE
    output = null
  -> State: 1.36 <-
    state = s27
    input = null
    output = oZ
  -> State: 1.37 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 1.38 <-
    state = s8
    input = null
    output = oY
  -> State: 1.39 <-
    input = iT
    output = null
  -> State: 1.40 <-
    state = s20
    input = null
    output = oY
  -> State: 1.41 <-
    input = iA
    output = null
  -> State: 1.42 <-
    state = s25
    input = null
    output = oX
  -> State: 1.43 <-
    input = iC
    output = null
  -> State: 1.44 <-
    state = s17
    input = null
    output = oV
  -> State: 1.45 <-
    input = iO
    output = null
  -> State: 1.46 <-
    state = s18
    input = null
    output = oY
  -> State: 1.47 <-
    input = iD
    output = null
  -> State: 1.48 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iO) | !(!FALSE U !(!(input = iE) | (TRUE U output = oZ)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 2.1 <-
    state = s0
    input = iP
    output = null
  -> State: 2.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 2.3 <-
    input = iO
    output = null
  -> State: 2.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 2.5 <-
    input = iN
    output = null
  -> State: 2.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 2.7 <-
    input = iJ
    output = null
  -> State: 2.8 <-
    state = s47
    input = null
    output = oY
  -> State: 2.9 <-
    input = iD
    output = null
  -> State: 2.10 <-
    state = s48
    input = null
    output = oV
  -> State: 2.11 <-
    input = iF
    output = null
  -> State: 2.12 <-
    state = s6
    input = null
    output = oX
  -> State: 2.13 <-
    input = iE
    output = null
  -> State: 2.14 <-
    state = s7
    input = null
    output = oX
  -> State: 2.15 <-
    input = iE
    output = null
  -> State: 2.16 <-
    state = s3
    input = null
    output = oY
  -- Loop starts here
  -> State: 2.17 <-
    input = iL
    output = null
  -> State: 2.18 <-
    state = s11
    input = null
    output = oY
  -> State: 2.19 <-
    input = iB
    output = null
  -> State: 2.20 <-
    state = s12
    input = null
    output = oY
  -> State: 2.21 <-
    input = iO
    output = null
  -> State: 2.22 <-
    state = s3
    input = null
    output = oV
  -> State: 2.23 <-
    input = iL
    output = null
-- specification !(!FALSE U !(!(input = iO) | (TRUE U ((output = oW & !(output = oZ)) &  X (!(output = oZ) U output = oX)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 3.1 <-
    state = s0
    input = iA
    output = null
  -> State: 3.2 <-
    state = s1
    input = null
    output = oX
  -> State: 3.3 <-
    input = iM
    output = null
  -> State: 3.4 <-
    state = s4
    input = null
    output = oY
  -> State: 3.5 <-
    input = iF
    output = null
  -> State: 3.6 <-
    state = s26
    input = null
    output = oV
  -> State: 3.7 <-
    input = iO
    output = null
  -- Loop starts here
  -> State: 3.8 <-
    state = s6
    input = null
    output = oZ
  -> State: 3.9 <-
    input = iE
    output = null
  -> State: 3.10 <-
    state = s7
    input = null
    output = oX
  -> State: 3.11 <-
    input = iE
    output = null
  -> State: 3.12 <-
    state = s3
    input = null
    output = oY
  -> State: 3.13 <-
    input = iL
    output = null
  -> State: 3.14 <-
    state = s11
    input = null
    output = oY
  -> State: 3.15 <-
    input = iB
    output = null
  -> State: 3.16 <-
    state = s12
    input = null
    output = oY
  -> State: 3.17 <-
    input = iB
    output = null
  -> State: 3.18 <-
    state = s15
    input = null
    output = oZ
  -> State: 3.19 <-
    input = iJ
    output = null
  -> State: 3.20 <-
    state = s19
    input = null
    output = oY
  -> State: 3.21 <-
    input = iB
    output = null
  -> State: 3.22 <-
    state = s6
    input = null
    output = oZ
-- specification !(!FALSE U !(input = iT & (!(!(output = oX)) | !(!(output = oX) U !((!(input = iD) | (!(output = oX) U (output = oU & !(output = oX)))) | output = oX)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 4.1 <-
    state = s0
    input = iP
    output = null
  -> State: 4.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 4.3 <-
    input = iO
    output = null
  -> State: 4.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 4.5 <-
    input = iN
    output = null
  -> State: 4.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 4.7 <-
    input = iJ
    output = null
  -> State: 4.8 <-
    state = s47
    input = null
    output = oY
  -> State: 4.9 <-
    input = iD
    output = null
  -> State: 4.10 <-
    state = s48
    input = null
    output = oV
  -> State: 4.11 <-
    input = iF
    output = null
  -> State: 4.12 <-
    state = s6
    input = null
    output = oX
  -> State: 4.13 <-
    input = iE
    output = null
  -> State: 4.14 <-
    state = s7
    input = null
    output = oX
  -> State: 4.15 <-
    input = iE
    output = null
  -> State: 4.16 <-
    state = s3
    input = null
    output = oY
  -> State: 4.17 <-
    input = iO
    output = null
  -> State: 4.18 <-
    state = s32
    input = null
    output = oZ
  -> State: 4.19 <-
    input = iN
    output = null
  -> State: 4.20 <-
    state = s45
    input = null
    output = oZ
  -> State: 4.21 <-
    input = iR
    output = null
  -> State: 4.22 <-
    state = s0
    input = null
    output = oZ
  -> State: 4.23 <-
    input = iP
    output = null
-- specification (!(TRUE U input = iD) | (!((output = oY & !(input = iD)) &  X (!(input = iD) U (output = oV & !(input = iD)))) U (input = iD | output = oX)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 5.1 <-
    state = s0
    input = iP
    output = null
  -> State: 5.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 5.3 <-
    input = iL
    output = null
  -> State: 5.4 <-
    state = s11
    input = null
    output = oY
  -> State: 5.5 <-
    input = iB
    output = null
  -> State: 5.6 <-
    state = s12
    input = null
    output = oY
  -> State: 5.7 <-
    input = iO
    output = null
  -> State: 5.8 <-
    state = s3
    input = null
    output = oV
  -> State: 5.9 <-
    input = iO
    output = null
  -> State: 5.10 <-
    state = s32
    input = null
    output = oZ
  -> State: 5.11 <-
    input = iN
    output = null
  -> State: 5.12 <-
    state = s45
    input = null
    output = oZ
  -> State: 5.13 <-
    input = iR
    output = null
  -> State: 5.14 <-
    state = s0
    input = null
    output = oZ
  -> State: 5.15 <-
    input = iA
    output = null
  -> State: 5.16 <-
    state = s1
    input = null
    output = oX
  -> State: 5.17 <-
    input = iL
    output = null
  -> State: 5.18 <-
    state = s21
    input = null
    output = oV
  -> State: 5.19 <-
    input = iD
    output = null
  -> State: 5.20 <-
    state = s24
    input = null
    output = oZ
  -> State: 5.21 <-
    input = iR
    output = null
  -> State: 5.22 <-
    state = s43
    input = null
    output = oY
  -> State: 5.23 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 5.24 <-
    state = s5
    input = null
    output = oZ
  -> State: 5.25 <-
    input = iR
    output = null
  -> State: 5.26 <-
    state = s22
    input = null
    output = oX
  -> State: 5.27 <-
    input = iJ
    output = null
  -> State: 5.28 <-
    state = s23
    input = null
    output = oZ
  -> State: 5.29 <-
    input = iF
    output = null
  -> State: 5.30 <-
    state = s0
    input = null
    output = oY
  -> State: 5.31 <-
    input = iP
    output = null
  -> State: 5.32 <-
    state = s3
    input = null
    output = oZ
  -> State: 5.33 <-
    input = iL
    output = null
  -> State: 5.34 <-
    state = s11
    input = null
    output = oY
  -> State: 5.35 <-
    input = iB
    output = null
  -> State: 5.36 <-
    state = s12
    input = null
    output = oY
  -> State: 5.37 <-
    input = iE
    output = null
  -> State: 5.38 <-
    state = s5
    input = null
    output = oZ
-- specification !(!FALSE U !(!(input = iN) | ((!((output = oX & !(output = oZ)) &  X (!(output = oZ) U (output = oU & !(output = oZ)))) U (output = oZ | input = iB)) | !(!FALSE U !(!(output = oX &  X (TRUE U output = oU)))))))  is true
-- specification (!(TRUE U output = oX) | (!(output = oX) U ((input = iG & !(output = oX)) &  X (!(output = oX) U input = iR))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 6.1 <-
    state = s0
    input = iP
    output = null
  -> State: 6.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 6.3 <-
    input = iL
    output = null
  -> State: 6.4 <-
    state = s11
    input = null
    output = oY
  -> State: 6.5 <-
    input = iB
    output = null
  -> State: 6.6 <-
    state = s12
    input = null
    output = oY
  -> State: 6.7 <-
    input = iE
    output = null
  -> State: 6.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 6.9 <-
    input = iR
    output = null
  -> State: 6.10 <-
    state = s22
    input = null
    output = oX
  -> State: 6.11 <-
    input = iD
    output = null
  -> State: 6.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 6.13 <-
    input = iF
    output = null
  -> State: 6.14 <-
    state = s11
    input = null
    output = oY
  -> State: 6.15 <-
    input = iG
    output = null
  -> State: 6.16 <-
    state = s13
    input = null
    output = oY
  -> State: 6.17 <-
    input = iF
    output = null
  -> State: 6.18 <-
    state = s14
    input = null
    output = oZ
  -> State: 6.19 <-
    input = iL
    output = null
  -> State: 6.20 <-
    state = s3
    input = null
    output = oZ
  -> State: 6.21 <-
    input = iO
    output = null
  -> State: 6.22 <-
    state = s32
    input = null
    output = oZ
  -> State: 6.23 <-
    input = iN
    output = null
  -> State: 6.24 <-
    state = s45
    input = null
    output = oZ
  -> State: 6.25 <-
    input = iR
    output = null
  -> State: 6.26 <-
    state = s0
    input = null
    output = oZ
  -> State: 6.27 <-
    input = iP
    output = null
-- specification (!(TRUE U input = iR) | ((!(input = iH) | (!(input = iR) U (((output = oU & !(input = iR)) & !(output = oV)) &  X ((!(input = iR) & !(output = oV)) U output = oY)))) U input = iR))  is true
-- specification !(!FALSE U !(!(input = iJ) | ((!(input = iQ) | (!(input = iI) U (((output = oX & !(input = iI)) & !(output = oZ)) &  X ((!(input = iI) & !(output = oZ)) U output = oV)))) U (input = iI | !(!FALSE U !(!(input = iQ) | ((output = oX & !(output = oZ)) &  X (!(output = oZ) U output = oV))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 7.1 <-
    state = s0
    input = iA
    output = null
  -> State: 7.2 <-
    state = s1
    input = null
    output = oX
  -> State: 7.3 <-
    input = iM
    output = null
  -> State: 7.4 <-
    state = s4
    input = null
    output = oY
  -> State: 7.5 <-
    input = iF
    output = null
  -> State: 7.6 <-
    state = s26
    input = null
    output = oV
  -> State: 7.7 <-
    input = iJ
    output = null
  -> State: 7.8 <-
    state = s33
    input = null
    output = oV
  -> State: 7.9 <-
    input = iM
    output = null
  -> State: 7.10 <-
    state = s1
    input = null
    output = oV
  -> State: 7.11 <-
    input = iL
    output = null
  -> State: 7.12 <-
    state = s21
    input = null
    output = oV
  -> State: 7.13 <-
    input = iQ
    output = null
  -> State: 7.14 <-
    state = s29
    input = null
    output = oV
  -> State: 7.15 <-
    input = iR
    output = null
  -> State: 7.16 <-
    state = s30
    input = null
    output = oY
  -> State: 7.17 <-
    input = iD
    output = null
  -> State: 7.18 <-
    state = s31
    input = null
    output = oV
  -> State: 7.19 <-
    input = iR
    output = null
  -> State: 7.20 <-
    state = s27
    input = null
    output = oZ
  -> State: 7.21 <-
    input = iP
    output = null
  -- Loop starts here
  -> State: 7.22 <-
    state = s8
    input = null
    output = oY
  -> State: 7.23 <-
    input = iT
    output = null
  -> State: 7.24 <-
    state = s20
    input = null
    output = oY
  -> State: 7.25 <-
    input = iJ
    output = null
  -> State: 7.26 <-
    state = s37
    input = null
    output = oV
  -> State: 7.27 <-
    input = iB
    output = null
  -> State: 7.28 <-
    state = s8
    input = null
    output = oY
-- specification (!(TRUE U input = iP) | (!(output = oX) U (input = iP | ((input = iM & !(output = oX)) &  X (!(output = oX) U input = iD)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 8.1 <-
    state = s0
    input = iQ
    output = null
  -> State: 8.2 <-
    state = s8
    input = null
    output = oY
  -> State: 8.3 <-
    input = iT
    output = null
  -> State: 8.4 <-
    state = s20
    input = null
    output = oY
  -> State: 8.5 <-
    input = iJ
    output = null
  -> State: 8.6 <-
    state = s37
    input = null
    output = oV
  -> State: 8.7 <-
    input = iD
    output = null
  -> State: 8.8 <-
    state = s8
    input = null
    output = oX
  -> State: 8.9 <-
    input = iT
    output = null
  -> State: 8.10 <-
    state = s20
    input = null
    output = oY
  -> State: 8.11 <-
    input = iA
    output = null
  -> State: 8.12 <-
    state = s25
    input = null
    output = oX
  -> State: 8.13 <-
    input = iC
    output = null
  -> State: 8.14 <-
    state = s17
    input = null
    output = oV
  -> State: 8.15 <-
    input = iB
    output = null
  -> State: 8.16 <-
    state = s27
    input = null
    output = oX
  -> State: 8.17 <-
    input = iP
    output = null
  -- Loop starts here
  -> State: 8.18 <-
    state = s8
    input = null
    output = oY
  -> State: 8.19 <-
    input = iT
    output = null
  -> State: 8.20 <-
    state = s20
    input = null
    output = oY
  -> State: 8.21 <-
    input = iA
    output = null
  -> State: 8.22 <-
    state = s25
    input = null
    output = oX
  -> State: 8.23 <-
    input = iC
    output = null
  -> State: 8.24 <-
    state = s17
    input = null
    output = oV
  -> State: 8.25 <-
    input = iB
    output = null
  -> State: 8.26 <-
    state = s27
    input = null
    output = oX
  -> State: 8.27 <-
    input = iP
    output = null
  -> State: 8.28 <-
    state = s8
    input = null
    output = oY
-- specification (!(TRUE U output = oZ) | ((!(input = iL) | (!(output = oZ) U ((output = oW & !(output = oZ)) &  X (!(output = oZ) U output = oY)))) U output = oZ))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 9.1 <-
    state = s0
    input = iA
    output = null
  -> State: 9.2 <-
    state = s1
    input = null
    output = oX
  -> State: 9.3 <-
    input = iL
    output = null
  -> State: 9.4 <-
    state = s21
    input = null
    output = oV
  -> State: 9.5 <-
    input = iD
    output = null
  -> State: 9.6 <-
    state = s24
    input = null
    output = oZ
  -> State: 9.7 <-
    input = iD
    output = null
  -> State: 9.8 <-
    state = s35
    input = null
    output = oV
  -> State: 9.9 <-
    input = iG
    output = null
  -> State: 9.10 <-
    state = s13
    input = null
    output = oV
  -> State: 9.11 <-
    input = iF
    output = null
  -> State: 9.12 <-
    state = s14
    input = null
    output = oZ
  -> State: 9.13 <-
    input = iL
    output = null
  -> State: 9.14 <-
    state = s3
    input = null
    output = oZ
  -> State: 9.15 <-
    input = iO
    output = null
  -> State: 9.16 <-
    state = s32
    input = null
    output = oZ
  -> State: 9.17 <-
    input = iN
    output = null
  -> State: 9.18 <-
    state = s45
    input = null
    output = oZ
  -> State: 9.19 <-
    input = iR
    output = null
  -> State: 9.20 <-
    state = s0
    input = null
    output = oZ
  -> State: 9.21 <-
    input = iA
    output = null
-- specification !(!FALSE U !(!(input = iS) | !(!FALSE U !(!(input = iC) | (TRUE U output = oZ)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 10.1 <-
    state = s0
    input = iP
    output = null
  -> State: 10.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 10.3 <-
    input = iO
    output = null
  -> State: 10.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 10.5 <-
    input = iN
    output = null
  -> State: 10.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 10.7 <-
    input = iJ
    output = null
  -> State: 10.8 <-
    state = s47
    input = null
    output = oY
  -> State: 10.9 <-
    input = iD
    output = null
  -> State: 10.10 <-
    state = s48
    input = null
    output = oV
  -> State: 10.11 <-
    input = iF
    output = null
  -> State: 10.12 <-
    state = s6
    input = null
    output = oX
  -> State: 10.13 <-
    input = iS
    output = null
  -> State: 10.14 <-
    state = s42
    input = null
    output = oV
  -> State: 10.15 <-
    input = iF
    output = null
  -> State: 10.16 <-
    state = s17
    input = null
    output = oY
  -> State: 10.17 <-
    input = iB
    output = null
  -> State: 10.18 <-
    state = s27
    input = null
    output = oX
  -> State: 10.19 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 10.20 <-
    state = s8
    input = null
    output = oY
  -> State: 10.21 <-
    input = iT
    output = null
  -> State: 10.22 <-
    state = s20
    input = null
    output = oY
  -> State: 10.23 <-
    input = iJ
    output = null
  -> State: 10.24 <-
    state = s37
    input = null
    output = oV
  -> State: 10.25 <-
    input = iB
    output = null
  -> State: 10.26 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iS & (TRUE U input = iR)) | (!((output = oU & !(input = iR)) &  X (!(input = iR) U (output = oX & !(input = iR)))) U (input = iR | input = iD))))  is true
-- specification !(!FALSE U !(!(input = iT & (TRUE U input = iB)) | (!((output = oW & !(input = iB)) &  X (!(input = iB) U (output = oV & !(input = iB)))) U (input = iB | input = iK))))  is true
-- specification !(!FALSE U !(!(input = iD) | (TRUE U output = oV)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 11.1 <-
    state = s0
    input = iP
    output = null
  -> State: 11.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 11.3 <-
    input = iL
    output = null
  -> State: 11.4 <-
    state = s11
    input = null
    output = oY
  -> State: 11.5 <-
    input = iB
    output = null
  -> State: 11.6 <-
    state = s12
    input = null
    output = oY
  -> State: 11.7 <-
    input = iE
    output = null
  -> State: 11.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 11.9 <-
    input = iR
    output = null
  -> State: 11.10 <-
    state = s22
    input = null
    output = oX
  -> State: 11.11 <-
    input = iD
    output = null
  -> State: 11.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 11.13 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 11.14 <-
    state = s11
    input = null
    output = oY
  -> State: 11.15 <-
    input = iI
    output = null
  -> State: 11.16 <-
    state = s14
    input = null
    output = oZ
  -> State: 11.17 <-
    input = iL
    output = null
  -> State: 11.18 <-
    state = s3
    input = null
    output = oZ
  -> State: 11.19 <-
    input = iL
    output = null
  -> State: 11.20 <-
    state = s11
    input = null
    output = oY
-- specification !(!FALSE U !(input = iN & (!(!(input = iO)) | !(!(input = iO) U !((!(input = iT) | (!(input = iO) U (output = oU & !(input = iO)))) | input = iO)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 12.1 <-
    state = s0
    input = iP
    output = null
  -> State: 12.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 12.3 <-
    input = iL
    output = null
  -> State: 12.4 <-
    state = s11
    input = null
    output = oY
  -> State: 12.5 <-
    input = iN
    output = null
  -> State: 12.6 <-
    state = s36
    input = null
    output = oX
  -> State: 12.7 <-
    input = iE
    output = null
  -> State: 12.8 <-
    state = s27
    input = null
    output = oZ
  -> State: 12.9 <-
    input = iP
    output = null
  -> State: 12.10 <-
    state = s8
    input = null
    output = oY
  -> State: 12.11 <-
    input = iT
    output = null
  -- Loop starts here
  -> State: 12.12 <-
    state = s20
    input = null
    output = oY
  -> State: 12.13 <-
    input = iA
    output = null
  -> State: 12.14 <-
    state = s25
    input = null
    output = oX
  -> State: 12.15 <-
    input = iC
    output = null
  -> State: 12.16 <-
    state = s17
    input = null
    output = oV
  -> State: 12.17 <-
    input = iO
    output = null
  -> State: 12.18 <-
    state = s18
    input = null
    output = oY
  -> State: 12.19 <-
    input = iD
    output = null
  -> State: 12.20 <-
    state = s8
    input = null
    output = oY
  -> State: 12.21 <-
    input = iT
    output = null
  -> State: 12.22 <-
    state = s20
    input = null
    output = oY
-- specification !(!FALSE U !(input = iR & (!(!(output = oU)) | !(!(output = oU) U !((!(input = iD) | (!(output = oU) U (output = oX & !(output = oU)))) | output = oU)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 13.1 <-
    state = s0
    input = iP
    output = null
  -> State: 13.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 13.3 <-
    input = iL
    output = null
  -> State: 13.4 <-
    state = s11
    input = null
    output = oY
  -> State: 13.5 <-
    input = iB
    output = null
  -> State: 13.6 <-
    state = s12
    input = null
    output = oY
  -> State: 13.7 <-
    input = iE
    output = null
  -> State: 13.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 13.9 <-
    input = iR
    output = null
  -> State: 13.10 <-
    state = s22
    input = null
    output = oX
  -> State: 13.11 <-
    input = iD
    output = null
  -> State: 13.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 13.13 <-
    input = iL
    output = null
  -> State: 13.14 <-
    state = s42
    input = null
    output = oY
  -> State: 13.15 <-
    input = iF
    output = null
  -> State: 13.16 <-
    state = s17
    input = null
    output = oY
  -> State: 13.17 <-
    input = iO
    output = null
  -> State: 13.18 <-
    state = s18
    input = null
    output = oY
  -> State: 13.19 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 13.20 <-
    state = s8
    input = null
    output = oY
  -> State: 13.21 <-
    input = iT
    output = null
  -> State: 13.22 <-
    state = s20
    input = null
    output = oY
  -> State: 13.23 <-
    input = iJ
    output = null
  -> State: 13.24 <-
    state = s37
    input = null
    output = oV
  -> State: 13.25 <-
    input = iB
    output = null
  -> State: 13.26 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(output = oW & (TRUE U input = iS)) | (!((output = oU & !(input = iS)) &  X (!(input = iS) U (output = oY & !(input = iS)))) U (input = iS | input = iQ))))  is true
-- specification !(!FALSE U !(!(input = iJ) | !(!FALSE U !(!(input = iM) | ((output = oX & !(output = oV)) &  X (!(output = oV) U output = oW))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 14.1 <-
    state = s0
    input = iP
    output = null
  -> State: 14.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 14.3 <-
    input = iO
    output = null
  -> State: 14.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 14.5 <-
    input = iN
    output = null
  -> State: 14.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 14.7 <-
    input = iJ
    output = null
  -> State: 14.8 <-
    state = s47
    input = null
    output = oY
  -> State: 14.9 <-
    input = iR
    output = null
  -> State: 14.10 <-
    state = s5
    input = null
    output = oX
  -> State: 14.11 <-
    input = iR
    output = null
  -> State: 14.12 <-
    state = s22
    input = null
    output = oX
  -> State: 14.13 <-
    input = iF
    output = null
  -> State: 14.14 <-
    state = s1
    input = null
    output = oZ
  -> State: 14.15 <-
    input = iM
    output = null
  -> State: 14.16 <-
    state = s4
    input = null
    output = oY
  -> State: 14.17 <-
    input = iF
    output = null
  -> State: 14.18 <-
    state = s26
    input = null
    output = oV
  -> State: 14.19 <-
    input = iT
    output = null
  -> State: 14.20 <-
    state = s18
    input = null
    output = oX
  -- Loop starts here
  -> State: 14.21 <-
    input = iD
    output = null
  -> State: 14.22 <-
    state = s8
    input = null
    output = oY
  -> State: 14.23 <-
    input = iT
    output = null
  -> State: 14.24 <-
    state = s20
    input = null
    output = oY
  -> State: 14.25 <-
    input = iA
    output = null
  -> State: 14.26 <-
    state = s25
    input = null
    output = oX
  -> State: 14.27 <-
    input = iC
    output = null
  -> State: 14.28 <-
    state = s17
    input = null
    output = oV
  -> State: 14.29 <-
    input = iO
    output = null
  -> State: 14.30 <-
    state = s18
    input = null
    output = oY
  -> State: 14.31 <-
    input = iD
    output = null
-- specification (!(TRUE U output = oY) | (!(output = oU) U (output = oY | ((output = oW & !(output = oU)) &  X (!(output = oU) U output = oX)))))  is true
-- specification !(!FALSE U !(!(input = iF) | ((!(input = iH) | (!(input = iG) U ((output = oV & !(input = iG)) &  X (!(input = iG) U output = oY)))) U (input = iG | !(!FALSE U !(!(input = iH) | (output = oV &  X (TRUE U output = oY))))))))  is true
-- specification !(!FALSE U !(input = iO & (!( X (TRUE U input = iE)) |  X (TRUE U (input = iE & (TRUE U output = oW))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 15.1 <-
    state = s0
    input = iP
    output = null
  -> State: 15.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 15.3 <-
    input = iL
    output = null
  -> State: 15.4 <-
    state = s11
    input = null
    output = oY
  -> State: 15.5 <-
    input = iN
    output = null
  -> State: 15.6 <-
    state = s36
    input = null
    output = oX
  -> State: 15.7 <-
    input = iE
    output = null
  -> State: 15.8 <-
    state = s27
    input = null
    output = oZ
  -- Loop starts here
  -> State: 15.9 <-
    input = iP
    output = null
  -> State: 15.10 <-
    state = s8
    input = null
    output = oY
  -> State: 15.11 <-
    input = iT
    output = null
  -> State: 15.12 <-
    state = s20
    input = null
    output = oY
  -> State: 15.13 <-
    input = iA
    output = null
  -> State: 15.14 <-
    state = s25
    input = null
    output = oX
  -> State: 15.15 <-
    input = iC
    output = null
  -> State: 15.16 <-
    state = s17
    input = null
    output = oV
  -> State: 15.17 <-
    input = iB
    output = null
  -> State: 15.18 <-
    state = s27
    input = null
    output = oX
  -> State: 15.19 <-
    input = iP
    output = null
-- specification (!(!FALSE U !(!(input = iN))) | (TRUE U (input = iN & !(!(input = iP) U !(!(output = oV) | input = iP)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 16.1 <-
    state = s0
    input = iP
    output = null
  -> State: 16.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 16.3 <-
    input = iL
    output = null
  -> State: 16.4 <-
    state = s11
    input = null
    output = oY
  -> State: 16.5 <-
    input = iB
    output = null
  -> State: 16.6 <-
    state = s12
    input = null
    output = oY
  -> State: 16.7 <-
    input = iE
    output = null
  -> State: 16.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 16.9 <-
    input = iR
    output = null
  -> State: 16.10 <-
    state = s22
    input = null
    output = oX
  -> State: 16.11 <-
    input = iJ
    output = null
  -> State: 16.12 <-
    state = s23
    input = null
    output = oZ
  -> State: 16.13 <-
    input = iF
    output = null
  -> State: 16.14 <-
    state = s0
    input = null
    output = oY
  -> State: 16.15 <-
    input = iP
    output = null
  -> State: 16.16 <-
    state = s3
    input = null
    output = oZ
  -> State: 16.17 <-
    input = iO
    output = null
  -> State: 16.18 <-
    state = s32
    input = null
    output = oZ
  -> State: 16.19 <-
    input = iN
    output = null
  -> State: 16.20 <-
    state = s45
    input = null
    output = oZ
  -> State: 16.21 <-
    input = iR
    output = null
  -> State: 16.22 <-
    state = s0
    input = null
    output = oZ
  -> State: 16.23 <-
    input = iA
    output = null
  -> State: 16.24 <-
    state = s1
    input = null
    output = oX
  -> State: 16.25 <-
    input = iR
    output = null
  -> State: 16.26 <-
    state = s2
    input = null
    output = oZ
  -> State: 16.27 <-
    input = iN
    output = null
  -> State: 16.28 <-
    state = s46
    input = null
    output = oV
  -> State: 16.29 <-
    input = iB
    output = null
  -> State: 16.30 <-
    state = s0
    input = null
    output = oV
  -> State: 16.31 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(input = iC & (TRUE U input = iH)) | ((!(input = iI) | (!(input = iH) U ((output = oW & !(input = iH)) &  X (!(input = iH) U output = oY)))) U input = iH)))  is true
-- specification !(!FALSE U !(!(input = iH & (TRUE U output = oY)) | ((!(input = iM) | (!(output = oY) U ((output = oZ & !(output = oY)) &  X (!(output = oY) U output = oX)))) U output = oY)))  is true
-- specification (!(!FALSE U !(!(input = iL))) | (!(input = iL) U (input = iL & (!(TRUE U (output = oV &  X (TRUE U output = oW))) | (!(output = oV) U input = iB)))))  is true
-- specification !(!FALSE U !(!(output = oX & (TRUE U input = iF)) | ((input = iL & (!( X (!(input = iF) U input = iP)) |  X (!(input = iF) U (input = iP & (TRUE U output = oY))))) U input = iF)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 17.1 <-
    state = s0
    input = iP
    output = null
  -> State: 17.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 17.3 <-
    input = iL
    output = null
  -> State: 17.4 <-
    state = s11
    input = null
    output = oY
  -> State: 17.5 <-
    input = iB
    output = null
  -> State: 17.6 <-
    state = s12
    input = null
    output = oY
  -> State: 17.7 <-
    input = iE
    output = null
  -> State: 17.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 17.9 <-
    input = iR
    output = null
  -> State: 17.10 <-
    state = s22
    input = null
    output = oX
  -> State: 17.11 <-
    input = iD
    output = null
  -> State: 17.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 17.13 <-
    input = iI
    output = null
  -> State: 17.14 <-
    state = s3
    input = null
    output = oX
  -> State: 17.15 <-
    input = iO
    output = null
  -> State: 17.16 <-
    state = s32
    input = null
    output = oZ
  -> State: 17.17 <-
    input = iN
    output = null
  -> State: 17.18 <-
    state = s45
    input = null
    output = oZ
  -> State: 17.19 <-
    input = iR
    output = null
  -> State: 17.20 <-
    state = s0
    input = null
    output = oZ
  -> State: 17.21 <-
    input = iP
    output = null
  -> State: 17.22 <-
    state = s3
    input = null
    output = oZ
  -> State: 17.23 <-
    input = iL
    output = null
  -> State: 17.24 <-
    state = s11
    input = null
    output = oY
  -> State: 17.25 <-
    input = iB
    output = null
  -> State: 17.26 <-
    state = s12
    input = null
    output = oY
  -> State: 17.27 <-
    input = iM
    output = null
  -> State: 17.28 <-
    state = s9
    input = null
    output = oV
  -> State: 17.29 <-
    input = iB
    output = null
  -> State: 17.30 <-
    state = s10
    input = null
    output = oV
  -> State: 17.31 <-
    input = iN
    output = null
  -> State: 17.32 <-
    state = s38
    input = null
    output = oZ
  -> State: 17.33 <-
    input = iI
    output = null
  -> State: 17.34 <-
    state = s40
    input = null
    output = oY
  -> State: 17.35 <-
    input = iK
    output = null
  -> State: 17.36 <-
    state = s2
    input = null
    output = oY
  -> State: 17.37 <-
    input = iP
    output = null
  -> State: 17.38 <-
    state = s9
    input = null
    output = oV
  -> State: 17.39 <-
    input = iF
    output = null
  -> State: 17.40 <-
    state = s5
    input = null
    output = oV
  -> State: 17.41 <-
    input = iR
    output = null
  -> State: 17.42 <-
    state = s22
    input = null
    output = oX
  -> State: 17.43 <-
    input = iD
    output = null
  -> State: 17.44 <-
    state = s41
    input = null
    output = oZ
  -> State: 17.45 <-
    input = iI
    output = null
  -> State: 17.46 <-
    state = s3
    input = null
    output = oX
  -- Loop starts here
  -> State: 17.47 <-
    input = iO
    output = null
  -> State: 17.48 <-
    state = s32
    input = null
    output = oZ
  -> State: 17.49 <-
    input = iN
    output = null
  -> State: 17.50 <-
    state = s45
    input = null
    output = oZ
  -> State: 17.51 <-
    input = iR
    output = null
  -> State: 17.52 <-
    state = s0
    input = null
    output = oZ
  -> State: 17.53 <-
    input = iA
    output = null
  -> State: 17.54 <-
    state = s1
    input = null
    output = oX
  -> State: 17.55 <-
    input = iL
    output = null
  -> State: 17.56 <-
    state = s21
    input = null
    output = oV
  -> State: 17.57 <-
    input = iA
    output = null
  -> State: 17.58 <-
    state = s14
    input = null
    output = oX
  -> State: 17.59 <-
    input = iL
    output = null
  -> State: 17.60 <-
    state = s3
    input = null
    output = oZ
  -> State: 17.61 <-
    input = iO
    output = null
-- specification !(!FALSE U !(!((input = iD & !(input = iF)) & (TRUE U input = iF)) | ((!(input = iK) | (!(input = iF) U (output = oV & !(input = iF)))) U input = iF)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 18.1 <-
    state = s0
    input = iP
    output = null
  -> State: 18.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 18.3 <-
    input = iL
    output = null
  -> State: 18.4 <-
    state = s11
    input = null
    output = oY
  -> State: 18.5 <-
    input = iB
    output = null
  -> State: 18.6 <-
    state = s12
    input = null
    output = oY
  -> State: 18.7 <-
    input = iE
    output = null
  -> State: 18.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 18.9 <-
    input = iR
    output = null
  -> State: 18.10 <-
    state = s22
    input = null
    output = oX
  -> State: 18.11 <-
    input = iD
    output = null
  -> State: 18.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 18.13 <-
    input = iI
    output = null
  -> State: 18.14 <-
    state = s3
    input = null
    output = oX
  -> State: 18.15 <-
    input = iO
    output = null
  -> State: 18.16 <-
    state = s32
    input = null
    output = oZ
  -> State: 18.17 <-
    input = iN
    output = null
  -> State: 18.18 <-
    state = s45
    input = null
    output = oZ
  -> State: 18.19 <-
    input = iR
    output = null
  -> State: 18.20 <-
    state = s0
    input = null
    output = oZ
  -> State: 18.21 <-
    input = iA
    output = null
  -> State: 18.22 <-
    state = s1
    input = null
    output = oX
  -> State: 18.23 <-
    input = iR
    output = null
  -> State: 18.24 <-
    state = s2
    input = null
    output = oZ
  -> State: 18.25 <-
    input = iK
    output = null
  -> State: 18.26 <-
    state = s6
    input = null
    output = oX
  -> State: 18.27 <-
    input = iE
    output = null
  -> State: 18.28 <-
    state = s7
    input = null
    output = oX
  -> State: 18.29 <-
    input = iE
    output = null
  -> State: 18.30 <-
    state = s3
    input = null
    output = oY
  -> State: 18.31 <-
    input = iL
    output = null
  -> State: 18.32 <-
    state = s11
    input = null
    output = oY
  -> State: 18.33 <-
    input = iG
    output = null
  -> State: 18.34 <-
    state = s13
    input = null
    output = oY
  -> State: 18.35 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 18.36 <-
    state = s14
    input = null
    output = oZ
  -> State: 18.37 <-
    input = iL
    output = null
  -> State: 18.38 <-
    state = s3
    input = null
    output = oZ
  -> State: 18.39 <-
    input = iL
    output = null
  -> State: 18.40 <-
    state = s11
    input = null
    output = oY
  -> State: 18.41 <-
    input = iI
    output = null
  -> State: 18.42 <-
    state = s14
    input = null
    output = oZ
-- specification !(!FALSE U !(!((input = iC & !(output = oU)) & (TRUE U output = oU)) | ((!(input = iR) | (!(output = oU) U (output = oW & !(output = oU)))) U output = oU)))  is true
-- specification (!(TRUE U (output = oY &  X (TRUE U output = oW))) | (!(output = oY) U output = oX))  is true
-- specification !(!FALSE U !(!(input = iM) | (TRUE U (output = oY &  X (TRUE U output = oW)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 19.1 <-
    state = s0
    input = iP
    output = null
  -> State: 19.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 19.3 <-
    input = iL
    output = null
  -> State: 19.4 <-
    state = s11
    input = null
    output = oY
  -> State: 19.5 <-
    input = iB
    output = null
  -> State: 19.6 <-
    state = s12
    input = null
    output = oY
  -> State: 19.7 <-
    input = iM
    output = null
  -- Loop starts here
  -> State: 19.8 <-
    state = s9
    input = null
    output = oV
  -> State: 19.9 <-
    input = iF
    output = null
  -> State: 19.10 <-
    state = s5
    input = null
    output = oV
  -> State: 19.11 <-
    input = iR
    output = null
  -> State: 19.12 <-
    state = s22
    input = null
    output = oX
  -> State: 19.13 <-
    input = iF
    output = null
  -> State: 19.14 <-
    state = s1
    input = null
    output = oZ
  -> State: 19.15 <-
    input = iR
    output = null
  -> State: 19.16 <-
    state = s2
    input = null
    output = oZ
  -> State: 19.17 <-
    input = iP
    output = null
  -> State: 19.18 <-
    state = s9
    input = null
    output = oV
-- specification (!(TRUE U input = iK) | ((!(input = iI) | (!(input = iK) U ((output = oX & !(input = iK)) &  X (!(input = iK) U output = oV)))) U input = iK))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 20.1 <-
    state = s0
    input = iP
    output = null
  -> State: 20.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 20.3 <-
    input = iO
    output = null
  -> State: 20.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 20.5 <-
    input = iN
    output = null
  -> State: 20.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 20.7 <-
    input = iR
    output = null
  -> State: 20.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 20.9 <-
    input = iA
    output = null
  -> State: 20.10 <-
    state = s1
    input = null
    output = oX
  -> State: 20.11 <-
    input = iR
    output = null
  -> State: 20.12 <-
    state = s2
    input = null
    output = oZ
  -> State: 20.13 <-
    input = iP
    output = null
  -> State: 20.14 <-
    state = s9
    input = null
    output = oV
  -> State: 20.15 <-
    input = iB
    output = null
  -> State: 20.16 <-
    state = s10
    input = null
    output = oV
  -> State: 20.17 <-
    input = iN
    output = null
  -> State: 20.18 <-
    state = s38
    input = null
    output = oZ
  -> State: 20.19 <-
    input = iI
    output = null
  -> State: 20.20 <-
    state = s40
    input = null
    output = oY
  -> State: 20.21 <-
    input = iK
    output = null
  -> State: 20.22 <-
    state = s2
    input = null
    output = oY
  -> State: 20.23 <-
    input = iN
    output = null
  -> State: 20.24 <-
    state = s46
    input = null
    output = oV
  -> State: 20.25 <-
    input = iB
    output = null
  -> State: 20.26 <-
    state = s0
    input = null
    output = oV
  -> State: 20.27 <-
    input = iA
    output = null
  -> State: 20.28 <-
    state = s1
    input = null
    output = oX
  -> State: 20.29 <-
    input = iL
    output = null
  -> State: 20.30 <-
    state = s21
    input = null
    output = oV
  -> State: 20.31 <-
    input = iQ
    output = null
  -> State: 20.32 <-
    state = s29
    input = null
    output = oV
  -> State: 20.33 <-
    input = iK
    output = null
  -> State: 20.34 <-
    state = s16
    input = null
    output = oX
  -> State: 20.35 <-
    input = iJ
    output = null
  -> State: 20.36 <-
    state = s28
    input = null
    output = oX
  -> State: 20.37 <-
    input = iC
    output = null
  -> State: 20.38 <-
    state = s7
    input = null
    output = oX
  -> State: 20.39 <-
    input = iE
    output = null
  -> State: 20.40 <-
    state = s3
    input = null
    output = oY
  -> State: 20.41 <-
    input = iO
    output = null
  -> State: 20.42 <-
    state = s32
    input = null
    output = oZ
  -> State: 20.43 <-
    input = iN
    output = null
  -> State: 20.44 <-
    state = s45
    input = null
    output = oZ
  -> State: 20.45 <-
    input = iR
    output = null
  -> State: 20.46 <-
    state = s0
    input = null
    output = oZ
  -> State: 20.47 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(input = iR) | (TRUE U ((output = oX & !(output = oW)) &  X (!(output = oW) U output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 21.1 <-
    state = s0
    input = iP
    output = null
  -> State: 21.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 21.3 <-
    input = iO
    output = null
  -> State: 21.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 21.5 <-
    input = iN
    output = null
  -> State: 21.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 21.7 <-
    input = iR
    output = null
  -> State: 21.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 21.9 <-
    input = iA
    output = null
  -> State: 21.10 <-
    state = s1
    input = null
    output = oX
  -> State: 21.11 <-
    input = iR
    output = null
  -- Loop starts here
  -> State: 21.12 <-
    state = s2
    input = null
    output = oZ
  -> State: 21.13 <-
    input = iP
    output = null
  -> State: 21.14 <-
    state = s9
    input = null
    output = oV
  -> State: 21.15 <-
    input = iB
    output = null
  -> State: 21.16 <-
    state = s10
    input = null
    output = oV
  -> State: 21.17 <-
    input = iN
    output = null
  -> State: 21.18 <-
    state = s38
    input = null
    output = oZ
  -> State: 21.19 <-
    input = iI
    output = null
  -> State: 21.20 <-
    state = s40
    input = null
    output = oY
  -> State: 21.21 <-
    input = iO
    output = null
  -> State: 21.22 <-
    state = s2
    input = null
    output = oZ
-- specification (!(TRUE U output = oW) | (!(output = oX) U (input = iG | output = oW)))  is true
-- specification (!(!FALSE U !(!(input = iH))) | (!(input = iH) U (input = iH & (!(TRUE U output = oW) | (!(output = oW) U ((input = iF & !(output = oW)) &  X (!(output = oW) U output = oZ)))))))  is true
-- specification !(!FALSE U !(!(input = iS) | (TRUE U output = oU)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 22.1 <-
    state = s0
    input = iP
    output = null
  -> State: 22.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 22.3 <-
    input = iO
    output = null
  -> State: 22.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 22.5 <-
    input = iN
    output = null
  -> State: 22.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 22.7 <-
    input = iJ
    output = null
  -> State: 22.8 <-
    state = s47
    input = null
    output = oY
  -> State: 22.9 <-
    input = iD
    output = null
  -> State: 22.10 <-
    state = s48
    input = null
    output = oV
  -> State: 22.11 <-
    input = iF
    output = null
  -> State: 22.12 <-
    state = s6
    input = null
    output = oX
  -> State: 22.13 <-
    input = iS
    output = null
  -> State: 22.14 <-
    state = s42
    input = null
    output = oV
  -> State: 22.15 <-
    input = iF
    output = null
  -> State: 22.16 <-
    state = s17
    input = null
    output = oY
  -- Loop starts here
  -> State: 22.17 <-
    input = iB
    output = null
  -> State: 22.18 <-
    state = s27
    input = null
    output = oX
  -> State: 22.19 <-
    input = iP
    output = null
  -> State: 22.20 <-
    state = s8
    input = null
    output = oY
  -> State: 22.21 <-
    input = iT
    output = null
  -> State: 22.22 <-
    state = s20
    input = null
    output = oY
  -> State: 22.23 <-
    input = iA
    output = null
  -> State: 22.24 <-
    state = s25
    input = null
    output = oX
  -> State: 22.25 <-
    input = iC
    output = null
  -> State: 22.26 <-
    state = s17
    input = null
    output = oV
  -> State: 22.27 <-
    input = iB
    output = null
-- specification (!(!FALSE U !(!(output = oV))) | (!(output = oV) U (output = oV & (!(TRUE U (output = oZ &  X (TRUE U output = oU))) | (!(output = oZ) U output = oW)))))  is true
-- specification (!(TRUE U output = oU) | ((input = iA & (!( X (!(output = oU) U input = iD)) |  X (!(output = oU) U (input = iD & (TRUE U output = oW))))) U output = oU))  is true
-- specification !(!FALSE U !(!(input = iC) | ((!((output = oW & !(input = iI)) &  X (!(input = iI) U (output = oV & !(input = iI)))) U (input = iI | input = iS)) | !(!FALSE U !(!(output = oW &  X (TRUE U output = oV)))))))  is true
-- specification !(!FALSE U !(!(input = iH) | !(!FALSE U !(!(input = iP) | ((output = oU & !(output = oV)) &  X (!(output = oV) U output = oZ))))))  is true
-- specification (!(!FALSE U !(!(output = oZ))) | (TRUE U (output = oZ & !(!(input = iG) U !(!(output = oY) | input = iG)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 23.1 <-
    state = s0
    input = iP
    output = null
  -> State: 23.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 23.3 <-
    input = iL
    output = null
  -> State: 23.4 <-
    state = s11
    input = null
    output = oY
  -- Loop starts here
  -> State: 23.5 <-
    input = iG
    output = null
  -> State: 23.6 <-
    state = s13
    input = null
    output = oY
  -> State: 23.7 <-
    input = iA
    output = null
  -> State: 23.8 <-
    state = s34
    input = null
    output = oV
  -> State: 23.9 <-
    input = iG
    output = null
  -> State: 23.10 <-
    state = s28
    input = null
    output = oX
  -> State: 23.11 <-
    input = iC
    output = null
  -> State: 23.12 <-
    state = s7
    input = null
    output = oX
  -> State: 23.13 <-
    input = iE
    output = null
  -> State: 23.14 <-
    state = s3
    input = null
    output = oY
  -> State: 23.15 <-
    input = iL
    output = null
  -> State: 23.16 <-
    state = s11
    input = null
    output = oY
  -> State: 23.17 <-
    input = iG
    output = null
-- specification !(!FALSE U !(!(input = iP) | ((!((output = oW & !(input = iE)) &  X (!(input = iE) U (output = oU & !(input = iE)))) U (input = iE | output = oX)) | !(!FALSE U !(!(output = oW &  X (TRUE U output = oU)))))))  is true
-- specification (!(TRUE U output = oU) | ((input = iI & (!( X (!(output = oU) U input = iE)) |  X (!(output = oU) U (input = iE & (TRUE U output = oV))))) U output = oU))  is true
-- specification !(!FALSE U !(!(input = iR & (TRUE U output = oU)) | ((!(input = iL) | (!(output = oU) U (((output = oW & !(output = oU)) & !(output = oZ)) &  X ((!(output = oU) & !(output = oZ)) U output = oX)))) U output = oU)))  is true
-- specification !(!FALSE U !(!((output = oW & !(input = iN)) & (TRUE U input = iN)) | ((!(input = iS) | (!(input = iN) U (output = oV & !(input = iN)))) U input = iN)))  is true
-- specification (!(!FALSE U !(!(input = iF))) | (!(input = iF) U (input = iF & (!(TRUE U output = oY) | (!(output = oY) U ((input = iK & !(output = oY)) &  X (!(output = oY) U input = iN)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 24.1 <-
    state = s0
    input = iP
    output = null
  -> State: 24.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 24.3 <-
    input = iL
    output = null
  -> State: 24.4 <-
    state = s11
    input = null
    output = oY
  -> State: 24.5 <-
    input = iG
    output = null
  -> State: 24.6 <-
    state = s13
    input = null
    output = oY
  -> State: 24.7 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 24.8 <-
    state = s14
    input = null
    output = oZ
  -> State: 24.9 <-
    input = iL
    output = null
  -> State: 24.10 <-
    state = s3
    input = null
    output = oZ
  -> State: 24.11 <-
    input = iO
    output = null
  -> State: 24.12 <-
    state = s32
    input = null
    output = oZ
  -> State: 24.13 <-
    input = iN
    output = null
  -> State: 24.14 <-
    state = s45
    input = null
    output = oZ
  -> State: 24.15 <-
    input = iJ
    output = null
  -> State: 24.16 <-
    state = s47
    input = null
    output = oY
  -> State: 24.17 <-
    input = iR
    output = null
  -> State: 24.18 <-
    state = s5
    input = null
    output = oX
  -> State: 24.19 <-
    input = iR
    output = null
  -> State: 24.20 <-
    state = s22
    input = null
    output = oX
  -> State: 24.21 <-
    input = iJ
    output = null
  -> State: 24.22 <-
    state = s23
    input = null
    output = oZ
  -> State: 24.23 <-
    input = iD
    output = null
  -> State: 24.24 <-
    state = s44
    input = null
    output = oX
  -> State: 24.25 <-
    input = iM
    output = null
  -> State: 24.26 <-
    state = s15
    input = null
    output = oZ
  -> State: 24.27 <-
    input = iR
    output = null
  -> State: 24.28 <-
    state = s11
    input = null
    output = oV
  -> State: 24.29 <-
    input = iI
    output = null
  -> State: 24.30 <-
    state = s14
    input = null
    output = oZ
-- specification (!(TRUE U input = iS) | (!((output = oY & !(input = iS)) &  X (!(input = iS) U (output = oV & !(input = iS)))) U (input = iS | input = iQ)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 25.1 <-
    state = s0
    input = iP
    output = null
  -> State: 25.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 25.3 <-
    input = iL
    output = null
  -> State: 25.4 <-
    state = s11
    input = null
    output = oY
  -> State: 25.5 <-
    input = iB
    output = null
  -> State: 25.6 <-
    state = s12
    input = null
    output = oY
  -> State: 25.7 <-
    input = iO
    output = null
  -> State: 25.8 <-
    state = s3
    input = null
    output = oV
  -> State: 25.9 <-
    input = iO
    output = null
  -> State: 25.10 <-
    state = s32
    input = null
    output = oZ
  -> State: 25.11 <-
    input = iN
    output = null
  -> State: 25.12 <-
    state = s45
    input = null
    output = oZ
  -> State: 25.13 <-
    input = iR
    output = null
  -> State: 25.14 <-
    state = s0
    input = null
    output = oZ
  -> State: 25.15 <-
    input = iA
    output = null
  -> State: 25.16 <-
    state = s1
    input = null
    output = oX
  -> State: 25.17 <-
    input = iR
    output = null
  -> State: 25.18 <-
    state = s2
    input = null
    output = oZ
  -> State: 25.19 <-
    input = iN
    output = null
  -> State: 25.20 <-
    state = s46
    input = null
    output = oV
  -> State: 25.21 <-
    input = iF
    output = null
  -> State: 25.22 <-
    state = s31
    input = null
    output = oY
  -> State: 25.23 <-
    input = iS
    output = null
  -- Loop starts here
  -> State: 25.24 <-
    state = s8
    input = null
    output = oX
  -> State: 25.25 <-
    input = iT
    output = null
  -> State: 25.26 <-
    state = s20
    input = null
    output = oY
  -> State: 25.27 <-
    input = iJ
    output = null
  -> State: 25.28 <-
    state = s37
    input = null
    output = oV
  -> State: 25.29 <-
    input = iD
    output = null
  -> State: 25.30 <-
    state = s8
    input = null
    output = oX
-- specification !(!FALSE U !(!(input = iS) | (!(TRUE U output = oW) | (!(output = oW) U (input = iO | ((input = iJ & !(output = oW)) &  X (!(output = oW) U output = oX)))))))  is true
-- specification !(!FALSE U !(!(input = iH & (TRUE U output = oW)) | ((input = iJ & (!( X (!(output = oW) U input = iS)) |  X (!(output = oW) U (input = iS & (TRUE U output = oZ))))) U output = oW)))  is true
-- specification !(!(input = iK) U !(!(output = oU) | input = iK))  is true
-- specification !(!FALSE U !(!((input = iE & !(input = iK)) & (TRUE U input = iK)) | (!(output = oU) U (input = iM | input = iK))))  is true
-- specification !(!FALSE U !(!(input = iH) | !(!FALSE U !(!(input = iM) | (output = oY &  X (TRUE U output = oZ))))))  is true
-- specification !(!FALSE U !(!(input = iM) | ((!(input = iI) | (!(input = iA) U (((output = oW & !(input = iA)) & !(output = oV)) &  X ((!(input = iA) & !(output = oV)) U output = oU)))) U (input = iA | !(!FALSE U !(!(input = iI) | ((output = oW & !(output = oV)) &  X (!(output = oV) U output = oU))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 26.1 <-
    state = s0
    input = iP
    output = null
  -> State: 26.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 26.3 <-
    input = iO
    output = null
  -> State: 26.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 26.5 <-
    input = iN
    output = null
  -> State: 26.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 26.7 <-
    input = iR
    output = null
  -> State: 26.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 26.9 <-
    input = iA
    output = null
  -> State: 26.10 <-
    state = s1
    input = null
    output = oX
  -> State: 26.11 <-
    input = iM
    output = null
  -> State: 26.12 <-
    state = s4
    input = null
    output = oY
  -> State: 26.13 <-
    input = iE
    output = null
  -> State: 26.14 <-
    state = s5
    input = null
    output = oV
  -> State: 26.15 <-
    input = iR
    output = null
  -> State: 26.16 <-
    state = s22
    input = null
    output = oX
  -> State: 26.17 <-
    input = iI
    output = null
  -> State: 26.18 <-
    state = s42
    input = null
    output = oV
  -> State: 26.19 <-
    input = iF
    output = null
  -> State: 26.20 <-
    state = s17
    input = null
    output = oY
  -- Loop starts here
  -> State: 26.21 <-
    input = iB
    output = null
  -> State: 26.22 <-
    state = s27
    input = null
    output = oX
  -> State: 26.23 <-
    input = iP
    output = null
  -> State: 26.24 <-
    state = s8
    input = null
    output = oY
  -> State: 26.25 <-
    input = iT
    output = null
  -> State: 26.26 <-
    state = s20
    input = null
    output = oY
  -> State: 26.27 <-
    input = iA
    output = null
  -> State: 26.28 <-
    state = s25
    input = null
    output = oX
  -> State: 26.29 <-
    input = iC
    output = null
  -> State: 26.30 <-
    state = s17
    input = null
    output = oV
  -> State: 26.31 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!((input = iS & !(input = iM)) & (TRUE U input = iM)) | (!(output = oZ) U (output = oU | input = iM))))  is true
-- specification !(!FALSE U !(!(input = iM) | (!(TRUE U output = oY) | (!(output = oY) U (input = iR | ((output = oV & !(output = oY)) &  X (!(output = oY) U input = iI)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 27.1 <-
    state = s0
    input = iP
    output = null
  -> State: 27.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 27.3 <-
    input = iO
    output = null
  -> State: 27.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 27.5 <-
    input = iN
    output = null
  -> State: 27.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 27.7 <-
    input = iR
    output = null
  -> State: 27.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 27.9 <-
    input = iA
    output = null
  -> State: 27.10 <-
    state = s1
    input = null
    output = oX
  -> State: 27.11 <-
    input = iM
    output = null
  -> State: 27.12 <-
    state = s4
    input = null
    output = oY
  -> State: 27.13 <-
    input = iF
    output = null
  -> State: 27.14 <-
    state = s26
    input = null
    output = oV
  -> State: 27.15 <-
    input = iJ
    output = null
  -> State: 27.16 <-
    state = s33
    input = null
    output = oV
  -> State: 27.17 <-
    input = iM
    output = null
  -> State: 27.18 <-
    state = s1
    input = null
    output = oV
  -- Loop starts here
  -> State: 27.19 <-
    input = iL
    output = null
  -> State: 27.20 <-
    state = s21
    input = null
    output = oV
  -> State: 27.21 <-
    input = iA
    output = null
  -> State: 27.22 <-
    state = s14
    input = null
    output = oX
  -> State: 27.23 <-
    input = iL
    output = null
  -> State: 27.24 <-
    state = s3
    input = null
    output = oZ
  -> State: 27.25 <-
    input = iO
    output = null
  -> State: 27.26 <-
    state = s32
    input = null
    output = oZ
  -> State: 27.27 <-
    input = iN
    output = null
  -> State: 27.28 <-
    state = s45
    input = null
    output = oZ
  -> State: 27.29 <-
    input = iR
    output = null
  -> State: 27.30 <-
    state = s0
    input = null
    output = oZ
  -> State: 27.31 <-
    input = iA
    output = null
  -> State: 27.32 <-
    state = s1
    input = null
    output = oX
  -> State: 27.33 <-
    input = iL
    output = null
-- specification (!(!FALSE U !(!(input = iK))) | (!(input = iK) U (input = iK & (!(TRUE U output = oU) | (!(output = oU) U ((output = oX & !(output = oU)) &  X (!(output = oU) U output = oZ)))))))  is true
-- specification (!(TRUE U output = oW) | ((!(input = iF) | (!(output = oW) U ((output = oV & !(output = oW)) &  X (!(output = oW) U output = oY)))) U output = oW))  is true
-- specification (!(TRUE U output = oW) | (!(output = oY) U (output = oW | ((input = iC & !(output = oY)) &  X (!(output = oY) U input = iD)))))  is true
-- specification (!(TRUE U input = iH) | ((!(input = iG) | (!(input = iH) U (output = oU & !(input = iH)))) U input = iH))  is true
-- specification (!(!FALSE U !(!(input = iT))) | (TRUE U (input = iT & !(!(input = iS) U !(!(output = oZ) | input = iS)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 28.1 <-
    state = s0
    input = iP
    output = null
  -> State: 28.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 28.3 <-
    input = iO
    output = null
  -> State: 28.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 28.5 <-
    input = iN
    output = null
  -> State: 28.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 28.7 <-
    input = iO
    output = null
  -> State: 28.8 <-
    state = s8
    input = null
    output = oY
  -> State: 28.9 <-
    input = iT
    output = null
  -- Loop starts here
  -> State: 28.10 <-
    state = s20
    input = null
    output = oY
  -> State: 28.11 <-
    input = iA
    output = null
  -> State: 28.12 <-
    state = s25
    input = null
    output = oX
  -> State: 28.13 <-
    input = iC
    output = null
  -> State: 28.14 <-
    state = s17
    input = null
    output = oV
  -> State: 28.15 <-
    input = iO
    output = null
  -> State: 28.16 <-
    state = s18
    input = null
    output = oY
  -> State: 28.17 <-
    input = iA
    output = null
  -> State: 28.18 <-
    state = s36
    input = null
    output = oY
  -> State: 28.19 <-
    input = iE
    output = null
  -> State: 28.20 <-
    state = s27
    input = null
    output = oZ
  -> State: 28.21 <-
    input = iP
    output = null
  -> State: 28.22 <-
    state = s8
    input = null
    output = oY
  -> State: 28.23 <-
    input = iT
    output = null
  -> State: 28.24 <-
    state = s20
    input = null
    output = oY
-- specification !(!FALSE U !(input = iT & (!(!(input = iK)) | !(!(input = iN | input = iK) U !(!(output = oZ) | (input = iN | input = iK))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 29.1 <-
    state = s0
    input = iP
    output = null
  -> State: 29.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 29.3 <-
    input = iL
    output = null
  -> State: 29.4 <-
    state = s11
    input = null
    output = oY
  -> State: 29.5 <-
    input = iB
    output = null
  -> State: 29.6 <-
    state = s12
    input = null
    output = oY
  -> State: 29.7 <-
    input = iM
    output = null
  -> State: 29.8 <-
    state = s9
    input = null
    output = oV
  -> State: 29.9 <-
    input = iB
    output = null
  -> State: 29.10 <-
    state = s10
    input = null
    output = oV
  -> State: 29.11 <-
    input = iN
    output = null
  -> State: 29.12 <-
    state = s38
    input = null
    output = oZ
  -> State: 29.13 <-
    input = iL
    output = null
  -> State: 29.14 <-
    state = s23
    input = null
    output = oY
  -> State: 29.15 <-
    input = iF
    output = null
  -> State: 29.16 <-
    state = s0
    input = null
    output = oY
  -> State: 29.17 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(input = iT) | ((!((output = oV & !(input = iJ)) &  X (!(input = iJ) U (output = oX & !(input = iJ)))) U (input = iJ | input = iG)) | !(!FALSE U !(!(output = oV &  X (TRUE U output = oX)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 30.1 <-
    state = s0
    input = iP
    output = null
  -> State: 30.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 30.3 <-
    input = iL
    output = null
  -> State: 30.4 <-
    state = s11
    input = null
    output = oY
  -> State: 30.5 <-
    input = iG
    output = null
  -> State: 30.6 <-
    state = s13
    input = null
    output = oY
  -> State: 30.7 <-
    input = iA
    output = null
  -> State: 30.8 <-
    state = s34
    input = null
    output = oV
  -> State: 30.9 <-
    input = iG
    output = null
  -> State: 30.10 <-
    state = s28
    input = null
    output = oX
  -> State: 30.11 <-
    input = iJ
    output = null
  -> State: 30.12 <-
    state = s8
    input = null
    output = oY
  -> State: 30.13 <-
    input = iT
    output = null
  -> State: 30.14 <-
    state = s20
    input = null
    output = oY
  -> State: 30.15 <-
    input = iA
    output = null
  -> State: 30.16 <-
    state = s25
    input = null
    output = oX
  -> State: 30.17 <-
    input = iC
    output = null
  -> State: 30.18 <-
    state = s17
    input = null
    output = oV
  -> State: 30.19 <-
    input = iB
    output = null
  -> State: 30.20 <-
    state = s27
    input = null
    output = oX
  -> State: 30.21 <-
    input = iP
    output = null
  -> State: 30.22 <-
    state = s8
    input = null
    output = oY
  -> State: 30.23 <-
    input = iT
    output = null
  -> State: 30.24 <-
    state = s20
    input = null
    output = oY
  -> State: 30.25 <-
    input = iA
    output = null
  -> State: 30.26 <-
    state = s25
    input = null
    output = oX
  -> State: 30.27 <-
    input = iC
    output = null
  -> State: 30.28 <-
    state = s17
    input = null
    output = oV
  -> State: 30.29 <-
    input = iO
    output = null
  -> State: 30.30 <-
    state = s18
    input = null
    output = oY
  -> State: 30.31 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 30.32 <-
    state = s8
    input = null
    output = oY
  -> State: 30.33 <-
    input = iT
    output = null
  -> State: 30.34 <-
    state = s20
    input = null
    output = oY
  -> State: 30.35 <-
    input = iJ
    output = null
  -> State: 30.36 <-
    state = s37
    input = null
    output = oV
  -> State: 30.37 <-
    input = iB
    output = null
  -> State: 30.38 <-
    state = s8
    input = null
    output = oY
-- specification (!(TRUE U (output = oZ &  X (TRUE U output = oU))) | (!(output = oZ) U input = iQ))  is true
-- specification (!(TRUE U input = iH) | ((!(input = iP) | (!(input = iH) U ((output = oW & !(input = iH)) &  X (!(input = iH) U output = oY)))) U input = iH))  is true
-- specification !(!FALSE U !(!(input = iF & (TRUE U input = iB)) | ((!(input = iM) | (!(input = iB) U ((output = oX & !(input = iB)) &  X (!(input = iB) U output = oU)))) U input = iB)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 31.1 <-
    state = s0
    input = iP
    output = null
  -> State: 31.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 31.3 <-
    input = iL
    output = null
  -> State: 31.4 <-
    state = s11
    input = null
    output = oY
  -> State: 31.5 <-
    input = iG
    output = null
  -> State: 31.6 <-
    state = s13
    input = null
    output = oY
  -> State: 31.7 <-
    input = iF
    output = null
  -> State: 31.8 <-
    state = s14
    input = null
    output = oZ
  -> State: 31.9 <-
    input = iL
    output = null
  -> State: 31.10 <-
    state = s3
    input = null
    output = oZ
  -> State: 31.11 <-
    input = iO
    output = null
  -> State: 31.12 <-
    state = s32
    input = null
    output = oZ
  -> State: 31.13 <-
    input = iN
    output = null
  -> State: 31.14 <-
    state = s45
    input = null
    output = oZ
  -> State: 31.15 <-
    input = iR
    output = null
  -> State: 31.16 <-
    state = s0
    input = null
    output = oZ
  -> State: 31.17 <-
    input = iA
    output = null
  -> State: 31.18 <-
    state = s1
    input = null
    output = oX
  -> State: 31.19 <-
    input = iM
    output = null
  -> State: 31.20 <-
    state = s4
    input = null
    output = oY
  -> State: 31.21 <-
    input = iE
    output = null
  -> State: 31.22 <-
    state = s5
    input = null
    output = oV
  -> State: 31.23 <-
    input = iR
    output = null
  -> State: 31.24 <-
    state = s22
    input = null
    output = oX
  -> State: 31.25 <-
    input = iD
    output = null
  -> State: 31.26 <-
    state = s41
    input = null
    output = oZ
  -> State: 31.27 <-
    input = iF
    output = null
  -> State: 31.28 <-
    state = s11
    input = null
    output = oY
  -> State: 31.29 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 31.30 <-
    state = s12
    input = null
    output = oY
  -> State: 31.31 <-
    input = iB
    output = null
  -> State: 31.32 <-
    state = s15
    input = null
    output = oZ
  -> State: 31.33 <-
    input = iN
    output = null
  -> State: 31.34 <-
    state = s7
    input = null
    output = oV
  -> State: 31.35 <-
    input = iE
    output = null
  -> State: 31.36 <-
    state = s3
    input = null
    output = oY
  -> State: 31.37 <-
    input = iO
    output = null
  -> State: 31.38 <-
    state = s32
    input = null
    output = oZ
  -> State: 31.39 <-
    input = iN
    output = null
  -> State: 31.40 <-
    state = s45
    input = null
    output = oZ
  -> State: 31.41 <-
    input = iR
    output = null
  -> State: 31.42 <-
    state = s0
    input = null
    output = oZ
  -> State: 31.43 <-
    input = iA
    output = null
  -> State: 31.44 <-
    state = s1
    input = null
    output = oX
  -> State: 31.45 <-
    input = iM
    output = null
  -> State: 31.46 <-
    state = s4
    input = null
    output = oY
  -> State: 31.47 <-
    input = iE
    output = null
  -> State: 31.48 <-
    state = s5
    input = null
    output = oV
  -> State: 31.49 <-
    input = iR
    output = null
  -> State: 31.50 <-
    state = s22
    input = null
    output = oX
  -> State: 31.51 <-
    input = iD
    output = null
  -> State: 31.52 <-
    state = s41
    input = null
    output = oZ
  -> State: 31.53 <-
    input = iF
    output = null
  -> State: 31.54 <-
    state = s11
    input = null
    output = oY
  -> State: 31.55 <-
    input = iB
    output = null
  -> State: 31.56 <-
    state = s12
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iN) | !(!FALSE U !(!(input = iA) | ((output = oZ & !(output = oU)) &  X (!(output = oU) U output = oV))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 32.1 <-
    state = s0
    input = iP
    output = null
  -> State: 32.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 32.3 <-
    input = iO
    output = null
  -> State: 32.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 32.5 <-
    input = iN
    output = null
  -> State: 32.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 32.7 <-
    input = iR
    output = null
  -> State: 32.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 32.9 <-
    input = iA
    output = null
  -> State: 32.10 <-
    state = s1
    input = null
    output = oX
  -- Loop starts here
  -> State: 32.11 <-
    input = iP
    output = null
  -> State: 32.12 <-
    state = s5
    input = null
    output = oX
  -> State: 32.13 <-
    input = iR
    output = null
  -> State: 32.14 <-
    state = s22
    input = null
    output = oX
  -> State: 32.15 <-
    input = iF
    output = null
  -> State: 32.16 <-
    state = s1
    input = null
    output = oZ
  -> State: 32.17 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(input = iT) | ((!(input = iN) | (!(input = iM) U (((output = oZ & !(input = iM)) & !(output = oU)) &  X ((!(input = iM) & !(output = oU)) U output = oX)))) U (input = iM | !(!FALSE U !(!(input = iN) | ((output = oZ & !(output = oU)) &  X (!(output = oU) U output = oX))))))))  is true
-- specification !(!FALSE U !(input = iT & (!(!(output = oV)) | !(!(output = oV) U !((!(input = iI) | (!(output = oV) U (output = oX & !(output = oV)))) | output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 33.1 <-
    state = s0
    input = iP
    output = null
  -> State: 33.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 33.3 <-
    input = iL
    output = null
  -> State: 33.4 <-
    state = s11
    input = null
    output = oY
  -> State: 33.5 <-
    input = iB
    output = null
  -> State: 33.6 <-
    state = s12
    input = null
    output = oY
  -> State: 33.7 <-
    input = iE
    output = null
  -> State: 33.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 33.9 <-
    input = iR
    output = null
  -> State: 33.10 <-
    state = s22
    input = null
    output = oX
  -> State: 33.11 <-
    input = iI
    output = null
  -> State: 33.12 <-
    state = s42
    input = null
    output = oV
  -> State: 33.13 <-
    input = iF
    output = null
  -> State: 33.14 <-
    state = s17
    input = null
    output = oY
  -- Loop starts here
  -> State: 33.15 <-
    input = iO
    output = null
  -> State: 33.16 <-
    state = s18
    input = null
    output = oY
  -> State: 33.17 <-
    input = iD
    output = null
  -> State: 33.18 <-
    state = s8
    input = null
    output = oY
  -> State: 33.19 <-
    input = iT
    output = null
  -> State: 33.20 <-
    state = s20
    input = null
    output = oY
  -> State: 33.21 <-
    input = iJ
    output = null
  -> State: 33.22 <-
    state = s37
    input = null
    output = oV
  -> State: 33.23 <-
    input = iD
    output = null
  -> State: 33.24 <-
    state = s8
    input = null
    output = oX
  -> State: 33.25 <-
    input = iT
    output = null
  -> State: 33.26 <-
    state = s20
    input = null
    output = oY
  -> State: 33.27 <-
    input = iA
    output = null
  -> State: 33.28 <-
    state = s25
    input = null
    output = oX
  -> State: 33.29 <-
    input = iC
    output = null
  -> State: 33.30 <-
    state = s17
    input = null
    output = oV
  -> State: 33.31 <-
    input = iO
    output = null
-- specification (!(TRUE U input = iS) | (!((output = oV & !(input = iS)) &  X (!(input = iS) U (output = oZ & !(input = iS)))) U (input = iS | input = iF)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 34.1 <-
    state = s0
    input = iP
    output = null
  -> State: 34.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 34.3 <-
    input = iL
    output = null
  -> State: 34.4 <-
    state = s11
    input = null
    output = oY
  -> State: 34.5 <-
    input = iB
    output = null
  -> State: 34.6 <-
    state = s12
    input = null
    output = oY
  -> State: 34.7 <-
    input = iM
    output = null
  -> State: 34.8 <-
    state = s9
    input = null
    output = oV
  -> State: 34.9 <-
    input = iF
    output = null
  -> State: 34.10 <-
    state = s5
    input = null
    output = oV
  -> State: 34.11 <-
    input = iR
    output = null
  -> State: 34.12 <-
    state = s22
    input = null
    output = oX
  -> State: 34.13 <-
    input = iD
    output = null
  -> State: 34.14 <-
    state = s41
    input = null
    output = oZ
  -> State: 34.15 <-
    input = iJ
    output = null
  -> State: 34.16 <-
    state = s6
    input = null
    output = oV
  -> State: 34.17 <-
    input = iS
    output = null
  -> State: 34.18 <-
    state = s42
    input = null
    output = oV
  -> State: 34.19 <-
    input = iF
    output = null
  -> State: 34.20 <-
    state = s17
    input = null
    output = oY
  -- Loop starts here
  -> State: 34.21 <-
    input = iB
    output = null
  -> State: 34.22 <-
    state = s27
    input = null
    output = oX
  -> State: 34.23 <-
    input = iP
    output = null
  -> State: 34.24 <-
    state = s8
    input = null
    output = oY
  -> State: 34.25 <-
    input = iT
    output = null
  -> State: 34.26 <-
    state = s20
    input = null
    output = oY
  -> State: 34.27 <-
    input = iA
    output = null
  -> State: 34.28 <-
    state = s25
    input = null
    output = oX
  -> State: 34.29 <-
    input = iC
    output = null
  -> State: 34.30 <-
    state = s17
    input = null
    output = oV
  -> State: 34.31 <-
    input = iB
    output = null
-- specification !(!(input = iC) U !(!(output = oV) | input = iC))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 35.1 <-
    state = s0
    input = iP
    output = null
  -> State: 35.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 35.3 <-
    input = iL
    output = null
  -> State: 35.4 <-
    state = s11
    input = null
    output = oY
  -> State: 35.5 <-
    input = iB
    output = null
  -> State: 35.6 <-
    state = s12
    input = null
    output = oY
  -> State: 35.7 <-
    input = iO
    output = null
  -> State: 35.8 <-
    state = s3
    input = null
    output = oV
  -> State: 35.9 <-
    input = iO
    output = null
  -> State: 35.10 <-
    state = s32
    input = null
    output = oZ
  -> State: 35.11 <-
    input = iN
    output = null
  -> State: 35.12 <-
    state = s45
    input = null
    output = oZ
  -> State: 35.13 <-
    input = iR
    output = null
  -> State: 35.14 <-
    state = s0
    input = null
    output = oZ
  -> State: 35.15 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!((input = iD & !(input = iG)) & (TRUE U input = iG)) | ((!(input = iE) | (!(input = iG) U (output = oW & !(input = iG)))) U input = iG)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 36.1 <-
    state = s0
    input = iP
    output = null
  -> State: 36.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 36.3 <-
    input = iO
    output = null
  -> State: 36.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 36.5 <-
    input = iN
    output = null
  -> State: 36.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 36.7 <-
    input = iJ
    output = null
  -> State: 36.8 <-
    state = s47
    input = null
    output = oY
  -> State: 36.9 <-
    input = iD
    output = null
  -> State: 36.10 <-
    state = s48
    input = null
    output = oV
  -> State: 36.11 <-
    input = iF
    output = null
  -> State: 36.12 <-
    state = s6
    input = null
    output = oX
  -> State: 36.13 <-
    input = iE
    output = null
  -> State: 36.14 <-
    state = s7
    input = null
    output = oX
  -> State: 36.15 <-
    input = iE
    output = null
  -> State: 36.16 <-
    state = s3
    input = null
    output = oY
  -> State: 36.17 <-
    input = iL
    output = null
  -> State: 36.18 <-
    state = s11
    input = null
    output = oY
  -> State: 36.19 <-
    input = iG
    output = null
  -- Loop starts here
  -> State: 36.20 <-
    state = s13
    input = null
    output = oY
  -> State: 36.21 <-
    input = iF
    output = null
  -> State: 36.22 <-
    state = s14
    input = null
    output = oZ
  -> State: 36.23 <-
    input = iF
    output = null
  -> State: 36.24 <-
    state = s16
    input = null
    output = oV
  -> State: 36.25 <-
    input = iJ
    output = null
  -> State: 36.26 <-
    state = s28
    input = null
    output = oX
  -> State: 36.27 <-
    input = iC
    output = null
  -> State: 36.28 <-
    state = s7
    input = null
    output = oX
  -> State: 36.29 <-
    input = iE
    output = null
  -> State: 36.30 <-
    state = s3
    input = null
    output = oY
  -> State: 36.31 <-
    input = iL
    output = null
  -> State: 36.32 <-
    state = s11
    input = null
    output = oY
  -> State: 36.33 <-
    input = iG
    output = null
  -> State: 36.34 <-
    state = s13
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iF) | ((!(input = iO) | (!(input = iR) U ((output = oZ & !(input = iR)) &  X (!(input = iR) U output = oY)))) U (input = iR | !(!FALSE U !(!(input = iO) | (output = oZ &  X (TRUE U output = oY))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 37.1 <-
    state = s0
    input = iP
    output = null
  -> State: 37.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 37.3 <-
    input = iL
    output = null
  -> State: 37.4 <-
    state = s11
    input = null
    output = oY
  -> State: 37.5 <-
    input = iB
    output = null
  -> State: 37.6 <-
    state = s12
    input = null
    output = oY
  -> State: 37.7 <-
    input = iE
    output = null
  -> State: 37.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 37.9 <-
    input = iR
    output = null
  -> State: 37.10 <-
    state = s22
    input = null
    output = oX
  -> State: 37.11 <-
    input = iF
    output = null
  -> State: 37.12 <-
    state = s1
    input = null
    output = oZ
  -> State: 37.13 <-
    input = iL
    output = null
  -> State: 37.14 <-
    state = s21
    input = null
    output = oV
  -> State: 37.15 <-
    input = iA
    output = null
  -> State: 37.16 <-
    state = s14
    input = null
    output = oX
  -> State: 37.17 <-
    input = iK
    output = null
  -> State: 37.18 <-
    state = s17
    input = null
    output = oY
  -> State: 37.19 <-
    input = iO
    output = null
  -> State: 37.20 <-
    state = s18
    input = null
    output = oY
  -> State: 37.21 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 37.22 <-
    state = s8
    input = null
    output = oY
  -> State: 37.23 <-
    input = iT
    output = null
  -> State: 37.24 <-
    state = s20
    input = null
    output = oY
  -> State: 37.25 <-
    input = iJ
    output = null
  -> State: 37.26 <-
    state = s37
    input = null
    output = oV
  -> State: 37.27 <-
    input = iB
    output = null
  -> State: 37.28 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(output = oV & (TRUE U input = iP)) | ((!(input = iO) | (!(input = iP) U (((output = oY & !(input = iP)) & !(output = oW)) &  X ((!(input = iP) & !(output = oW)) U output = oU)))) U input = iP)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 38.1 <-
    state = s0
    input = iP
    output = null
  -> State: 38.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 38.3 <-
    input = iL
    output = null
  -> State: 38.4 <-
    state = s11
    input = null
    output = oY
  -> State: 38.5 <-
    input = iB
    output = null
  -> State: 38.6 <-
    state = s12
    input = null
    output = oY
  -> State: 38.7 <-
    input = iO
    output = null
  -> State: 38.8 <-
    state = s3
    input = null
    output = oV
  -> State: 38.9 <-
    input = iO
    output = null
  -> State: 38.10 <-
    state = s32
    input = null
    output = oZ
  -> State: 38.11 <-
    input = iN
    output = null
  -> State: 38.12 <-
    state = s45
    input = null
    output = oZ
  -> State: 38.13 <-
    input = iR
    output = null
  -> State: 38.14 <-
    state = s0
    input = null
    output = oZ
  -- Loop starts here
  -> State: 38.15 <-
    input = iP
    output = null
  -> State: 38.16 <-
    state = s3
    input = null
    output = oZ
  -> State: 38.17 <-
    input = iO
    output = null
  -> State: 38.18 <-
    state = s32
    input = null
    output = oZ
  -> State: 38.19 <-
    input = iN
    output = null
  -> State: 38.20 <-
    state = s45
    input = null
    output = oZ
  -> State: 38.21 <-
    input = iR
    output = null
  -> State: 38.22 <-
    state = s0
    input = null
    output = oZ
  -> State: 38.23 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(input = iB) | !(!FALSE U !(input = iM & (!( X (TRUE U input = iD)) |  X (!(input = iD) U (input = iD & (TRUE U output = oZ))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 39.1 <-
    state = s0
    input = iP
    output = null
  -> State: 39.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 39.3 <-
    input = iL
    output = null
  -> State: 39.4 <-
    state = s11
    input = null
    output = oY
  -> State: 39.5 <-
    input = iB
    output = null
  -> State: 39.6 <-
    state = s12
    input = null
    output = oY
  -> State: 39.7 <-
    input = iE
    output = null
  -> State: 39.8 <-
    state = s5
    input = null
    output = oZ
  -> State: 39.9 <-
    input = iR
    output = null
  -> State: 39.10 <-
    state = s22
    input = null
    output = oX
  -> State: 39.11 <-
    input = iD
    output = null
  -> State: 39.12 <-
    state = s41
    input = null
    output = oZ
  -> State: 39.13 <-
    input = iL
    output = null
  -> State: 39.14 <-
    state = s42
    input = null
    output = oY
  -> State: 39.15 <-
    input = iF
    output = null
  -> State: 39.16 <-
    state = s17
    input = null
    output = oY
  -- Loop starts here
  -> State: 39.17 <-
    input = iO
    output = null
  -> State: 39.18 <-
    state = s18
    input = null
    output = oY
  -> State: 39.19 <-
    input = iE
    output = null
  -> State: 39.20 <-
    state = s8
    input = null
    output = oY
  -> State: 39.21 <-
    input = iT
    output = null
  -> State: 39.22 <-
    state = s20
    input = null
    output = oY
  -> State: 39.23 <-
    input = iA
    output = null
  -> State: 39.24 <-
    state = s25
    input = null
    output = oX
  -> State: 39.25 <-
    input = iC
    output = null
  -> State: 39.26 <-
    state = s17
    input = null
    output = oV
  -> State: 39.27 <-
    input = iO
    output = null
-- specification (!(TRUE U output = oU) | ((!(input = iT) | (!(output = oU) U ((output = oV & !(output = oU)) &  X (!(output = oU) U output = oX)))) U output = oU))  is true
-- specification !(!FALSE U !(!(input = iN) | ((!((output = oZ & !(input = iJ)) &  X (!(input = iJ) U (output = oU & !(input = iJ)))) U (input = iJ | input = iD)) | !(!FALSE U !(!(output = oZ &  X (TRUE U output = oU)))))))  is true
-- specification (!(TRUE U input = iT) | (!(output = oU) U (input = iA | input = iT)))  is true
-- specification !(!FALSE U !(!(input = iJ) | !(!FALSE U !(!(input = iH) | (TRUE U output = oW)))))  is true
-- specification (!(TRUE U input = iR) | ((!(input = iH) | (!(input = iR) U ((output = oX & !(input = iR)) &  X (!(input = iR) U output = oW)))) U input = iR))  is true
-- specification !(!FALSE U !(!(input = iL) | ((!((output = oZ & !(input = iH)) &  X (!(input = iH) U (output = oU & !(input = iH)))) U (input = iH | input = iM)) | !(!FALSE U !(!(output = oZ &  X (TRUE U output = oU)))))))  is true
-- specification !(!FALSE U !(!(output = oW & (TRUE U input = iB)) | (!((output = oV & !(input = iB)) &  X (!(input = iB) U (output = oY & !(input = iB)))) U (input = iB | input = iR))))  is true
-- specification !(!FALSE U !(!(output = oU & (TRUE U input = iF)) | ((input = iH & (!( X (!(input = iF) U input = iA)) |  X (!(input = iF) U (input = iA & (TRUE U output = oV))))) U input = iF)))  is true
-- specification !(!FALSE U !(!(input = iH) | (TRUE U output = oV)))  is true
-- specification !(!FALSE U !(!(input = iS) | !(!FALSE U !(!(input = iL) | (output = oY &  X (TRUE U output = oV))))))  is true
-- specification (!(TRUE U input = iJ) | ((!(input = iG) | (!(input = iJ) U (output = oY & !(input = iJ)))) U input = iJ))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 40.1 <-
    state = s0
    input = iP
    output = null
  -> State: 40.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 40.3 <-
    input = iO
    output = null
  -> State: 40.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 40.5 <-
    input = iN
    output = null
  -> State: 40.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 40.7 <-
    input = iR
    output = null
  -> State: 40.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 40.9 <-
    input = iA
    output = null
  -> State: 40.10 <-
    state = s1
    input = null
    output = oX
  -> State: 40.11 <-
    input = iL
    output = null
  -> State: 40.12 <-
    state = s21
    input = null
    output = oV
  -> State: 40.13 <-
    input = iD
    output = null
  -> State: 40.14 <-
    state = s24
    input = null
    output = oZ
  -> State: 40.15 <-
    input = iD
    output = null
  -> State: 40.16 <-
    state = s35
    input = null
    output = oV
  -> State: 40.17 <-
    input = iG
    output = null
  -> State: 40.18 <-
    state = s13
    input = null
    output = oV
  -> State: 40.19 <-
    input = iA
    output = null
  -> State: 40.20 <-
    state = s34
    input = null
    output = oV
  -> State: 40.21 <-
    input = iG
    output = null
  -> State: 40.22 <-
    state = s28
    input = null
    output = oX
  -> State: 40.23 <-
    input = iJ
    output = null
  -- Loop starts here
  -> State: 40.24 <-
    state = s8
    input = null
    output = oY
  -> State: 40.25 <-
    input = iT
    output = null
  -> State: 40.26 <-
    state = s20
    input = null
    output = oY
  -> State: 40.27 <-
    input = iJ
    output = null
  -> State: 40.28 <-
    state = s37
    input = null
    output = oV
  -> State: 40.29 <-
    input = iB
    output = null
  -> State: 40.30 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iG & (TRUE U input = iL)) | ((input = iA & (!( X (!(input = iL) U input = iJ)) |  X (!(input = iL) U (input = iJ & (TRUE U output = oU))))) U input = iL)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 41.1 <-
    state = s0
    input = iP
    output = null
  -> State: 41.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 41.3 <-
    input = iO
    output = null
  -> State: 41.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 41.5 <-
    input = iN
    output = null
  -> State: 41.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 41.7 <-
    input = iJ
    output = null
  -> State: 41.8 <-
    state = s47
    input = null
    output = oY
  -> State: 41.9 <-
    input = iR
    output = null
  -> State: 41.10 <-
    state = s5
    input = null
    output = oX
  -> State: 41.11 <-
    input = iR
    output = null
  -> State: 41.12 <-
    state = s22
    input = null
    output = oX
  -> State: 41.13 <-
    input = iD
    output = null
  -> State: 41.14 <-
    state = s41
    input = null
    output = oZ
  -> State: 41.15 <-
    input = iF
    output = null
  -> State: 41.16 <-
    state = s11
    input = null
    output = oY
  -> State: 41.17 <-
    input = iG
    output = null
  -> State: 41.18 <-
    state = s13
    input = null
    output = oY
  -> State: 41.19 <-
    input = iF
    output = null
  -> State: 41.20 <-
    state = s14
    input = null
    output = oZ
  -> State: 41.21 <-
    input = iF
    output = null
  -> State: 41.22 <-
    state = s16
    input = null
    output = oV
  -> State: 41.23 <-
    input = iJ
    output = null
  -> State: 41.24 <-
    state = s28
    input = null
    output = oX
  -> State: 41.25 <-
    input = iC
    output = null
  -> State: 41.26 <-
    state = s7
    input = null
    output = oX
  -> State: 41.27 <-
    input = iE
    output = null
  -> State: 41.28 <-
    state = s3
    input = null
    output = oY
  -> State: 41.29 <-
    input = iO
    output = null
  -> State: 41.30 <-
    state = s32
    input = null
    output = oZ
  -> State: 41.31 <-
    input = iN
    output = null
  -> State: 41.32 <-
    state = s45
    input = null
    output = oZ
  -> State: 41.33 <-
    input = iJ
    output = null
  -> State: 41.34 <-
    state = s47
    input = null
    output = oY
  -> State: 41.35 <-
    input = iR
    output = null
  -> State: 41.36 <-
    state = s5
    input = null
    output = oX
  -> State: 41.37 <-
    input = iR
    output = null
  -> State: 41.38 <-
    state = s22
    input = null
    output = oX
  -> State: 41.39 <-
    input = iF
    output = null
  -> State: 41.40 <-
    state = s1
    input = null
    output = oZ
  -> State: 41.41 <-
    input = iL
    output = null
  -- Loop starts here
  -> State: 41.42 <-
    state = s21
    input = null
    output = oV
  -> State: 41.43 <-
    input = iQ
    output = null
  -> State: 41.44 <-
    state = s29
    input = null
    output = oV
  -> State: 41.45 <-
    input = iF
    output = null
  -> State: 41.46 <-
    state = s22
    input = null
    output = oY
  -> State: 41.47 <-
    input = iJ
    output = null
  -> State: 41.48 <-
    state = s23
    input = null
    output = oZ
  -> State: 41.49 <-
    input = iD
    output = null
  -> State: 41.50 <-
    state = s44
    input = null
    output = oX
  -> State: 41.51 <-
    input = iM
    output = null
  -> State: 41.52 <-
    state = s15
    input = null
    output = oZ
  -> State: 41.53 <-
    input = iJ
    output = null
  -> State: 41.54 <-
    state = s19
    input = null
    output = oY
  -> State: 41.55 <-
    input = iB
    output = null
  -> State: 41.56 <-
    state = s6
    input = null
    output = oZ
  -> State: 41.57 <-
    input = iE
    output = null
  -> State: 41.58 <-
    state = s7
    input = null
    output = oX
  -> State: 41.59 <-
    input = iE
    output = null
  -> State: 41.60 <-
    state = s3
    input = null
    output = oY
  -> State: 41.61 <-
    input = iL
    output = null
  -> State: 41.62 <-
    state = s11
    input = null
    output = oY
  -> State: 41.63 <-
    input = iB
    output = null
  -> State: 41.64 <-
    state = s12
    input = null
    output = oY
  -> State: 41.65 <-
    input = iE
    output = null
  -> State: 41.66 <-
    state = s5
    input = null
    output = oZ
  -> State: 41.67 <-
    input = iR
    output = null
  -> State: 41.68 <-
    state = s22
    input = null
    output = oX
  -> State: 41.69 <-
    input = iJ
    output = null
  -> State: 41.70 <-
    state = s23
    input = null
    output = oZ
  -> State: 41.71 <-
    input = iF
    output = null
  -> State: 41.72 <-
    state = s0
    input = null
    output = oY
  -> State: 41.73 <-
    input = iA
    output = null
  -> State: 41.74 <-
    state = s1
    input = null
    output = oX
  -> State: 41.75 <-
    input = iL
    output = null
  -> State: 41.76 <-
    state = s21
    input = null
    output = oV
-- specification !(!FALSE U !(!(input = iT & (TRUE U output = oU)) | (!((output = oV & !(output = oU)) &  X (!(output = oU) U (output = oW & !(output = oU)))) U (output = oU | input = iB))))  is true
-- specification !(!FALSE U !(input = iO & (!(!(input = iH)) | !(!(input = iC | input = iH) U !(!(output = oW) | (input = iC | input = iH))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 42.1 <-
    state = s0
    input = iP
    output = null
  -> State: 42.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 42.3 <-
    input = iO
    output = null
  -> State: 42.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 42.5 <-
    input = iN
    output = null
  -> State: 42.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 42.7 <-
    input = iR
    output = null
  -> State: 42.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 42.9 <-
    input = iP
    output = null
-- specification !(!FALSE U !(!(output = oU) | !(!FALSE U !(!(input = iH) | (output = oZ &  X (TRUE U output = oX))))))  is true
-- specification !(!FALSE U !(!(input = iD & (TRUE U input = iH)) | ((!(input = iC) | (!(input = iH) U (((output = oU & !(input = iH)) & !(output = oY)) &  X ((!(input = iH) & !(output = oY)) U output = oZ)))) U input = iH)))  is true
-- specification !(!FALSE U !(!((input = iG & !(input = iH)) & (TRUE U input = iH)) | ((!(input = iN) | (!(input = iH) U (output = oV & !(input = iH)))) U input = iH)))  is true
-- specification !(!FALSE U !(!(input = iP) | ((!(input = iB) | (!(input = iQ) U ((output = oY & !(input = iQ)) &  X (!(input = iQ) U output = oW)))) U (input = iQ | !(!FALSE U !(!(input = iB) | (output = oY &  X (TRUE U output = oW))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 43.1 <-
    state = s0
    input = iP
    output = null
  -> State: 43.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 43.3 <-
    input = iO
    output = null
  -> State: 43.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 43.5 <-
    input = iN
    output = null
  -> State: 43.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 43.7 <-
    input = iJ
    output = null
  -> State: 43.8 <-
    state = s47
    input = null
    output = oY
  -> State: 43.9 <-
    input = iD
    output = null
  -> State: 43.10 <-
    state = s48
    input = null
    output = oV
  -> State: 43.11 <-
    input = iQ
    output = null
  -> State: 43.12 <-
    state = s17
    input = null
    output = oY
  -> State: 43.13 <-
    input = iB
    output = null
  -> State: 43.14 <-
    state = s27
    input = null
    output = oX
  -> State: 43.15 <-
    input = iP
    output = null
  -- Loop starts here
  -> State: 43.16 <-
    state = s8
    input = null
    output = oY
  -> State: 43.17 <-
    input = iT
    output = null
  -> State: 43.18 <-
    state = s20
    input = null
    output = oY
  -> State: 43.19 <-
    input = iJ
    output = null
  -> State: 43.20 <-
    state = s37
    input = null
    output = oV
  -> State: 43.21 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 43.22 <-
    state = s8
    input = null
    output = oY
  -> State: 43.23 <-
    input = iT
    output = null
  -> State: 43.24 <-
    state = s20
    input = null
    output = oY
  -> State: 43.25 <-
    input = iJ
    output = null
  -> State: 43.26 <-
    state = s37
    input = null
    output = oV
  -> State: 43.27 <-
    input = iB
    output = null
  -> State: 43.28 <-
    state = s8
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iC & (TRUE U output = oU)) | ((!(input = iA) | (!(output = oU) U ((output = oZ & !(output = oU)) &  X (!(output = oU) U output = oY)))) U output = oU)))  is true
-- specification !(!FALSE U !(!(input = iO & (TRUE U input = iM)) | ((!(input = iK) | (!(input = iM) U (((output = oW & !(input = iM)) & !(output = oY)) &  X ((!(input = iM) & !(output = oY)) U output = oX)))) U input = iM)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 44.1 <-
    state = s0
    input = iP
    output = null
  -> State: 44.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 44.3 <-
    input = iO
    output = null
  -> State: 44.4 <-
    state = s32
    input = null
    output = oZ
  -> State: 44.5 <-
    input = iN
    output = null
  -> State: 44.6 <-
    state = s45
    input = null
    output = oZ
  -> State: 44.7 <-
    input = iR
    output = null
  -> State: 44.8 <-
    state = s0
    input = null
    output = oZ
  -> State: 44.9 <-
    input = iA
    output = null
  -> State: 44.10 <-
    state = s1
    input = null
    output = oX
  -> State: 44.11 <-
    input = iR
    output = null
  -> State: 44.12 <-
    state = s2
    input = null
    output = oZ
  -> State: 44.13 <-
    input = iK
    output = null
  -> State: 44.14 <-
    state = s6
    input = null
    output = oX
  -> State: 44.15 <-
    input = iE
    output = null
  -> State: 44.16 <-
    state = s7
    input = null
    output = oX
  -> State: 44.17 <-
    input = iE
    output = null
  -> State: 44.18 <-
    state = s3
    input = null
    output = oY
  -> State: 44.19 <-
    input = iL
    output = null
  -> State: 44.20 <-
    state = s11
    input = null
    output = oY
  -> State: 44.21 <-
    input = iB
    output = null
  -> State: 44.22 <-
    state = s12
    input = null
    output = oY
  -> State: 44.23 <-
    input = iM
    output = null
  -- Loop starts here
  -> State: 44.24 <-
    state = s9
    input = null
    output = oV
  -> State: 44.25 <-
    input = iB
    output = null
  -> State: 44.26 <-
    state = s10
    input = null
    output = oV
  -> State: 44.27 <-
    input = iN
    output = null
  -> State: 44.28 <-
    state = s38
    input = null
    output = oZ
  -> State: 44.29 <-
    input = iI
    output = null
  -> State: 44.30 <-
    state = s40
    input = null
    output = oY
  -> State: 44.31 <-
    input = iK
    output = null
  -> State: 44.32 <-
    state = s2
    input = null
    output = oY
  -> State: 44.33 <-
    input = iN
    output = null
  -> State: 44.34 <-
    state = s46
    input = null
    output = oV
  -> State: 44.35 <-
    input = iI
    output = null
  -> State: 44.36 <-
    state = s44
    input = null
    output = oY
  -> State: 44.37 <-
    input = iM
    output = null
  -> State: 44.38 <-
    state = s15
    input = null
    output = oZ
  -> State: 44.39 <-
    input = iR
    output = null
  -> State: 44.40 <-
    state = s11
    input = null
    output = oV
  -> State: 44.41 <-
    input = iB
    output = null
  -> State: 44.42 <-
    state = s12
    input = null
    output = oY
  -> State: 44.43 <-
    input = iE
    output = null
  -> State: 44.44 <-
    state = s5
    input = null
    output = oZ
  -> State: 44.45 <-
    input = iR
    output = null
  -> State: 44.46 <-
    state = s22
    input = null
    output = oX
  -> State: 44.47 <-
    input = iF
    output = null
  -> State: 44.48 <-
    state = s1
    input = null
    output = oZ
  -> State: 44.49 <-
    input = iR
    output = null
  -> State: 44.50 <-
    state = s2
    input = null
    output = oZ
  -> State: 44.51 <-
    input = iP
    output = null
  -> State: 44.52 <-
    state = s9
    input = null
    output = oV
-- specification !(!FALSE U !(!(input = iQ & (TRUE U output = oW)) | (!(output = oV) U (output = oW | ((input = iO & !(output = oV)) &  X (!(output = oV) U input = iF))))))  is true
-- specification (!(!FALSE U !(!(input = iL))) | (!(input = iL) U (input = iL & (!(TRUE U (output = oZ &  X (TRUE U output = oY))) | (!(output = oZ) U input = iB)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 45.1 <-
    state = s0
    input = iP
    output = null
  -> State: 45.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 45.3 <-
    input = iL
    output = null
  -> State: 45.4 <-
    state = s11
    input = null
    output = oY
  -> State: 45.5 <-
    input = iN
    output = null
  -> State: 45.6 <-
    state = s36
    input = null
    output = oX
  -> State: 45.7 <-
    input = iE
    output = null
  -> State: 45.8 <-
    state = s27
    input = null
    output = oZ
  -> State: 45.9 <-
    input = iP
    output = null
  -> State: 45.10 <-
    state = s8
    input = null
    output = oY
  -- Loop starts here
  -> State: 45.11 <-
    input = iT
    output = null
  -> State: 45.12 <-
    state = s20
    input = null
    output = oY
  -> State: 45.13 <-
    input = iJ
    output = null
  -> State: 45.14 <-
    state = s37
    input = null
    output = oV
  -> State: 45.15 <-
    input = iD
    output = null
  -> State: 45.16 <-
    state = s8
    input = null
    output = oX
  -> State: 45.17 <-
    input = iT
    output = null
-- specification !(!FALSE U !(!(output = oZ) | !(!FALSE U !(!(input = iE) | (output = oV &  X (TRUE U output = oU))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 46.1 <-
    state = s0
    input = iP
    output = null
  -> State: 46.2 <-
    state = s3
    input = null
    output = oZ
  -> State: 46.3 <-
    input = iL
    output = null
  -> State: 46.4 <-
    state = s11
    input = null
    output = oY
  -> State: 46.5 <-
    input = iN
    output = null
  -> State: 46.6 <-
    state = s36
    input = null
    output = oX
  -> State: 46.7 <-
    input = iE
    output = null
  -> State: 46.8 <-
    state = s27
    input = null
    output = oZ
  -- Loop starts here
  -> State: 46.9 <-
    input = iP
    output = null
  -> State: 46.10 <-
    state = s8
    input = null
    output = oY
  -> State: 46.11 <-
    input = iT
    output = null
  -> State: 46.12 <-
    state = s20
    input = null
    output = oY
  -> State: 46.13 <-
    input = iA
    output = null
  -> State: 46.14 <-
    state = s25
    input = null
    output = oX
  -> State: 46.15 <-
    input = iC
    output = null
  -> State: 46.16 <-
    state = s17
    input = null
    output = oV
  -> State: 46.17 <-
    input = iB
    output = null
  -> State: 46.18 <-
    state = s27
    input = null
    output = oX
  -> State: 46.19 <-
    input = iP
    output = null
-- specification (!(TRUE U output = oU) | (!(output = oU) U ((output = oV & !(output = oU)) &  X (!(output = oU) U input = iM))))  is true
-- specification !(!(input = iI) U !(!(output = oW) | input = iI))  is true
