Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/ram_tb_isim_beh.exe -prj C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/ram_tb_beh.prj work.ram_tb work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/Dflipflop.v" into library work
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/mem8bit.v" into library work
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/decoder.v" into library work
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/buf.v" into library work
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/ram.v" into library work
Analyzing Verilog file "C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/ram_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module decoder
Compiling module Dflipflop
Compiling module mem8bit
Compiling module buff
Compiling module ram
Compiling module ram_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/user/Documents/GitHub/Digital-Lab/xilinx/lab102 - Final/ram_tb_isim_beh.exe
Fuse Memory Usage: 29292 KB
Fuse CPU Usage: 483 ms
