#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002950d70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
v00000000029ce800_0 .var "clock", 0 0;
v00000000029cf8e0_0 .var/i "i", 31 0;
v00000000029cfc00_0 .var/i "j", 31 0;
S_000000000101e240 .scope module, "cpu" "CPU" 2 9, 3 7 0, S_0000000002950d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v00000000029d59c0_0 .net "ALU_data", 15 0, v00000000029bc740_0;  1 drivers
v00000000029d5b00_0 .var "chip_enable", 0 0;
v00000000029cf5c0_0 .net "clock", 0 0, v00000000029ce800_0;  1 drivers
v00000000029ce3a0_0 .net "cond", 1 0, L_00000000029d07e0;  1 drivers
v00000000029cffc0_0 .var "current_state", 1 0;
v00000000029ce8a0_0 .net "dest", 2 0, L_00000000029ce940;  1 drivers
v00000000029cee40_0 .var "execute", 0 0;
v00000000029ce440_0 .net "flags", 3 0, v00000000029bc600_0;  1 drivers
v00000000029d0240_0 .net "inst", 15 0, v00000000029d3580_0;  1 drivers
v00000000029ce6c0_0 .var "next_state", 1 0;
v00000000029ce760_0 .net "opcode", 3 0, L_00000000029cfd40;  1 drivers
v00000000029cfac0_0 .var "pc", 2 0;
v00000000029cfb60_0 .var "rw", 0 0;
v00000000029cec60_0 .var "rw_RAM", 0 0;
v00000000029cebc0_0 .net "select1", 2 0, L_00000000029ceee0;  1 drivers
v00000000029d02e0_0 .net "select2", 3 0, L_00000000029d0100;  1 drivers
v00000000029cef80_0 .net "source1", 15 0, v00000000029d5420_0;  1 drivers
v00000000029d0060_0 .net "source2", 15 0, v00000000029d3d00_0;  1 drivers
E_000000000294bcc0 .event posedge, v00000000029cf5c0_0;
E_000000000294c3c0 .event edge, v00000000029cffc0_0;
L_00000000029ced00 .part L_00000000029d0100, 1, 3;
S_000000000101e3c0 .scope module, "alu" "main" 3 93, 4 9 0, S_000000000101e240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "r1"
    .port_info 1 /INPUT 16 "r2"
    .port_info 2 /INPUT 16 "r3"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 4 "shift_bits"
    .port_info 5 /OUTPUT 4 "flags"
    .port_info 6 /INPUT 1 "execute"
P_000000000294c400 .param/l "len" 0 4 10, +C4<00000000000000000000000000010000>;
v00000000029d3f80_0 .net "add_out", 15 0, L_00000000029d1280;  1 drivers
v00000000029d48e0_0 .net "and_out", 15 0, L_0000000002a33a80;  1 drivers
v00000000029d5100_0 .net "execute", 0 0, v00000000029cee40_0;  1 drivers
v00000000029d3a80_0 .net "f_add_out", 3 0, L_00000000029d1500;  1 drivers
v00000000029d4840_0 .net "f_and_out", 3 0, L_0000000002a3add0;  1 drivers
v00000000029d3e40_0 .net "f_ls_out", 3 0, L_0000000002a39a70;  1 drivers
L_00000000029e42c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0000000002956b08 .resolv tri, L_0000000002a394d0, L_00000000029e42c8;
v00000000029d56a0_0 .net8 "f_mult_out", 3 0, RS_0000000002956b08;  2 drivers
v00000000029d3bc0_0 .net "f_or_out", 3 0, L_0000000002a3a290;  1 drivers
v00000000029d40c0_0 .net "f_rr_out", 3 0, L_0000000002a396b0;  1 drivers
v00000000029d57e0_0 .net "f_rs_out", 3 0, L_0000000002a397f0;  1 drivers
v00000000029d5240_0 .net "f_sub_out", 3 0, L_0000000002a399d0;  1 drivers
v00000000029d4b60_0 .net "f_xor_out", 3 0, L_0000000002a3a470;  1 drivers
v00000000029d54c0_0 .net "flags", 3 0, v00000000029bc600_0;  alias, 1 drivers
v00000000029d47a0_0 .net "ls_out", 15 0, L_0000000002a3b0f0;  1 drivers
v00000000029d4660_0 .net "mult_out", 15 0, L_0000000002a3a510;  1 drivers
v00000000029d34e0_0 .net "opcode", 3 0, L_00000000029cfd40;  alias, 1 drivers
v00000000029d39e0_0 .net "or_out", 15 0, L_0000000002a33fc0;  1 drivers
v00000000029d3c60_0 .net "r1", 15 0, v00000000029bc740_0;  alias, 1 drivers
v00000000029d4160_0 .net "r2", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029d5740_0 .net "r3", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029d4200_0 .net "rr_out", 15 0, L_0000000002a3b230;  1 drivers
v00000000029d3300_0 .net "rs_out", 15 0, L_0000000002a3a150;  1 drivers
v00000000029d3760_0 .net "shift_bits", 3 0, L_00000000029d0100;  alias, 1 drivers
v00000000029d4480_0 .net "sub_out", 15 0, L_0000000002a36a50;  1 drivers
v00000000029d52e0_0 .net "xor_out", 15 0, L_0000000002a33d90;  1 drivers
S_0000000002819190 .scope module, "add" "nbit_adder" 4 26, 5 1 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294bd00 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000029e0d10 .functor XOR 1, L_00000000029d2fe0, L_00000000029d1460, C4<0>, C4<0>;
L_00000000029e4118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029ae130_0 .net/2s *"_s116", 0 0, L_00000000029e4118;  1 drivers
v00000000029af7b0_0 .net *"_s121", 0 0, L_00000000029d2ea0;  1 drivers
v00000000029b0390_0 .net *"_s125", 0 0, L_00000000029d2fe0;  1 drivers
v00000000029ae4f0_0 .net *"_s127", 0 0, L_00000000029d1460;  1 drivers
v00000000029ae090_0 .net *"_s128", 0 0, L_00000000029e0d10;  1 drivers
v00000000029aed10_0 .net *"_s132", 31 0, L_00000000029d1e60;  1 drivers
v00000000029af490_0 .net *"_s135", 0 0, L_00000000029d27c0;  1 drivers
v00000000029aedb0_0 .net *"_s140", 0 0, L_00000000029d1f00;  1 drivers
v00000000029ae8b0_0 .net "carry", 16 0, L_00000000029d2680;  1 drivers
v00000000029ae1d0_0 .net "f", 3 0, L_00000000029d1500;  alias, 1 drivers
v00000000029afb70_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029ae950_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029b0430_0 .net "return1", 15 0, L_00000000029d1280;  alias, 1 drivers
L_00000000029cf980 .part v00000000029d5420_0, 0, 1;
L_00000000029ceda0 .part v00000000029d3d00_0, 0, 1;
L_00000000029ce620 .part L_00000000029d2680, 0, 1;
L_00000000029ce9e0 .part v00000000029d5420_0, 1, 1;
L_00000000029cf660 .part v00000000029d3d00_0, 1, 1;
L_00000000029d0380 .part L_00000000029d2680, 1, 1;
L_00000000029cf020 .part v00000000029d5420_0, 2, 1;
L_00000000029d0600 .part v00000000029d3d00_0, 2, 1;
L_00000000029cff20 .part L_00000000029d2680, 2, 1;
L_00000000029cf0c0 .part v00000000029d5420_0, 3, 1;
L_00000000029d01a0 .part v00000000029d3d00_0, 3, 1;
L_00000000029d06a0 .part L_00000000029d2680, 3, 1;
L_00000000029cea80 .part v00000000029d5420_0, 4, 1;
L_00000000029cf840 .part v00000000029d3d00_0, 4, 1;
L_00000000029d0880 .part L_00000000029d2680, 4, 1;
L_00000000029d0740 .part v00000000029d5420_0, 5, 1;
L_00000000029cf700 .part v00000000029d3d00_0, 5, 1;
L_00000000029d0420 .part L_00000000029d2680, 5, 1;
L_00000000029ce4e0 .part v00000000029d5420_0, 6, 1;
L_00000000029ce580 .part v00000000029d3d00_0, 6, 1;
L_00000000029ceb20 .part L_00000000029d2680, 6, 1;
L_00000000029cfca0 .part v00000000029d5420_0, 7, 1;
L_00000000029cfde0 .part v00000000029d3d00_0, 7, 1;
L_00000000029cf160 .part L_00000000029d2680, 7, 1;
L_00000000029cf200 .part v00000000029d5420_0, 8, 1;
L_00000000029cf2a0 .part v00000000029d3d00_0, 8, 1;
L_00000000029cf340 .part L_00000000029d2680, 8, 1;
L_00000000029cfa20 .part v00000000029d5420_0, 9, 1;
L_00000000029cfe80 .part v00000000029d3d00_0, 9, 1;
L_00000000029cf3e0 .part L_00000000029d2680, 9, 1;
L_00000000029d04c0 .part v00000000029d5420_0, 10, 1;
L_00000000029cf7a0 .part v00000000029d3d00_0, 10, 1;
L_00000000029cf480 .part L_00000000029d2680, 10, 1;
L_00000000029ce260 .part v00000000029d5420_0, 11, 1;
L_00000000029cf520 .part v00000000029d3d00_0, 11, 1;
L_00000000029d0560 .part L_00000000029d2680, 11, 1;
L_00000000029ce120 .part v00000000029d5420_0, 12, 1;
L_00000000029ce1c0 .part v00000000029d3d00_0, 12, 1;
L_00000000029ce300 .part L_00000000029d2680, 12, 1;
L_00000000029d1140 .part v00000000029d5420_0, 13, 1;
L_00000000029d2e00 .part v00000000029d3d00_0, 13, 1;
L_00000000029d0e20 .part L_00000000029d2680, 13, 1;
L_00000000029d1a00 .part v00000000029d5420_0, 14, 1;
L_00000000029d2b80 .part v00000000029d3d00_0, 14, 1;
L_00000000029d24a0 .part L_00000000029d2680, 14, 1;
L_00000000029d1780 .part v00000000029d5420_0, 15, 1;
L_00000000029d1b40 .part v00000000029d3d00_0, 15, 1;
L_00000000029d20e0 .part L_00000000029d2680, 15, 1;
LS_00000000029d1280_0_0 .concat8 [ 1 1 1 1], L_000000000293dfb0, L_000000000293d060, L_000000000293c6c0, L_000000000293d450;
LS_00000000029d1280_0_4 .concat8 [ 1 1 1 1], L_000000000293cd50, L_000000000293dae0, L_000000000293ded0, L_000000000293e2c0;
LS_00000000029d1280_0_8 .concat8 [ 1 1 1 1], L_000000000293e410, L_00000000029e0530, L_00000000029e1250, L_00000000029e0450;
LS_00000000029d1280_0_12 .concat8 [ 1 1 1 1], L_00000000029e0b50, L_00000000029e04c0, L_00000000029e0a00, L_00000000029e19c0;
L_00000000029d1280 .concat8 [ 4 4 4 4], LS_00000000029d1280_0_0, LS_00000000029d1280_0_4, LS_00000000029d1280_0_8, LS_00000000029d1280_0_12;
LS_00000000029d2680_0_0 .concat8 [ 1 1 1 1], L_00000000029e4118, L_000000000293d920, L_000000000293e250, L_000000000293d680;
LS_00000000029d2680_0_4 .concat8 [ 1 1 1 1], L_000000000293d990, L_000000000293da00, L_000000000293c8f0, L_000000000293cdc0;
LS_00000000029d2680_0_8 .concat8 [ 1 1 1 1], L_000000000293e3a0, L_000000000281dbe0, L_00000000029e05a0, L_00000000029e08b0;
LS_00000000029d2680_0_12 .concat8 [ 1 1 1 1], L_00000000029e0990, L_00000000029e0140, L_00000000029e0370, L_00000000029e1b80;
LS_00000000029d2680_0_16 .concat8 [ 1 0 0 0], L_00000000029e0e60;
LS_00000000029d2680_1_0 .concat8 [ 4 4 4 4], LS_00000000029d2680_0_0, LS_00000000029d2680_0_4, LS_00000000029d2680_0_8, LS_00000000029d2680_0_12;
LS_00000000029d2680_1_4 .concat8 [ 1 0 0 0], LS_00000000029d2680_0_16;
L_00000000029d2680 .concat8 [ 16 1 0 0], LS_00000000029d2680_1_0, LS_00000000029d2680_1_4;
L_00000000029d2ea0 .part L_00000000029d2680, 16, 1;
L_00000000029d2fe0 .part L_00000000029d2680, 16, 1;
L_00000000029d1460 .part L_00000000029d2680, 15, 1;
L_00000000029d1e60 .concat [ 16 16 0 0], v00000000029d3d00_0, v00000000029d5420_0;
L_00000000029d27c0 .reduce/nor L_00000000029d1e60;
L_00000000029d1500 .concat8 [ 1 1 1 1], L_00000000029d1f00, L_00000000029d2ea0, L_00000000029d27c0, L_00000000029e0d10;
L_00000000029d1f00 .part L_00000000029d1280, 15, 1;
S_0000000002819310 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c280 .param/l "i" 0 5 15, +C4<00>;
S_000000000281d2c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002819310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293cc70 .functor XOR 1, L_00000000029cf980, L_00000000029ceda0, C4<0>, C4<0>;
L_000000000293dfb0 .functor XOR 1, L_000000000293cc70, L_00000000029ce620, C4<0>, C4<0>;
L_000000000293d530 .functor AND 1, L_00000000029cf980, L_00000000029ceda0, C4<1>, C4<1>;
L_000000000293cb90 .functor AND 1, L_00000000029cf980, L_00000000029ce620, C4<1>, C4<1>;
L_000000000293d1b0 .functor OR 1, L_000000000293d530, L_000000000293cb90, C4<0>, C4<0>;
L_000000000293d5a0 .functor AND 1, L_00000000029ceda0, L_00000000029ce620, C4<1>, C4<1>;
L_000000000293d920 .functor OR 1, L_000000000293d1b0, L_000000000293d5a0, C4<0>, C4<0>;
v00000000029412a0_0 .net *"_s0", 0 0, L_000000000293cc70;  1 drivers
v0000000002941b60_0 .net *"_s10", 0 0, L_000000000293d5a0;  1 drivers
v0000000002941de0_0 .net *"_s4", 0 0, L_000000000293d530;  1 drivers
v00000000029424c0_0 .net *"_s6", 0 0, L_000000000293cb90;  1 drivers
v0000000002941480_0 .net *"_s8", 0 0, L_000000000293d1b0;  1 drivers
v0000000002941ca0_0 .net "a", 0 0, L_00000000029cf980;  1 drivers
v0000000002941e80_0 .net "b", 0 0, L_00000000029ceda0;  1 drivers
v00000000029415c0_0 .net "cin", 0 0, L_00000000029ce620;  1 drivers
v0000000002941700_0 .net "cout", 0 0, L_000000000293d920;  1 drivers
v0000000002941a20_0 .net "sum", 0 0, L_000000000293dfb0;  1 drivers
S_000000000281d440 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c440 .param/l "i" 0 5 15, +C4<01>;
S_0000000002810b90 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000281d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293ddf0 .functor XOR 1, L_00000000029ce9e0, L_00000000029cf660, C4<0>, C4<0>;
L_000000000293d060 .functor XOR 1, L_000000000293ddf0, L_00000000029d0380, C4<0>, C4<0>;
L_000000000293d140 .functor AND 1, L_00000000029ce9e0, L_00000000029cf660, C4<1>, C4<1>;
L_000000000293d300 .functor AND 1, L_00000000029ce9e0, L_00000000029d0380, C4<1>, C4<1>;
L_000000000293d370 .functor OR 1, L_000000000293d140, L_000000000293d300, C4<0>, C4<0>;
L_000000000293e1e0 .functor AND 1, L_00000000029cf660, L_00000000029d0380, C4<1>, C4<1>;
L_000000000293e250 .functor OR 1, L_000000000293d370, L_000000000293e1e0, C4<0>, C4<0>;
v0000000002941f20_0 .net *"_s0", 0 0, L_000000000293ddf0;  1 drivers
v0000000002942060_0 .net *"_s10", 0 0, L_000000000293e1e0;  1 drivers
v0000000002942100_0 .net *"_s4", 0 0, L_000000000293d140;  1 drivers
v00000000029421a0_0 .net *"_s6", 0 0, L_000000000293d300;  1 drivers
v0000000002942240_0 .net *"_s8", 0 0, L_000000000293d370;  1 drivers
v00000000029422e0_0 .net "a", 0 0, L_00000000029ce9e0;  1 drivers
v0000000002942380_0 .net "b", 0 0, L_00000000029cf660;  1 drivers
v0000000002942560_0 .net "cin", 0 0, L_00000000029d0380;  1 drivers
v0000000002940ee0_0 .net "cout", 0 0, L_000000000293e250;  1 drivers
v0000000002940f80_0 .net "sum", 0 0, L_000000000293d060;  1 drivers
S_0000000002810d10 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294ba40 .param/l "i" 0 5 15, +C4<010>;
S_0000000002831540 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002810d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293d840 .functor XOR 1, L_00000000029cf020, L_00000000029d0600, C4<0>, C4<0>;
L_000000000293c6c0 .functor XOR 1, L_000000000293d840, L_00000000029cff20, C4<0>, C4<0>;
L_000000000293db50 .functor AND 1, L_00000000029cf020, L_00000000029d0600, C4<1>, C4<1>;
L_000000000293d8b0 .functor AND 1, L_00000000029cf020, L_00000000029cff20, C4<1>, C4<1>;
L_000000000293d610 .functor OR 1, L_000000000293db50, L_000000000293d8b0, C4<0>, C4<0>;
L_000000000293dca0 .functor AND 1, L_00000000029d0600, L_00000000029cff20, C4<1>, C4<1>;
L_000000000293d680 .functor OR 1, L_000000000293d610, L_000000000293dca0, C4<0>, C4<0>;
v0000000002940580_0 .net *"_s0", 0 0, L_000000000293d840;  1 drivers
v0000000002940e40_0 .net *"_s10", 0 0, L_000000000293dca0;  1 drivers
v000000000293fb80_0 .net *"_s4", 0 0, L_000000000293db50;  1 drivers
v000000000293ee60_0 .net *"_s6", 0 0, L_000000000293d8b0;  1 drivers
v000000000293ef00_0 .net *"_s8", 0 0, L_000000000293d610;  1 drivers
v000000000293ebe0_0 .net "a", 0 0, L_00000000029cf020;  1 drivers
v000000000293efa0_0 .net "b", 0 0, L_00000000029d0600;  1 drivers
v000000000293fc20_0 .net "cin", 0 0, L_00000000029cff20;  1 drivers
v000000000293ff40_0 .net "cout", 0 0, L_000000000293d680;  1 drivers
v0000000002940800_0 .net "sum", 0 0, L_000000000293c6c0;  1 drivers
S_00000000028316c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c740 .param/l "i" 0 5 15, +C4<011>;
S_000000000282f920 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000028316c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293cce0 .functor XOR 1, L_00000000029cf0c0, L_00000000029d01a0, C4<0>, C4<0>;
L_000000000293d450 .functor XOR 1, L_000000000293cce0, L_00000000029d06a0, C4<0>, C4<0>;
L_000000000293d0d0 .functor AND 1, L_00000000029cf0c0, L_00000000029d01a0, C4<1>, C4<1>;
L_000000000293d3e0 .functor AND 1, L_00000000029cf0c0, L_00000000029d06a0, C4<1>, C4<1>;
L_000000000293cf10 .functor OR 1, L_000000000293d0d0, L_000000000293d3e0, C4<0>, C4<0>;
L_000000000293d7d0 .functor AND 1, L_00000000029d01a0, L_00000000029d06a0, C4<1>, C4<1>;
L_000000000293d990 .functor OR 1, L_000000000293cf10, L_000000000293d7d0, C4<0>, C4<0>;
v000000000293fa40_0 .net *"_s0", 0 0, L_000000000293cce0;  1 drivers
v000000000293ec80_0 .net *"_s10", 0 0, L_000000000293d7d0;  1 drivers
v000000000293eaa0_0 .net *"_s4", 0 0, L_000000000293d0d0;  1 drivers
v00000000029401c0_0 .net *"_s6", 0 0, L_000000000293d3e0;  1 drivers
v000000000293f040_0 .net *"_s8", 0 0, L_000000000293cf10;  1 drivers
v000000000293e960_0 .net "a", 0 0, L_00000000029cf0c0;  1 drivers
v0000000002940bc0_0 .net "b", 0 0, L_00000000029d01a0;  1 drivers
v000000000293ed20_0 .net "cin", 0 0, L_00000000029d06a0;  1 drivers
v00000000029409e0_0 .net "cout", 0 0, L_000000000293d990;  1 drivers
v000000000293f400_0 .net "sum", 0 0, L_000000000293d450;  1 drivers
S_000000000282faa0 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c780 .param/l "i" 0 5 15, +C4<0100>;
S_00000000028294d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000282faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293df40 .functor XOR 1, L_00000000029cea80, L_00000000029cf840, C4<0>, C4<0>;
L_000000000293cd50 .functor XOR 1, L_000000000293df40, L_00000000029d0880, C4<0>, C4<0>;
L_000000000293c730 .functor AND 1, L_00000000029cea80, L_00000000029cf840, C4<1>, C4<1>;
L_000000000293d4c0 .functor AND 1, L_00000000029cea80, L_00000000029d0880, C4<1>, C4<1>;
L_000000000293cea0 .functor OR 1, L_000000000293c730, L_000000000293d4c0, C4<0>, C4<0>;
L_000000000293d760 .functor AND 1, L_00000000029cf840, L_00000000029d0880, C4<1>, C4<1>;
L_000000000293da00 .functor OR 1, L_000000000293cea0, L_000000000293d760, C4<0>, C4<0>;
v000000000293f180_0 .net *"_s0", 0 0, L_000000000293df40;  1 drivers
v000000000293f860_0 .net *"_s10", 0 0, L_000000000293d760;  1 drivers
v000000000293ffe0_0 .net *"_s4", 0 0, L_000000000293c730;  1 drivers
v000000000293f900_0 .net *"_s6", 0 0, L_000000000293d4c0;  1 drivers
v000000000293f4a0_0 .net *"_s8", 0 0, L_000000000293cea0;  1 drivers
v000000000293fe00_0 .net "a", 0 0, L_00000000029cea80;  1 drivers
v000000000293f5e0_0 .net "b", 0 0, L_00000000029cf840;  1 drivers
v000000000293f540_0 .net "cin", 0 0, L_00000000029d0880;  1 drivers
v0000000002940300_0 .net "cout", 0 0, L_000000000293da00;  1 drivers
v000000000293f0e0_0 .net "sum", 0 0, L_000000000293cd50;  1 drivers
S_0000000002829650 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c7c0 .param/l "i" 0 5 15, +C4<0101>;
S_00000000027d27a0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002829650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293da70 .functor XOR 1, L_00000000029d0740, L_00000000029cf700, C4<0>, C4<0>;
L_000000000293dae0 .functor XOR 1, L_000000000293da70, L_00000000029d0420, C4<0>, C4<0>;
L_000000000293dc30 .functor AND 1, L_00000000029d0740, L_00000000029cf700, C4<1>, C4<1>;
L_000000000293dd10 .functor AND 1, L_00000000029d0740, L_00000000029d0420, C4<1>, C4<1>;
L_000000000293dd80 .functor OR 1, L_000000000293dc30, L_000000000293dd10, C4<0>, C4<0>;
L_000000000293de60 .functor AND 1, L_00000000029cf700, L_00000000029d0420, C4<1>, C4<1>;
L_000000000293c8f0 .functor OR 1, L_000000000293dd80, L_000000000293de60, C4<0>, C4<0>;
v000000000293fd60_0 .net *"_s0", 0 0, L_000000000293da70;  1 drivers
v0000000002940080_0 .net *"_s10", 0 0, L_000000000293de60;  1 drivers
v0000000002940c60_0 .net *"_s4", 0 0, L_000000000293dc30;  1 drivers
v000000000293f220_0 .net *"_s6", 0 0, L_000000000293dd10;  1 drivers
v000000000293f360_0 .net *"_s8", 0 0, L_000000000293dd80;  1 drivers
v000000000293f680_0 .net "a", 0 0, L_00000000029d0740;  1 drivers
v00000000029408a0_0 .net "b", 0 0, L_00000000029cf700;  1 drivers
v0000000002940620_0 .net "cin", 0 0, L_00000000029d0420;  1 drivers
v000000000293f2c0_0 .net "cout", 0 0, L_000000000293c8f0;  1 drivers
v0000000002940d00_0 .net "sum", 0 0, L_000000000293dae0;  1 drivers
S_00000000027d2920 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294bd80 .param/l "i" 0 5 15, +C4<0110>;
S_00000000029ad4f0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000027d2920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293ce30 .functor XOR 1, L_00000000029ce4e0, L_00000000029ce580, C4<0>, C4<0>;
L_000000000293ded0 .functor XOR 1, L_000000000293ce30, L_00000000029ceb20, C4<0>, C4<0>;
L_000000000293c7a0 .functor AND 1, L_00000000029ce4e0, L_00000000029ce580, C4<1>, C4<1>;
L_000000000293c810 .functor AND 1, L_00000000029ce4e0, L_00000000029ceb20, C4<1>, C4<1>;
L_000000000293cab0 .functor OR 1, L_000000000293c7a0, L_000000000293c810, C4<0>, C4<0>;
L_000000000293cb20 .functor AND 1, L_00000000029ce580, L_00000000029ceb20, C4<1>, C4<1>;
L_000000000293cdc0 .functor OR 1, L_000000000293cab0, L_000000000293cb20, C4<0>, C4<0>;
v000000000293f720_0 .net *"_s0", 0 0, L_000000000293ce30;  1 drivers
v000000000293f9a0_0 .net *"_s10", 0 0, L_000000000293cb20;  1 drivers
v000000000293f7c0_0 .net *"_s4", 0 0, L_000000000293c7a0;  1 drivers
v0000000002940a80_0 .net *"_s6", 0 0, L_000000000293c810;  1 drivers
v000000000293eb40_0 .net *"_s8", 0 0, L_000000000293cab0;  1 drivers
v0000000002940da0_0 .net "a", 0 0, L_00000000029ce4e0;  1 drivers
v000000000293fae0_0 .net "b", 0 0, L_00000000029ce580;  1 drivers
v000000000293fcc0_0 .net "cin", 0 0, L_00000000029ceb20;  1 drivers
v0000000002940260_0 .net "cout", 0 0, L_000000000293cdc0;  1 drivers
v000000000293fea0_0 .net "sum", 0 0, L_000000000293ded0;  1 drivers
S_00000000029ad370 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c480 .param/l "i" 0 5 15, +C4<0111>;
S_00000000029ad7f0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029ad370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293c880 .functor XOR 1, L_00000000029cfca0, L_00000000029cfde0, C4<0>, C4<0>;
L_000000000293e2c0 .functor XOR 1, L_000000000293c880, L_00000000029cf160, C4<0>, C4<0>;
L_000000000293e480 .functor AND 1, L_00000000029cfca0, L_00000000029cfde0, C4<1>, C4<1>;
L_000000000293e4f0 .functor AND 1, L_00000000029cfca0, L_00000000029cf160, C4<1>, C4<1>;
L_000000000293e330 .functor OR 1, L_000000000293e480, L_000000000293e4f0, C4<0>, C4<0>;
L_000000000293e5d0 .functor AND 1, L_00000000029cfde0, L_00000000029cf160, C4<1>, C4<1>;
L_000000000293e3a0 .functor OR 1, L_000000000293e330, L_000000000293e5d0, C4<0>, C4<0>;
v0000000002940120_0 .net *"_s0", 0 0, L_000000000293c880;  1 drivers
v000000000293edc0_0 .net *"_s10", 0 0, L_000000000293e5d0;  1 drivers
v00000000029403a0_0 .net *"_s4", 0 0, L_000000000293e480;  1 drivers
v0000000002940440_0 .net *"_s6", 0 0, L_000000000293e4f0;  1 drivers
v00000000029406c0_0 .net *"_s8", 0 0, L_000000000293e330;  1 drivers
v000000000293e6e0_0 .net "a", 0 0, L_00000000029cfca0;  1 drivers
v0000000002940760_0 .net "b", 0 0, L_00000000029cfde0;  1 drivers
v00000000029404e0_0 .net "cin", 0 0, L_00000000029cf160;  1 drivers
v000000000293ea00_0 .net "cout", 0 0, L_000000000293e3a0;  1 drivers
v0000000002940940_0 .net "sum", 0 0, L_000000000293e2c0;  1 drivers
S_00000000029ad1f0 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c9c0 .param/l "i" 0 5 15, +C4<01000>;
S_00000000029adc70 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029ad1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000293e560 .functor XOR 1, L_00000000029cf200, L_00000000029cf2a0, C4<0>, C4<0>;
L_000000000293e410 .functor XOR 1, L_000000000293e560, L_00000000029cf340, C4<0>, C4<0>;
L_000000000281d8d0 .functor AND 1, L_00000000029cf200, L_00000000029cf2a0, C4<1>, C4<1>;
L_000000000281da20 .functor AND 1, L_00000000029cf200, L_00000000029cf340, C4<1>, C4<1>;
L_000000000281d710 .functor OR 1, L_000000000281d8d0, L_000000000281da20, C4<0>, C4<0>;
L_000000000281da90 .functor AND 1, L_00000000029cf2a0, L_00000000029cf340, C4<1>, C4<1>;
L_000000000281dbe0 .functor OR 1, L_000000000281d710, L_000000000281da90, C4<0>, C4<0>;
v0000000002940b20_0 .net *"_s0", 0 0, L_000000000293e560;  1 drivers
v000000000293e780_0 .net *"_s10", 0 0, L_000000000281da90;  1 drivers
v000000000293e820_0 .net *"_s4", 0 0, L_000000000281d8d0;  1 drivers
v000000000293e8c0_0 .net *"_s6", 0 0, L_000000000281da20;  1 drivers
v00000000028e2c80_0 .net *"_s8", 0 0, L_000000000281d710;  1 drivers
v0000000002905e10_0 .net "a", 0 0, L_00000000029cf200;  1 drivers
v00000000029b11f0_0 .net "b", 0 0, L_00000000029cf2a0;  1 drivers
v00000000029b1ab0_0 .net "cin", 0 0, L_00000000029cf340;  1 drivers
v00000000029b1290_0 .net "cout", 0 0, L_000000000281dbe0;  1 drivers
v00000000029b1b50_0 .net "sum", 0 0, L_000000000293e410;  1 drivers
S_00000000029ad670 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c880 .param/l "i" 0 5 15, +C4<01001>;
S_00000000029ad970 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029ad670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002919e30 .functor XOR 1, L_00000000029cfa20, L_00000000029cfe80, C4<0>, C4<0>;
L_00000000029e0530 .functor XOR 1, L_0000000002919e30, L_00000000029cf3e0, C4<0>, C4<0>;
L_00000000029e1950 .functor AND 1, L_00000000029cfa20, L_00000000029cfe80, C4<1>, C4<1>;
L_00000000029e1b10 .functor AND 1, L_00000000029cfa20, L_00000000029cf3e0, C4<1>, C4<1>;
L_00000000029e0680 .functor OR 1, L_00000000029e1950, L_00000000029e1b10, C4<0>, C4<0>;
L_00000000029e1870 .functor AND 1, L_00000000029cfe80, L_00000000029cf3e0, C4<1>, C4<1>;
L_00000000029e05a0 .functor OR 1, L_00000000029e0680, L_00000000029e1870, C4<0>, C4<0>;
v00000000029b0bb0_0 .net *"_s0", 0 0, L_0000000002919e30;  1 drivers
v00000000029b1150_0 .net *"_s10", 0 0, L_00000000029e1870;  1 drivers
v00000000029b1bf0_0 .net *"_s4", 0 0, L_00000000029e1950;  1 drivers
v00000000029b1c90_0 .net *"_s6", 0 0, L_00000000029e1b10;  1 drivers
v00000000029b0ed0_0 .net *"_s8", 0 0, L_00000000029e0680;  1 drivers
v00000000029b10b0_0 .net "a", 0 0, L_00000000029cfa20;  1 drivers
v00000000029b1330_0 .net "b", 0 0, L_00000000029cfe80;  1 drivers
v00000000029b1650_0 .net "cin", 0 0, L_00000000029cf3e0;  1 drivers
v00000000029b0d90_0 .net "cout", 0 0, L_00000000029e05a0;  1 drivers
v00000000029b15b0_0 .net "sum", 0 0, L_00000000029e0530;  1 drivers
S_00000000029adaf0 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c4c0 .param/l "i" 0 5 15, +C4<01010>;
S_00000000029addf0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029adaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e03e0 .functor XOR 1, L_00000000029d04c0, L_00000000029cf7a0, C4<0>, C4<0>;
L_00000000029e1250 .functor XOR 1, L_00000000029e03e0, L_00000000029cf480, C4<0>, C4<0>;
L_00000000029e11e0 .functor AND 1, L_00000000029d04c0, L_00000000029cf7a0, C4<1>, C4<1>;
L_00000000029e1170 .functor AND 1, L_00000000029d04c0, L_00000000029cf480, C4<1>, C4<1>;
L_00000000029e14f0 .functor OR 1, L_00000000029e11e0, L_00000000029e1170, C4<0>, C4<0>;
L_00000000029e0a70 .functor AND 1, L_00000000029cf7a0, L_00000000029cf480, C4<1>, C4<1>;
L_00000000029e08b0 .functor OR 1, L_00000000029e14f0, L_00000000029e0a70, C4<0>, C4<0>;
v00000000029b0a70_0 .net *"_s0", 0 0, L_00000000029e03e0;  1 drivers
v00000000029b1d30_0 .net *"_s10", 0 0, L_00000000029e0a70;  1 drivers
v00000000029b13d0_0 .net *"_s4", 0 0, L_00000000029e11e0;  1 drivers
v00000000029b1dd0_0 .net *"_s6", 0 0, L_00000000029e1170;  1 drivers
v00000000029b1e70_0 .net *"_s8", 0 0, L_00000000029e14f0;  1 drivers
v00000000029b0f70_0 .net "a", 0 0, L_00000000029d04c0;  1 drivers
v00000000029b1470_0 .net "b", 0 0, L_00000000029cf7a0;  1 drivers
v00000000029b09d0_0 .net "cin", 0 0, L_00000000029cf480;  1 drivers
v00000000029b1f10_0 .net "cout", 0 0, L_00000000029e08b0;  1 drivers
v00000000029b0890_0 .net "sum", 0 0, L_00000000029e1250;  1 drivers
S_00000000029ad070 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294be40 .param/l "i" 0 5 15, +C4<01011>;
S_00000000029b2f90 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029ad070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e1100 .functor XOR 1, L_00000000029ce260, L_00000000029cf520, C4<0>, C4<0>;
L_00000000029e0450 .functor XOR 1, L_00000000029e1100, L_00000000029d0560, C4<0>, C4<0>;
L_00000000029e0920 .functor AND 1, L_00000000029ce260, L_00000000029cf520, C4<1>, C4<1>;
L_00000000029e1c60 .functor AND 1, L_00000000029ce260, L_00000000029d0560, C4<1>, C4<1>;
L_00000000029e16b0 .functor OR 1, L_00000000029e0920, L_00000000029e1c60, C4<0>, C4<0>;
L_00000000029e18e0 .functor AND 1, L_00000000029cf520, L_00000000029d0560, C4<1>, C4<1>;
L_00000000029e0990 .functor OR 1, L_00000000029e16b0, L_00000000029e18e0, C4<0>, C4<0>;
v00000000029b1510_0 .net *"_s0", 0 0, L_00000000029e1100;  1 drivers
v00000000029b16f0_0 .net *"_s10", 0 0, L_00000000029e18e0;  1 drivers
v00000000029b1790_0 .net *"_s4", 0 0, L_00000000029e0920;  1 drivers
v00000000029b1830_0 .net *"_s6", 0 0, L_00000000029e1c60;  1 drivers
v00000000029b0cf0_0 .net *"_s8", 0 0, L_00000000029e16b0;  1 drivers
v00000000029b18d0_0 .net "a", 0 0, L_00000000029ce260;  1 drivers
v00000000029b0b10_0 .net "b", 0 0, L_00000000029cf520;  1 drivers
v00000000029b1010_0 .net "cin", 0 0, L_00000000029d0560;  1 drivers
v00000000029b0930_0 .net "cout", 0 0, L_00000000029e0990;  1 drivers
v00000000029b1970_0 .net "sum", 0 0, L_00000000029e0450;  1 drivers
S_00000000029b2390 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c540 .param/l "i" 0 5 15, +C4<01100>;
S_00000000029b2990 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e0c30 .functor XOR 1, L_00000000029ce120, L_00000000029ce1c0, C4<0>, C4<0>;
L_00000000029e0b50 .functor XOR 1, L_00000000029e0c30, L_00000000029ce300, C4<0>, C4<0>;
L_00000000029e0fb0 .functor AND 1, L_00000000029ce120, L_00000000029ce1c0, C4<1>, C4<1>;
L_00000000029e0ca0 .functor AND 1, L_00000000029ce120, L_00000000029ce300, C4<1>, C4<1>;
L_00000000029e0300 .functor OR 1, L_00000000029e0fb0, L_00000000029e0ca0, C4<0>, C4<0>;
L_00000000029e1560 .functor AND 1, L_00000000029ce1c0, L_00000000029ce300, C4<1>, C4<1>;
L_00000000029e0140 .functor OR 1, L_00000000029e0300, L_00000000029e1560, C4<0>, C4<0>;
v00000000029b1a10_0 .net *"_s0", 0 0, L_00000000029e0c30;  1 drivers
v00000000029b0c50_0 .net *"_s10", 0 0, L_00000000029e1560;  1 drivers
v00000000029b0e30_0 .net *"_s4", 0 0, L_00000000029e0fb0;  1 drivers
v00000000029ae270_0 .net *"_s6", 0 0, L_00000000029e0ca0;  1 drivers
v00000000029af990_0 .net *"_s8", 0 0, L_00000000029e0300;  1 drivers
v00000000029ae9f0_0 .net "a", 0 0, L_00000000029ce120;  1 drivers
v00000000029aff30_0 .net "b", 0 0, L_00000000029ce1c0;  1 drivers
v00000000029aec70_0 .net "cin", 0 0, L_00000000029ce300;  1 drivers
v00000000029b07f0_0 .net "cout", 0 0, L_00000000029e0140;  1 drivers
v00000000029af5d0_0 .net "sum", 0 0, L_00000000029e0b50;  1 drivers
S_00000000029b2690 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c580 .param/l "i" 0 5 15, +C4<01101>;
S_00000000029b3110 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029b2690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e12c0 .functor XOR 1, L_00000000029d1140, L_00000000029d2e00, C4<0>, C4<0>;
L_00000000029e04c0 .functor XOR 1, L_00000000029e12c0, L_00000000029d0e20, C4<0>, C4<0>;
L_00000000029e0d80 .functor AND 1, L_00000000029d1140, L_00000000029d2e00, C4<1>, C4<1>;
L_00000000029e1480 .functor AND 1, L_00000000029d1140, L_00000000029d0e20, C4<1>, C4<1>;
L_00000000029e15d0 .functor OR 1, L_00000000029e0d80, L_00000000029e1480, C4<0>, C4<0>;
L_00000000029e1720 .functor AND 1, L_00000000029d2e00, L_00000000029d0e20, C4<1>, C4<1>;
L_00000000029e0370 .functor OR 1, L_00000000029e15d0, L_00000000029e1720, C4<0>, C4<0>;
v00000000029ae770_0 .net *"_s0", 0 0, L_00000000029e12c0;  1 drivers
v00000000029aee50_0 .net *"_s10", 0 0, L_00000000029e1720;  1 drivers
v00000000029aea90_0 .net *"_s4", 0 0, L_00000000029e0d80;  1 drivers
v00000000029ae310_0 .net *"_s6", 0 0, L_00000000029e1480;  1 drivers
v00000000029b0570_0 .net *"_s8", 0 0, L_00000000029e15d0;  1 drivers
v00000000029aeef0_0 .net "a", 0 0, L_00000000029d1140;  1 drivers
v00000000029ae630_0 .net "b", 0 0, L_00000000029d2e00;  1 drivers
v00000000029af350_0 .net "cin", 0 0, L_00000000029d0e20;  1 drivers
v00000000029b04d0_0 .net "cout", 0 0, L_00000000029e0370;  1 drivers
v00000000029af170_0 .net "sum", 0 0, L_00000000029e04c0;  1 drivers
S_00000000029b2210 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c800 .param/l "i" 0 5 15, +C4<01110>;
S_00000000029b2e10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029b2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e06f0 .functor XOR 1, L_00000000029d1a00, L_00000000029d2b80, C4<0>, C4<0>;
L_00000000029e0a00 .functor XOR 1, L_00000000029e06f0, L_00000000029d24a0, C4<0>, C4<0>;
L_00000000029e0610 .functor AND 1, L_00000000029d1a00, L_00000000029d2b80, C4<1>, C4<1>;
L_00000000029e1640 .functor AND 1, L_00000000029d1a00, L_00000000029d24a0, C4<1>, C4<1>;
L_00000000029e0760 .functor OR 1, L_00000000029e0610, L_00000000029e1640, C4<0>, C4<0>;
L_00000000029e07d0 .functor AND 1, L_00000000029d2b80, L_00000000029d24a0, C4<1>, C4<1>;
L_00000000029e1b80 .functor OR 1, L_00000000029e0760, L_00000000029e07d0, C4<0>, C4<0>;
v00000000029b01b0_0 .net *"_s0", 0 0, L_00000000029e06f0;  1 drivers
v00000000029ae6d0_0 .net *"_s10", 0 0, L_00000000029e07d0;  1 drivers
v00000000029affd0_0 .net *"_s4", 0 0, L_00000000029e0610;  1 drivers
v00000000029afad0_0 .net *"_s6", 0 0, L_00000000029e1640;  1 drivers
v00000000029b0250_0 .net *"_s8", 0 0, L_00000000029e0760;  1 drivers
v00000000029b02f0_0 .net "a", 0 0, L_00000000029d1a00;  1 drivers
v00000000029aef90_0 .net "b", 0 0, L_00000000029d2b80;  1 drivers
v00000000029b0070_0 .net "cin", 0 0, L_00000000029d24a0;  1 drivers
v00000000029af850_0 .net "cout", 0 0, L_00000000029e1b80;  1 drivers
v00000000029af2b0_0 .net "sum", 0 0, L_00000000029e0a00;  1 drivers
S_00000000029b3290 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_0000000002819190;
 .timescale 0 0;
P_000000000294c8c0 .param/l "i" 0 5 15, +C4<01111>;
S_00000000029b2810 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029b3290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e0840 .functor XOR 1, L_00000000029d1780, L_00000000029d1b40, C4<0>, C4<0>;
L_00000000029e19c0 .functor XOR 1, L_00000000029e0840, L_00000000029d20e0, C4<0>, C4<0>;
L_00000000029e0ae0 .functor AND 1, L_00000000029d1780, L_00000000029d1b40, C4<1>, C4<1>;
L_00000000029e01b0 .functor AND 1, L_00000000029d1780, L_00000000029d20e0, C4<1>, C4<1>;
L_00000000029e1330 .functor OR 1, L_00000000029e0ae0, L_00000000029e01b0, C4<0>, C4<0>;
L_00000000029e13a0 .functor AND 1, L_00000000029d1b40, L_00000000029d20e0, C4<1>, C4<1>;
L_00000000029e0e60 .functor OR 1, L_00000000029e1330, L_00000000029e13a0, C4<0>, C4<0>;
v00000000029b0110_0 .net *"_s0", 0 0, L_00000000029e0840;  1 drivers
v00000000029af210_0 .net *"_s10", 0 0, L_00000000029e13a0;  1 drivers
v00000000029afa30_0 .net *"_s4", 0 0, L_00000000029e0ae0;  1 drivers
v00000000029ae3b0_0 .net *"_s6", 0 0, L_00000000029e01b0;  1 drivers
v00000000029af030_0 .net *"_s8", 0 0, L_00000000029e1330;  1 drivers
v00000000029b0610_0 .net "a", 0 0, L_00000000029d1780;  1 drivers
v00000000029af0d0_0 .net "b", 0 0, L_00000000029d1b40;  1 drivers
v00000000029ae810_0 .net "cin", 0 0, L_00000000029d20e0;  1 drivers
v00000000029ae450_0 .net "cout", 0 0, L_00000000029e0e60;  1 drivers
v00000000029af3f0_0 .net "sum", 0 0, L_00000000029e19c0;  1 drivers
S_00000000029b2b10 .scope module, "andd" "nbit_and" 4 30, 5 73 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294c900 .param/l "size" 0 5 74, +C4<00000000000000000000000000010000>;
L_0000000002a33a80 .functor AND 16, v00000000029d5420_0, v00000000029d3d00_0, C4<1111111111111111>, C4<1111111111111111>;
L_00000000029e43e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029af670_0 .net/2u *"_s12", 0 0, L_00000000029e43e8;  1 drivers
v00000000029aeb30_0 .net *"_s18", 0 0, L_0000000002a3ae70;  1 drivers
v00000000029aebd0_0 .net *"_s5", 0 0, L_0000000002a39930;  1 drivers
L_00000000029e43a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029af8f0_0 .net/2u *"_s8", 0 0, L_00000000029e43a0;  1 drivers
v00000000029af530_0 .net "f", 3 0, L_0000000002a3add0;  alias, 1 drivers
v00000000029afe90_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029b0750_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029af710_0 .net "return1", 15 0, L_0000000002a33a80;  alias, 1 drivers
L_0000000002a39930 .part L_0000000002a33a80, 15, 1;
L_0000000002a3add0 .concat8 [ 1 1 1 1], L_0000000002a39930, L_00000000029e43a0, L_0000000002a3ae70, L_00000000029e43e8;
L_0000000002a3ae70 .reduce/nor L_0000000002a33a80;
S_00000000029b3410 .scope module, "ls" "nbit_left_shift" 4 32, 5 102 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_000000000294c940 .param/l "size" 0 5 103, +C4<00000000000000000000000000010000>;
v00000000029b06b0_0 .net *"_s10", 31 0, L_0000000002a3a0b0;  1 drivers
L_00000000029e4508 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029ae590_0 .net *"_s13", 27 0, L_00000000029e4508;  1 drivers
v00000000029afc10_0 .net *"_s14", 31 0, L_0000000002a39750;  1 drivers
v00000000029afcb0_0 .net *"_s17", 0 0, L_0000000002a3b190;  1 drivers
L_00000000029e4550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029afd50_0 .net/2u *"_s20", 0 0, L_00000000029e4550;  1 drivers
v00000000029afdf0_0 .net *"_s26", 0 0, L_0000000002a39570;  1 drivers
v00000000029bc920_0 .net *"_s5", 0 0, L_0000000002a39ed0;  1 drivers
L_00000000029e44c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000000029bd640_0 .net/2u *"_s8", 31 0, L_00000000029e44c0;  1 drivers
v00000000029bbd40_0 .net "f", 3 0, L_0000000002a39a70;  alias, 1 drivers
v00000000029bce20_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029bb340_0 .net "return1", 15 0, L_0000000002a3b0f0;  alias, 1 drivers
v00000000029bd5a0_0 .net "shiftb", 3 0, L_00000000029d0100;  alias, 1 drivers
L_0000000002a3b0f0 .shift/l 16, v00000000029d5420_0, L_00000000029d0100;
L_0000000002a39ed0 .part L_0000000002a3b0f0, 15, 1;
L_0000000002a3a0b0 .concat [ 4 28 0 0], L_00000000029d0100, L_00000000029e4508;
L_0000000002a39750 .arith/sub 32, L_00000000029e44c0, L_0000000002a3a0b0;
L_0000000002a3b190 .part/v v00000000029d5420_0, L_0000000002a39750, 1;
L_0000000002a39a70 .concat8 [ 1 1 1 1], L_0000000002a39ed0, L_0000000002a3b190, L_0000000002a39570, L_00000000029e4550;
L_0000000002a39570 .reduce/nor L_0000000002a3b0f0;
S_00000000029b3590 .scope module, "mult" "nbit_multiplier" 4 28, 5 47 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294c980 .param/l "size" 0 5 48, +C4<00000000000000000000000000010000>;
v00000000029bd500_0 .net *"_s0", 0 0, L_0000000002a39890;  1 drivers
L_00000000029e4280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bd140_0 .net *"_s12", 0 0, L_00000000029e4280;  1 drivers
v00000000029bcf60_0 .net *"_s14", 16 0, L_0000000002a3b690;  1 drivers
v00000000029bb840_0 .net *"_s5", 16 0, L_0000000002a3b730;  1 drivers
L_00000000029e4238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bb3e0_0 .net *"_s8", 0 0, L_00000000029e4238;  1 drivers
v00000000029bc880_0 .net *"_s9", 16 0, L_0000000002a3af10;  1 drivers
v00000000029bb660_0 .net8 "f", 3 0, RS_0000000002956b08;  alias, 2 drivers
v00000000029bb700_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029bca60_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029bcec0_0 .net "return1", 15 0, L_0000000002a3a510;  alias, 1 drivers
L_0000000002a394d0 .part/pv L_0000000002a39890, 0, 1, 4;
L_0000000002a39890 .part L_0000000002a3b690, 16, 1;
L_0000000002a3a510 .part L_0000000002a3b690, 0, 16;
L_0000000002a3b730 .concat [ 16 1 0 0], v00000000029d5420_0, L_00000000029e4238;
L_0000000002a3af10 .concat [ 16 1 0 0], v00000000029d3d00_0, L_00000000029e4280;
L_0000000002a3b690 .arith/mult 17, L_0000000002a3b730, L_0000000002a3af10;
S_00000000029b2c90 .scope module, "mx" "mux" 4 37, 5 158 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 16 "e"
    .port_info 5 /INPUT 16 "f"
    .port_info 6 /INPUT 16 "g"
    .port_info 7 /INPUT 16 "h"
    .port_info 8 /INPUT 16 "i"
    .port_info 9 /INPUT 4 "sel"
    .port_info 10 /OUTPUT 16 "return1"
    .port_info 11 /INPUT 1 "execute"
v00000000029bd000_0 .net "a", 15 0, L_00000000029d1280;  alias, 1 drivers
v00000000029bb200_0 .net "b", 15 0, L_0000000002a36a50;  alias, 1 drivers
v00000000029bbfc0_0 .net "c", 15 0, L_0000000002a3a510;  alias, 1 drivers
v00000000029bcce0_0 .net "d", 15 0, L_0000000002a33fc0;  alias, 1 drivers
v00000000029bb8e0_0 .net "e", 15 0, L_0000000002a33a80;  alias, 1 drivers
v00000000029bbf20_0 .net "execute", 0 0, v00000000029cee40_0;  alias, 1 drivers
v00000000029bd0a0_0 .net "f", 15 0, L_0000000002a33d90;  alias, 1 drivers
v00000000029bc1a0_0 .net "g", 15 0, L_0000000002a3a150;  alias, 1 drivers
v00000000029bb480_0 .net "h", 15 0, L_0000000002a3b0f0;  alias, 1 drivers
v00000000029bd460_0 .net "i", 15 0, L_0000000002a3b230;  alias, 1 drivers
v00000000029bc740_0 .var "return1", 15 0;
v00000000029bc560_0 .net "sel", 3 0, L_00000000029cfd40;  alias, 1 drivers
E_000000000294bac0 .event posedge, v00000000029bbf20_0;
S_00000000029b3710 .scope module, "mxf" "fourbit_mux" 4 38, 5 183 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a2"
    .port_info 1 /INPUT 4 "b2"
    .port_info 2 /INPUT 4 "c2"
    .port_info 3 /INPUT 4 "d2"
    .port_info 4 /INPUT 4 "e2"
    .port_info 5 /INPUT 4 "f2"
    .port_info 6 /INPUT 4 "g2"
    .port_info 7 /INPUT 4 "h2"
    .port_info 8 /INPUT 4 "i2"
    .port_info 9 /INPUT 4 "sel2"
    .port_info 10 /OUTPUT 4 "return1"
    .port_info 11 /INPUT 1 "execute"
v00000000029bd1e0_0 .net "a2", 3 0, L_00000000029d1500;  alias, 1 drivers
v00000000029bc9c0_0 .net "b2", 3 0, L_0000000002a399d0;  alias, 1 drivers
v00000000029bb980_0 .net8 "c2", 3 0, RS_0000000002956b08;  alias, 2 drivers
v00000000029bc060_0 .net "d2", 3 0, L_0000000002a3a290;  alias, 1 drivers
v00000000029bb7a0_0 .net "e2", 3 0, L_0000000002a3add0;  alias, 1 drivers
v00000000029bb520_0 .net "execute", 0 0, v00000000029cee40_0;  alias, 1 drivers
v00000000029bc380_0 .net "f2", 3 0, L_0000000002a3a470;  alias, 1 drivers
v00000000029bcb00_0 .net "g2", 3 0, L_0000000002a397f0;  alias, 1 drivers
v00000000029bc100_0 .net "h2", 3 0, L_0000000002a39a70;  alias, 1 drivers
v00000000029bc240_0 .net "i2", 3 0, L_0000000002a396b0;  alias, 1 drivers
v00000000029bc600_0 .var "return1", 3 0;
v00000000029bba20_0 .net "sel2", 3 0, L_00000000029cfd40;  alias, 1 drivers
S_00000000029b3a10 .scope module, "orr" "nbit_or" 4 29, 5 59 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294bb40 .param/l "size" 0 5 60, +C4<00000000000000000000000000010000>;
L_0000000002a33fc0 .functor OR 16, v00000000029d5420_0, v00000000029d3d00_0, C4<0000000000000000>, C4<0000000000000000>;
L_00000000029e4358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bc2e0_0 .net/2u *"_s12", 0 0, L_00000000029e4358;  1 drivers
v00000000029bbde0_0 .net *"_s18", 0 0, L_0000000002a39cf0;  1 drivers
v00000000029bd280_0 .net *"_s5", 0 0, L_0000000002a3a5b0;  1 drivers
L_00000000029e4310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bd6e0_0 .net/2u *"_s8", 0 0, L_00000000029e4310;  1 drivers
v00000000029bc420_0 .net "f", 3 0, L_0000000002a3a290;  alias, 1 drivers
v00000000029bbac0_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029bb2a0_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029bc4c0_0 .net "return1", 15 0, L_0000000002a33fc0;  alias, 1 drivers
L_0000000002a3a5b0 .part L_0000000002a33fc0, 15, 1;
L_0000000002a3a290 .concat8 [ 1 1 1 1], L_0000000002a3a5b0, L_00000000029e4310, L_0000000002a39cf0, L_00000000029e4358;
L_0000000002a39cf0 .reduce/nor L_0000000002a33fc0;
S_00000000029b3890 .scope module, "rr" "nbit_right_rotate" 4 34, 5 135 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_000000000294d600 .param/l "size" 0 5 136, +C4<00000000000000000000000000010000>;
v00000000029bb5c0_0 .net *"_s0", 31 0, L_0000000002a3a830;  1 drivers
v00000000029bbb60_0 .net *"_s12", 31 0, L_0000000002a3a3d0;  1 drivers
L_00000000029e4670 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029bd780_0 .net *"_s15", 27 0, L_00000000029e4670;  1 drivers
L_00000000029e46b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029bbc00_0 .net/2u *"_s16", 31 0, L_00000000029e46b8;  1 drivers
v00000000029bcd80_0 .net *"_s18", 31 0, L_0000000002a3a8d0;  1 drivers
v00000000029bd320_0 .net *"_s21", 0 0, L_0000000002a3a970;  1 drivers
L_00000000029e4700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bd3c0_0 .net/2u *"_s24", 0 0, L_00000000029e4700;  1 drivers
v00000000029bbe80_0 .net *"_s30", 0 0, L_0000000002a3aa10;  1 drivers
v00000000029bbca0_0 .net *"_s9", 0 0, L_0000000002a39e30;  1 drivers
v00000000029bd820_0 .net "f", 3 0, L_0000000002a396b0;  alias, 1 drivers
v00000000029bc6a0_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029bb0c0_0 .net "return1", 15 0, L_0000000002a3b230;  alias, 1 drivers
v00000000029bcc40_0 .net "shiftb", 3 0, L_00000000029d0100;  alias, 1 drivers
v00000000029bc7e0_0 .net "tmp", 31 0, L_0000000002a392f0;  1 drivers
L_0000000002a3a830 .concat [ 16 16 0 0], v00000000029d5420_0, v00000000029d5420_0;
L_0000000002a392f0 .shift/r 32, L_0000000002a3a830, L_00000000029d0100;
L_0000000002a3b230 .part L_0000000002a392f0, 0, 16;
L_0000000002a39e30 .part L_0000000002a3b230, 15, 1;
L_0000000002a3a3d0 .concat [ 4 28 0 0], L_00000000029d0100, L_00000000029e4670;
L_0000000002a3a8d0 .arith/sub 32, L_0000000002a3a3d0, L_00000000029e46b8;
L_0000000002a3a970 .part/v v00000000029d5420_0, L_0000000002a3a8d0, 1;
L_0000000002a396b0 .concat8 [ 1 1 1 1], L_0000000002a39e30, L_0000000002a3a970, L_0000000002a3aa10, L_00000000029e4700;
L_0000000002a3aa10 .reduce/nor L_0000000002a3b230;
S_00000000029b3b90 .scope module, "rs" "nbit_right_shift" 4 33, 5 118 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_000000000294d080 .param/l "size" 0 5 119, +C4<00000000000000000000000000010000>;
L_00000000029e4598 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029bb160_0 .net *"_s11", 27 0, L_00000000029e4598;  1 drivers
L_00000000029e45e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029bcba0_0 .net/2u *"_s12", 31 0, L_00000000029e45e0;  1 drivers
v00000000029bd8c0_0 .net *"_s14", 31 0, L_0000000002a3a330;  1 drivers
v00000000029bddc0_0 .net *"_s17", 0 0, L_0000000002a39610;  1 drivers
L_00000000029e4628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029bda00_0 .net/2u *"_s20", 0 0, L_00000000029e4628;  1 drivers
v00000000029bdf00_0 .net *"_s26", 0 0, L_0000000002a3a790;  1 drivers
v00000000029bdd20_0 .net *"_s5", 0 0, L_0000000002a3a650;  1 drivers
v00000000029bde60_0 .net *"_s8", 31 0, L_0000000002a3a1f0;  1 drivers
v00000000029bdb40_0 .net "f", 3 0, L_0000000002a397f0;  alias, 1 drivers
v00000000029bdc80_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029bdbe0_0 .net "return1", 15 0, L_0000000002a3a150;  alias, 1 drivers
v00000000029bdfa0_0 .net "shiftb", 3 0, L_00000000029d0100;  alias, 1 drivers
L_0000000002a3a150 .shift/r 16, v00000000029d5420_0, L_00000000029d0100;
L_0000000002a3a650 .part L_0000000002a3a150, 15, 1;
L_0000000002a3a1f0 .concat [ 4 28 0 0], L_00000000029d0100, L_00000000029e4598;
L_0000000002a3a330 .arith/sub 32, L_0000000002a3a1f0, L_00000000029e45e0;
L_0000000002a39610 .part/v v00000000029d5420_0, L_0000000002a3a330, 1;
L_0000000002a397f0 .concat8 [ 1 1 1 1], L_0000000002a3a650, L_0000000002a39610, L_0000000002a3a790, L_00000000029e4628;
L_0000000002a3a790 .reduce/nor L_0000000002a3a150;
S_00000000029b2090 .scope module, "sub" "nbit_subtractor" 4 27, 5 24 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294d340 .param/l "size" 0 5 25, +C4<00000000000000000000000000010000>;
L_00000000029e1090 .functor NOT 16, v00000000029d3d00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000029d4e80_0 .net "f", 3 0, L_0000000002a399d0;  alias, 1 drivers
v00000000029d3da0_0 .net "f_intermediate", 3 0, L_0000000002a37f90;  1 drivers
v00000000029d4fc0_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029d33a0_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029d5600_0 .net "in2_inverse", 15 0, L_00000000029e1090;  1 drivers
v00000000029d3ee0_0 .net "in2_negative", 15 0, L_0000000002a36f50;  1 drivers
v00000000029d4a20_0 .net "return1", 15 0, L_0000000002a36a50;  alias, 1 drivers
S_00000000029b3d10 .scope module, "add" "nbit_adder" 5 37, 5 1 0, S_00000000029b2090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294cd00 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_0000000002a30830 .functor XOR 1, L_0000000002a383f0, L_0000000002a36c30, C4<0>, C4<0>;
L_00000000029e4160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029c6c20_0 .net/2s *"_s116", 0 0, L_00000000029e4160;  1 drivers
v00000000029c7e40_0 .net *"_s121", 0 0, L_0000000002a37a90;  1 drivers
v00000000029c8340_0 .net *"_s125", 0 0, L_0000000002a383f0;  1 drivers
v00000000029c6fe0_0 .net *"_s127", 0 0, L_0000000002a36c30;  1 drivers
v00000000029c8b60_0 .net *"_s128", 0 0, L_0000000002a30830;  1 drivers
v00000000029c7ee0_0 .net *"_s132", 31 0, L_0000000002a36e10;  1 drivers
v00000000029c9060_0 .net *"_s135", 0 0, L_0000000002a371d0;  1 drivers
v00000000029c8ca0_0 .net *"_s140", 0 0, L_0000000002a38cb0;  1 drivers
v00000000029c85c0_0 .net "carry", 16 0, L_0000000002a38670;  1 drivers
v00000000029c80c0_0 .net "f", 3 0, L_0000000002a37f90;  alias, 1 drivers
v00000000029c7760_0 .net "in1", 15 0, L_00000000029e1090;  alias, 1 drivers
L_00000000029e41a8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029c6900_0 .net "in2", 15 0, L_00000000029e41a8;  1 drivers
v00000000029c8200_0 .net "return1", 15 0, L_0000000002a36f50;  alias, 1 drivers
L_00000000029d0920 .part L_00000000029e1090, 0, 1;
L_00000000029d25e0 .part L_00000000029e41a8, 0, 1;
L_00000000029d2a40 .part L_0000000002a38670, 0, 1;
L_00000000029d16e0 .part L_00000000029e1090, 1, 1;
L_00000000029d09c0 .part L_00000000029e41a8, 1, 1;
L_00000000029d0ba0 .part L_0000000002a38670, 1, 1;
L_00000000029d29a0 .part L_00000000029e1090, 2, 1;
L_00000000029d2f40 .part L_00000000029e41a8, 2, 1;
L_00000000029d15a0 .part L_0000000002a38670, 2, 1;
L_00000000029d2040 .part L_00000000029e1090, 3, 1;
L_00000000029d1640 .part L_00000000029e41a8, 3, 1;
L_00000000029d0ec0 .part L_0000000002a38670, 3, 1;
L_00000000029d2860 .part L_00000000029e1090, 4, 1;
L_00000000029d1820 .part L_00000000029e41a8, 4, 1;
L_00000000029d2ae0 .part L_0000000002a38670, 4, 1;
L_00000000029d18c0 .part L_00000000029e1090, 5, 1;
L_00000000029d2720 .part L_00000000029e41a8, 5, 1;
L_00000000029d11e0 .part L_0000000002a38670, 5, 1;
L_00000000029d2900 .part L_00000000029e1090, 6, 1;
L_00000000029d1dc0 .part L_00000000029e41a8, 6, 1;
L_00000000029d0c40 .part L_0000000002a38670, 6, 1;
L_00000000029d0f60 .part L_00000000029e1090, 7, 1;
L_00000000029d1be0 .part L_00000000029e41a8, 7, 1;
L_00000000029d2c20 .part L_0000000002a38670, 7, 1;
L_00000000029d1000 .part L_00000000029e1090, 8, 1;
L_00000000029d1c80 .part L_00000000029e41a8, 8, 1;
L_00000000029d2220 .part L_0000000002a38670, 8, 1;
L_00000000029d2cc0 .part L_00000000029e1090, 9, 1;
L_00000000029d1960 .part L_00000000029e41a8, 9, 1;
L_00000000029d1fa0 .part L_0000000002a38670, 9, 1;
L_00000000029d1d20 .part L_00000000029e1090, 10, 1;
L_00000000029d1aa0 .part L_00000000029e41a8, 10, 1;
L_00000000029d2180 .part L_0000000002a38670, 10, 1;
L_00000000029d22c0 .part L_00000000029e1090, 11, 1;
L_00000000029d2d60 .part L_00000000029e41a8, 11, 1;
L_00000000029d2360 .part L_0000000002a38670, 11, 1;
L_00000000029d0ce0 .part L_00000000029e1090, 12, 1;
L_00000000029d3080 .part L_00000000029e41a8, 12, 1;
L_00000000029d0a60 .part L_0000000002a38670, 12, 1;
L_00000000029d0b00 .part L_00000000029e1090, 13, 1;
L_00000000029d2400 .part L_00000000029e41a8, 13, 1;
L_00000000029d10a0 .part L_0000000002a38670, 13, 1;
L_00000000029d2540 .part L_00000000029e1090, 14, 1;
L_00000000029d0d80 .part L_00000000029e41a8, 14, 1;
L_00000000029d1320 .part L_0000000002a38670, 14, 1;
L_0000000002a37ef0 .part L_00000000029e1090, 15, 1;
L_0000000002a36cd0 .part L_00000000029e41a8, 15, 1;
L_0000000002a38170 .part L_0000000002a38670, 15, 1;
LS_0000000002a36f50_0_0 .concat8 [ 1 1 1 1], L_00000000029e0df0, L_00000000029e1bf0, L_00000000029e2050, L_0000000002a2c640;
LS_0000000002a36f50_0_4 .concat8 [ 1 1 1 1], L_0000000002a2cd40, L_0000000002a2dad0, L_0000000002a2c800, L_0000000002a2c170;
LS_0000000002a36f50_0_8 .concat8 [ 1 1 1 1], L_0000000002a2d050, L_0000000002a2d750, L_0000000002a2c3a0, L_0000000002a2d440;
LS_0000000002a36f50_0_12 .concat8 [ 1 1 1 1], L_0000000002a2d980, L_0000000002a2dec0, L_0000000002a31240, L_0000000002a30b40;
L_0000000002a36f50 .concat8 [ 4 4 4 4], LS_0000000002a36f50_0_0, LS_0000000002a36f50_0_4, LS_0000000002a36f50_0_8, LS_0000000002a36f50_0_12;
LS_0000000002a38670_0_0 .concat8 [ 1 1 1 1], L_00000000029e4160, L_00000000029e0f40, L_00000000029e0290, L_00000000029e1f00;
LS_0000000002a38670_0_4 .concat8 [ 1 1 1 1], L_0000000002a2d210, L_0000000002a2db40, L_0000000002a2c410, L_0000000002a2d4b0;
LS_0000000002a38670_0_8 .concat8 [ 1 1 1 1], L_0000000002a2dbb0, L_0000000002a2cdb0, L_0000000002a2c480, L_0000000002a2c560;
LS_0000000002a38670_0_12 .concat8 [ 1 1 1 1], L_0000000002a2d830, L_0000000002a2dfa0, L_0000000002a31010, L_0000000002a317f0;
LS_0000000002a38670_0_16 .concat8 [ 1 0 0 0], L_0000000002a303d0;
LS_0000000002a38670_1_0 .concat8 [ 4 4 4 4], LS_0000000002a38670_0_0, LS_0000000002a38670_0_4, LS_0000000002a38670_0_8, LS_0000000002a38670_0_12;
LS_0000000002a38670_1_4 .concat8 [ 1 0 0 0], LS_0000000002a38670_0_16;
L_0000000002a38670 .concat8 [ 16 1 0 0], LS_0000000002a38670_1_0, LS_0000000002a38670_1_4;
L_0000000002a37a90 .part L_0000000002a38670, 16, 1;
L_0000000002a383f0 .part L_0000000002a38670, 16, 1;
L_0000000002a36c30 .part L_0000000002a38670, 15, 1;
L_0000000002a36e10 .concat [ 16 16 0 0], L_00000000029e41a8, L_00000000029e1090;
L_0000000002a371d0 .reduce/nor L_0000000002a36e10;
L_0000000002a37f90 .concat8 [ 1 1 1 1], L_0000000002a38cb0, L_0000000002a37a90, L_0000000002a371d0, L_0000000002a30830;
L_0000000002a38cb0 .part L_0000000002a36f50, 15, 1;
S_00000000029b3e90 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d640 .param/l "i" 0 5 15, +C4<00>;
S_00000000029b2510 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029b3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e0220 .functor XOR 1, L_00000000029d0920, L_00000000029d25e0, C4<0>, C4<0>;
L_00000000029e0df0 .functor XOR 1, L_00000000029e0220, L_00000000029d2a40, C4<0>, C4<0>;
L_00000000029e0bc0 .functor AND 1, L_00000000029d0920, L_00000000029d25e0, C4<1>, C4<1>;
L_00000000029e1020 .functor AND 1, L_00000000029d0920, L_00000000029d2a40, C4<1>, C4<1>;
L_00000000029e1a30 .functor OR 1, L_00000000029e0bc0, L_00000000029e1020, C4<0>, C4<0>;
L_00000000029e0ed0 .functor AND 1, L_00000000029d25e0, L_00000000029d2a40, C4<1>, C4<1>;
L_00000000029e0f40 .functor OR 1, L_00000000029e1a30, L_00000000029e0ed0, C4<0>, C4<0>;
v00000000029bd960_0 .net *"_s0", 0 0, L_00000000029e0220;  1 drivers
v00000000029bdaa0_0 .net *"_s10", 0 0, L_00000000029e0ed0;  1 drivers
v00000000029b67a0_0 .net *"_s4", 0 0, L_00000000029e0bc0;  1 drivers
v00000000029b6160_0 .net *"_s6", 0 0, L_00000000029e1020;  1 drivers
v00000000029b63e0_0 .net *"_s8", 0 0, L_00000000029e1a30;  1 drivers
v00000000029b7600_0 .net "a", 0 0, L_00000000029d0920;  1 drivers
v00000000029b6200_0 .net "b", 0 0, L_00000000029d25e0;  1 drivers
v00000000029b7b00_0 .net "cin", 0 0, L_00000000029d2a40;  1 drivers
v00000000029b77e0_0 .net "cout", 0 0, L_00000000029e0f40;  1 drivers
v00000000029b7100_0 .net "sum", 0 0, L_00000000029e0df0;  1 drivers
S_00000000029be0c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d180 .param/l "i" 0 5 15, +C4<01>;
S_00000000029befc0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029be0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e1410 .functor XOR 1, L_00000000029d16e0, L_00000000029d09c0, C4<0>, C4<0>;
L_00000000029e1bf0 .functor XOR 1, L_00000000029e1410, L_00000000029d0ba0, C4<0>, C4<0>;
L_00000000029e1790 .functor AND 1, L_00000000029d16e0, L_00000000029d09c0, C4<1>, C4<1>;
L_00000000029e1800 .functor AND 1, L_00000000029d16e0, L_00000000029d0ba0, C4<1>, C4<1>;
L_00000000029e1aa0 .functor OR 1, L_00000000029e1790, L_00000000029e1800, C4<0>, C4<0>;
L_00000000029e1cd0 .functor AND 1, L_00000000029d09c0, L_00000000029d0ba0, C4<1>, C4<1>;
L_00000000029e0290 .functor OR 1, L_00000000029e1aa0, L_00000000029e1cd0, C4<0>, C4<0>;
v00000000029b60c0_0 .net *"_s0", 0 0, L_00000000029e1410;  1 drivers
v00000000029b7560_0 .net *"_s10", 0 0, L_00000000029e1cd0;  1 drivers
v00000000029b7380_0 .net *"_s4", 0 0, L_00000000029e1790;  1 drivers
v00000000029b6480_0 .net *"_s6", 0 0, L_00000000029e1800;  1 drivers
v00000000029b6340_0 .net *"_s8", 0 0, L_00000000029e1aa0;  1 drivers
v00000000029b7060_0 .net "a", 0 0, L_00000000029d16e0;  1 drivers
v00000000029b6f20_0 .net "b", 0 0, L_00000000029d09c0;  1 drivers
v00000000029b8280_0 .net "cin", 0 0, L_00000000029d0ba0;  1 drivers
v00000000029b6ac0_0 .net "cout", 0 0, L_00000000029e0290;  1 drivers
v00000000029b7d80_0 .net "sum", 0 0, L_00000000029e1bf0;  1 drivers
S_00000000029bf5c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d300 .param/l "i" 0 5 15, +C4<010>;
S_00000000029bee40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e1f70 .functor XOR 1, L_00000000029d29a0, L_00000000029d2f40, C4<0>, C4<0>;
L_00000000029e2050 .functor XOR 1, L_00000000029e1f70, L_00000000029d15a0, C4<0>, C4<0>;
L_00000000029e1e20 .functor AND 1, L_00000000029d29a0, L_00000000029d2f40, C4<1>, C4<1>;
L_00000000029e1db0 .functor AND 1, L_00000000029d29a0, L_00000000029d15a0, C4<1>, C4<1>;
L_00000000029e1e90 .functor OR 1, L_00000000029e1e20, L_00000000029e1db0, C4<0>, C4<0>;
L_00000000029e1fe0 .functor AND 1, L_00000000029d2f40, L_00000000029d15a0, C4<1>, C4<1>;
L_00000000029e1f00 .functor OR 1, L_00000000029e1e90, L_00000000029e1fe0, C4<0>, C4<0>;
v00000000029b6700_0 .net *"_s0", 0 0, L_00000000029e1f70;  1 drivers
v00000000029b7420_0 .net *"_s10", 0 0, L_00000000029e1fe0;  1 drivers
v00000000029b76a0_0 .net *"_s4", 0 0, L_00000000029e1e20;  1 drivers
v00000000029b6e80_0 .net *"_s6", 0 0, L_00000000029e1db0;  1 drivers
v00000000029b8820_0 .net *"_s8", 0 0, L_00000000029e1e90;  1 drivers
v00000000029b7740_0 .net "a", 0 0, L_00000000029d29a0;  1 drivers
v00000000029b6520_0 .net "b", 0 0, L_00000000029d2f40;  1 drivers
v00000000029b6840_0 .net "cin", 0 0, L_00000000029d15a0;  1 drivers
v00000000029b6fc0_0 .net "cout", 0 0, L_00000000029e1f00;  1 drivers
v00000000029b85a0_0 .net "sum", 0 0, L_00000000029e2050;  1 drivers
S_00000000029be3c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d3c0 .param/l "i" 0 5 15, +C4<011>;
S_00000000029be540 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029be3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029e1d40 .functor XOR 1, L_00000000029d2040, L_00000000029d1640, C4<0>, C4<0>;
L_0000000002a2c640 .functor XOR 1, L_00000000029e1d40, L_00000000029d0ec0, C4<0>, C4<0>;
L_0000000002a2d360 .functor AND 1, L_00000000029d2040, L_00000000029d1640, C4<1>, C4<1>;
L_0000000002a2d8a0 .functor AND 1, L_00000000029d2040, L_00000000029d0ec0, C4<1>, C4<1>;
L_0000000002a2ce90 .functor OR 1, L_0000000002a2d360, L_0000000002a2d8a0, C4<0>, C4<0>;
L_0000000002a2cb80 .functor AND 1, L_00000000029d1640, L_00000000029d0ec0, C4<1>, C4<1>;
L_0000000002a2d210 .functor OR 1, L_0000000002a2ce90, L_0000000002a2cb80, C4<0>, C4<0>;
v00000000029b6b60_0 .net *"_s0", 0 0, L_00000000029e1d40;  1 drivers
v00000000029b65c0_0 .net *"_s10", 0 0, L_0000000002a2cb80;  1 drivers
v00000000029b6ca0_0 .net *"_s4", 0 0, L_0000000002a2d360;  1 drivers
v00000000029b6660_0 .net *"_s6", 0 0, L_0000000002a2d8a0;  1 drivers
v00000000029b74c0_0 .net *"_s8", 0 0, L_0000000002a2ce90;  1 drivers
v00000000029b7ce0_0 .net "a", 0 0, L_00000000029d2040;  1 drivers
v00000000029b8140_0 .net "b", 0 0, L_00000000029d1640;  1 drivers
v00000000029b8500_0 .net "cin", 0 0, L_00000000029d0ec0;  1 drivers
v00000000029b7880_0 .net "cout", 0 0, L_0000000002a2d210;  1 drivers
v00000000029b68e0_0 .net "sum", 0 0, L_0000000002a2c640;  1 drivers
S_00000000029bf140 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d740 .param/l "i" 0 5 15, +C4<0100>;
S_00000000029be6c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bf140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2caa0 .functor XOR 1, L_00000000029d2860, L_00000000029d1820, C4<0>, C4<0>;
L_0000000002a2cd40 .functor XOR 1, L_0000000002a2caa0, L_00000000029d2ae0, C4<0>, C4<0>;
L_0000000002a2d0c0 .functor AND 1, L_00000000029d2860, L_00000000029d1820, C4<1>, C4<1>;
L_0000000002a2dc20 .functor AND 1, L_00000000029d2860, L_00000000029d2ae0, C4<1>, C4<1>;
L_0000000002a2cc60 .functor OR 1, L_0000000002a2d0c0, L_0000000002a2dc20, C4<0>, C4<0>;
L_0000000002a2c1e0 .functor AND 1, L_00000000029d1820, L_00000000029d2ae0, C4<1>, C4<1>;
L_0000000002a2db40 .functor OR 1, L_0000000002a2cc60, L_0000000002a2c1e0, C4<0>, C4<0>;
v00000000029b7a60_0 .net *"_s0", 0 0, L_0000000002a2caa0;  1 drivers
v00000000029b7e20_0 .net *"_s10", 0 0, L_0000000002a2c1e0;  1 drivers
v00000000029b7920_0 .net *"_s4", 0 0, L_0000000002a2d0c0;  1 drivers
v00000000029b71a0_0 .net *"_s6", 0 0, L_0000000002a2dc20;  1 drivers
v00000000029b79c0_0 .net *"_s8", 0 0, L_0000000002a2cc60;  1 drivers
v00000000029b72e0_0 .net "a", 0 0, L_00000000029d2860;  1 drivers
v00000000029b7ba0_0 .net "b", 0 0, L_00000000029d1820;  1 drivers
v00000000029b6a20_0 .net "cin", 0 0, L_00000000029d2ae0;  1 drivers
v00000000029b7c40_0 .net "cout", 0 0, L_0000000002a2db40;  1 drivers
v00000000029b7240_0 .net "sum", 0 0, L_0000000002a2cd40;  1 drivers
S_00000000029be9c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d6c0 .param/l "i" 0 5 15, +C4<0101>;
S_00000000029bf2c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029be9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2d130 .functor XOR 1, L_00000000029d18c0, L_00000000029d2720, C4<0>, C4<0>;
L_0000000002a2dad0 .functor XOR 1, L_0000000002a2d130, L_00000000029d11e0, C4<0>, C4<0>;
L_0000000002a2cf00 .functor AND 1, L_00000000029d18c0, L_00000000029d2720, C4<1>, C4<1>;
L_0000000002a2cbf0 .functor AND 1, L_00000000029d18c0, L_00000000029d11e0, C4<1>, C4<1>;
L_0000000002a2c4f0 .functor OR 1, L_0000000002a2cf00, L_0000000002a2cbf0, C4<0>, C4<0>;
L_0000000002a2cf70 .functor AND 1, L_00000000029d2720, L_00000000029d11e0, C4<1>, C4<1>;
L_0000000002a2c410 .functor OR 1, L_0000000002a2c4f0, L_0000000002a2cf70, C4<0>, C4<0>;
v00000000029b62a0_0 .net *"_s0", 0 0, L_0000000002a2d130;  1 drivers
v00000000029b7ec0_0 .net *"_s10", 0 0, L_0000000002a2cf70;  1 drivers
v00000000029b7f60_0 .net *"_s4", 0 0, L_0000000002a2cf00;  1 drivers
v00000000029b8000_0 .net *"_s6", 0 0, L_0000000002a2cbf0;  1 drivers
v00000000029b8780_0 .net *"_s8", 0 0, L_0000000002a2c4f0;  1 drivers
v00000000029b80a0_0 .net "a", 0 0, L_00000000029d18c0;  1 drivers
v00000000029b6980_0 .net "b", 0 0, L_00000000029d2720;  1 drivers
v00000000029b6c00_0 .net "cin", 0 0, L_00000000029d11e0;  1 drivers
v00000000029b81e0_0 .net "cout", 0 0, L_0000000002a2c410;  1 drivers
v00000000029b8320_0 .net "sum", 0 0, L_0000000002a2dad0;  1 drivers
S_00000000029be840 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d2c0 .param/l "i" 0 5 15, +C4<0110>;
S_00000000029be240 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029be840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2da60 .functor XOR 1, L_00000000029d2900, L_00000000029d1dc0, C4<0>, C4<0>;
L_0000000002a2c800 .functor XOR 1, L_0000000002a2da60, L_00000000029d0c40, C4<0>, C4<0>;
L_0000000002a2cfe0 .functor AND 1, L_00000000029d2900, L_00000000029d1dc0, C4<1>, C4<1>;
L_0000000002a2c790 .functor AND 1, L_00000000029d2900, L_00000000029d0c40, C4<1>, C4<1>;
L_0000000002a2c8e0 .functor OR 1, L_0000000002a2cfe0, L_0000000002a2c790, C4<0>, C4<0>;
L_0000000002a2dc90 .functor AND 1, L_00000000029d1dc0, L_00000000029d0c40, C4<1>, C4<1>;
L_0000000002a2d4b0 .functor OR 1, L_0000000002a2c8e0, L_0000000002a2dc90, C4<0>, C4<0>;
v00000000029b83c0_0 .net *"_s0", 0 0, L_0000000002a2da60;  1 drivers
v00000000029b8460_0 .net *"_s10", 0 0, L_0000000002a2dc90;  1 drivers
v00000000029b8640_0 .net *"_s4", 0 0, L_0000000002a2cfe0;  1 drivers
v00000000029b86e0_0 .net *"_s6", 0 0, L_0000000002a2c790;  1 drivers
v00000000029b6d40_0 .net *"_s8", 0 0, L_0000000002a2c8e0;  1 drivers
v00000000029b6de0_0 .net "a", 0 0, L_00000000029d2900;  1 drivers
v00000000029b8c80_0 .net "b", 0 0, L_00000000029d1dc0;  1 drivers
v00000000029b94a0_0 .net "cin", 0 0, L_00000000029d0c40;  1 drivers
v00000000029bada0_0 .net "cout", 0 0, L_0000000002a2d4b0;  1 drivers
v00000000029b9860_0 .net "sum", 0 0, L_0000000002a2c800;  1 drivers
S_00000000029bf440 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d140 .param/l "i" 0 5 15, +C4<0111>;
S_00000000029bf740 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bf440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2c6b0 .functor XOR 1, L_00000000029d0f60, L_00000000029d1be0, C4<0>, C4<0>;
L_0000000002a2c170 .functor XOR 1, L_0000000002a2c6b0, L_00000000029d2c20, C4<0>, C4<0>;
L_0000000002a2d9f0 .functor AND 1, L_00000000029d0f60, L_00000000029d1be0, C4<1>, C4<1>;
L_0000000002a2dd00 .functor AND 1, L_00000000029d0f60, L_00000000029d2c20, C4<1>, C4<1>;
L_0000000002a2ca30 .functor OR 1, L_0000000002a2d9f0, L_0000000002a2dd00, C4<0>, C4<0>;
L_0000000002a2cb10 .functor AND 1, L_00000000029d1be0, L_00000000029d2c20, C4<1>, C4<1>;
L_0000000002a2dbb0 .functor OR 1, L_0000000002a2ca30, L_0000000002a2cb10, C4<0>, C4<0>;
v00000000029b9540_0 .net *"_s0", 0 0, L_0000000002a2c6b0;  1 drivers
v00000000029ba6c0_0 .net *"_s10", 0 0, L_0000000002a2cb10;  1 drivers
v00000000029b9040_0 .net *"_s4", 0 0, L_0000000002a2d9f0;  1 drivers
v00000000029b8aa0_0 .net *"_s6", 0 0, L_0000000002a2dd00;  1 drivers
v00000000029ba1c0_0 .net *"_s8", 0 0, L_0000000002a2ca30;  1 drivers
v00000000029b9220_0 .net "a", 0 0, L_00000000029d0f60;  1 drivers
v00000000029ba760_0 .net "b", 0 0, L_00000000029d1be0;  1 drivers
v00000000029b95e0_0 .net "cin", 0 0, L_00000000029d2c20;  1 drivers
v00000000029bb020_0 .net "cout", 0 0, L_0000000002a2dbb0;  1 drivers
v00000000029b9e00_0 .net "sum", 0 0, L_0000000002a2c170;  1 drivers
S_00000000029bf8c0 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d680 .param/l "i" 0 5 15, +C4<01000>;
S_00000000029beb40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bf8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2d1a0 .functor XOR 1, L_00000000029d1000, L_00000000029d1c80, C4<0>, C4<0>;
L_0000000002a2d050 .functor XOR 1, L_0000000002a2d1a0, L_00000000029d2220, C4<0>, C4<0>;
L_0000000002a2d6e0 .functor AND 1, L_00000000029d1000, L_00000000029d1c80, C4<1>, C4<1>;
L_0000000002a2ccd0 .functor AND 1, L_00000000029d1000, L_00000000029d2220, C4<1>, C4<1>;
L_0000000002a2d280 .functor OR 1, L_0000000002a2d6e0, L_0000000002a2ccd0, C4<0>, C4<0>;
L_0000000002a2d520 .functor AND 1, L_00000000029d1c80, L_00000000029d2220, C4<1>, C4<1>;
L_0000000002a2cdb0 .functor OR 1, L_0000000002a2d280, L_0000000002a2d520, C4<0>, C4<0>;
v00000000029ba120_0 .net *"_s0", 0 0, L_0000000002a2d1a0;  1 drivers
v00000000029b8d20_0 .net *"_s10", 0 0, L_0000000002a2d520;  1 drivers
v00000000029b9ae0_0 .net *"_s4", 0 0, L_0000000002a2d6e0;  1 drivers
v00000000029b9680_0 .net *"_s6", 0 0, L_0000000002a2ccd0;  1 drivers
v00000000029b90e0_0 .net *"_s8", 0 0, L_0000000002a2d280;  1 drivers
v00000000029ba440_0 .net "a", 0 0, L_00000000029d1000;  1 drivers
v00000000029b8b40_0 .net "b", 0 0, L_00000000029d1c80;  1 drivers
v00000000029ba260_0 .net "cin", 0 0, L_00000000029d2220;  1 drivers
v00000000029bae40_0 .net "cout", 0 0, L_0000000002a2cdb0;  1 drivers
v00000000029ba4e0_0 .net "sum", 0 0, L_0000000002a2d050;  1 drivers
S_00000000029becc0 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d700 .param/l "i" 0 5 15, +C4<01001>;
S_00000000029bfa40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029becc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2d2f0 .functor XOR 1, L_00000000029d2cc0, L_00000000029d1960, C4<0>, C4<0>;
L_0000000002a2d750 .functor XOR 1, L_0000000002a2d2f0, L_00000000029d1fa0, C4<0>, C4<0>;
L_0000000002a2d3d0 .functor AND 1, L_00000000029d2cc0, L_00000000029d1960, C4<1>, C4<1>;
L_0000000002a2d590 .functor AND 1, L_00000000029d2cc0, L_00000000029d1fa0, C4<1>, C4<1>;
L_0000000002a2c870 .functor OR 1, L_0000000002a2d3d0, L_0000000002a2d590, C4<0>, C4<0>;
L_0000000002a2c250 .functor AND 1, L_00000000029d1960, L_00000000029d1fa0, C4<1>, C4<1>;
L_0000000002a2c480 .functor OR 1, L_0000000002a2c870, L_0000000002a2c250, C4<0>, C4<0>;
v00000000029b8fa0_0 .net *"_s0", 0 0, L_0000000002a2d2f0;  1 drivers
v00000000029ba800_0 .net *"_s10", 0 0, L_0000000002a2c250;  1 drivers
v00000000029b8e60_0 .net *"_s4", 0 0, L_0000000002a2d3d0;  1 drivers
v00000000029b97c0_0 .net *"_s6", 0 0, L_0000000002a2d590;  1 drivers
v00000000029b9400_0 .net *"_s8", 0 0, L_0000000002a2c870;  1 drivers
v00000000029b8f00_0 .net "a", 0 0, L_00000000029d2cc0;  1 drivers
v00000000029b9a40_0 .net "b", 0 0, L_00000000029d1960;  1 drivers
v00000000029b9360_0 .net "cin", 0 0, L_00000000029d1fa0;  1 drivers
v00000000029ba300_0 .net "cout", 0 0, L_0000000002a2c480;  1 drivers
v00000000029b9180_0 .net "sum", 0 0, L_0000000002a2d750;  1 drivers
S_00000000029bfbc0 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294cf40 .param/l "i" 0 5 15, +C4<01010>;
S_00000000029bfd40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bfbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2c2c0 .functor XOR 1, L_00000000029d1d20, L_00000000029d1aa0, C4<0>, C4<0>;
L_0000000002a2c3a0 .functor XOR 1, L_0000000002a2c2c0, L_00000000029d2180, C4<0>, C4<0>;
L_0000000002a2c330 .functor AND 1, L_00000000029d1d20, L_00000000029d1aa0, C4<1>, C4<1>;
L_0000000002a2d7c0 .functor AND 1, L_00000000029d1d20, L_00000000029d2180, C4<1>, C4<1>;
L_0000000002a2c720 .functor OR 1, L_0000000002a2c330, L_0000000002a2d7c0, C4<0>, C4<0>;
L_0000000002a2c5d0 .functor AND 1, L_00000000029d1aa0, L_00000000029d2180, C4<1>, C4<1>;
L_0000000002a2c560 .functor OR 1, L_0000000002a2c720, L_0000000002a2c5d0, C4<0>, C4<0>;
v00000000029b9720_0 .net *"_s0", 0 0, L_0000000002a2c2c0;  1 drivers
v00000000029baf80_0 .net *"_s10", 0 0, L_0000000002a2c5d0;  1 drivers
v00000000029b8dc0_0 .net *"_s4", 0 0, L_0000000002a2c330;  1 drivers
v00000000029bac60_0 .net *"_s6", 0 0, L_0000000002a2d7c0;  1 drivers
v00000000029b9f40_0 .net *"_s8", 0 0, L_0000000002a2c720;  1 drivers
v00000000029ba3a0_0 .net "a", 0 0, L_00000000029d1d20;  1 drivers
v00000000029b92c0_0 .net "b", 0 0, L_00000000029d1aa0;  1 drivers
v00000000029baee0_0 .net "cin", 0 0, L_00000000029d2180;  1 drivers
v00000000029b88c0_0 .net "cout", 0 0, L_0000000002a2c560;  1 drivers
v00000000029b8960_0 .net "sum", 0 0, L_0000000002a2c3a0;  1 drivers
S_00000000029bfec0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294cd40 .param/l "i" 0 5 15, +C4<01011>;
S_00000000029c1a50 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029bfec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2ce20 .functor XOR 1, L_00000000029d22c0, L_00000000029d2d60, C4<0>, C4<0>;
L_0000000002a2d440 .functor XOR 1, L_0000000002a2ce20, L_00000000029d2360, C4<0>, C4<0>;
L_0000000002a2c950 .functor AND 1, L_00000000029d22c0, L_00000000029d2d60, C4<1>, C4<1>;
L_0000000002a2c9c0 .functor AND 1, L_00000000029d22c0, L_00000000029d2360, C4<1>, C4<1>;
L_0000000002a2d600 .functor OR 1, L_0000000002a2c950, L_0000000002a2c9c0, C4<0>, C4<0>;
L_0000000002a2d670 .functor AND 1, L_00000000029d2d60, L_00000000029d2360, C4<1>, C4<1>;
L_0000000002a2d830 .functor OR 1, L_0000000002a2d600, L_0000000002a2d670, C4<0>, C4<0>;
v00000000029b9900_0 .net *"_s0", 0 0, L_0000000002a2ce20;  1 drivers
v00000000029ba9e0_0 .net *"_s10", 0 0, L_0000000002a2d670;  1 drivers
v00000000029b9b80_0 .net *"_s4", 0 0, L_0000000002a2c950;  1 drivers
v00000000029b9c20_0 .net *"_s6", 0 0, L_0000000002a2c9c0;  1 drivers
v00000000029b99a0_0 .net *"_s8", 0 0, L_0000000002a2d600;  1 drivers
v00000000029b9cc0_0 .net "a", 0 0, L_00000000029d22c0;  1 drivers
v00000000029b9d60_0 .net "b", 0 0, L_00000000029d2d60;  1 drivers
v00000000029b9ea0_0 .net "cin", 0 0, L_00000000029d2360;  1 drivers
v00000000029b9fe0_0 .net "cout", 0 0, L_0000000002a2d830;  1 drivers
v00000000029ba080_0 .net "sum", 0 0, L_0000000002a2d440;  1 drivers
S_00000000029c0cd0 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d780 .param/l "i" 0 5 15, +C4<01100>;
S_00000000029c03d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2d910 .functor XOR 1, L_00000000029d0ce0, L_00000000029d3080, C4<0>, C4<0>;
L_0000000002a2d980 .functor XOR 1, L_0000000002a2d910, L_00000000029d0a60, C4<0>, C4<0>;
L_0000000002a2e080 .functor AND 1, L_00000000029d0ce0, L_00000000029d3080, C4<1>, C4<1>;
L_0000000002a2de50 .functor AND 1, L_00000000029d0ce0, L_00000000029d0a60, C4<1>, C4<1>;
L_0000000002a2df30 .functor OR 1, L_0000000002a2e080, L_0000000002a2de50, C4<0>, C4<0>;
L_0000000002a2dde0 .functor AND 1, L_00000000029d3080, L_00000000029d0a60, C4<1>, C4<1>;
L_0000000002a2dfa0 .functor OR 1, L_0000000002a2df30, L_0000000002a2dde0, C4<0>, C4<0>;
v00000000029baa80_0 .net *"_s0", 0 0, L_0000000002a2d910;  1 drivers
v00000000029ba580_0 .net *"_s10", 0 0, L_0000000002a2dde0;  1 drivers
v00000000029ba620_0 .net *"_s4", 0 0, L_0000000002a2e080;  1 drivers
v00000000029ba8a0_0 .net *"_s6", 0 0, L_0000000002a2de50;  1 drivers
v00000000029b8a00_0 .net *"_s8", 0 0, L_0000000002a2df30;  1 drivers
v00000000029ba940_0 .net "a", 0 0, L_00000000029d0ce0;  1 drivers
v00000000029b8be0_0 .net "b", 0 0, L_00000000029d3080;  1 drivers
v00000000029bab20_0 .net "cin", 0 0, L_00000000029d0a60;  1 drivers
v00000000029babc0_0 .net "cout", 0 0, L_0000000002a2dfa0;  1 drivers
v00000000029bad00_0 .net "sum", 0 0, L_0000000002a2d980;  1 drivers
S_00000000029c0250 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294cd80 .param/l "i" 0 5 15, +C4<01101>;
S_00000000029c1d50 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a2e010 .functor XOR 1, L_00000000029d0b00, L_00000000029d2400, C4<0>, C4<0>;
L_0000000002a2dec0 .functor XOR 1, L_0000000002a2e010, L_00000000029d10a0, C4<0>, C4<0>;
L_0000000002a2dd70 .functor AND 1, L_00000000029d0b00, L_00000000029d2400, C4<1>, C4<1>;
L_0000000002a30750 .functor AND 1, L_00000000029d0b00, L_00000000029d10a0, C4<1>, C4<1>;
L_0000000002a30fa0 .functor OR 1, L_0000000002a2dd70, L_0000000002a30750, C4<0>, C4<0>;
L_0000000002a30520 .functor AND 1, L_00000000029d2400, L_00000000029d10a0, C4<1>, C4<1>;
L_0000000002a31010 .functor OR 1, L_0000000002a30fa0, L_0000000002a30520, C4<0>, C4<0>;
v00000000029c8c00_0 .net *"_s0", 0 0, L_0000000002a2e010;  1 drivers
v00000000029c8520_0 .net *"_s10", 0 0, L_0000000002a30520;  1 drivers
v00000000029c8e80_0 .net *"_s4", 0 0, L_0000000002a2dd70;  1 drivers
v00000000029c7440_0 .net *"_s6", 0 0, L_0000000002a30750;  1 drivers
v00000000029c8660_0 .net *"_s8", 0 0, L_0000000002a30fa0;  1 drivers
v00000000029c6d60_0 .net "a", 0 0, L_00000000029d0b00;  1 drivers
v00000000029c8de0_0 .net "b", 0 0, L_00000000029d2400;  1 drivers
v00000000029c7c60_0 .net "cin", 0 0, L_00000000029d10a0;  1 drivers
v00000000029c76c0_0 .net "cout", 0 0, L_0000000002a31010;  1 drivers
v00000000029c8160_0 .net "sum", 0 0, L_0000000002a2dec0;  1 drivers
S_00000000029c18d0 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d500 .param/l "i" 0 5 15, +C4<01110>;
S_00000000029c1ed0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c18d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a30ad0 .functor XOR 1, L_00000000029d2540, L_00000000029d0d80, C4<0>, C4<0>;
L_0000000002a31240 .functor XOR 1, L_0000000002a30ad0, L_00000000029d1320, C4<0>, C4<0>;
L_0000000002a31780 .functor AND 1, L_00000000029d2540, L_00000000029d0d80, C4<1>, C4<1>;
L_0000000002a30980 .functor AND 1, L_00000000029d2540, L_00000000029d1320, C4<1>, C4<1>;
L_0000000002a30ec0 .functor OR 1, L_0000000002a31780, L_0000000002a30980, C4<0>, C4<0>;
L_0000000002a312b0 .functor AND 1, L_00000000029d0d80, L_00000000029d1320, C4<1>, C4<1>;
L_0000000002a317f0 .functor OR 1, L_0000000002a30ec0, L_0000000002a312b0, C4<0>, C4<0>;
v00000000029c7080_0 .net *"_s0", 0 0, L_0000000002a30ad0;  1 drivers
v00000000029c8d40_0 .net *"_s10", 0 0, L_0000000002a312b0;  1 drivers
v00000000029c6e00_0 .net *"_s4", 0 0, L_0000000002a31780;  1 drivers
v00000000029c6f40_0 .net *"_s6", 0 0, L_0000000002a30980;  1 drivers
v00000000029c82a0_0 .net *"_s8", 0 0, L_0000000002a30ec0;  1 drivers
v00000000029c8700_0 .net "a", 0 0, L_00000000029d2540;  1 drivers
v00000000029c8a20_0 .net "b", 0 0, L_00000000029d0d80;  1 drivers
v00000000029c8020_0 .net "cin", 0 0, L_00000000029d1320;  1 drivers
v00000000029c8ac0_0 .net "cout", 0 0, L_0000000002a317f0;  1 drivers
v00000000029c73a0_0 .net "sum", 0 0, L_0000000002a31240;  1 drivers
S_00000000029c12d0 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000029b3d10;
 .timescale 0 0;
P_000000000294d4c0 .param/l "i" 0 5 15, +C4<01111>;
S_00000000029c00d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a31550 .functor XOR 1, L_0000000002a37ef0, L_0000000002a36cd0, C4<0>, C4<0>;
L_0000000002a30b40 .functor XOR 1, L_0000000002a31550, L_0000000002a38170, C4<0>, C4<0>;
L_0000000002a30d70 .functor AND 1, L_0000000002a37ef0, L_0000000002a36cd0, C4<1>, C4<1>;
L_0000000002a310f0 .functor AND 1, L_0000000002a37ef0, L_0000000002a38170, C4<1>, C4<1>;
L_0000000002a30c90 .functor OR 1, L_0000000002a30d70, L_0000000002a310f0, C4<0>, C4<0>;
L_0000000002a30d00 .functor AND 1, L_0000000002a36cd0, L_0000000002a38170, C4<1>, C4<1>;
L_0000000002a303d0 .functor OR 1, L_0000000002a30c90, L_0000000002a30d00, C4<0>, C4<0>;
v00000000029c6ea0_0 .net *"_s0", 0 0, L_0000000002a31550;  1 drivers
v00000000029c7620_0 .net *"_s10", 0 0, L_0000000002a30d00;  1 drivers
v00000000029c74e0_0 .net *"_s4", 0 0, L_0000000002a30d70;  1 drivers
v00000000029c87a0_0 .net *"_s6", 0 0, L_0000000002a310f0;  1 drivers
v00000000029c6ae0_0 .net *"_s8", 0 0, L_0000000002a30c90;  1 drivers
v00000000029c8840_0 .net "a", 0 0, L_0000000002a37ef0;  1 drivers
v00000000029c78a0_0 .net "b", 0 0, L_0000000002a36cd0;  1 drivers
v00000000029c7da0_0 .net "cin", 0 0, L_0000000002a38170;  1 drivers
v00000000029c8f20_0 .net "cout", 0 0, L_0000000002a303d0;  1 drivers
v00000000029c8fc0_0 .net "sum", 0 0, L_0000000002a30b40;  1 drivers
S_00000000029c1450 .scope module, "add2" "nbit_adder" 5 39, 5 1 0, S_00000000029b2090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294cec0 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_0000000002a33bd0 .functor XOR 1, L_0000000002a3abf0, L_0000000002a3ad30, C4<0>, C4<0>;
L_00000000029e41f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029c41a0_0 .net/2s *"_s116", 0 0, L_00000000029e41f0;  1 drivers
v00000000029d42a0_0 .net *"_s121", 0 0, L_0000000002a3b7d0;  1 drivers
v00000000029d3120_0 .net *"_s125", 0 0, L_0000000002a3abf0;  1 drivers
v00000000029d51a0_0 .net *"_s127", 0 0, L_0000000002a3ad30;  1 drivers
v00000000029d4ca0_0 .net *"_s128", 0 0, L_0000000002a33bd0;  1 drivers
v00000000029d3800_0 .net *"_s132", 31 0, L_0000000002a3a6f0;  1 drivers
v00000000029d4980_0 .net *"_s135", 0 0, L_0000000002a39430;  1 drivers
v00000000029d45c0_0 .net *"_s140", 0 0, L_0000000002a3afb0;  1 drivers
v00000000029d5380_0 .net "carry", 16 0, L_0000000002a36af0;  1 drivers
v00000000029d3940_0 .net "f", 3 0, L_0000000002a399d0;  alias, 1 drivers
v00000000029d31c0_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029d4f20_0 .net "in2", 15 0, L_0000000002a36f50;  alias, 1 drivers
v00000000029d38a0_0 .net "return1", 15 0, L_0000000002a36a50;  alias, 1 drivers
L_0000000002a36eb0 .part v00000000029d5420_0, 0, 1;
L_0000000002a36d70 .part L_0000000002a36f50, 0, 1;
L_0000000002a37090 .part L_0000000002a36af0, 0, 1;
L_0000000002a38e90 .part v00000000029d5420_0, 1, 1;
L_0000000002a37450 .part L_0000000002a36f50, 1, 1;
L_0000000002a37bd0 .part L_0000000002a36af0, 1, 1;
L_0000000002a39070 .part v00000000029d5420_0, 2, 1;
L_0000000002a385d0 .part L_0000000002a36f50, 2, 1;
L_0000000002a37130 .part L_0000000002a36af0, 2, 1;
L_0000000002a38210 .part v00000000029d5420_0, 3, 1;
L_0000000002a374f0 .part L_0000000002a36f50, 3, 1;
L_0000000002a38ad0 .part L_0000000002a36af0, 3, 1;
L_0000000002a37950 .part v00000000029d5420_0, 4, 1;
L_0000000002a38030 .part L_0000000002a36f50, 4, 1;
L_0000000002a369b0 .part L_0000000002a36af0, 4, 1;
L_0000000002a382b0 .part v00000000029d5420_0, 5, 1;
L_0000000002a36ff0 .part L_0000000002a36f50, 5, 1;
L_0000000002a37270 .part L_0000000002a36af0, 5, 1;
L_0000000002a38fd0 .part v00000000029d5420_0, 6, 1;
L_0000000002a380d0 .part L_0000000002a36f50, 6, 1;
L_0000000002a37310 .part L_0000000002a36af0, 6, 1;
L_0000000002a38350 .part v00000000029d5420_0, 7, 1;
L_0000000002a38490 .part L_0000000002a36f50, 7, 1;
L_0000000002a38530 .part L_0000000002a36af0, 7, 1;
L_0000000002a37e50 .part v00000000029d5420_0, 8, 1;
L_0000000002a38f30 .part L_0000000002a36f50, 8, 1;
L_0000000002a379f0 .part L_0000000002a36af0, 8, 1;
L_0000000002a37b30 .part v00000000029d5420_0, 9, 1;
L_0000000002a37810 .part L_0000000002a36f50, 9, 1;
L_0000000002a378b0 .part L_0000000002a36af0, 9, 1;
L_0000000002a38710 .part v00000000029d5420_0, 10, 1;
L_0000000002a37d10 .part L_0000000002a36f50, 10, 1;
L_0000000002a37db0 .part L_0000000002a36af0, 10, 1;
L_0000000002a38d50 .part v00000000029d5420_0, 11, 1;
L_0000000002a387b0 .part L_0000000002a36f50, 11, 1;
L_0000000002a38850 .part L_0000000002a36af0, 11, 1;
L_0000000002a388f0 .part v00000000029d5420_0, 12, 1;
L_0000000002a37590 .part L_0000000002a36f50, 12, 1;
L_0000000002a373b0 .part L_0000000002a36af0, 12, 1;
L_0000000002a38990 .part v00000000029d5420_0, 13, 1;
L_0000000002a38a30 .part L_0000000002a36f50, 13, 1;
L_0000000002a376d0 .part L_0000000002a36af0, 13, 1;
L_0000000002a38b70 .part v00000000029d5420_0, 14, 1;
L_0000000002a37630 .part L_0000000002a36f50, 14, 1;
L_0000000002a37770 .part L_0000000002a36af0, 14, 1;
L_0000000002a38c10 .part v00000000029d5420_0, 15, 1;
L_0000000002a38df0 .part L_0000000002a36f50, 15, 1;
L_0000000002a39110 .part L_0000000002a36af0, 15, 1;
LS_0000000002a36a50_0_0 .concat8 [ 1 1 1 1], L_0000000002a30360, L_0000000002a30a60, L_0000000002a31470, L_0000000002a31320;
LS_0000000002a36a50_0_4 .concat8 [ 1 1 1 1], L_0000000002a302f0, L_0000000002a31940, L_0000000002a304b0, L_0000000002a32580;
LS_0000000002a36a50_0_8 .concat8 [ 1 1 1 1], L_0000000002a31e80, L_0000000002a32660, L_0000000002a325f0, L_0000000002a31e10;
LS_0000000002a36a50_0_12 .concat8 [ 1 1 1 1], L_0000000002a32a50, L_0000000002a32e40, L_0000000002a32f90, L_0000000002a33850;
L_0000000002a36a50 .concat8 [ 4 4 4 4], LS_0000000002a36a50_0_0, LS_0000000002a36a50_0_4, LS_0000000002a36a50_0_8, LS_0000000002a36a50_0_12;
LS_0000000002a36af0_0_0 .concat8 [ 1 1 1 1], L_00000000029e41f0, L_0000000002a307c0, L_0000000002a319b0, L_0000000002a308a0;
LS_0000000002a36af0_0_4 .concat8 [ 1 1 1 1], L_0000000002a314e0, L_0000000002a318d0, L_0000000002a301a0, L_0000000002a323c0;
LS_0000000002a36af0_0_8 .concat8 [ 1 1 1 1], L_0000000002a334d0, L_0000000002a33690, L_0000000002a32120, L_0000000002a331c0;
LS_0000000002a36af0_0_12 .concat8 [ 1 1 1 1], L_0000000002a31da0, L_0000000002a32c80, L_0000000002a333f0, L_0000000002a32200;
LS_0000000002a36af0_0_16 .concat8 [ 1 0 0 0], L_0000000002a33c40;
LS_0000000002a36af0_1_0 .concat8 [ 4 4 4 4], LS_0000000002a36af0_0_0, LS_0000000002a36af0_0_4, LS_0000000002a36af0_0_8, LS_0000000002a36af0_0_12;
LS_0000000002a36af0_1_4 .concat8 [ 1 0 0 0], LS_0000000002a36af0_0_16;
L_0000000002a36af0 .concat8 [ 16 1 0 0], LS_0000000002a36af0_1_0, LS_0000000002a36af0_1_4;
L_0000000002a3b7d0 .part L_0000000002a36af0, 16, 1;
L_0000000002a3abf0 .part L_0000000002a36af0, 16, 1;
L_0000000002a3ad30 .part L_0000000002a36af0, 15, 1;
L_0000000002a3a6f0 .concat [ 16 16 0 0], L_0000000002a36f50, v00000000029d5420_0;
L_0000000002a39430 .reduce/nor L_0000000002a3a6f0;
L_0000000002a399d0 .concat8 [ 1 1 1 1], L_0000000002a3afb0, L_0000000002a3b7d0, L_0000000002a39430, L_0000000002a33bd0;
L_0000000002a3afb0 .part L_0000000002a36a50, 15, 1;
S_00000000029c15d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294ce00 .param/l "i" 0 5 15, +C4<00>;
S_00000000029c1750 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c15d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a309f0 .functor XOR 1, L_0000000002a36eb0, L_0000000002a36d70, C4<0>, C4<0>;
L_0000000002a30360 .functor XOR 1, L_0000000002a309f0, L_0000000002a37090, C4<0>, C4<0>;
L_0000000002a31b00 .functor AND 1, L_0000000002a36eb0, L_0000000002a36d70, C4<1>, C4<1>;
L_0000000002a31080 .functor AND 1, L_0000000002a36eb0, L_0000000002a37090, C4<1>, C4<1>;
L_0000000002a30670 .functor OR 1, L_0000000002a31b00, L_0000000002a31080, C4<0>, C4<0>;
L_0000000002a30440 .functor AND 1, L_0000000002a36d70, L_0000000002a37090, C4<1>, C4<1>;
L_0000000002a307c0 .functor OR 1, L_0000000002a30670, L_0000000002a30440, C4<0>, C4<0>;
v00000000029c88e0_0 .net *"_s0", 0 0, L_0000000002a309f0;  1 drivers
v00000000029c8980_0 .net *"_s10", 0 0, L_0000000002a30440;  1 drivers
v00000000029c69a0_0 .net *"_s4", 0 0, L_0000000002a31b00;  1 drivers
v00000000029c7580_0 .net *"_s6", 0 0, L_0000000002a31080;  1 drivers
v00000000029c7120_0 .net *"_s8", 0 0, L_0000000002a30670;  1 drivers
v00000000029c6a40_0 .net "a", 0 0, L_0000000002a36eb0;  1 drivers
v00000000029c83e0_0 .net "b", 0 0, L_0000000002a36d70;  1 drivers
v00000000029c6b80_0 .net "cin", 0 0, L_0000000002a37090;  1 drivers
v00000000029c7260_0 .net "cout", 0 0, L_0000000002a307c0;  1 drivers
v00000000029c7800_0 .net "sum", 0 0, L_0000000002a30360;  1 drivers
S_00000000029c06d0 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294cf80 .param/l "i" 0 5 15, +C4<01>;
S_00000000029c0550 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a30f30 .functor XOR 1, L_0000000002a38e90, L_0000000002a37450, C4<0>, C4<0>;
L_0000000002a30a60 .functor XOR 1, L_0000000002a30f30, L_0000000002a37bd0, C4<0>, C4<0>;
L_0000000002a30bb0 .functor AND 1, L_0000000002a38e90, L_0000000002a37450, C4<1>, C4<1>;
L_0000000002a30280 .functor AND 1, L_0000000002a38e90, L_0000000002a37bd0, C4<1>, C4<1>;
L_0000000002a31cc0 .functor OR 1, L_0000000002a30bb0, L_0000000002a30280, C4<0>, C4<0>;
L_0000000002a30c20 .functor AND 1, L_0000000002a37450, L_0000000002a37bd0, C4<1>, C4<1>;
L_0000000002a319b0 .functor OR 1, L_0000000002a31cc0, L_0000000002a30c20, C4<0>, C4<0>;
v00000000029c71c0_0 .net *"_s0", 0 0, L_0000000002a30f30;  1 drivers
v00000000029c7940_0 .net *"_s10", 0 0, L_0000000002a30c20;  1 drivers
v00000000029c6cc0_0 .net *"_s4", 0 0, L_0000000002a30bb0;  1 drivers
v00000000029c79e0_0 .net *"_s6", 0 0, L_0000000002a30280;  1 drivers
v00000000029c7300_0 .net *"_s8", 0 0, L_0000000002a31cc0;  1 drivers
v00000000029c7a80_0 .net "a", 0 0, L_0000000002a38e90;  1 drivers
v00000000029c7b20_0 .net "b", 0 0, L_0000000002a37450;  1 drivers
v00000000029c7bc0_0 .net "cin", 0 0, L_0000000002a37bd0;  1 drivers
v00000000029c8480_0 .net "cout", 0 0, L_0000000002a319b0;  1 drivers
v00000000029c7d00_0 .net "sum", 0 0, L_0000000002a30a60;  1 drivers
S_00000000029c0850 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d540 .param/l "i" 0 5 15, +C4<010>;
S_00000000029c09d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a306e0 .functor XOR 1, L_0000000002a39070, L_0000000002a385d0, C4<0>, C4<0>;
L_0000000002a31470 .functor XOR 1, L_0000000002a306e0, L_0000000002a37130, C4<0>, C4<0>;
L_0000000002a30de0 .functor AND 1, L_0000000002a39070, L_0000000002a385d0, C4<1>, C4<1>;
L_0000000002a30590 .functor AND 1, L_0000000002a39070, L_0000000002a37130, C4<1>, C4<1>;
L_0000000002a30e50 .functor OR 1, L_0000000002a30de0, L_0000000002a30590, C4<0>, C4<0>;
L_0000000002a31160 .functor AND 1, L_0000000002a385d0, L_0000000002a37130, C4<1>, C4<1>;
L_0000000002a308a0 .functor OR 1, L_0000000002a30e50, L_0000000002a31160, C4<0>, C4<0>;
v00000000029c7f80_0 .net *"_s0", 0 0, L_0000000002a306e0;  1 drivers
v00000000029cb540_0 .net *"_s10", 0 0, L_0000000002a31160;  1 drivers
v00000000029c9600_0 .net *"_s4", 0 0, L_0000000002a30de0;  1 drivers
v00000000029c9740_0 .net *"_s6", 0 0, L_0000000002a30590;  1 drivers
v00000000029caaa0_0 .net *"_s8", 0 0, L_0000000002a30e50;  1 drivers
v00000000029cae60_0 .net "a", 0 0, L_0000000002a39070;  1 drivers
v00000000029cb220_0 .net "b", 0 0, L_0000000002a385d0;  1 drivers
v00000000029ca820_0 .net "cin", 0 0, L_0000000002a37130;  1 drivers
v00000000029cb2c0_0 .net "cout", 0 0, L_0000000002a308a0;  1 drivers
v00000000029c9ba0_0 .net "sum", 0 0, L_0000000002a31470;  1 drivers
S_00000000029c0b50 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d580 .param/l "i" 0 5 15, +C4<011>;
S_00000000029c0e50 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a311d0 .functor XOR 1, L_0000000002a38210, L_0000000002a374f0, C4<0>, C4<0>;
L_0000000002a31320 .functor XOR 1, L_0000000002a311d0, L_0000000002a38ad0, C4<0>, C4<0>;
L_0000000002a31390 .functor AND 1, L_0000000002a38210, L_0000000002a374f0, C4<1>, C4<1>;
L_0000000002a31c50 .functor AND 1, L_0000000002a38210, L_0000000002a38ad0, C4<1>, C4<1>;
L_0000000002a31400 .functor OR 1, L_0000000002a31390, L_0000000002a31c50, C4<0>, C4<0>;
L_0000000002a30210 .functor AND 1, L_0000000002a374f0, L_0000000002a38ad0, C4<1>, C4<1>;
L_0000000002a314e0 .functor OR 1, L_0000000002a31400, L_0000000002a30210, C4<0>, C4<0>;
v00000000029c96a0_0 .net *"_s0", 0 0, L_0000000002a311d0;  1 drivers
v00000000029c9e20_0 .net *"_s10", 0 0, L_0000000002a30210;  1 drivers
v00000000029c9c40_0 .net *"_s4", 0 0, L_0000000002a31390;  1 drivers
v00000000029caf00_0 .net *"_s6", 0 0, L_0000000002a31c50;  1 drivers
v00000000029c92e0_0 .net *"_s8", 0 0, L_0000000002a31400;  1 drivers
v00000000029cafa0_0 .net "a", 0 0, L_0000000002a38210;  1 drivers
v00000000029ca0a0_0 .net "b", 0 0, L_0000000002a374f0;  1 drivers
v00000000029ca5a0_0 .net "cin", 0 0, L_0000000002a38ad0;  1 drivers
v00000000029cb5e0_0 .net "cout", 0 0, L_0000000002a314e0;  1 drivers
v00000000029cb680_0 .net "sum", 0 0, L_0000000002a31320;  1 drivers
S_00000000029c1150 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d7c0 .param/l "i" 0 5 15, +C4<0100>;
S_00000000029c1bd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c1150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a31630 .functor XOR 1, L_0000000002a37950, L_0000000002a38030, C4<0>, C4<0>;
L_0000000002a302f0 .functor XOR 1, L_0000000002a31630, L_0000000002a369b0, C4<0>, C4<0>;
L_0000000002a316a0 .functor AND 1, L_0000000002a37950, L_0000000002a38030, C4<1>, C4<1>;
L_0000000002a31710 .functor AND 1, L_0000000002a37950, L_0000000002a369b0, C4<1>, C4<1>;
L_0000000002a31860 .functor OR 1, L_0000000002a316a0, L_0000000002a31710, C4<0>, C4<0>;
L_0000000002a31a90 .functor AND 1, L_0000000002a38030, L_0000000002a369b0, C4<1>, C4<1>;
L_0000000002a318d0 .functor OR 1, L_0000000002a31860, L_0000000002a31a90, C4<0>, C4<0>;
v00000000029ca960_0 .net *"_s0", 0 0, L_0000000002a31630;  1 drivers
v00000000029c97e0_0 .net *"_s10", 0 0, L_0000000002a31a90;  1 drivers
v00000000029cb720_0 .net *"_s4", 0 0, L_0000000002a316a0;  1 drivers
v00000000029c94c0_0 .net *"_s6", 0 0, L_0000000002a31710;  1 drivers
v00000000029ca140_0 .net *"_s8", 0 0, L_0000000002a31860;  1 drivers
v00000000029c9880_0 .net "a", 0 0, L_0000000002a37950;  1 drivers
v00000000029c9f60_0 .net "b", 0 0, L_0000000002a38030;  1 drivers
v00000000029c9100_0 .net "cin", 0 0, L_0000000002a369b0;  1 drivers
v00000000029c9920_0 .net "cout", 0 0, L_0000000002a318d0;  1 drivers
v00000000029ca1e0_0 .net "sum", 0 0, L_0000000002a302f0;  1 drivers
S_00000000029c0fd0 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294cdc0 .param/l "i" 0 5 15, +C4<0101>;
S_00000000029cc400 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029c0fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a315c0 .functor XOR 1, L_0000000002a382b0, L_0000000002a36ff0, C4<0>, C4<0>;
L_0000000002a31940 .functor XOR 1, L_0000000002a315c0, L_0000000002a37270, C4<0>, C4<0>;
L_0000000002a31a20 .functor AND 1, L_0000000002a382b0, L_0000000002a36ff0, C4<1>, C4<1>;
L_0000000002a31b70 .functor AND 1, L_0000000002a382b0, L_0000000002a37270, C4<1>, C4<1>;
L_0000000002a31be0 .functor OR 1, L_0000000002a31a20, L_0000000002a31b70, C4<0>, C4<0>;
L_0000000002a31d30 .functor AND 1, L_0000000002a36ff0, L_0000000002a37270, C4<1>, C4<1>;
L_0000000002a301a0 .functor OR 1, L_0000000002a31be0, L_0000000002a31d30, C4<0>, C4<0>;
v00000000029cadc0_0 .net *"_s0", 0 0, L_0000000002a315c0;  1 drivers
v00000000029cb360_0 .net *"_s10", 0 0, L_0000000002a31d30;  1 drivers
v00000000029caa00_0 .net *"_s4", 0 0, L_0000000002a31a20;  1 drivers
v00000000029c9d80_0 .net *"_s6", 0 0, L_0000000002a31b70;  1 drivers
v00000000029c9560_0 .net *"_s8", 0 0, L_0000000002a31be0;  1 drivers
v00000000029cb7c0_0 .net "a", 0 0, L_0000000002a382b0;  1 drivers
v00000000029c99c0_0 .net "b", 0 0, L_0000000002a36ff0;  1 drivers
v00000000029ca280_0 .net "cin", 0 0, L_0000000002a37270;  1 drivers
v00000000029c91a0_0 .net "cout", 0 0, L_0000000002a301a0;  1 drivers
v00000000029cb040_0 .net "sum", 0 0, L_0000000002a31940;  1 drivers
S_00000000029cc580 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d280 .param/l "i" 0 5 15, +C4<0110>;
S_00000000029cdc00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cc580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a30910 .functor XOR 1, L_0000000002a38fd0, L_0000000002a380d0, C4<0>, C4<0>;
L_0000000002a304b0 .functor XOR 1, L_0000000002a30910, L_0000000002a37310, C4<0>, C4<0>;
L_0000000002a30600 .functor AND 1, L_0000000002a38fd0, L_0000000002a380d0, C4<1>, C4<1>;
L_0000000002a32040 .functor AND 1, L_0000000002a38fd0, L_0000000002a37310, C4<1>, C4<1>;
L_0000000002a324a0 .functor OR 1, L_0000000002a30600, L_0000000002a32040, C4<0>, C4<0>;
L_0000000002a32350 .functor AND 1, L_0000000002a380d0, L_0000000002a37310, C4<1>, C4<1>;
L_0000000002a323c0 .functor OR 1, L_0000000002a324a0, L_0000000002a32350, C4<0>, C4<0>;
v00000000029ca6e0_0 .net *"_s0", 0 0, L_0000000002a30910;  1 drivers
v00000000029cb0e0_0 .net *"_s10", 0 0, L_0000000002a32350;  1 drivers
v00000000029cb400_0 .net *"_s4", 0 0, L_0000000002a30600;  1 drivers
v00000000029cad20_0 .net *"_s6", 0 0, L_0000000002a32040;  1 drivers
v00000000029cb180_0 .net *"_s8", 0 0, L_0000000002a324a0;  1 drivers
v00000000029c9ec0_0 .net "a", 0 0, L_0000000002a38fd0;  1 drivers
v00000000029ca320_0 .net "b", 0 0, L_0000000002a380d0;  1 drivers
v00000000029cb4a0_0 .net "cin", 0 0, L_0000000002a37310;  1 drivers
v00000000029ca000_0 .net "cout", 0 0, L_0000000002a323c0;  1 drivers
v00000000029c9a60_0 .net "sum", 0 0, L_0000000002a304b0;  1 drivers
S_00000000029cd300 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294ca40 .param/l "i" 0 5 15, +C4<0111>;
S_00000000029cd900 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a33460 .functor XOR 1, L_0000000002a38350, L_0000000002a38490, C4<0>, C4<0>;
L_0000000002a32580 .functor XOR 1, L_0000000002a33460, L_0000000002a38530, C4<0>, C4<0>;
L_0000000002a322e0 .functor AND 1, L_0000000002a38350, L_0000000002a38490, C4<1>, C4<1>;
L_0000000002a33150 .functor AND 1, L_0000000002a38350, L_0000000002a38530, C4<1>, C4<1>;
L_0000000002a33070 .functor OR 1, L_0000000002a322e0, L_0000000002a33150, C4<0>, C4<0>;
L_0000000002a32820 .functor AND 1, L_0000000002a38490, L_0000000002a38530, C4<1>, C4<1>;
L_0000000002a334d0 .functor OR 1, L_0000000002a33070, L_0000000002a32820, C4<0>, C4<0>;
v00000000029cb860_0 .net *"_s0", 0 0, L_0000000002a33460;  1 drivers
v00000000029c9240_0 .net *"_s10", 0 0, L_0000000002a32820;  1 drivers
v00000000029c9b00_0 .net *"_s4", 0 0, L_0000000002a322e0;  1 drivers
v00000000029c9380_0 .net *"_s6", 0 0, L_0000000002a33150;  1 drivers
v00000000029ca8c0_0 .net *"_s8", 0 0, L_0000000002a33070;  1 drivers
v00000000029c9420_0 .net "a", 0 0, L_0000000002a38350;  1 drivers
v00000000029c9ce0_0 .net "b", 0 0, L_0000000002a38490;  1 drivers
v00000000029cab40_0 .net "cin", 0 0, L_0000000002a38530;  1 drivers
v00000000029ca3c0_0 .net "cout", 0 0, L_0000000002a334d0;  1 drivers
v00000000029ca460_0 .net "sum", 0 0, L_0000000002a32580;  1 drivers
S_00000000029cc880 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294ccc0 .param/l "i" 0 5 15, +C4<01000>;
S_00000000029cca00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cc880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a32270 .functor XOR 1, L_0000000002a37e50, L_0000000002a38f30, C4<0>, C4<0>;
L_0000000002a31e80 .functor XOR 1, L_0000000002a32270, L_0000000002a379f0, C4<0>, C4<0>;
L_0000000002a326d0 .functor AND 1, L_0000000002a37e50, L_0000000002a38f30, C4<1>, C4<1>;
L_0000000002a32510 .functor AND 1, L_0000000002a37e50, L_0000000002a379f0, C4<1>, C4<1>;
L_0000000002a33230 .functor OR 1, L_0000000002a326d0, L_0000000002a32510, C4<0>, C4<0>;
L_0000000002a320b0 .functor AND 1, L_0000000002a38f30, L_0000000002a379f0, C4<1>, C4<1>;
L_0000000002a33690 .functor OR 1, L_0000000002a33230, L_0000000002a320b0, C4<0>, C4<0>;
v00000000029cabe0_0 .net *"_s0", 0 0, L_0000000002a32270;  1 drivers
v00000000029cac80_0 .net *"_s10", 0 0, L_0000000002a320b0;  1 drivers
v00000000029ca500_0 .net *"_s4", 0 0, L_0000000002a326d0;  1 drivers
v00000000029ca640_0 .net *"_s6", 0 0, L_0000000002a32510;  1 drivers
v00000000029ca780_0 .net *"_s8", 0 0, L_0000000002a33230;  1 drivers
v00000000029cbea0_0 .net "a", 0 0, L_0000000002a37e50;  1 drivers
v00000000029cbd60_0 .net "b", 0 0, L_0000000002a38f30;  1 drivers
v00000000029cbcc0_0 .net "cin", 0 0, L_0000000002a379f0;  1 drivers
v00000000029cb9a0_0 .net "cout", 0 0, L_0000000002a33690;  1 drivers
v00000000029cbb80_0 .net "sum", 0 0, L_0000000002a31e80;  1 drivers
S_00000000029cc700 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294ca80 .param/l "i" 0 5 15, +C4<01001>;
S_00000000029cdd80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cc700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a32430 .functor XOR 1, L_0000000002a37b30, L_0000000002a37810, C4<0>, C4<0>;
L_0000000002a32660 .functor XOR 1, L_0000000002a32430, L_0000000002a378b0, C4<0>, C4<0>;
L_0000000002a31fd0 .functor AND 1, L_0000000002a37b30, L_0000000002a37810, C4<1>, C4<1>;
L_0000000002a32b30 .functor AND 1, L_0000000002a37b30, L_0000000002a378b0, C4<1>, C4<1>;
L_0000000002a32cf0 .functor OR 1, L_0000000002a31fd0, L_0000000002a32b30, C4<0>, C4<0>;
L_0000000002a33700 .functor AND 1, L_0000000002a37810, L_0000000002a378b0, C4<1>, C4<1>;
L_0000000002a32120 .functor OR 1, L_0000000002a32cf0, L_0000000002a33700, C4<0>, C4<0>;
v00000000029cb900_0 .net *"_s0", 0 0, L_0000000002a32430;  1 drivers
v00000000029cbc20_0 .net *"_s10", 0 0, L_0000000002a33700;  1 drivers
v00000000029cbf40_0 .net *"_s4", 0 0, L_0000000002a31fd0;  1 drivers
v00000000029cbae0_0 .net *"_s6", 0 0, L_0000000002a32b30;  1 drivers
v00000000029cba40_0 .net *"_s8", 0 0, L_0000000002a32cf0;  1 drivers
v00000000029cbfe0_0 .net "a", 0 0, L_0000000002a37b30;  1 drivers
v00000000029cbe00_0 .net "b", 0 0, L_0000000002a37810;  1 drivers
v00000000029c50a0_0 .net "cin", 0 0, L_0000000002a378b0;  1 drivers
v00000000029c58c0_0 .net "cout", 0 0, L_0000000002a32120;  1 drivers
v00000000029c4f60_0 .net "sum", 0 0, L_0000000002a32660;  1 drivers
S_00000000029ccd00 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d840 .param/l "i" 0 5 15, +C4<01010>;
S_00000000029cd480 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029ccd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a329e0 .functor XOR 1, L_0000000002a38710, L_0000000002a37d10, C4<0>, C4<0>;
L_0000000002a325f0 .functor XOR 1, L_0000000002a329e0, L_0000000002a37db0, C4<0>, C4<0>;
L_0000000002a33000 .functor AND 1, L_0000000002a38710, L_0000000002a37d10, C4<1>, C4<1>;
L_0000000002a32890 .functor AND 1, L_0000000002a38710, L_0000000002a37db0, C4<1>, C4<1>;
L_0000000002a32740 .functor OR 1, L_0000000002a33000, L_0000000002a32890, C4<0>, C4<0>;
L_0000000002a327b0 .functor AND 1, L_0000000002a37d10, L_0000000002a37db0, C4<1>, C4<1>;
L_0000000002a331c0 .functor OR 1, L_0000000002a32740, L_0000000002a327b0, C4<0>, C4<0>;
v00000000029c4ec0_0 .net *"_s0", 0 0, L_0000000002a329e0;  1 drivers
v00000000029c56e0_0 .net *"_s10", 0 0, L_0000000002a327b0;  1 drivers
v00000000029c4920_0 .net *"_s4", 0 0, L_0000000002a33000;  1 drivers
v00000000029c4b00_0 .net *"_s6", 0 0, L_0000000002a32890;  1 drivers
v00000000029c4a60_0 .net *"_s8", 0 0, L_0000000002a32740;  1 drivers
v00000000029c5820_0 .net "a", 0 0, L_0000000002a38710;  1 drivers
v00000000029c5500_0 .net "b", 0 0, L_0000000002a37d10;  1 drivers
v00000000029c5780_0 .net "cin", 0 0, L_0000000002a37db0;  1 drivers
v00000000029c4560_0 .net "cout", 0 0, L_0000000002a331c0;  1 drivers
v00000000029c4ba0_0 .net "sum", 0 0, L_0000000002a325f0;  1 drivers
S_00000000029cd000 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d240 .param/l "i" 0 5 15, +C4<01011>;
S_00000000029ccb80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cd000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a330e0 .functor XOR 1, L_0000000002a38d50, L_0000000002a387b0, C4<0>, C4<0>;
L_0000000002a31e10 .functor XOR 1, L_0000000002a330e0, L_0000000002a38850, C4<0>, C4<0>;
L_0000000002a332a0 .functor AND 1, L_0000000002a38d50, L_0000000002a387b0, C4<1>, C4<1>;
L_0000000002a32900 .functor AND 1, L_0000000002a38d50, L_0000000002a38850, C4<1>, C4<1>;
L_0000000002a32c10 .functor OR 1, L_0000000002a332a0, L_0000000002a32900, C4<0>, C4<0>;
L_0000000002a32970 .functor AND 1, L_0000000002a387b0, L_0000000002a38850, C4<1>, C4<1>;
L_0000000002a31da0 .functor OR 1, L_0000000002a32c10, L_0000000002a32970, C4<0>, C4<0>;
v00000000029c5960_0 .net *"_s0", 0 0, L_0000000002a330e0;  1 drivers
v00000000029c4380_0 .net *"_s10", 0 0, L_0000000002a32970;  1 drivers
v00000000029c5000_0 .net *"_s4", 0 0, L_0000000002a332a0;  1 drivers
v00000000029c4100_0 .net *"_s6", 0 0, L_0000000002a32900;  1 drivers
v00000000029c4880_0 .net *"_s8", 0 0, L_0000000002a32c10;  1 drivers
v00000000029c47e0_0 .net "a", 0 0, L_0000000002a38d50;  1 drivers
v00000000029c4d80_0 .net "b", 0 0, L_0000000002a387b0;  1 drivers
v00000000029c5460_0 .net "cin", 0 0, L_0000000002a38850;  1 drivers
v00000000029c5e60_0 .net "cout", 0 0, L_0000000002a31da0;  1 drivers
v00000000029c5140_0 .net "sum", 0 0, L_0000000002a31e10;  1 drivers
S_00000000029cc280 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294cf00 .param/l "i" 0 5 15, +C4<01100>;
S_00000000029cce80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a338c0 .functor XOR 1, L_0000000002a388f0, L_0000000002a37590, C4<0>, C4<0>;
L_0000000002a32a50 .functor XOR 1, L_0000000002a338c0, L_0000000002a373b0, C4<0>, C4<0>;
L_0000000002a31f60 .functor AND 1, L_0000000002a388f0, L_0000000002a37590, C4<1>, C4<1>;
L_0000000002a32ac0 .functor AND 1, L_0000000002a388f0, L_0000000002a373b0, C4<1>, C4<1>;
L_0000000002a32ba0 .functor OR 1, L_0000000002a31f60, L_0000000002a32ac0, C4<0>, C4<0>;
L_0000000002a32190 .functor AND 1, L_0000000002a37590, L_0000000002a373b0, C4<1>, C4<1>;
L_0000000002a32c80 .functor OR 1, L_0000000002a32ba0, L_0000000002a32190, C4<0>, C4<0>;
v00000000029c6540_0 .net *"_s0", 0 0, L_0000000002a338c0;  1 drivers
v00000000029c6180_0 .net *"_s10", 0 0, L_0000000002a32190;  1 drivers
v00000000029c55a0_0 .net *"_s4", 0 0, L_0000000002a31f60;  1 drivers
v00000000029c4c40_0 .net *"_s6", 0 0, L_0000000002a32ac0;  1 drivers
v00000000029c46a0_0 .net *"_s8", 0 0, L_0000000002a32ba0;  1 drivers
v00000000029c5320_0 .net "a", 0 0, L_0000000002a388f0;  1 drivers
v00000000029c4420_0 .net "b", 0 0, L_0000000002a37590;  1 drivers
v00000000029c49c0_0 .net "cin", 0 0, L_0000000002a373b0;  1 drivers
v00000000029c5a00_0 .net "cout", 0 0, L_0000000002a32c80;  1 drivers
v00000000029c4740_0 .net "sum", 0 0, L_0000000002a32a50;  1 drivers
S_00000000029cd600 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294ce40 .param/l "i" 0 5 15, +C4<01101>;
S_00000000029cd180 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cd600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a32d60 .functor XOR 1, L_0000000002a38990, L_0000000002a38a30, C4<0>, C4<0>;
L_0000000002a32e40 .functor XOR 1, L_0000000002a32d60, L_0000000002a376d0, C4<0>, C4<0>;
L_0000000002a33380 .functor AND 1, L_0000000002a38990, L_0000000002a38a30, C4<1>, C4<1>;
L_0000000002a32dd0 .functor AND 1, L_0000000002a38990, L_0000000002a376d0, C4<1>, C4<1>;
L_0000000002a32eb0 .functor OR 1, L_0000000002a33380, L_0000000002a32dd0, C4<0>, C4<0>;
L_0000000002a32f20 .functor AND 1, L_0000000002a38a30, L_0000000002a376d0, C4<1>, C4<1>;
L_0000000002a333f0 .functor OR 1, L_0000000002a32eb0, L_0000000002a32f20, C4<0>, C4<0>;
v00000000029c5aa0_0 .net *"_s0", 0 0, L_0000000002a32d60;  1 drivers
v00000000029c6040_0 .net *"_s10", 0 0, L_0000000002a32f20;  1 drivers
v00000000029c4240_0 .net *"_s4", 0 0, L_0000000002a33380;  1 drivers
v00000000029c51e0_0 .net *"_s6", 0 0, L_0000000002a32dd0;  1 drivers
v00000000029c5b40_0 .net *"_s8", 0 0, L_0000000002a32eb0;  1 drivers
v00000000029c4ce0_0 .net "a", 0 0, L_0000000002a38990;  1 drivers
v00000000029c4e20_0 .net "b", 0 0, L_0000000002a38a30;  1 drivers
v00000000029c5280_0 .net "cin", 0 0, L_0000000002a376d0;  1 drivers
v00000000029c5f00_0 .net "cout", 0 0, L_0000000002a333f0;  1 drivers
v00000000029c53c0_0 .net "sum", 0 0, L_0000000002a32e40;  1 drivers
S_00000000029cd780 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294d940 .param/l "i" 0 5 15, +C4<01110>;
S_00000000029cda80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cd780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a33310 .functor XOR 1, L_0000000002a38b70, L_0000000002a37630, C4<0>, C4<0>;
L_0000000002a32f90 .functor XOR 1, L_0000000002a33310, L_0000000002a37770, C4<0>, C4<0>;
L_0000000002a33540 .functor AND 1, L_0000000002a38b70, L_0000000002a37630, C4<1>, C4<1>;
L_0000000002a335b0 .functor AND 1, L_0000000002a38b70, L_0000000002a37770, C4<1>, C4<1>;
L_0000000002a33620 .functor OR 1, L_0000000002a33540, L_0000000002a335b0, C4<0>, C4<0>;
L_0000000002a33770 .functor AND 1, L_0000000002a37630, L_0000000002a37770, C4<1>, C4<1>;
L_0000000002a32200 .functor OR 1, L_0000000002a33620, L_0000000002a33770, C4<0>, C4<0>;
v00000000029c44c0_0 .net *"_s0", 0 0, L_0000000002a33310;  1 drivers
v00000000029c5640_0 .net *"_s10", 0 0, L_0000000002a33770;  1 drivers
v00000000029c5be0_0 .net *"_s4", 0 0, L_0000000002a33540;  1 drivers
v00000000029c5fa0_0 .net *"_s6", 0 0, L_0000000002a335b0;  1 drivers
v00000000029c5c80_0 .net *"_s8", 0 0, L_0000000002a33620;  1 drivers
v00000000029c5d20_0 .net "a", 0 0, L_0000000002a38b70;  1 drivers
v00000000029c5dc0_0 .net "b", 0 0, L_0000000002a37630;  1 drivers
v00000000029c60e0_0 .net "cin", 0 0, L_0000000002a37770;  1 drivers
v00000000029c4600_0 .net "cout", 0 0, L_0000000002a32200;  1 drivers
v00000000029c42e0_0 .net "sum", 0 0, L_0000000002a32f90;  1 drivers
S_00000000029cdf00 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000029c1450;
 .timescale 0 0;
P_000000000294cfc0 .param/l "i" 0 5 15, +C4<01111>;
S_00000000029cc100 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000029cdf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002a337e0 .functor XOR 1, L_0000000002a38c10, L_0000000002a38df0, C4<0>, C4<0>;
L_0000000002a33850 .functor XOR 1, L_0000000002a337e0, L_0000000002a39110, C4<0>, C4<0>;
L_0000000002a33930 .functor AND 1, L_0000000002a38c10, L_0000000002a38df0, C4<1>, C4<1>;
L_0000000002a31ef0 .functor AND 1, L_0000000002a38c10, L_0000000002a39110, C4<1>, C4<1>;
L_0000000002a33cb0 .functor OR 1, L_0000000002a33930, L_0000000002a31ef0, C4<0>, C4<0>;
L_0000000002a33d20 .functor AND 1, L_0000000002a38df0, L_0000000002a39110, C4<1>, C4<1>;
L_0000000002a33c40 .functor OR 1, L_0000000002a33cb0, L_0000000002a33d20, C4<0>, C4<0>;
v00000000029c6220_0 .net *"_s0", 0 0, L_0000000002a337e0;  1 drivers
v00000000029c62c0_0 .net *"_s10", 0 0, L_0000000002a33d20;  1 drivers
v00000000029c6360_0 .net *"_s4", 0 0, L_0000000002a33930;  1 drivers
v00000000029c6400_0 .net *"_s6", 0 0, L_0000000002a31ef0;  1 drivers
v00000000029c64a0_0 .net *"_s8", 0 0, L_0000000002a33cb0;  1 drivers
v00000000029c65e0_0 .net "a", 0 0, L_0000000002a38c10;  1 drivers
v00000000029c6680_0 .net "b", 0 0, L_0000000002a38df0;  1 drivers
v00000000029c6720_0 .net "cin", 0 0, L_0000000002a39110;  1 drivers
v00000000029c67c0_0 .net "cout", 0 0, L_0000000002a33c40;  1 drivers
v00000000029c6860_0 .net "sum", 0 0, L_0000000002a33850;  1 drivers
S_00000000029d6a20 .scope module, "xorr" "nbit_xor" 4 31, 5 88 0, S_000000000101e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_000000000294d5c0 .param/l "size" 0 5 89, +C4<00000000000000000000000000010000>;
L_0000000002a33d90 .functor XOR 16, v00000000029d5420_0, v00000000029d3d00_0, C4<0000000000000000>, C4<0000000000000000>;
L_00000000029e4478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029d36c0_0 .net/2u *"_s12", 0 0, L_00000000029e4478;  1 drivers
v00000000029d4340_0 .net *"_s18", 0 0, L_0000000002a3a010;  1 drivers
v00000000029d5560_0 .net *"_s5", 0 0, L_0000000002a3b050;  1 drivers
L_00000000029e4430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029d3620_0 .net/2u *"_s8", 0 0, L_00000000029e4430;  1 drivers
v00000000029d3260_0 .net "f", 3 0, L_0000000002a3a470;  alias, 1 drivers
v00000000029d4ac0_0 .net "in1", 15 0, v00000000029d5420_0;  alias, 1 drivers
v00000000029d4020_0 .net "in2", 15 0, v00000000029d3d00_0;  alias, 1 drivers
v00000000029d5060_0 .net "return1", 15 0, L_0000000002a33d90;  alias, 1 drivers
L_0000000002a3b050 .part L_0000000002a33d90, 15, 1;
L_0000000002a3a470 .concat8 [ 1 1 1 1], L_0000000002a3b050, L_00000000029e4430, L_0000000002a3a010, L_00000000029e4478;
L_0000000002a3a010 .reduce/nor L_0000000002a33d90;
S_00000000029d7aa0 .scope module, "ram" "RAM" 3 81, 6 1 0, S_000000000101e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
    .port_info 8 /INPUT 4 "opcode"
    .port_info 9 /INPUT 3 "dest"
v00000000029d4c00_0 .net "chip_enable", 0 0, v00000000029d5b00_0;  1 drivers
v00000000029d43e0_0 .net "dataIn", 15 0, v00000000029bc740_0;  alias, 1 drivers
v00000000029d4520_0 .net "dest", 2 0, L_00000000029ce940;  alias, 1 drivers
v00000000029d4700_0 .net "enable", 2 0, L_00000000029ce940;  alias, 1 drivers
v00000000029d4d40 .array "mem", 7 0, 15 0;
v00000000029d5880_0 .net "opcode", 3 0, L_00000000029cfd40;  alias, 1 drivers
v00000000029d4de0_0 .net "rw", 0 0, v00000000029cec60_0;  1 drivers
v00000000029d3b20_0 .net "select1", 2 0, L_00000000029ceee0;  alias, 1 drivers
v00000000029d3440_0 .net "select2", 2 0, L_00000000029ced00;  1 drivers
v00000000029d5420_0 .var "source1", 15 0;
v00000000029d3d00_0 .var "source2", 15 0;
v00000000029d4d40_0 .array/port v00000000029d4d40, 0;
E_000000000294c240/0 .event edge, v00000000029d4c00_0, v00000000029d4de0_0, v00000000029d3b20_0, v00000000029d4d40_0;
v00000000029d4d40_1 .array/port v00000000029d4d40, 1;
v00000000029d4d40_2 .array/port v00000000029d4d40, 2;
v00000000029d4d40_3 .array/port v00000000029d4d40, 3;
v00000000029d4d40_4 .array/port v00000000029d4d40, 4;
E_000000000294c240/1 .event edge, v00000000029d4d40_1, v00000000029d4d40_2, v00000000029d4d40_3, v00000000029d4d40_4;
v00000000029d4d40_5 .array/port v00000000029d4d40, 5;
v00000000029d4d40_6 .array/port v00000000029d4d40, 6;
v00000000029d4d40_7 .array/port v00000000029d4d40, 7;
E_000000000294c240/2 .event edge, v00000000029d4d40_5, v00000000029d4d40_6, v00000000029d4d40_7, v00000000029d3440_0;
E_000000000294c240/3 .event edge, v00000000029bc740_0, v00000000029d4520_0;
E_000000000294c240 .event/or E_000000000294c240/0, E_000000000294c240/1, E_000000000294c240/2, E_000000000294c240/3;
S_00000000029d74a0 .scope module, "rom" "ROM" 3 66, 7 5 0, S_000000000101e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
P_00000000029516b0 .param/l "Awidth" 0 7 6, +C4<00000000000000000000000000000100>;
P_00000000029516e8 .param/l "Dwidth" 0 7 6, +C4<00000000000000000000000000010000>;
P_0000000002951720 .param/l "Length" 1 7 14, +C4<000000000000000000000000000000010000>;
v00000000029d3580_0 .var "inst", 15 0;
v00000000029d5ce0 .array "mem", 15 0, 15 0;
v00000000029d5f60_0 .net "oeb", 0 0, v00000000029cfb60_0;  1 drivers
v00000000029d5ba0_0 .net "pc", 2 0, v00000000029cfac0_0;  1 drivers
v00000000029d6000_0 .var "rw", 0 0;
E_000000000294d000 .event posedge, v00000000029d5f60_0;
S_00000000029d7c20 .scope module, "split" "splitter" 3 72, 8 5 0, S_000000000101e240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v00000000029d5e20_0 .net "cond", 1 0, L_00000000029d07e0;  alias, 1 drivers
v00000000029d5920_0 .net "dest", 2 0, L_00000000029ce940;  alias, 1 drivers
v00000000029d5c40_0 .net "inst", 15 0, v00000000029d3580_0;  alias, 1 drivers
v00000000029d5ec0_0 .net "opcd", 3 0, L_00000000029cfd40;  alias, 1 drivers
v00000000029d5a60_0 .net "source", 2 0, L_00000000029ceee0;  alias, 1 drivers
v00000000029d5d80_0 .net "source2", 3 0, L_00000000029d0100;  alias, 1 drivers
L_00000000029d07e0 .part v00000000029d3580_0, 14, 2;
L_00000000029cfd40 .part v00000000029d3580_0, 10, 4;
L_00000000029ce940 .part v00000000029d3580_0, 7, 3;
L_00000000029ceee0 .part v00000000029d3580_0, 4, 3;
L_00000000029d0100 .part v00000000029d3580_0, 0, 4;
    .scope S_00000000029d74a0;
T_0 ;
    %wait E_000000000294d000;
    %load/vec4 v00000000029d5f60_0;
    %store/vec4 v00000000029d6000_0, 0, 1;
    %load/vec4 v00000000029d6000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000029d5ba0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000029d5ce0, 4;
    %store/vec4 v00000000029d3580_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000029d7aa0;
T_1 ;
    %wait E_000000000294c240;
    %load/vec4 v00000000029d4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000029d4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000029d3b20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000029d4d40, 4;
    %store/vec4 v00000000029d5420_0, 0, 16;
    %load/vec4 v00000000029d3440_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000029d4d40, 4;
    %store/vec4 v00000000029d3d00_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000029d43e0_0;
    %load/vec4 v00000000029d4700_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000029d4d40, 4, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000000029d5420_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000000029d3d00_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000029b2c90;
T_2 ;
    %wait E_000000000294bac0;
    %load/vec4 v00000000029bc560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v00000000029bd000_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v00000000029bd000_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v00000000029bb200_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v00000000029bbfc0_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v00000000029bcce0_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v00000000029bb8e0_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v00000000029bd0a0_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v00000000029bc1a0_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v00000000029bb480_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v00000000029bd460_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v00000000029bb200_0;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000029b3710;
T_3 ;
    %wait E_000000000294bac0;
    %load/vec4 v00000000029bba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v00000000029bd1e0_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v00000000029bd1e0_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v00000000029bc9c0_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v00000000029bb980_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v00000000029bc060_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v00000000029bb7a0_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v00000000029bc380_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v00000000029bcb00_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v00000000029bc100_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v00000000029bc240_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v00000000029bc9c0_0;
    %store/vec4 v00000000029bc600_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000101e240;
T_4 ;
    %wait E_000000000294c3c0;
    %load/vec4 v00000000029cffc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000029ce3a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029ce440_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v00000000029ce3a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029ce440_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v00000000029ce3a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029ce440_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_4.6, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.7, 10;
T_4.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.7, 10;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v00000000029cee40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029ce6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cfb60_0, 0, 1;
    %load/vec4 v00000000029cfac0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000000029cfac0_0, 0, 3;
    %load/vec4 v00000000029cee40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %store/vec4 v00000000029d5b00_0, 0, 1;
    %load/vec4 v00000000029ce760_0;
    %cmpi/ne 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v00000000029cec60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000029cffc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v00000000029cffc0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000029ce6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029d5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cfb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029cec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cee40_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v00000000029cffc0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000029ce6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029d5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cee40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029cfb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cec60_0, 0, 1;
T_4.13 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000101e240;
T_5 ;
    %wait E_000000000294bcc0;
    %load/vec4 v00000000029ce6c0_0;
    %store/vec4 v00000000029cffc0_0, 0, 2;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002950d70;
T_6 ;
    %vpi_call 2 13 "$dumpfile", "CPU_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002950d70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ce800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029cffc0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000029cfac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029d5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029cfb60_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029bc740_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029cee40_0, 0, 1;
    %vpi_call 2 30 "$readmemb", "lib/ROM_INITIAL.txt", v00000000029d5ce0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029cf8e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000029cf8e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 35 "$display", "rom-data[%d] = %h", v00000000029cf8e0_0, &A<v00000000029d5ce0, v00000000029cf8e0_0 > {0 0 0};
    %load/vec4 v00000000029cf8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029cf8e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 41 "$readmemh", "lib/register_initial.txt", v00000000029d4d40 {0 0 0};
    %vpi_call 2 44 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029cfc00_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000000029cfc00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call 2 49 "$display", "ram-data[%d] = %h", v00000000029cfc00_0, &A<v00000000029d4d40, v00000000029cfc00_0 > {0 0 0};
    %load/vec4 v00000000029cfc00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029cfc00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 54 "$display", "\012" {0 0 0};
    %delay 300, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000002950d70;
T_7 ;
    %load/vec4 v00000000029ce800_0;
    %inv;
    %store/vec4 v00000000029ce800_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002950d70;
T_8 ;
    %vpi_call 2 74 "$monitor", "state =%d, opcode =%b, source1 =%h, source2 =%h, ALU_output = %h, VZCN = %b, R0 = %h, R1=%h, R2=%h, R3=%h", v00000000029cffc0_0, v00000000029ce760_0, v00000000029cef80_0, v00000000029d0060_0, v00000000029d59c0_0, v00000000029ce440_0, &A<v00000000029d4d40, 0>, &A<v00000000029d4d40, 1>, &A<v00000000029d4d40, 2>, &A<v00000000029d4d40, 3> {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./\ALU\ALU_main.v";
    "./ALU/ALU.v";
    "./\Memory\Register Bank\RAM.v";
    "./\Memory\ROM\ROM.v";
    "./\Memory\splitter\splitter.v";
