{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535330467726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535330467732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 26 20:41:07 2018 " "Processing started: Sun Aug 26 20:41:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535330467732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330467732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off im_lut -c im_lut " "Command: quartus_map --read_settings_files=on --write_settings_files=off im_lut -c im_lut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330467732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535330468136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535330468136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/single_port_ram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P " "Found design unit 1: P" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479987 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multi_port_ram-rtl " "Found design unit 2: multi_port_ram-rtl" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479987 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_port_ram " "Found entity 1: multi_port_ram" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330479987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/multi_port_ram/lut_conotroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/multi_port_ram/lut_conotroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_controller-cntr " "Found design unit 1: lut_controller-cntr" {  } { { "../Multi_Port_Ram/lut_conotroller.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479989 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_controller " "Found entity 1: lut_controller" {  } { { "../Multi_Port_Ram/lut_conotroller.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330479989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im_lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file im_lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 im_lut-arc " "Found design unit 1: im_lut-arc" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479989 ""} { "Info" "ISGN_ENTITY_NAME" "1 im_lut " "Found entity 1: im_lut" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535330479989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330479989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "im_lut " "Elaborating entity \"im_lut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535330480020 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "th im_lut.vhdl(11) " "VHDL Signal Declaration warning at im_lut.vhdl(11): used implicit default value for signal \"th\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535330480020 "|im_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_port_ram multi_port_ram:multi_pr_0 " "Elaborating entity \"multi_port_ram\" for hierarchy \"multi_port_ram:multi_pr_0\"" {  } { { "im_lut.vhdl" "multi_pr_0" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535330480051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.vhd(36) " "Verilog HDL or VHDL warning at single_port_ram.vhd(36): object \"addr_reg\" assigned a value but never read" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535330480051 "|im_lut|multi_port_ram:multi_pr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_controller lut_controller:lut_contr " "Elaborating entity \"lut_controller\" for hierarchy \"lut_controller:lut_contr\"" {  } { { "im_lut.vhdl" "lut_contr" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535330480089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[0\] GND " "Pin \"th\[9\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[1\] GND " "Pin \"th\[9\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[2\] GND " "Pin \"th\[9\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[3\] GND " "Pin \"th\[9\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[4\] GND " "Pin \"th\[9\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[5\] GND " "Pin \"th\[9\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[6\] GND " "Pin \"th\[9\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[9\]\[7\] GND " "Pin \"th\[9\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[9][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[0\] GND " "Pin \"th\[8\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[1\] GND " "Pin \"th\[8\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[2\] GND " "Pin \"th\[8\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[3\] GND " "Pin \"th\[8\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[4\] GND " "Pin \"th\[8\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[5\] GND " "Pin \"th\[8\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[6\] GND " "Pin \"th\[8\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[8\]\[7\] GND " "Pin \"th\[8\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[8][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[0\] GND " "Pin \"th\[7\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[1\] GND " "Pin \"th\[7\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[2\] GND " "Pin \"th\[7\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[3\] GND " "Pin \"th\[7\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[4\] GND " "Pin \"th\[7\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[5\] GND " "Pin \"th\[7\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[6\] GND " "Pin \"th\[7\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[7\]\[7\] GND " "Pin \"th\[7\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[7][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[0\] GND " "Pin \"th\[6\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[1\] GND " "Pin \"th\[6\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[2\] GND " "Pin \"th\[6\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[3\] GND " "Pin \"th\[6\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[4\] GND " "Pin \"th\[6\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[5\] GND " "Pin \"th\[6\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[6\] GND " "Pin \"th\[6\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[6\]\[7\] GND " "Pin \"th\[6\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[6][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[0\] GND " "Pin \"th\[5\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[1\] GND " "Pin \"th\[5\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[2\] GND " "Pin \"th\[5\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[3\] GND " "Pin \"th\[5\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[4\] GND " "Pin \"th\[5\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[5\] GND " "Pin \"th\[5\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[6\] GND " "Pin \"th\[5\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[5\]\[7\] GND " "Pin \"th\[5\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[0\] GND " "Pin \"th\[4\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[1\] GND " "Pin \"th\[4\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[2\] GND " "Pin \"th\[4\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[3\] GND " "Pin \"th\[4\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[4\] GND " "Pin \"th\[4\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[5\] GND " "Pin \"th\[4\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[6\] GND " "Pin \"th\[4\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[4\]\[7\] GND " "Pin \"th\[4\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[0\] GND " "Pin \"th\[3\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[1\] GND " "Pin \"th\[3\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[2\] GND " "Pin \"th\[3\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[3\] GND " "Pin \"th\[3\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[4\] GND " "Pin \"th\[3\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[5\] GND " "Pin \"th\[3\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[6\] GND " "Pin \"th\[3\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[3\]\[7\] GND " "Pin \"th\[3\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[0\] GND " "Pin \"th\[2\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[1\] GND " "Pin \"th\[2\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[2\] GND " "Pin \"th\[2\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[3\] GND " "Pin \"th\[2\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[4\] GND " "Pin \"th\[2\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[5\] GND " "Pin \"th\[2\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[6\] GND " "Pin \"th\[2\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[2\]\[7\] GND " "Pin \"th\[2\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[0\] GND " "Pin \"th\[1\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[1\] GND " "Pin \"th\[1\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[2\] GND " "Pin \"th\[1\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[3\] GND " "Pin \"th\[1\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[4\] GND " "Pin \"th\[1\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[5\] GND " "Pin \"th\[1\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[6\] GND " "Pin \"th\[1\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[1\]\[7\] GND " "Pin \"th\[1\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[0\] GND " "Pin \"th\[0\]\[0\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[1\] GND " "Pin \"th\[0\]\[1\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[2\] GND " "Pin \"th\[0\]\[2\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[3\] GND " "Pin \"th\[0\]\[3\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[4\] GND " "Pin \"th\[0\]\[4\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[5\] GND " "Pin \"th\[0\]\[5\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[6\] GND " "Pin \"th\[0\]\[6\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th\[0\]\[7\] GND " "Pin \"th\[0\]\[7\]\" is stuck at GND" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535330480818 "|im_lut|th[0][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535330480818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535330480942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535330481535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535330481535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "re " "No output dependent on input pin \"re\"" {  } { { "im_lut.vhdl" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/im_lut/im_lut.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535330481681 "|im_lut|re"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535330481681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1047 " "Implemented 1047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535330481681 ""} { "Info" "ICUT_CUT_TM_OPINS" "480 " "Implemented 480 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535330481681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "561 " "Implemented 561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535330481681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535330481681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535330481719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 26 20:41:21 2018 " "Processing ended: Sun Aug 26 20:41:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535330481719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535330481719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535330481719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535330481719 ""}
