Release 14.1 - xst P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-infer_ramb8'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tmp/top_level.prj"

---- Target Parameters
Output File Name                   : "top_level"
Target Device                      : xc6slx16-csg324-3

---- Source Options
Top Module Name                    : top_level

---- General Options
Library Search Order               : tmp/top_level.lso
Optimization Goal                  : speed
Optimization Effort                : 1

---- Other Options
infer_ramb8                        : No

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/std_logic_textio.vhd" into library work
Parsing package <STD_LOGIC_TEXTIO>.
Parsing package body <STD_LOGIC_TEXTIO>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/util.vhd" into library work
Parsing package <util>.
Parsing package body <util>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <rtl> of entity <alu>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/ram.vhd" into library work
Parsing entity <ram>.
Parsing architecture <syn> of entity <ram>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/registers.vhd" into library work
Parsing entity <registers>.
Parsing architecture <syn> of entity <registers>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/reset.vhd" into library work
Parsing entity <reset>.
Parsing architecture <rtl> of entity <reset>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <rtl> of entity <timer>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/trigger.vhd" into library work
Parsing entity <trigger>.
Parsing architecture <rtl> of entity <trigger>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/execution_unit.vhd" into library work
Parsing entity <execution_unit>.
Parsing architecture <syn> of entity <execution_unit>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behav> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behav>) with generics from library <work>.

Elaborating entity <reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <trigger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <trigger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ram> (architecture <syn>) with generics from library <work>.

Elaborating entity <registers> (architecture <syn>) with generics from library <work>.

Elaborating entity <execution_unit> (architecture <syn>) with generics from library <work>.

Elaborating entity <alu> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" Line 112: Net <eu_intr[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd".
        clk_freq = 100000000
        debounce = 10000
        baud_rate = 57600
        timer_intr = 500000
        sseg_intr = 2500
        timer_rst = 10
        ts_digits = 13
        fifo_size = 16
        word_size = 32
        reg_low = 4
        reg_high = 255
        ram_size = 4096
        ram_file = "ram.dat"
        intr_size = 8
        ports_in = 2
        ports_out = 3
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 142: Output port <eo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 142: Output port <ro> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 142: Output port <fo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 142: Output port <wo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 191: Output port <eo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 191: Output port <ro> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 191: Output port <fo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/top_level.vhd" line 191: Output port <wo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'eu_intr<7:2>', unconnected in block 'top_level', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <top_level> synthesized.

Synthesizing Unit <reset>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/reset.vhd".
        clk_freq = 100000000
        rst_period = 10
    Found 10-bit register for signal <cnt>.
    Found 10-bit adder for signal <cnt[9]_GND_8_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <reset> synthesized.

Synthesizing Unit <trigger_1>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/trigger.vhd".
        clk_freq = 100000000
        debounce = 10000
        signals = 1
    Found 2-bit register for signal <state<0>>.
    Found 1-bit register for signal <di_sampled>.
    Found 20-bit register for signal <cnt<0>>.
    Found finite state machine <FSM_0> for signal <state_0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cnt[0][19]_GND_9_o_add_8_OUT> created at line 1241.
    Found 20-bit comparator greater for signal <cnt[0][19]_PWR_9_o_LessThan_8_o> created at line 106
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <trigger_1> synthesized.

Synthesizing Unit <timer_1>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/timer.vhd".
        clk_freq = 100000000
        tmr_period = 500000
    Found 26-bit register for signal <cnt>.
    Found 26-bit adder for signal <cnt[25]_GND_12_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_1> synthesized.

Synthesizing Unit <timer_2>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/timer.vhd".
        clk_freq = 100000000
        tmr_period = 2500
    Found 18-bit register for signal <cnt>.
    Found 18-bit adder for signal <cnt[17]_GND_13_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_2> synthesized.

Synthesizing Unit <trigger_2>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/trigger.vhd".
        clk_freq = 100000000
        debounce = 10000
        signals = 16
    Found 2-bit register for signal <state<0>>.
    Found 2-bit register for signal <state<1>>.
    Found 2-bit register for signal <state<2>>.
    Found 2-bit register for signal <state<3>>.
    Found 2-bit register for signal <state<4>>.
    Found 2-bit register for signal <state<5>>.
    Found 2-bit register for signal <state<6>>.
    Found 2-bit register for signal <state<7>>.
    Found 2-bit register for signal <state<8>>.
    Found 2-bit register for signal <state<9>>.
    Found 2-bit register for signal <state<10>>.
    Found 2-bit register for signal <state<11>>.
    Found 2-bit register for signal <state<12>>.
    Found 2-bit register for signal <state<13>>.
    Found 2-bit register for signal <state<14>>.
    Found 2-bit register for signal <state<15>>.
    Found 20-bit register for signal <cnt<1>>.
    Found 20-bit register for signal <cnt<2>>.
    Found 20-bit register for signal <cnt<3>>.
    Found 20-bit register for signal <cnt<4>>.
    Found 20-bit register for signal <cnt<5>>.
    Found 20-bit register for signal <cnt<6>>.
    Found 20-bit register for signal <cnt<7>>.
    Found 20-bit register for signal <cnt<8>>.
    Found 20-bit register for signal <cnt<9>>.
    Found 20-bit register for signal <cnt<10>>.
    Found 20-bit register for signal <cnt<11>>.
    Found 20-bit register for signal <cnt<12>>.
    Found 20-bit register for signal <cnt<13>>.
    Found 20-bit register for signal <cnt<14>>.
    Found 20-bit register for signal <cnt<15>>.
    Found 20-bit register for signal <cnt<0>>.
    Found 1-bit register for signal <di_sampled<0>>.
    Found 1-bit register for signal <di_sampled<1>>.
    Found 1-bit register for signal <di_sampled<2>>.
    Found 1-bit register for signal <di_sampled<3>>.
    Found 1-bit register for signal <di_sampled<4>>.
    Found 1-bit register for signal <di_sampled<5>>.
    Found 1-bit register for signal <di_sampled<6>>.
    Found 1-bit register for signal <di_sampled<7>>.
    Found 1-bit register for signal <di_sampled<8>>.
    Found 1-bit register for signal <di_sampled<9>>.
    Found 1-bit register for signal <di_sampled<10>>.
    Found 1-bit register for signal <di_sampled<11>>.
    Found 1-bit register for signal <di_sampled<12>>.
    Found 1-bit register for signal <di_sampled<13>>.
    Found 1-bit register for signal <di_sampled<14>>.
    Found 1-bit register for signal <di_sampled<15>>.
    Found finite state machine <FSM_1> for signal <state_0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state_1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state_2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state_3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state_4>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state_5>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <state_6>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <state_7>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state_8>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <state_9>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <state_10>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <state_11>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <state_12>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <state_13>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <state_14>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <state_15>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cnt[0][19]_GND_14_o_add_8_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[1][19]_GND_14_o_add_25_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[2][19]_GND_14_o_add_42_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[3][19]_GND_14_o_add_59_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[4][19]_GND_14_o_add_76_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[5][19]_GND_14_o_add_93_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[6][19]_GND_14_o_add_110_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[7][19]_GND_14_o_add_127_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[8][19]_GND_14_o_add_144_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[9][19]_GND_14_o_add_161_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[10][19]_GND_14_o_add_178_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[11][19]_GND_14_o_add_195_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[12][19]_GND_14_o_add_212_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[13][19]_GND_14_o_add_229_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[14][19]_GND_14_o_add_246_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[15][19]_GND_14_o_add_263_OUT> created at line 1241.
    Found 20-bit comparator greater for signal <cnt[0][19]_PWR_12_o_LessThan_8_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[1][19]_PWR_12_o_LessThan_25_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[2][19]_PWR_12_o_LessThan_42_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[3][19]_PWR_12_o_LessThan_59_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[4][19]_PWR_12_o_LessThan_76_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[5][19]_PWR_12_o_LessThan_93_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[6][19]_PWR_12_o_LessThan_110_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[7][19]_PWR_12_o_LessThan_127_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[8][19]_PWR_12_o_LessThan_144_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[9][19]_PWR_12_o_LessThan_161_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[10][19]_PWR_12_o_LessThan_178_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[11][19]_PWR_12_o_LessThan_195_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[12][19]_PWR_12_o_LessThan_212_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[13][19]_PWR_12_o_LessThan_229_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[14][19]_PWR_12_o_LessThan_246_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[15][19]_PWR_12_o_LessThan_263_o> created at line 106
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 336 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred  16 Finite State Machine(s).
Unit <trigger_2> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/ram.vhd".
        word_size = 32
        ram_size = 4096
        file_name = "ram.dat"
    Found 4096x32-bit dual-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <b_do>.
    Found 32-bit register for signal <a_do>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <registers>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/registers.vhd".
        word_size = 32
        reg_low = 4
        reg_high = 255
    Found 32-bit register for signal <c_do>.
    Found 32-bit register for signal <b_do>.
    Found 256x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <registers> synthesized.

Synthesizing Unit <execution_unit>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/execution_unit.vhd".
        word_size = 32
        icc_size = 2
        reg_high = 255
        ram_size = 4096
        intr_size = 8
        ports_in = 2
        ports_out = 3
WARNING:Xst:647 - Input <reg_b_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_c_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rom_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <intr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_in<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_s_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_c_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'reg_a_addr', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:653 - Signal <reg_a_di> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'reg_b_addr', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'reg_c_addr', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'rom_addr', unconnected in block 'execution_unit', is tied to its initial value (000000000000).
WARNING:Xst:2935 - Signal 'ram_addr', unconnected in block 'execution_unit', is tied to its initial value (000000000000).
WARNING:Xst:2935 - Signal 'ram_wdata', unconnected in block 'execution_unit', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'io_out<2>', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'io_out<1>', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'io_out<0>', unconnected in block 'execution_unit', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'alu_a_di', unconnected in block 'execution_unit', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'alu_b_di', unconnected in block 'execution_unit', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'reg_a_wr', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'reg_b_rd', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'reg_c_rd', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rom_en', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'ram_rd', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'ram_wr', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'alu_a_c', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'alu_b_c', unconnected in block 'execution_unit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'alu_c_in', unconnected in block 'execution_unit', is tied to its initial value (0).
    Summary:
	no macro.
Unit <execution_unit> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/test/Coursework_3_Template/alu.vhd".
        word_size = 32
WARNING:Xst:647 - Input <a_di> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b_di> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <si> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a_c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b_c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'c_out', unconnected in block 'alu', is tied to its initial value (0).
    Summary:
	no macro.
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit dual-port RAM                              : 2
 4096x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 17
 26-bit adder                                          : 1
# Registers                                            : 41
 1-bit register                                        : 17
 10-bit register                                       : 1
 18-bit register                                       : 1
 20-bit register                                       : 17
 26-bit register                                       : 1
 32-bit register                                       : 4
# Comparators                                          : 17
 20-bit comparator greater                             : 17
# Multiplexers                                         : 70
 18-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 68
 26-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <a_do> <b_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    |     doA            | connected to signal <a_do>          |          |
    |     dorstA         | connected to signal <a_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <b_addr>        |          |
    |     doB            | connected to signal <b_do>          |          |
    |     dorstB         | connected to signal <b_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <registers>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <b_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <b_addr>        |          |
    |     doB            | connected to signal <b_do>          |          |
    |     dorstB         | connected to signal <b_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <c_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <c_addr>        |          |
    |     doB            | connected to signal <c_do>          |          |
    |     dorstB         | connected to signal <c_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <registers> synthesized (advanced).

Synthesizing (advanced) Unit <reset>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <reset> synthesized (advanced).

Synthesizing (advanced) Unit <timer_1>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <timer_2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <timer_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit dual-port block RAM                        : 2
 4096x32-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 17
 20-bit adder                                          : 17
# Counters                                             : 3
 10-bit up counter                                     : 1
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 357
 Flip-Flops                                            : 357
# Comparators                                          : 17
 20-bit comparator greater                             : 17
# Multiplexers                                         : 68
 20-bit 2-to-1 multiplexer                             : 68
# FSMs                                                 : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <reset_debounce_unit> of block <trigger_1> are unconnected in block <top_level>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <debounce_unit> of block <trigger_2> are unconnected in block <top_level>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_0[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 10
 st_falling_edge | 11
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state_0[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state_1[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <state_2[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <state_3[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <state_6[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <state_4[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <state_5[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <state_7[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <state_8[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <state_9[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <state_10[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <state_13[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <state_11[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <state_12[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <state_14[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <state_15[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------

Optimizing unit <top_level> ...

Optimizing unit <trigger_1> ...

Optimizing unit <trigger_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 21
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.87 secs
 
--> 


Total memory usage is 128288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :   11 (   0 filtered)

