Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 05:12:07 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.056        0.000                      0                 1036        0.102        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.316        0.000                      0                  108        0.262        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               3.056        0.000                      0                  928        0.102        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.838     8.414    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y11         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.838     8.414    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516    14.921    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y11         FDRE (Setup_fdre_C_R)       -0.429    14.730    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.659    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y4          LUT4 (Prop_lut4_I2_O)        0.124     6.783 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.670     7.454    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.578 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.838     8.416    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X65Y6          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.659    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y4          LUT4 (Prop_lut4_I2_O)        0.124     6.783 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.670     7.454    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.578 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.838     8.416    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X65Y6          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.701     8.276    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517    14.922    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.731    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.701     8.276    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517    14.922    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.731    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.701     8.276    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517    14.922    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.731    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.220    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.657    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.670     7.452    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.576 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.701     8.276    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517    14.922    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.731    aseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.659    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y4          LUT4 (Prop_lut4_I2_O)        0.124     6.783 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.670     7.454    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.578 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.701     8.278    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X65Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.981     6.659    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X64Y4          LUT4 (Prop_lut4_I2_O)        0.124     6.783 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.670     7.454    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.578 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.701     8.278    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X65Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.796    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.904    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X65Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.798    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.906    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_4
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X65Y5          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timerseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.116     1.770    timerseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.880 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     1.880    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_6
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.618    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.596%)  route 0.115ns (31.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.115     1.769    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.880    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_5
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.618    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.881    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_4
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.105     1.618    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.881    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_4
    SLICE_X57Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.618    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.906    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.105     1.643    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X65Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.906    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y8          FDRE (Hold_fdre_C_D)         0.105     1.643    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X65Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X65Y4          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.799    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X65Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X65Y3          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        3.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.043ns  (logic 54.721ns (56.975%)  route 41.322ns (43.025%))
  Logic Levels:           272  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.306    96.681    sm/M_alum_out[0]
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.323    97.004 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590    97.595    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.650    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.650    
                         arrival time                         -97.595    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.154ns  (logic 54.695ns (56.883%)  route 41.459ns (43.117%))
  Logic Levels:           272  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.306    96.681    sm/M_alum_out[0]
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.297    96.978 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.727    97.705    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -97.705    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.582ns  (logic 54.819ns (56.759%)  route 41.763ns (43.241%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.178    96.553    sm/M_alum_out[0]
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.297    96.850 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.445    97.294    sm/D_states_q[2]_i_6_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    97.418 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.715    98.134    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X51Y24         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.435   101.435    sm/clk_out1
    SLICE_X51Y24         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.080   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X51Y24         FDSE (Setup_fdse_C_D)       -0.067   101.299    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                         -98.134    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.612ns  (logic 54.561ns (56.474%)  route 42.051ns (43.526%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.597    95.763    sm/ram_reg_i_138_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.124    95.887 r  sm/D_states_q[0]_i_17/O
                         net (fo=1, routed)           0.814    96.701    sm/D_states_q[0]_i_17_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124    96.825 r  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.701    97.526    sm/D_states_q[0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124    97.650 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.514    98.163    sm/D_states_d__0[0]
    SLICE_X52Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.435   101.435    sm/clk_out1
    SLICE_X52Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.080   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X52Y25         FDSE (Setup_fdse_C_D)       -0.031   101.335    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.335    
                         arrival time                         -98.163    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.125ns  (logic 54.819ns (57.029%)  route 41.306ns (42.971%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.071    96.445    sm/M_alum_out[0]
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.297    96.742 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.478    97.220    sm/D_states_q[1]_i_3_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.124    97.344 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.332    97.676    sm/D_states_d__0[3]
    SLICE_X52Y24         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.435   101.435    sm/clk_out1
    SLICE_X52Y24         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.080   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)       -0.031   101.335    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.335    
                         arrival time                         -97.676    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        96.040ns  (logic 54.819ns (57.079%)  route 41.221ns (42.921%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.071    96.445    sm/M_alum_out[0]
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.297    96.742 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.327    97.070    sm/D_states_q[1]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124    97.194 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.398    97.591    sm/D_states_d__0[1]
    SLICE_X53Y25         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.435   101.435    sm/clk_out1
    SLICE_X53Y25         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.080   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X53Y25         FDSE (Setup_fdse_C_D)       -0.067   101.299    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                         -97.592    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.773ns  (logic 54.819ns (57.238%)  route 40.954ns (42.762%))
  Logic Levels:           273  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 f  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 f  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 f  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.114    96.489    sm/M_alum_out[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.297    96.786 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.414    97.200    sm/D_states_q[2]_i_4_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    97.324 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    97.324    sm/D_states_d__0[2]
    SLICE_X51Y25         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.435   101.435    sm/clk_out1
    SLICE_X51Y25         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X51Y25         FDSE (Setup_fdse_C_D)        0.029   101.395    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.395    
                         arrival time                         -97.324    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.592ns  (logic 54.695ns (57.217%)  route 40.897ns (42.783%))
  Logic Levels:           272  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.673    96.047    sm/M_alum_out[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.297    96.344 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.799    97.143    L_reg/D[0]
    SLICE_X58Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.513   101.513    L_reg/clk_out1
    SLICE_X58Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.080   101.593    
                         clock uncertainty           -0.149   101.444    
    SLICE_X58Y13         FDRE (Setup_fdre_C_D)       -0.067   101.377    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        101.377    
                         arrival time                         -97.143    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.491ns  (logic 54.695ns (57.278%)  route 40.796ns (42.722%))
  Logic Levels:           272  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.673    96.047    sm/M_alum_out[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.297    96.344 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.698    97.042    L_reg/D[0]
    SLICE_X55Y14         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.447   101.447    L_reg/clk_out1
    SLICE_X55Y14         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.080   101.527    
                         clock uncertainty           -0.149   101.378    
    SLICE_X55Y14         FDRE (Setup_fdre_C_D)       -0.067   101.311    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.311    
                         arrival time                         -97.042    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.497ns  (logic 54.695ns (57.274%)  route 40.802ns (42.726%))
  Logic Levels:           272  (CARRY4=236 LUT2=17 LUT3=10 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.551     1.551    sm/clk_out1
    SLICE_X56Y25         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  sm/D_states_q_reg[4]/Q
                         net (fo=164, routed)         1.879     3.948    sm/D_states_q[4]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.152     4.100 r  sm/D_states_q[4]_i_18/O
                         net (fo=22, routed)          1.341     5.441    sm/D_states_q[4]_i_18_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.352     5.793 r  sm/ram_reg_i_271/O
                         net (fo=3, routed)           0.821     6.614    sm/ram_reg_i_271_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.328     6.942 r  sm/ram_reg_i_146/O
                         net (fo=13, routed)          0.819     7.761    L_reg/M_sm_ra2[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.885 f  L_reg/ram_reg_i_426/O
                         net (fo=1, routed)           1.228     9.113    sm/D_registers_q[7][12]_i_656
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.156     9.269 r  sm/ram_reg_i_326/O
                         net (fo=43, routed)          0.529     9.798    alum/divider/D_registers_q[7][12]_i_672_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    10.686 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[3]
                         net (fo=1, routed)           0.000    10.686    alum/divider/D_registers_q_reg[7][12]_i_650_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.843 r  alum/divider/D_registers_q_reg[7][12]_i_649/CO[1]
                         net (fo=17, routed)          0.638    11.481    alum/divider/D_registers_q_reg[7][12]_i_649_n_2
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.813 r  alum/divider/D_registers_q[7][12]_i_667/O
                         net (fo=1, routed)           0.000    11.813    alum/divider/D_registers_q[7][12]_i_667_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    12.346    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  alum/divider/D_registers_q_reg[7][12]_i_635/CO[3]
                         net (fo=1, routed)           0.000    12.463    alum/divider/D_registers_q_reg[7][12]_i_635_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.580 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.580    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.697 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=19, routed)          1.143    13.840    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.964 r  alum/divider/D_registers_q[7][12]_i_648/O
                         net (fo=1, routed)           0.000    13.964    alum/divider/D_registers_q[7][12]_i_648_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.514    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.628 r  alum/divider/D_registers_q_reg[7][12]_i_615/CO[3]
                         net (fo=1, routed)           0.000    14.628    alum/divider/D_registers_q_reg[7][12]_i_615_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.856 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.856    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.127 r  alum/divider/D_registers_q_reg[7][12]_i_607/CO[0]
                         net (fo=21, routed)          0.881    16.008    alum/divider/D_registers_q_reg[7][12]_i_607_n_3
    SLICE_X48Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.837 r  alum/divider/D_registers_q_reg[7][12]_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][12]_i_598_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  alum/divider/D_registers_q_reg[7][12]_i_593/CO[3]
                         net (fo=1, routed)           0.000    16.951    alum/divider/D_registers_q_reg[7][12]_i_593_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.065 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    17.065    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.179 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.336 r  alum/divider/D_registers_q_reg[7][12]_i_584/CO[1]
                         net (fo=23, routed)          0.853    18.189    alum/divider/D_registers_q_reg[7][12]_i_584_n_2
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.329    18.518 r  alum/divider/D_registers_q[7][12]_i_606/O
                         net (fo=1, routed)           0.000    18.518    alum/divider/D_registers_q[7][12]_i_606_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.068 r  alum/divider/D_registers_q_reg[7][12]_i_575/CO[3]
                         net (fo=1, routed)           0.000    19.068    alum/divider/D_registers_q_reg[7][12]_i_575_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.182 r  alum/divider/D_registers_q_reg[7][12]_i_570/CO[3]
                         net (fo=1, routed)           0.000    19.182    alum/divider/D_registers_q_reg[7][12]_i_570_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.296 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.410 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    19.410    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.638 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[2]
                         net (fo=25, routed)          0.934    20.572    alum/divider/D_registers_q_reg[7][12]_i_560_n_1
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.313    20.885 r  alum/divider/D_registers_q[7][12]_i_583/O
                         net (fo=1, routed)           0.000    20.885    alum/divider/D_registers_q[7][12]_i_583_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.418 r  alum/divider/D_registers_q_reg[7][12]_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.418    alum/divider/D_registers_q_reg[7][12]_i_551_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.535 r  alum/divider/D_registers_q_reg[7][12]_i_546/CO[3]
                         net (fo=1, routed)           0.000    21.535    alum/divider/D_registers_q_reg[7][12]_i_546_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.652 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.652    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.769 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.769    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.886 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=27, routed)          1.202    23.088    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.124    23.212 r  alum/divider/D_registers_q[7][12]_i_559/O
                         net (fo=1, routed)           0.000    23.212    alum/divider/D_registers_q[7][12]_i_559_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.762 r  alum/divider/D_registers_q_reg[7][12]_i_526/CO[3]
                         net (fo=1, routed)           0.000    23.762    alum/divider/D_registers_q_reg[7][12]_i_526_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.876 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.876    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.990 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.990    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.104 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    24.104    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.218 r  alum/divider/D_registers_q_reg[7][12]_i_514/CO[3]
                         net (fo=1, routed)           0.000    24.218    alum/divider/D_registers_q_reg[7][12]_i_514_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.489 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[0]
                         net (fo=29, routed)          1.147    25.636    alum/divider/D_registers_q_reg[7][12]_i_488_n_3
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.373    26.009 r  alum/divider/D_registers_q[7][12]_i_534/O
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q[7][12]_i_534_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.542 r  alum/divider/D_registers_q_reg[7][12]_i_501/CO[3]
                         net (fo=1, routed)           0.000    26.542    alum/divider/D_registers_q_reg[7][12]_i_501_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.659    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.776    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  alum/divider/D_registers_q_reg[7][12]_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    alum/divider/D_registers_q_reg[7][12]_i_487_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.167 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[1]
                         net (fo=31, routed)          0.830    27.997    alum/divider/D_registers_q_reg[7][12]_i_460_n_2
    SLICE_X51Y14         LUT2 (Prop_lut2_I1_O)        0.332    28.329 r  alum/divider/D_registers_q[7][12]_i_509/O
                         net (fo=1, routed)           0.000    28.329    alum/divider/D_registers_q[7][12]_i_509_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.879 r  alum/divider/D_registers_q_reg[7][12]_i_474/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/divider/D_registers_q_reg[7][12]_i_474_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][12]_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][12]_i_469_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.221 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.221    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.335 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.335    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.563 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[2]
                         net (fo=33, routed)          0.909    30.471    alum/divider/D_registers_q_reg[7][12]_i_431_n_1
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.313    30.784 r  alum/divider/D_registers_q[7][12]_i_482/O
                         net (fo=1, routed)           0.000    30.784    alum/divider/D_registers_q[7][12]_i_482_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.334 r  alum/divider/D_registers_q_reg[7][12]_i_446/CO[3]
                         net (fo=1, routed)           0.000    31.334    alum/divider/D_registers_q_reg[7][12]_i_446_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  alum/divider/D_registers_q_reg[7][12]_i_441/CO[3]
                         net (fo=1, routed)           0.000    31.448    alum/divider/D_registers_q_reg[7][12]_i_441_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.562    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.676 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.676    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.790 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    31.790    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.904 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=35, routed)          1.178    33.082    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.206 r  alum/divider/D_registers_q[7][12]_i_454/O
                         net (fo=1, routed)           0.000    33.206    alum/divider/D_registers_q[7][12]_i_454_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.756 r  alum/divider/D_registers_q_reg[7][12]_i_417/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/divider/D_registers_q_reg[7][12]_i_417_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/divider/D_registers_q_reg[7][12]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/divider/D_registers_q_reg[7][12]_i_412_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    34.212    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.326 r  alum/divider/D_registers_q_reg[7][12]_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/divider/D_registers_q_reg[7][12]_i_375_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.597 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[0]
                         net (fo=37, routed)          0.947    35.544    alum/divider/D_registers_q_reg[7][12]_i_344_n_3
    SLICE_X45Y17         LUT2 (Prop_lut2_I1_O)        0.373    35.917 r  alum/divider/D_registers_q[7][12]_i_425/O
                         net (fo=1, routed)           0.000    35.917    alum/divider/D_registers_q[7][12]_i_425_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.467 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.467    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.581 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.581    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.695 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.695    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.809 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    36.809    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.923 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.037 r  alum/divider/D_registers_q_reg[7][12]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.037    alum/divider/D_registers_q_reg[7][12]_i_343_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.194 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[1]
                         net (fo=39, routed)          0.917    38.111    alum/divider/D_registers_q_reg[7][12]_i_311_n_2
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.329    38.440 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    38.440    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.990 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.990    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.104 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.104    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.218 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.218    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.332 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    39.332    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.446 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[3]
                         net (fo=1, routed)           0.000    39.446    alum/divider/D_registers_q_reg[7][12]_i_338_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.560 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    39.560    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.788 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[2]
                         net (fo=41, routed)          0.907    40.695    alum/divider/D_registers_q_reg[7][12]_i_277_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.313    41.008 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    41.008    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.541 r  alum/divider/D_registers_q_reg[7][12]_i_325/CO[3]
                         net (fo=1, routed)           0.000    41.541    alum/divider/D_registers_q_reg[7][12]_i_325_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.658 r  alum/divider/D_registers_q_reg[7][12]_i_320/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/divider/D_registers_q_reg[7][12]_i_320_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.775 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.775    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.892 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    41.892    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.009 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    42.009    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.126 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    42.126    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.243 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=43, routed)          1.185    43.428    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.124    43.552 r  alum/divider/D_registers_q[7][12]_i_333/O
                         net (fo=1, routed)           0.000    43.552    alum/divider/D_registers_q[7][12]_i_333_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.085 r  alum/divider/D_registers_q_reg[7][12]_i_292/CO[3]
                         net (fo=1, routed)           0.000    44.085    alum/divider/D_registers_q_reg[7][12]_i_292_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.202 r  alum/divider/D_registers_q_reg[7][12]_i_287/CO[3]
                         net (fo=1, routed)           0.000    44.202    alum/divider/D_registers_q_reg[7][12]_i_287_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.319 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.319    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.436 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    44.436    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.553 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.553    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.670 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    44.670    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.787 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.009    44.796    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.050 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[0]
                         net (fo=45, routed)          0.975    46.025    alum/divider/D_registers_q_reg[7][12]_i_174_n_3
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.367    46.392 r  alum/divider/D_registers_q[7][12]_i_300/O
                         net (fo=1, routed)           0.000    46.392    alum/divider/D_registers_q[7][12]_i_300_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.942 r  alum/divider/D_registers_q_reg[7][12]_i_258/CO[3]
                         net (fo=1, routed)           0.000    46.942    alum/divider/D_registers_q_reg[7][12]_i_258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.056 r  alum/divider/D_registers_q_reg[7][12]_i_253/CO[3]
                         net (fo=1, routed)           0.000    47.056    alum/divider/D_registers_q_reg[7][12]_i_253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.170 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    47.170    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.284 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    47.284    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.398 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=1, routed)           0.009    47.407    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.521 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    47.521    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.635 r  alum/divider/D_registers_q_reg[7][12]_i_173/CO[3]
                         net (fo=1, routed)           0.000    47.635    alum/divider/D_registers_q_reg[7][12]_i_173_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.792 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[1]
                         net (fo=47, routed)          1.141    48.933    alum/divider/D_registers_q_reg[7][12]_i_143_n_2
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.329    49.262 r  alum/divider/D_registers_q[7][12]_i_266/O
                         net (fo=1, routed)           0.000    49.262    alum/divider/D_registers_q[7][12]_i_266_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.812 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.812    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    49.926    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    50.040    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.154 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    50.154    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.268 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[3]
                         net (fo=1, routed)           0.009    50.391    alum/divider/D_registers_q_reg[7][12]_i_168_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.505 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    50.505    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.733 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[2]
                         net (fo=49, routed)          1.050    51.783    alum/divider/D_registers_q_reg[7][12]_i_111_n_1
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.313    52.096 r  alum/divider/D_registers_q[7][12]_i_246/O
                         net (fo=1, routed)           0.000    52.096    alum/divider/D_registers_q[7][12]_i_246_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.646 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    52.646    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  alum/divider/D_registers_q_reg[7][12]_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.760    alum/divider/D_registers_q_reg[7][12]_i_187_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.874 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    52.874    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.988 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.988    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.102 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    53.102    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.216 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[3]
                         net (fo=1, routed)           0.000    53.216    alum/divider/D_registers_q_reg[7][12]_i_137_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.330 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[3]
                         net (fo=1, routed)           0.009    53.339    alum/divider/D_registers_q_reg[7][12]_i_110_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.453 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=51, routed)          1.450    54.903    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124    55.027 r  alum/divider/ram_reg_i_958/O
                         net (fo=1, routed)           0.000    55.027    alum/divider/ram_reg_i_958_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.560 r  alum/divider/ram_reg_i_887/CO[3]
                         net (fo=1, routed)           0.000    55.560    alum/divider/ram_reg_i_887_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.677 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.794 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    55.794    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.911 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  alum/divider/D_registers_q_reg[7][12]_i_132/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/divider/D_registers_q_reg[7][12]_i_132_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  alum/divider/D_registers_q_reg[7][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.145    alum/divider/D_registers_q_reg[7][12]_i_105_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=1, routed)           0.000    56.262    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.379 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.633 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[0]
                         net (fo=52, routed)          1.131    57.763    alum/divider/D_registers_q_reg[7][12]_i_46_n_3
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.367    58.130 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    58.130    alum/divider/ram_reg_i_954_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.680 r  alum/divider/ram_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    58.680    alum/divider/ram_reg_i_882_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.794 r  alum/divider/ram_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000    58.794    alum/divider/ram_reg_i_812_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.908 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    58.908    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.022 r  alum/divider/D_registers_q_reg[7][12]_i_127/CO[3]
                         net (fo=1, routed)           0.000    59.022    alum/divider/D_registers_q_reg[7][12]_i_127_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.136 r  alum/divider/D_registers_q_reg[7][12]_i_100/CO[3]
                         net (fo=1, routed)           0.000    59.136    alum/divider/D_registers_q_reg[7][12]_i_100_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.250 r  alum/divider/D_registers_q_reg[7][12]_i_78/CO[3]
                         net (fo=1, routed)           0.000    59.250    alum/divider/D_registers_q_reg[7][12]_i_78_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.364 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/divider/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/divider/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.635 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          0.941    60.576    alum/divider/d0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.905 r  alum/divider/ram_reg_i_951/O
                         net (fo=1, routed)           0.000    60.905    alum/divider/ram_reg_i_951_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.438 r  alum/divider/ram_reg_i_877/CO[3]
                         net (fo=1, routed)           0.000    61.438    alum/divider/ram_reg_i_877_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.555 r  alum/divider/ram_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    61.555    alum/divider/ram_reg_i_807_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.672 r  alum/divider/ram_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    61.672    alum/divider/ram_reg_i_745_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.789 r  alum/divider/ram_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    61.789    alum/divider/ram_reg_i_739_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.906 r  alum/divider/ram_reg_i_671/CO[3]
                         net (fo=1, routed)           0.000    61.906    alum/divider/ram_reg_i_671_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.023 r  alum/divider/ram_reg_i_593/CO[3]
                         net (fo=1, routed)           0.000    62.023    alum/divider/ram_reg_i_593_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.140 r  alum/divider/ram_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    62.140    alum/divider/ram_reg_i_504_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.257 r  alum/divider/ram_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/divider/ram_reg_i_407_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.414 r  alum/divider/ram_reg_i_309/CO[1]
                         net (fo=55, routed)          0.981    63.396    alum/divider/d0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.728 r  alum/divider/ram_reg_i_948/O
                         net (fo=1, routed)           0.000    63.728    alum/divider/ram_reg_i_948_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.278 r  alum/divider/ram_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000    64.278    alum/divider/ram_reg_i_876_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.392 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    64.392    alum/divider/ram_reg_i_806_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  alum/divider/ram_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    64.506    alum/divider/ram_reg_i_744_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/divider/ram_reg_i_681_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/divider/ram_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/divider/ram_reg_i_605_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/divider/ram_reg_i_518_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/divider/ram_reg_i_420/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/divider/ram_reg_i_420_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/divider/ram_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/divider/ram_reg_i_318_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.232 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.846    66.079    alum/divider/d0[10]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.408 r  alum/divider/ram_reg_i_961/O
                         net (fo=1, routed)           0.000    66.408    alum/divider/ram_reg_i_961_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.958 r  alum/divider/ram_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000    66.958    alum/divider/ram_reg_i_892_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.072 r  alum/divider/ram_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    67.072    alum/divider/ram_reg_i_817_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.186 r  alum/divider/ram_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.186    alum/divider/ram_reg_i_750_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.300 r  alum/divider/ram_reg_i_686/CO[3]
                         net (fo=1, routed)           0.000    67.300    alum/divider/ram_reg_i_686_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.414 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/divider/ram_reg_i_610_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/divider/ram_reg_i_523_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/divider/ram_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/divider/ram_reg_i_427_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/divider/ram_reg_i_328_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.913 r  alum/divider/ram_reg_i_205/CO[1]
                         net (fo=55, routed)          1.017    68.930    alum/divider/d0[9]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.715 r  alum/divider/ram_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/divider/ram_reg_i_898_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/divider/ram_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/divider/ram_reg_i_827_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/divider/ram_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/divider/ram_reg_i_761_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/divider/ram_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/divider/ram_reg_i_755_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/divider/ram_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/divider/ram_reg_i_691_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.285 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    70.285    alum/divider/ram_reg_i_615_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.399 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    70.399    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.513 r  alum/divider/ram_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    70.513    alum/divider/ram_reg_i_433_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.670 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          1.104    71.774    alum/divider/d0[8]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.559 r  alum/divider/ram_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000    72.559    alum/divider/ram_reg_i_897_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    72.673    alum/divider/ram_reg_i_826_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  alum/divider/ram_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    72.787    alum/divider/ram_reg_i_760_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    72.901    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    73.015    alum/divider/ram_reg_i_623_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    73.129    alum/divider/ram_reg_i_535_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  alum/divider/ram_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.243    alum/divider/ram_reg_i_441_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    73.357    alum/divider/ram_reg_i_341_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.514 r  alum/divider/ram_reg_i_218/CO[1]
                         net (fo=55, routed)          0.913    74.427    alum/divider/d0[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.756 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    74.756    alum/divider/ram_reg_i_976_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.306 r  alum/divider/ram_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000    75.306    alum/divider/ram_reg_i_917_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.420 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    75.420    alum/divider/ram_reg_i_851_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.534 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    75.534    alum/divider/ram_reg_i_836_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.648 r  alum/divider/ram_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    75.648    alum/divider/ram_reg_i_766_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.762 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    75.762    alum/divider/ram_reg_i_702_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.876 r  alum/divider/ram_reg_i_630/CO[3]
                         net (fo=1, routed)           0.000    75.876    alum/divider/ram_reg_i_630_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.990 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/divider/ram_reg_i_544_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/divider/ram_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/divider/ram_reg_i_448_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.261 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          1.121    77.381    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.710 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    77.710    alum/divider/ram_reg_i_972_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.108 r  alum/divider/ram_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000    78.108    alum/divider/ram_reg_i_912_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.222 r  alum/divider/ram_reg_i_846/CO[3]
                         net (fo=1, routed)           0.000    78.222    alum/divider/ram_reg_i_846_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.336 r  alum/divider/ram_reg_i_777/CO[3]
                         net (fo=1, routed)           0.000    78.336    alum/divider/ram_reg_i_777_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.450 r  alum/divider/ram_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    78.450    alum/divider/ram_reg_i_771_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.564 r  alum/divider/ram_reg_i_707/CO[3]
                         net (fo=1, routed)           0.000    78.564    alum/divider/ram_reg_i_707_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.678 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    78.678    alum/divider/ram_reg_i_635_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.792 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.792    alum/divider/ram_reg_i_550_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.906 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    78.906    alum/divider/ram_reg_i_459_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.063 r  alum/divider/ram_reg_i_360/CO[1]
                         net (fo=55, routed)          1.190    80.253    alum/divider/d0[5]
    SLICE_X40Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.038 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/divider/ram_reg_i_911_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.152 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    81.152    alum/divider/ram_reg_i_845_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.266 r  alum/divider/ram_reg_i_776/CO[3]
                         net (fo=1, routed)           0.000    81.266    alum/divider/ram_reg_i_776_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.380 r  alum/divider/ram_reg_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.380    alum/divider/ram_reg_i_712_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.494 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    81.494    alum/divider/ram_reg_i_640_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.608 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.608    alum/divider/ram_reg_i_555_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.722 r  alum/divider/ram_reg_i_462/CO[3]
                         net (fo=1, routed)           0.000    81.722    alum/divider/ram_reg_i_462_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.836 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    81.836    alum/divider/ram_reg_i_362_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.993 r  alum/divider/ram_reg_i_238/CO[1]
                         net (fo=55, routed)          1.345    83.338    alum/divider/d0[4]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    83.667 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    83.667    alum/divider/ram_reg_i_979_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.217 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    84.217    alum/divider/ram_reg_i_926_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.331 r  alum/divider/ram_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000    84.331    alum/divider/ram_reg_i_856_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.445 r  alum/divider/ram_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000    84.445    alum/divider/ram_reg_i_782_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.559 r  alum/divider/ram_reg_i_717/CO[3]
                         net (fo=1, routed)           0.000    84.559    alum/divider/ram_reg_i_717_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.673 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    84.673    alum/divider/ram_reg_i_645_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.787 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    84.787    alum/divider/ram_reg_i_560_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.901 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    84.901    alum/divider/ram_reg_i_467_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.015 r  alum/divider/ram_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/divider/ram_reg_i_368_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.172 r  alum/divider/ram_reg_i_244/CO[1]
                         net (fo=55, routed)          0.900    86.073    alum/divider/d0[3]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    86.402 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    86.402    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.952 r  alum/divider/ram_reg_i_931/CO[3]
                         net (fo=1, routed)           0.000    86.952    alum/divider/ram_reg_i_931_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.066 r  alum/divider/ram_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000    87.066    alum/divider/ram_reg_i_861_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.180 r  alum/divider/ram_reg_i_787/CO[3]
                         net (fo=1, routed)           0.000    87.180    alum/divider/ram_reg_i_787_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.294 r  alum/divider/ram_reg_i_722/CO[3]
                         net (fo=1, routed)           0.000    87.294    alum/divider/ram_reg_i_722_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.408 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    87.408    alum/divider/ram_reg_i_650_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.522 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    87.522    alum/divider/ram_reg_i_565_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.636 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    87.636    alum/divider/ram_reg_i_475_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.750 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/divider/ram_reg_i_375_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.907 r  alum/divider/ram_reg_i_253/CO[1]
                         net (fo=55, routed)          0.996    88.903    alum/divider/d0[2]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.232 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    89.232    alum/divider/ram_reg_i_985_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.782 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    89.782    alum/divider/ram_reg_i_936_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.896 r  alum/divider/ram_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000    89.896    alum/divider/ram_reg_i_866_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.010 r  alum/divider/ram_reg_i_792/CO[3]
                         net (fo=1, routed)           0.000    90.010    alum/divider/ram_reg_i_792_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.124 r  alum/divider/ram_reg_i_727/CO[3]
                         net (fo=1, routed)           0.000    90.124    alum/divider/ram_reg_i_727_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.238 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    90.238    alum/divider/ram_reg_i_655_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.352 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/divider/ram_reg_i_570_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.466 r  alum/divider/ram_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/divider/ram_reg_i_480_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.580    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.737 r  alum/divider/ram_reg_i_258/CO[1]
                         net (fo=55, routed)          1.110    91.847    alum/divider/d0[1]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.176 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    92.176    alum/divider/ram_reg_i_994_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.708 r  alum/divider/ram_reg_i_986/CO[3]
                         net (fo=1, routed)           0.000    92.708    alum/divider/ram_reg_i_986_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.822 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    92.822    alum/divider/ram_reg_i_941_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.936 r  alum/divider/ram_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000    92.936    alum/divider/ram_reg_i_871_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.050 r  alum/divider/ram_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    93.050    alum/divider/ram_reg_i_797_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  alum/divider/ram_reg_i_732/CO[3]
                         net (fo=1, routed)           0.000    93.164    alum/divider/ram_reg_i_732_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    93.278    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    93.392    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.506 r  alum/divider/ram_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000    93.506    alum/divider/ram_reg_i_485_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.777 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.440    94.216    sm/d0[0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.373    94.589 r  sm/ram_reg_i_262/O
                         net (fo=1, routed)           0.453    95.042    sm/ram_reg_i_262_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    95.166 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    95.166    sm/ram_reg_i_138_n_0
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    95.375 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.673    96.047    sm/M_alum_out[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.297    96.344 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.704    97.048    L_reg/D[0]
    SLICE_X56Y15         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.447   101.447    L_reg/clk_out1
    SLICE_X56Y15         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.527    
                         clock uncertainty           -0.149   101.378    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.031   101.347    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.347    
                         arrival time                         -97.048    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.072    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.083    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.057 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.111 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.111    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.060     0.653    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.814    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.060     0.654    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.585     0.585    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.804    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.060     0.645    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561     0.561    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/clk_out1
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.780    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.830     0.830    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/clk_out1
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.060     0.621    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.053     0.646    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y1      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y14     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y11     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y14     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y14     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y14     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y14     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.816%)  route 4.329ns (88.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.601     6.535    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.454     4.859    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.816%)  route 4.329ns (88.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.601     6.535    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.454     4.859    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.816%)  route 4.329ns (88.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.601     6.535    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.454     4.859    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.816%)  route 4.329ns (88.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.601     6.535    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.454     4.859    timerseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.580ns (11.837%)  route 4.320ns (88.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.592     6.526    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.580ns (11.837%)  route 4.320ns (88.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.728     5.810    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.592     6.526    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453     4.858    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 0.580ns (11.852%)  route 4.314ns (88.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.475     5.557    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.124     5.681 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.838     6.520    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 0.580ns (11.852%)  route 4.314ns (88.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.475     5.557    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.124     5.681 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.838     6.520    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.883%)  route 4.301ns (88.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.463     5.545    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.669 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.838     6.507    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516     4.921    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.883%)  route 4.301ns (88.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.463     5.545    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.669 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.838     6.507    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.516     4.921    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.186ns (9.710%)  route 1.730ns (90.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.154     2.508    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.186ns (9.710%)  route 1.730ns (90.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.154     2.508    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.186ns (9.710%)  route 1.730ns (90.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.154     2.508    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.186ns (9.710%)  route 1.730ns (90.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.154     2.508    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.682%)  route 1.735ns (90.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.581     2.315    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.154     2.514    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.682%)  route 1.735ns (90.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.581     2.315    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.154     2.514    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.682%)  route 1.735ns (90.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.581     2.315    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.154     2.514    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.682%)  route 1.735ns (90.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.581     2.315    bseg_driver/ctr/Q[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.154     2.514    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X65Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.186ns (9.444%)  route 1.783ns (90.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.208     2.562    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.186ns (9.444%)  route 1.783ns (90.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.576     2.310    aseg_driver/ctr/Q[0]
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.355 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.208     2.562    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X65Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X65Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 4.478ns (32.642%)  route 9.240ns (67.358%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.531     7.143    timerseg_driver/ctr/S[0]
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.267 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.945     8.212    L_reg/timerseg_OBUF[0]
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           1.021     9.356    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.434    10.915    L_reg/D_registers_q_reg[6][0]_0
    SLICE_X57Y17         LUT4 (Prop_lut4_I3_O)        0.124    11.039 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.309    15.347    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    18.873 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.873    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.682ns  (logic 4.767ns (34.844%)  route 8.915ns (65.156%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.531     7.143    timerseg_driver/ctr/S[0]
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.267 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.945     8.212    L_reg/timerseg_OBUF[0]
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.336 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           1.021     9.356    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.480 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.434    10.915    L_reg/D_registers_q_reg[6][0]_0
    SLICE_X57Y17         LUT4 (Prop_lut4_I3_O)        0.152    11.067 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.983    15.050    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    18.838 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.838    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.619ns  (logic 5.083ns (37.320%)  route 8.537ns (62.680%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.487     7.099    timerseg_driver/ctr/S[0]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.249 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.486     7.735    L_reg/timerseg_OBUF[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.328     8.063 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           1.067     9.130    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.254 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.161     9.415    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.427    10.966    timerseg_driver/ctr/timerseg[9]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.154    11.120 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.908    15.028    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    18.775 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.775    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 4.499ns (33.324%)  route 9.002ns (66.676%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.531     7.143    timerseg_driver/ctr/S[0]
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.267 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.945     8.212    L_reg/timerseg_OBUF[0]
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.336 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           1.021     9.356    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.480 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.433    10.913    L_reg/D_registers_q_reg[6][0]_0
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.037 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.072    15.109    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.656 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.656    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.497ns  (logic 4.880ns (36.156%)  route 8.617ns (63.844%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.487     7.099    timerseg_driver/ctr/S[0]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.249 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.486     7.735    L_reg/timerseg_OBUF[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.328     8.063 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           1.067     9.130    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.254 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.161     9.415    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.427    10.966    timerseg_driver/ctr/timerseg[9]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.124    11.090 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.988    15.078    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    18.652 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.652    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.410ns  (logic 4.699ns (35.039%)  route 8.711ns (64.961%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.531     7.143    timerseg_driver/ctr/S[0]
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.267 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.945     8.212    L_reg/timerseg_OBUF[0]
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           1.021     9.356    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.480 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.433    10.913    L_reg/D_registers_q_reg[6][0]_0
    SLICE_X57Y17         LUT4 (Prop_lut4_I3_O)        0.152    11.065 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.782    14.846    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    18.565 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.565    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.229ns  (logic 4.829ns (36.501%)  route 8.400ns (63.499%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    timerseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.487     7.099    timerseg_driver/ctr/S[0]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.249 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.486     7.735    L_reg/timerseg_OBUF[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.328     8.063 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           1.067     9.130    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.254 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.161     9.415    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.429    10.968    timerseg_driver/ctr/timerseg[9]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.124    11.092 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.770    14.862    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    18.385 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.385    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.873ns  (logic 4.939ns (45.424%)  route 5.934ns (54.576%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.635     5.219    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.064     6.739    aseg_driver/ctr/S[0]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.150     6.889 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.336     7.225    L_reg/aseg_OBUF[0]
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.326     7.551 f  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.646     8.197    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.321 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.212     9.532    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.153     9.685 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.677    12.362    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.730    16.092 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.092    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.739ns  (logic 4.726ns (44.010%)  route 6.013ns (55.990%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.164     6.842    L_reg/M_ctr_value_3[1]
    SLICE_X63Y3          LUT6 (Prop_lut6_I3_O)        0.124     6.966 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.728     7.694    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.818 r  L_reg/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.492     8.310    L_reg/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.434 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.801     9.236    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.153     9.389 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.828    12.216    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.745    15.962 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.962    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.668ns  (logic 4.904ns (45.973%)  route 5.763ns (54.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.635     5.219    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.064     6.739    aseg_driver/ctr/S[0]
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.150     6.889 f  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.336     7.225    L_reg/aseg_OBUF[0]
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.326     7.551 r  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.646     8.197    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.819     9.140    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.150     9.290 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.899    12.189    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.698    15.887 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.887    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.393ns (57.725%)  route 1.020ns (42.275%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.325     2.003    aseg_driver/ctr/S[1]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.743    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.949 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.949    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.498ns (60.311%)  route 0.986ns (39.689%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.219     1.899    bseg_driver/ctr/S[1]
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.048     1.947 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.714    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.309     4.023 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.023    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.449ns (58.262%)  route 1.038ns (41.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.209     1.887    L_reg/M_ctr_value[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.932 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.245     2.177    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.222 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.806    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.023 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.023    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.497ns (58.279%)  route 1.072ns (41.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.299     1.978    bseg_driver/ctr/S[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.048     2.026 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.773     2.800    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.308     4.108 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.108    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.439ns (55.007%)  route 1.177ns (44.993%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.209     1.887    L_reg/M_ctr_value[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.286     2.218    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.045     2.263 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.945    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.152 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.152    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.456ns (55.459%)  route 1.169ns (44.541%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.209     1.887    L_reg/M_ctr_value[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.261     2.193    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.045     2.238 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.937    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.162 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.162    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.460ns (55.197%)  route 1.185ns (44.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X65Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.325     2.003    aseg_driver/ctr/S[1]
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.042     2.045 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.905    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.182 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.182    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.547ns (57.208%)  route 1.157ns (42.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.301     1.981    L_reg/M_ctr_value_3[1]
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.224     2.250    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.043     2.293 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.925    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         1.318     4.243 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.243    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.520ns (56.023%)  route 1.193ns (43.977%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.136     1.816    L_reg/M_ctr_value_3[1]
    SLICE_X62Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  L_reg/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.155     2.016    L_reg/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.061 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.127     2.188    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.045     2.233 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.775     3.008    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         1.244     4.252 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.252    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.477ns (54.288%)  route 1.244ns (45.712%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.301     1.981    L_reg/M_ctr_value_3[1]
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.224     2.250    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.045     2.295 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.719     3.013    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.259 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.259    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.133ns  (logic 10.480ns (29.004%)  route 25.653ns (70.996%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.715    29.743    L_reg/timerseg[0]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.124    29.867 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.309    34.175    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.701 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.701    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.097ns  (logic 10.769ns (29.835%)  route 25.328ns (70.165%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.715    29.743    L_reg/timerseg[0]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.152    29.895 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.983    33.878    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    37.665 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.665    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.918ns  (logic 10.501ns (29.236%)  route 25.417ns (70.764%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=2 LUT4=3 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.716    29.744    L_reg/timerseg[0]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.124    29.868 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.072    33.940    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    37.487 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.487    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.828ns  (logic 10.701ns (29.867%)  route 25.127ns (70.133%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.716    29.744    L_reg/timerseg[0]
    SLICE_X57Y17         LUT4 (Prop_lut4_I1_O)        0.152    29.896 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.782    33.677    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    37.396 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.396    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.356ns  (logic 10.697ns (30.254%)  route 24.659ns (69.746%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.122    29.150    timerseg_driver/ctr/D_ctr_q_reg[16]_1
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.120    29.270 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.908    33.178    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    36.924 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.924    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.267ns  (logic 10.528ns (29.851%)  route 24.740ns (70.149%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.122    29.150    timerseg_driver/ctr/D_ctr_q_reg[16]_1
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124    29.274 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.988    33.262    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    36.836 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.836    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.168ns  (logic 10.477ns (29.791%)  route 24.691ns (70.209%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     2.086 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          1.001     3.088    L_reg/M_timerseg_driver_value[6]
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  L_reg/L_2d9455d3_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.591     3.803    L_reg/L_2d9455d3_remainder0__0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.927 r  L_reg/L_2d9455d3_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.149     5.075    L_reg/L_2d9455d3_remainder0__0_carry_i_13__0_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.199 f  L_reg/L_2d9455d3_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.717     5.916    L_reg/L_2d9455d3_remainder0__0_carry_i_11__0_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.040 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.181     7.222    L_reg/L_2d9455d3_remainder0__0_carry_i_10__1_n_0
    SLICE_X53Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.346    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.896    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.118 f  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.892     9.010    L_reg/L_2d9455d3_remainder0_6[4]
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.291     9.301 f  L_reg/i__carry_i_27__0/O
                         net (fo=10, routed)          1.011    10.311    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.328    10.639 r  L_reg/i__carry_i_32/O
                         net (fo=1, routed)           1.009    11.648    L_reg/i__carry_i_32_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.772 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           1.023    12.795    L_reg/i__carry_i_29_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.885    13.804    L_reg/i__carry_i_15__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.928 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           1.145    15.073    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.770    15.966    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X53Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.090 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    16.090    timerseg_driver/decimal_renderer/i__carry__0_i_13__3_0[2]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.488    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.727 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    17.881    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.302    18.183 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.162    18.345    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.469 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.756    19.226    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.350 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.602    19.952    L_reg/i__carry_i_23__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.150    20.102 f  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.839    20.941    L_reg/i__carry_i_17__3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.328    21.269 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.828    22.097    L_reg/i__carry_i_12__3_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.221 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    22.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.201 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.201    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.535 r  timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    24.360    timerseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.303    24.663 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.313    24.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.841    25.942    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.152    26.094 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.621    26.715    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.348    27.063 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.840    27.903    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.027 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.292    29.320    timerseg_driver/ctr/D_ctr_q_reg[16]_1
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124    29.444 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.770    33.213    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    36.736 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.736    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.325ns  (logic 10.680ns (31.116%)  route 23.644ns (68.884%))
  Logic Levels:           34  (CARRY4=9 LUT2=6 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=14, routed)          1.972     3.997    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.121 r  L_reg/L_2d9455d3_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.924     5.045    L_reg/L_2d9455d3_remainder0__0_carry_i_19__0_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.169 f  L_reg/L_2d9455d3_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.996     6.164    L_reg/L_2d9455d3_remainder0__0_carry_i_12__0_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.288 f  L_reg/L_2d9455d3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.650     6.938    L_reg/L_2d9455d3_remainder0__0_carry_i_14__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.062 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     8.134    L_reg/L_2d9455d3_remainder0__0_carry_i_10__0_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.124     8.258 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.258    bseg_driver/decimal_renderer/i__carry__0_i_18__0_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.147 f  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.973    10.120    L_reg/L_2d9455d3_remainder0_4[10]
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.301    10.421 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.604    11.025    L_reg/i__carry__0_i_20_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.150    11.175 f  L_reg/i__carry_i_16__2/O
                         net (fo=10, routed)          0.991    12.167    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.326    12.493 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.824    13.317    L_reg/i__carry_i_17__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124    13.441 f  L_reg/i__carry_i_11__4/O
                         net (fo=5, routed)           0.997    14.438    L_reg/i__carry_i_11__4_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    14.562 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           0.445    15.006    L_reg/i__carry_i_22__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.124    15.130 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.699    15.829    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    15.953 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    15.953    bseg_driver/decimal_renderer/i__carry_i_6__3_0[3]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.329 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.329    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.446    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.685 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.117    17.802    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.301    18.103 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.263    18.366    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.490 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=7, routed)           0.854    19.344    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    19.468 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=4, routed)           0.822    20.290    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.414 f  L_reg/i__carry_i_8__1/O
                         net (fo=4, routed)           1.271    21.685    L_reg/i__carry_i_8__1_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.809 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.446    22.255    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.149    22.404 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.338    22.742    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    23.457 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.571    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.810 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.816    24.625    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.302    24.927 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.263    25.190    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.314 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.820    26.134    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.124    26.258 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.130    27.389    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.513 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.286    27.799    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.923 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.245    29.168    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.153    29.321 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.828    32.149    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.745    35.894 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.894    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.147ns  (logic 10.442ns (30.580%)  route 23.705ns (69.420%))
  Logic Levels:           34  (CARRY4=9 LUT2=6 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=14, routed)          1.972     3.997    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.121 r  L_reg/L_2d9455d3_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.924     5.045    L_reg/L_2d9455d3_remainder0__0_carry_i_19__0_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.169 f  L_reg/L_2d9455d3_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.996     6.164    L_reg/L_2d9455d3_remainder0__0_carry_i_12__0_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.288 f  L_reg/L_2d9455d3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.650     6.938    L_reg/L_2d9455d3_remainder0__0_carry_i_14__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.062 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     8.134    L_reg/L_2d9455d3_remainder0__0_carry_i_10__0_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.124     8.258 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.258    bseg_driver/decimal_renderer/i__carry__0_i_18__0_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.147 f  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.973    10.120    L_reg/L_2d9455d3_remainder0_4[10]
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.301    10.421 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.604    11.025    L_reg/i__carry__0_i_20_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.150    11.175 f  L_reg/i__carry_i_16__2/O
                         net (fo=10, routed)          0.991    12.167    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.326    12.493 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.824    13.317    L_reg/i__carry_i_17__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124    13.441 f  L_reg/i__carry_i_11__4/O
                         net (fo=5, routed)           0.997    14.438    L_reg/i__carry_i_11__4_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    14.562 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           0.445    15.006    L_reg/i__carry_i_22__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.124    15.130 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.699    15.829    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    15.953 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    15.953    bseg_driver/decimal_renderer/i__carry_i_6__3_0[3]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.329 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.329    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.446    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.685 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.117    17.802    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.301    18.103 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.263    18.366    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.490 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=7, routed)           0.854    19.344    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    19.468 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=4, routed)           0.822    20.290    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.414 f  L_reg/i__carry_i_8__1/O
                         net (fo=4, routed)           1.271    21.685    L_reg/i__carry_i_8__1_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.809 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.446    22.255    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.149    22.404 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.338    22.742    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    23.457 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.571    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.810 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.816    24.625    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.302    24.927 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.263    25.190    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.314 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.820    26.134    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.124    26.258 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.130    27.389    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.513 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.286    27.799    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.923 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.245    29.168    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.124    29.292 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.888    32.180    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    35.717 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.717    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.702ns  (logic 10.450ns (31.005%)  route 23.253ns (68.994%))
  Logic Levels:           34  (CARRY4=9 LUT2=6 LUT3=1 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=14, routed)          1.972     3.997    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.121 r  L_reg/L_2d9455d3_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.924     5.045    L_reg/L_2d9455d3_remainder0__0_carry_i_19__0_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.169 f  L_reg/L_2d9455d3_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.996     6.164    L_reg/L_2d9455d3_remainder0__0_carry_i_12__0_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.288 f  L_reg/L_2d9455d3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.650     6.938    L_reg/L_2d9455d3_remainder0__0_carry_i_14__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.062 r  L_reg/L_2d9455d3_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     8.134    L_reg/L_2d9455d3_remainder0__0_carry_i_10__0_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.124     8.258 r  L_reg/L_2d9455d3_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.258    bseg_driver/decimal_renderer/i__carry__0_i_18__0_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.791 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.791    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.147 f  bseg_driver/decimal_renderer/L_2d9455d3_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.973    10.120    L_reg/L_2d9455d3_remainder0_4[10]
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.301    10.421 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.604    11.025    L_reg/i__carry__0_i_20_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.150    11.175 f  L_reg/i__carry_i_16__2/O
                         net (fo=10, routed)          0.991    12.167    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I0_O)        0.326    12.493 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.824    13.317    L_reg/i__carry_i_17__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.124    13.441 f  L_reg/i__carry_i_11__4/O
                         net (fo=5, routed)           0.997    14.438    L_reg/i__carry_i_11__4_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I3_O)        0.124    14.562 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           0.445    15.006    L_reg/i__carry_i_22__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.124    15.130 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.699    15.829    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    15.953 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    15.953    bseg_driver/decimal_renderer/i__carry_i_6__3_0[3]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.329 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.329    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.446    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.685 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.117    17.802    L_reg/L_2d9455d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.301    18.103 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.263    18.366    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.490 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=7, routed)           0.854    19.344    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    19.468 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=4, routed)           0.822    20.290    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.414 f  L_reg/i__carry_i_8__1/O
                         net (fo=4, routed)           1.271    21.685    L_reg/i__carry_i_8__1_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I1_O)        0.124    21.809 r  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.446    22.255    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.149    22.404 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.338    22.742    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    23.457 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.571    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.810 f  bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.816    24.625    bseg_driver/decimal_renderer/L_2d9455d3_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.302    24.927 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.263    25.190    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.314 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.820    26.134    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.124    26.258 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.130    27.389    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.513 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.286    27.799    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124    27.923 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.000    28.923    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124    29.047 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.681    31.728    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    35.272 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.272    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.373ns (78.497%)  route 0.376ns (21.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.376     1.110    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.342 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.342    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.416ns (73.935%)  route 0.499ns (26.065%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.109     0.844    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X62Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.889 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.390     1.279    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.509 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.509    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1886981610[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.421ns (73.084%)  route 0.523ns (26.916%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.424     1.301    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.535 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.535    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1886981610[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.438ns (73.377%)  route 0.522ns (26.623%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.852    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.428     1.325    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.554 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.554    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.408ns (62.938%)  route 0.829ns (37.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X37Y1          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.829     1.534    matoe_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.267     2.801 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     2.801    matoe
    T10                                                               r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.420ns (62.572%)  route 0.850ns (37.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X36Y0          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.850     1.554    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.833 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.833    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.625ns (32.159%)  route 3.428ns (67.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.428     4.928    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     5.052 r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.052    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.445     1.445    forLoop_idx_0_10611186[0].cond_butt_dirs/sync/clk_out1
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_10611186[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.036ns  (logic 1.615ns (32.070%)  route 3.421ns (67.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.421     4.912    forLoop_idx_0_10611186[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     5.036 r  forLoop_idx_0_10611186[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.036    forLoop_idx_0_10611186[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.445     1.445    forLoop_idx_0_10611186[1].cond_butt_dirs/sync/clk_out1
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_10611186[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.619ns (32.425%)  route 3.373ns (67.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.373     4.868    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.992    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.505     1.505    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.628ns (36.992%)  route 2.773ns (63.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.854     4.400    reset_cond/M_reset_cond_in
    SLICE_X62Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X62Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.628ns (37.028%)  route 2.768ns (62.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.850     4.396    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.628ns (37.028%)  route 2.768ns (62.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.850     4.396    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.628ns (37.028%)  route 2.768ns (62.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.850     4.396    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.628ns (37.028%)  route 2.768ns (62.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.850     4.396    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 1.617ns (39.398%)  route 2.488ns (60.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.488     3.981    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.105 r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.105    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.505     1.505    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.622ns (46.687%)  route 1.853ns (53.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.853     3.351    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.475 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.475    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.510     1.510    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.300ns (33.884%)  route 0.585ns (66.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.585     0.839    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.884 r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.307ns (32.741%)  route 0.631ns (67.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.631     0.893    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.938    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1886981610[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.311ns (30.629%)  route 0.705ns (69.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.705     0.971    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.016 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.016    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.306ns (24.449%)  route 0.946ns (75.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.946     1.207    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.252 r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.252    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_10611186[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.316ns (22.718%)  route 1.076ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.309     1.393    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.316ns (22.718%)  route 1.076ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.309     1.393    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.316ns (22.718%)  route 1.076ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.309     1.393    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.316ns (22.718%)  route 1.076ns (77.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.309     1.393    reset_cond/M_reset_cond_in
    SLICE_X63Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X63Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.316ns (22.647%)  route 1.081ns (77.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.313     1.397    reset_cond/M_reset_cond_in
    SLICE_X62Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X62Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.307ns (18.234%)  route 1.378ns (81.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.378     1.641    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.686 r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.686    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_10611186[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y27         FDRE                                         r  forLoop_idx_0_10611186[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





