/*
 * Automatically generated C config: don't edit
 * CAPE Firmware Build Environment Version: 1.0
 * Wed Jul 20 11:08:01 2022
 */
#define AUTOCONF_INCLUDED
#define CONFIG_HOST_CODE_API_SRC_TOPLEVEL 1
#define CONFIG_PIC_COLUMN 432
#define CONFIG_M33_SECURE_CODE_SRAM_OFFSET 0x00000000
#define CONFIG_FCP_PACK_DEFAULT_DOWNLOAD_FW_TOOL 1
#define CONFIG_M33_SECURE_BOOT_CODE_OFFSET 0x00019000
#define CONFIG_MCU_TOOLCHAIN_GCC_O_LVL_NS "-Os"
#define CONFIG_HIFI3_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_ASIP_CAPE2_DRV_PRINT 1
#define CONFIG_HOST_CODE_API_DSP_CTRL_STATUS 1
#define CONFIG_LLE_NPU_DRV_MBOX 1
#define CONFIG_MCU_DRV_TIMER 1
#define CONFIG_MCU_DRV_IRQ_HIGHEST_OS_MANAGED_OS_SAFE_IRQ_PRIO_BASE 5
#define CONFIG_MCU_I3C0_CORE_CLOCK_RATE 12288000
#define CONFIG_MCU_TOOLCHAIN_GCC 1
#define CONFIG_HOST_CODE_API_DEMO_BG_UPGRADE_0X42 1
#define CONFIG_HOST_CODE_API_LIBUSB 1
#define CONFIG_HOST_CODE_API_WINHID 1
#define CONFIG_LLE_DRV_PRINT 1
#define CONFIG_CAPEA_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_CAPEB_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_PARTITION_PERSISTENT_START 960
#define CONFIG_MAX_NUM_KATA_PROCESSING_INSTANCES 2
#define CONFIG_FCP_PACK_I2C_FLASH_F3 1
#define CONFIG_MCU_DRV_I2CS_ADDR 0x41
#define CONFIG_MCU_DRV_MAIN_SFS_READ_ONLY 1
#define CONFIG_PARTITION_SYSTEM0_START 80
#define CONFIG_TAHITI_SEC_INTEGRITY 1
#define CONFIG_DSP_APP_PRE_PROCESS_RESIZE 1
#define CONFIG_PARTITION_SYSTEM1_START 368
#define CONFIG_MCU_DRV_PRINT 1
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_0 0xFFFFFFFF
#define CONFIG_DSP_ASIP_CAPE2 1
#define CONFIG_MCU_DRV_SFS_PERSIST_PARTITION 1
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_1 0xFFFFFEFF
#define CONFIG_DSP_DRV_PRINT 1
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_2 0xFDFFFFFF
#define CONFIG_DSP_CONTROL_CODE_SEG "PMDDR1"
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_3 0xFFFFFFFF
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_4 0xFFFFFFFF
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_5 0xFFFFFFFF
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_6 0xFFFFFFFF
#define CONFIG_MCU_DRV_INTERRUPT_CTRL_ITNS_7 0xFFFF
#define CONFIG_DSP_APP_KATA_TASK_STK_SIZE 0x200
#define CONFIG_HOST_CODE_API_SRC_I2C_SIENA 1
#define CONFIG_DSP_APP_KATA_QUEUE_SIZE 4
#define CONFIG_MEMORY_MAP_KATANA 1
#define CONFIG_SDK_MCU 1
#define CONFIG_HOST_CODE_API_SRC_INTERFACE 1
#define CONFIG_CAPE2_IRQ_MAX_NUM 4
#define CONFIG_PRINT_TO_UART 1
#define CONFIG_HOST_CODE_API_USB_INTERFACE 1
#define CONFIG_CAPE2_DRV_MBOX 1
#define CONFIG_MCU_I3C0_OD_BAUD_RATE 100000
#define CONFIG_DSP_CTRL_CMD_QUEUE_SIZE 32
#define CONFIG_MCU_DRV_CLOCK_EPLL_184D32 1
#define CONFIG_CAPE2_OS_HEAP_SIZE_COREB 0x6000
#define CONFIG_DSP_APP_AUDP_TASK_STK_SIZE 0x1000
#define CONFIG_CAPE2_STACK_SECTION_SIZE 0x1000
#define CONFIG_DSP_APP_AUDP_QUEUE_SIZE 4
#define CONFIG_TAHITI_PRODUCT_ID 0x1494
#define CONFIG_HOST_CODE_API_DEMO_CALIB 1
#define CONFIG_CAPE2_DRV_UART 1
#define CONFIG_PIC_ROW 432
#define CONFIG_PARTITION_SYSTEM_SFS_START 200
#define CONFIG_MCU_DRV_CAMERA 1
#define CONFIG_MCU_I3C0_PP_BAUD_RATE 1228800
#define CONFIG_SECURE_SRAM_BASE_ADDRESS 0x30000000
#define CONFIG_DSP_APP_CTRL_TASK_STK_SIZE 0x1000
#define CONFIG_HOST_CODE_API_SRC 1
#define CONFIG_COMPILE_VS_BIN_TOOLS 1
#define CONFIG_MCU_DRV_UART_NON_SECURE 1
#define CONFIG_HOST_CODE_DEMO 1
#define CONFIG_LLES_SYSTEM_CLOCK 24576000
#define CONFIG_ASIP_CAPE2_OS_ENABLE_PREEMPTION 1
#define CONFIG_HOST_CODE_API_BG_UPGRADE 1
#define CONFIG_HOST_CODE_API_SENDCMD_I2C_F3 1
#define CONFIG_HOST_CODE_API_SRC_I2C_INTERFACE 1
#define CONFIG_DSP_BUILD_XTENSA_RELEASE 1
#define CONFIG_RESIZE_DST_COLUMN 160
#define CONFIG_DECIMATOR_EN_ALONG_WITH_ADC_ANC_ON 1
#define CONFIG_I2C_FLASHING_PACKAGE_TEMP 1
#define CONFIG_DSP_APP_POST_PROCESS 1
#define CONFIG_CAMERA_SERIAL_MODE 1
#define CONFIG_M33_ROM_SIZE_S 0x00002800
#define CONFIG_DSP_DEFAULT_TASK_STACK_SIZE 0x00001000
#define CONFIG_HOST_CODE_API_I2C_DEV 1
#define CONFIG_ASIP_CAPE2_DRV_INTERRUPT 1
#define CONFIG_MCU_UART_MAX_DEV_NUM 1
#define CONFIG_CC_FLAGS "-O-"
#define CONFIG_LLE_DRV_INTERRUPT 1
#define CONFIG_ADC_MAX_CLOCK_AFTER_PRE_DIVIDER 6144000
#define CONFIG_HOST_CODE_API_SRC_DSP_CTRL_STATUS 1
#define CONFIG_HOST_CODE_API_I2C_BT_SPP 1
#define CONFIG_ASIP_CAPE2_IRQ_USING_MSP 1
#define CONFIG_CAPE2_DRV_INTERRUPT_CTRL 1
#define CONFIG_MCU_DRV_IRQ_HIGHEST_OS_UNMANAGED_OS_UNSAFE_IRQ_PRIO_BASE 1
#define CONFIG_JTAG_SELECT_M33 1
#define CONFIG_MCU_DRV_ADC 1
#define CONFIG_M33_NON_SECURE_CALLABLE_CODE_SRAM_SIZE 0x00000100
#define CONFIG_HOST_CODE_API_SRC_LIBUSB 1
#define CONFIG_CAPE2_SYSTEM_CLOCK 24576000
#define CONFIG_HOST_CODE_API_SRC_WINHID 1
#define CONFIG_INITIAL_STDRCOSC_FREQ 24576000
#define CONFIG_M33_LINKING_SYSMEM 1
#define CONFIG_XTENSA_CORE "hifi3"
#define CONFIG_CC_CHESS 1
#define CONFIG_DSP_DTCM_SECTION_BASE 0x420a0000
#define CONFIG_ASIP_CAPE2_DRV_IPC 1
#define CONFIG_M33_ROM_SRAM_BASE_ADDR_OFFSET_S 0x00000000
#define CONFIG_DSP_DRV_INTERRUPT 1
#define CONFIG_MCU_DRV_HEAP_S 1
#define CONFIG_HOST_CODE_API_DEMO_I2C_FLASH 1
#define CONFIG_SDK_MCU_EXPOSE_CAMERA 1
#define CONFIG_DSP_ITCM_SECTION_BASE 0x42080000
#define CONFIG_HIFI3_SYSTEM_CLOCK 24576000
#define CONFIG_CAPE2_OS_HEAP_SIZE 0x3000
#define CONFIG_LLEA_POWER_STATE_SHARED_MEM_OFFSET 0x0000000C
#define CONFIG_LLEB_POWER_STATE_SHARED_MEM_OFFSET 0x00000010
#define CONFIG_MCU_I3C0_CONFIG_AS_MASTER 1
#define CONFIG_HOST_CODE_THIN_CLIENT 1
#define CONFIG_DSP_APP_KATANA_CMD 1
#define CONFIG_M33_NONSECURE_CODE_SRAM_SIZE 0x0001E000
#define CONFIG_HOST_CODE_API_SENDCMD_I2C 1
#define CONFIG_HOST_CODE_API_MISC_INTERFACE 1
#define CONFIG_M33_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_MCU_PM_LITE 1
#define CONFIG_MCU_DRV_HEAP_HEAP_4_S 1
#define CONFIG_MCU_HAVE_TASK_CPUTIME 1
#define CONFIG_MCU_DRV_HEAP_FOR_OS_HEAP_NS 1
#define CONFIG_HOST_CODE_API_SRC_USB_INTERFACE 1
#define CONFIG_RESIZE_DST_ROW 80
#define CONFIG_DSP_ASIP 1
#define CONFIG_GOLEM 1
#define CONFIG_KPD_BOX_NUM 450
#define CONFIG_CAPE2_DRV_TIMER 1
#define CONFIG_MCU_DRV_CPU 1
#define CONFIG_MCU_ARM_CM33 1
#define CONFIG_MCU_RTOS_FRTOS 1
#define CONFIG_CHIP_VERSION_B0 1
#define CONFIG_MCU_EXEC_FILE_TASK 1
#define CONFIG_INCL_CHUNK_SFS_IN_IMG 1
#define CONFIG_MCU_DRV_SFS 1
#define CONFIG_PLATFORM_OBJECT 1
#define CONFIG_DSP_DTCM_SECTION_SIZE 0x00040000
#define CONFIG_GOLEM_BUILD_DLL 1
#define CONFIG_M33_SECURE_CODE_SRAM_SIZE 0x00001F00
#define CONFIG_MCU_DRV_CLOCK_INITIAL_EPLL_BY_PASS 1
#define CONFIG_M33_SECURE_BOOT_CODE_SIZE 0x0000A000
#define CONFIG_MCU_NON_SECURE_MODE_RTOS 1
#define CONFIG_MCU_MSP_SIZE_S 0x400
#define CONFIG_KMR_BOX_NUM 1200
#define CONFIG_DSP_ITCM_SECTION_SIZE 0x00010000
#define CONFIG_PACKAGE_FCP_SEPARETELY 1
#define CONFIG_CAPE2_DRV_PRINT 1
#define CONFIG_MCU_PSP_SIZE_S 0x800
#define CONFIG_HOST_CODE_API_APPLICATION 1
#define CONFIG_MCU_I3C0_I2C0_BAUD_RATE 100000
#define CONFIG_MCU_UART_BAUD_RATE 1536000
#define CONFIG_HOST_CODE_API_SRC_BG_UPGRADE 1
#define CONFIG_DSP_APP_KPD_POST_PROCESS 1
#define CONFIG_DSP_APP_KATA_PRIORITY 6
#define CONFIG_HOST_CODE_API_SRC_SENDCMD_I2C_F3 1
#define CONFIG_MCU_DRV_PRINT_QUEUE_ARGS 8
#define CONFIG_BL_VERSION_SHARED_MEM_OFFSET 0x0000001C
#define CONFIG_ASIP_CAPE2_A_OS_HEAP_SIZE 0x3000
#define CONFIG_CAMERA_SELECT_HM01B0 1
#define CONFIG_MCU_UART_RX_ENALBE 1
#define CONFIG_ASIP_CAPE2_B_OS_HEAP_SIZE 0x3000
#define CONFIG_HOST_CODE_API_SENDCMD_I2C_F3_0X42 1
#define CONFIG_DSP_APP_AUDP_PRIORITY 6
#define CONFIG_TAHITI_BOOTLOADER_VERSION 0x00000001
#define CONFIG_DSP_APP_KMR_POST_PROCESS 1
#define CONFIG_MCU_DRV_IRQ_ENABLE_OS_UNMANAGED_OS_UNSAFE 1
#define CONFIG_HOST_CODE_API_SRC_I2C_DEV 1
#define CONFIG_DSP_APP_KATA_START 1
#define CONFIG_BUILDVERSION "1.0"
#define CONFIG_HOST_CODE_API_SENDCMD_USB 1
#define CONFIG_MAX_NUM_PROCESSING_INSTANCES 2
#define CONFIG_PARTITION_SYSTEM_SIZE 288
#define CONFIG_FCP_PACK_I2C_FLASH_AS_DEFAULT 1
#define CONFIG_VID_PID_SHARED_MEM_OFFSET 0x00000018
#define CONFIG_HIFI3_POWER_STATE_SHARED_MEM_OFFSET 0x00000014
#define CONFIG_MCU_DRV_PRINT_QUEUE_SIZE 12
#define CONFIG_MCU_DRV_I3CM 1
#define CONFIG_MCU_DRV_I2S_PCM 1
#define CONFIG_DSP_APP_CTRL_PRIORITY 6
#define CONFIG_PARTITION_BOOTLOADER_SIZE 16
#define CONFIG_MCU_DRV_I2CS 1
#define CONFIG_CAPEA_POWER_STATE_SHARED_MEM_OFFSET 0x00000004
#define CONFIG_MCU_KPD_PROCESS 1
#define CONFIG_CAPEB_POWER_STATE_SHARED_MEM_OFFSET 0x00000008
#define CONFIG_MCU_DRV_ADMA 1
#define CONFIG_HOST_CODE_API_MIDLEVEL 1
#define CONFIG_MCU_DRV_FDMA 1
#define CONFIG_SYSTEM_IMAGE 1
#define CONFIG_DSP_APP_CTRL_START 1
#define CONFIG_LOADED 1
#define CONFIG_CROP_DST_COLUMN 320
#define CONFIG_LOOKUP_TABLE_VALUE0 0x0
#define CONFIG_MCU_DRV_HEAP_NS 1
#define CONFIG_MCU_DRV_HEAP 1
#define CONFIG_LOOKUP_TABLE_VALUE1 0x0
#define CONFIG_MCU_DRV_PRINT_TASK 1
#define CONFIG_MCU_HEAP_SIZE_S 3072
#define CONFIG_LOOKUP_TABLE_VALUE2 0x0
#define CONFIG_DSP_ASIP_LLE 1
#define CONFIG_DSP_DRV_HEAP 1
#define CONFIG_LOOKUP_TABLE_VALUE3 0x0
#define CONFIG_LOOKUP_TABLE_VALUE4 0x0
#define CONFIG_HOST_CODE_API_SRC_SENDCMD_I2C 1
#define CONFIG_CHIP_NAME_KATANA 1
#define CONFIG_ASIP_CAPE2_LINK_WARNING_AS_ERROR 1
#define CONFIG_LLE_NPU_DRV_IPC 1
#define CONFIG_ASIP_CAPE2_IRQ_MAX_NUM 3
#define CONFIG_MCU_CTRL_SPIMEM_TUNNELING 1
#define CONFIG_ASIP_CAPE2_DRV_MBOX 1
#define CONFIG_HOST_CODE_API_DSP_CONTROL 1
#define CONFIG_HOST_CODE 1
#define CONFIG_MCU_ENABLE_BUILD 1
#define CONFIG_LLE_LINK_WARNING_AS_ERROR 1
#define CONFIG_HOST_CODE_API_TOPLEVEL 1
#define CONFIG_LLE_IRQ_MAX_NUM 3
#define CONFIG_DSP_ENABLE_BUILD 1
#define CONFIG_ASIP_CAPE2_DRV_UART 1
#define CONFIG_MCU_DRV_HEAP_HEAP_4_NS 1
#define CONFIG_MCU_TOOLCHAIN_GCC_O_LVL_S "-Os"
#define CONFIG_MCU_CTRL_MGR 1
#define CONFIG_MCU_DRV_GPIO 1
#define CONFIG_MCU_CTRL_MAX_NUM_SPIMEM_TUNNELS 1
#define CONFIG_TAHITI_SEC_IMAGE 1
#define CONFIG_TAHITI_SEC_VALIDITY 0
#define CONFIG_M33_SYSTEM_CLOCK 24576000
#define CONFIG_LLE_DRV_UART 1
#define CONFIG_PARTITION_PERSISTENT_SIZE 64
#define CONFIG_HOST_CODE_API_DEMO_BG_UPGRADE 1
#define CONFIG_MCU_DRV_MBOX 1
#define CONFIG_DSP_IRQ_MAX_NUM 2
#define CONFIG_DSP_DRV_MBOX 1
#define CONFIG_HOST_WINDOWS 1
#define CONFIG_MCU_M33_SCATTER_LOADING 1
#define CONFIG_MCU_DRV_UART 1
#define CONFIG_MCU_DRV_QSPI 1
#define CONFIG_M33_ROM_BASE_ADDR_OFFSET_S 0x00000000
#define CONFIG_DSP_DRV_UART 1
#define CONFIG_MCU_MSP_SIZE_NS 0x800
#define CONFIG_MCU_PSP_SIZE_NS 0x800
#define CONFIG_CROP_DST_ROW 160
#define CONFIG_TARGET_KATANA 1
#define CONFIG_LLEA_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_LLEB_POWER_STATE_SHARED_MEM_SIZE 0x00000004
#define CONFIG_FCP 1
#define CONFIG_MCU_DRV_QSPI_QUAD_MODE 1
#define CONFIG_AHB_SYSTEM_CLOCK 24576000
#define CONFIG_MCU_DRV_PRINT_NOF_CHAR 8
#define CONFIG_HOST_CODE_API_I2C_FLASH 1
#define CONFIG_TAHITI_VENDOR_ID 0x0572
#define CONFIG_HOST_CODE_API_I2C_SIENA 1
#define CONFIG_M33_ROM_SRAM_SIZE_S 0x00008000
#define CONFIG_HOST_CODE_API_SRC_SENDCMD_USB 1
#define CONFIG_BL_USE_TRIM_OTP_48M 1
#define CONFIG_HOST_CODE_API_INTERFACE 1
#define CONFIG_SDK 1
#define CONFIG_PARTITION_SYSTEM_SFS_SIZE 88
#define CONFIG_TARGET_EXTENTION ""
#define CONFIG_HOST_CODE_API_I2C_F3 1
#define CONFIG_CAMERA_SOFT_SERIAL_MODE 1
#define CONFIG_HOST_CODE_API_SRC_MIDLEVEL 1
#define CONFIG_DSP_APP_PRE_PROCESS 1
#define CONFIG_CAPE2_UART_BAUD_RATE 115200
#define CONFIG_MCU_DRV_INTERRUPT_CTRL 1
#define CONFIG_FCP_HOST_CODE 1
#define CONFIG_PARTITION_BOOTLOADER_START 64
#define CONFIG_MCU_DRV_PRINT_FLOAT 1
#define CONFIG_HOST_CODE_API 1
#define CONFIG_COUNT_CPU_CYCLES 1
#define CONFIG_DSP_DRV_PRINT_FLOAT 1
#define CONFIG_MCU_MEM_USAGE 1
#define CONFIG_DSP_HEAP_NUM_MAX 0x1
#define CONFIG_M33_POWER_STATE_SHARED_MEM_OFFSET 0x00000000
#define CONFIG_MCU_DRV_CLOCK 1
#define CONFIG_TENSAIFLOW 1
#define CONFIG_MCU_OS_HEAP_SIZE_NS 40960
#define CONFIG_HOST_CODE_API_I2C_INTERFACE 1
