{
    "DESIGN_NAME": "team_06_Wrapper",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_06/team_06_Wrapper.sv",
        "dir::../../verilog/rtl/team_projects/team_06/team_06.sv",
        "dir::../../verilog/rtl/team_projects/team_06/team_06_WB.v",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/main_file.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/BorderGen.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/Body_Control.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/DirectionLogic.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/SyncEdge.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/apple_check_wall_mode.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/apple_gen_all.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/apple_luck_selector.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/apple_wrapper.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/assembly.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/body_wrapper.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/clock.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/collisionDetector.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/collisionLogic.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/collisionLogic_wall.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/gameMode.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/gameState.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/PWM.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/game_speed_selector.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/lcd1602.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/rand_wall_mode.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/random_num_gen.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/random_num_gen_wall_mode.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/two_apple_mode.sv",
        "dir::../../verilog/rtl/team_projects/team_06/submodules/wall_wrapper.sv"
    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "FP_CORE_UTIL": 10,
    "PL_TARGET_DENSITY": 0.4,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "RT_MAX_LAYER": "met4",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 800 400",
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}
