# Compile of ROM_topTestBench.v was successful.
# Compile of ROM_top.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.ROM_top work.ROM_topTestBench
# vsim work.ROM_top work.ROM_topTestBench 
# Start time: 07:57:32 on Jul 07,2022
# Loading work.ROM_top
# Loading work.ROM_topTestBench
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 7, found 4.
#    Time: 0 ns  Iteration: 0  Instance: /ROM_topTestBench/DUT File: C:/Users/callo/Desktop/Science/ModelSim/NewMSTest/ROM_topTestBench.v Line: 7
# ** Warning: (vsim-3722) C:/Users/callo/Desktop/Science/ModelSim/NewMSTest/ROM_topTestBench.v(7): [TFMPC] - Missing connection for port 'hpos'.
# ** Warning: (vsim-3722) C:/Users/callo/Desktop/Science/ModelSim/NewMSTest/ROM_topTestBench.v(7): [TFMPC] - Missing connection for port 'vpos'.
# ** Warning: (vsim-3722) C:/Users/callo/Desktop/Science/ModelSim/NewMSTest/ROM_topTestBench.v(7): [TFMPC] - Missing connection for port 'RGB'.
run
run
run
run
run
run
run
quit -sim
# End time: 07:59:16 on Jul 07,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 6
