# âš¡ 19-bit  CPU (Verilog â€“ Vivado)

This project is a Verilog-based implementation of a **single-cycle 19-bit CPU**, designed for **educational purposes**.  
It supports a **custom instruction set architecture (ISA)** with R-type, Load/Store, Branch, Jump, Call, and Return instructions.

---

## âœ… Supported Instruction Set

### ğŸ”¹ R-type (Registerâ€“Register)
Format: | opcode (5) | rd (3) | rs1 (3) | rs2 (3) | funct (5) | 

**Arithmetic & Logic operations (controlled by `op` field):**

| op     | Meaning | Description            |
|:------:|:--------|:-----------------------|
| 00001  | ADD     | A + B                  |
| 00010  | SUB     | A - B                  |
| 00011  | MUL     | A * B                  |
| 00100  | DIV     | A / B (zero-guarded)   |
| 00101  | INC     | A + 1                  |
| 00110  | DEC     | A - 1                  |
| 00111  | AND     | A & B                  |
| 01000  | OR      | A \| B                 |
| 01001  | XOR     | A ^ B                  |
| 01010  | NOT     | ~A (unary op; B ignored) |


---

### ğŸ”¹ Load (I-type)
Format:| opcode (5) | rd (3) | address (11) |
- Loads data from memory into `rd`.

Opcode: `01111`

---

### ğŸ”¹ Store (S-type)
Format: | opcode (5) | address (11) | rs1 (3) |
- Stores data from register `rs1` into memory.

Opcode: `10000`

---

### ğŸ”¹ Jump
Format: | opcode (5) | address (8) |
- Unconditional jump to address.

Opcode: `01011`

---

### ğŸ”¹ Branch Equal (BEQ)
Format:| opcode (5) | rs1 (3) | rs2 (3) | address (8) |
- Branches if `rs1 == rs2`.

Opcode: `01100`

---

### ğŸ”¹ Branch Not Equal (BNE)
Format: | opcode (5) | rs1 (3) | rs2 (3) | address (8) |
- Branches if `rs1 != rs2`.

Opcode: `01101`

---

### ğŸ”¹ Call
Format: | opcode (5) | address (8) |
- Jumps to subroutine and saves return address.

Opcode: `01110`

---

### ğŸ”¹ Return
Format:| opcode (5) | unused (14) |
- Returns to address saved by `call`.

Opcode: `10001`

---


## ğŸ“ Project Structure
```
pipelined_19bit_cpu/
â”‚
â”œâ”€â”€ alu.v # Arithmetic Logic Unit
â”œâ”€â”€ cpu.v # Control & decode logic
â”œâ”€â”€ data_memeory.v # Data memory (RAM)
â”œâ”€â”€ decode_cycle.v # Decode pipeline stage
â”œâ”€â”€ execute_cycle.v # Execute pipeline stage
â”œâ”€â”€ fetch_cycle.v # Fetch pipeline stage
â”œâ”€â”€ instruction_mem.v # Instruction memory (ROM)
â”œâ”€â”€ memory_write_cycle.v # Memory + write-back stage
â”œâ”€â”€ mux2_1.v # 2-to-1 multiplexer
â”œâ”€â”€ mux3_1.v # 3-to-1 multiplexer (PC/jumps)
â”œâ”€â”€ pc_addr.v # PC increment logic
â”œâ”€â”€ pc_module.v # Program Counter register
â”œâ”€â”€ pipeline_top.v # Top-level integration
â”œâ”€â”€ pipeline_tb.v # Testbench for simulation
â”œâ”€â”€ Register_file.v # General-purpose registers
â”œâ”€â”€ sign_extended.v # Immediate/sign-extension unit
â”œâ”€â”€ stack_pointer.v # Stack pointer implementation
â”œâ”€â”€ write_back_cycle.v # Write-back pipeline stage
â”œâ”€â”€ memfile.mem # Sample program (machine code)
â””â”€â”€ README.md # Project documentation


---
## ğŸ§ª How to Simulate

1. Open the project in **Xilinx Vivado**.
2. Add all `.v` files to the **Design Sources**.
3. Set `pipeline_tb.v` as the **simulation top module**.
4. Ensure `memfile.mem` is located in the correct directory (next to `instruction_mem.v`).
5. Run the **Behavioral Simulation** and analyze waveforms (PC, pipeline stages, ALU, memory, etc.).

---

## ğŸ§  Learning Objectives

- Understand the working of a **5-stage pipelined processor** (IFâ€“IDâ€“EXâ€“MEMâ€“WB).
- Learn how datapath components (ALU, Register File, PC, Memory) interact through pipeline registers.
- Study how Verilog modules integrate to form a complete **custom CPU**.
- Gain hands-on experience with simulation and debugging in **Vivado**.

---

## ğŸ“Œ Tools Used

- **HDL**: Verilog  
- **Simulation**: Xilinx Vivado (XSIM)  
- **Assembler/Encoding**: Manual instruction encoding â†’ `memfile.mem`   

---

## ğŸš§ Future Improvements

- Add support for control-flow instructions:
  - **CUSTOM INSTRUCTION** (e.g., CUSTOM INSTRUCTION `DEC`, `FET`,`ENC`)   
- Implement **hazard detection** and **data forwarding** for smoother pipelined execution.    
- FPGA synthesis and hardware testing on **Basys 3** or **Nexys A7** boards.  

---

## ğŸ™‹ Author

**Utsav Thumar**  
Student of Electronics and Communication Engineering  
[GitHub Profile](https://github.com/utsav464)

---

## ğŸ“œ License

This project is **open-source** and free to use for educational purposes.  









