--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\BSUIR\WebPack\ISE\bin\nt\unwrapped\trce.exe -ise
D:/BSUIR/Projects/HardwareDesign/lab4/lab3.ise -intstyle ise -v 3 -s 5 -xml
Full_Device Full_Device.ncd -o Full_Device.twr Full_Device.pcf -ucf
Device_UCF.ucf

Design file:              Full_Device.ncd
Physical constraint file: Full_Device.pcf
Device,package,speed:     xc2s200,fg256,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
notTCD      |   16.458(R)|CLK_BUFGP         |   0.000|
notTCU      |   16.203(R)|CLK_BUFGP         |   0.000|
s_and_0_o   |   14.555(R)|CLK_BUFGP         |   0.000|
s_and_1_o   |   14.865(R)|CLK_BUFGP         |   0.000|
s_and_2_o   |   15.663(R)|CLK_BUFGP         |   0.000|
s_and_3_o   |   14.602(R)|CLK_BUFGP         |   0.000|
s_and_4_o   |   14.880(R)|CLK_BUFGP         |   0.000|
s_and_5_o   |   14.249(R)|CLK_BUFGP         |   0.000|
s_and_6_o   |   15.286(R)|CLK_BUFGP         |   0.000|
s_notCPD_o  |   14.754(R)|CLK_BUFGP         |   0.000|
s_notCPU_o  |   14.806(R)|CLK_BUFGP         |   0.000|
s_notT_o<0> |   15.097(R)|CLK_BUFGP         |   0.000|
s_notT_o<1> |   16.759(R)|CLK_BUFGP         |   0.000|
s_notT_o<2> |   16.662(R)|CLK_BUFGP         |   0.000|
s_notT_o<3> |   16.877(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock CPD to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
OUTPUT<0>       |   22.640(R)|s_notT_o_0_OBUF   |   0.000|
OUTPUT<1>       |   23.599(R)|s_notT_o_1_OBUF   |   0.000|
OUTPUT<2>       |   22.886(R)|s_notT_o_2_OBUF   |   0.000|
OUTPUT<3>       |   23.185(R)|s_notT_o_3_OBUF   |   0.000|
notTCD          |   25.289(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.411(R)|s_notT_o_1_OBUF   |   0.000|
                |   26.414(R)|s_notT_o_2_OBUF   |   0.000|
                |   25.851(R)|s_notT_o_3_OBUF   |   0.000|
notTCU          |   25.100(R)|s_notT_o_0_OBUF   |   0.000|
                |   27.454(R)|s_notT_o_3_OBUF   |   0.000|
s_and_0_o       |   23.648(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.232(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.900(R)|s_notT_o_2_OBUF   |   0.000|
                |   26.532(R)|s_notT_o_3_OBUF   |   0.000|
s_and_1_o       |   23.483(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.199(R)|s_notT_o_3_OBUF   |   0.000|
s_and_2_o       |   23.534(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.549(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.090(R)|s_notT_o_2_OBUF   |   0.000|
                |   25.722(R)|s_notT_o_3_OBUF   |   0.000|
s_and_3_o       |   22.873(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.827(R)|s_notT_o_1_OBUF   |   0.000|
s_and_4_o       |   22.883(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.049(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.210(R)|s_notT_o_2_OBUF   |   0.000|
s_and_5_o       |   22.961(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.157(R)|s_notT_o_3_OBUF   |   0.000|
s_and_6_o       |   22.947(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.164(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.172(R)|s_notT_o_2_OBUF   |   0.000|
s_notAnd_magic_o|   24.728(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.878(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.168(R)|s_notT_o_3_OBUF   |   0.000|
s_notOUTPUT_o<0>|   21.779(R)|s_notT_o_0_OBUF   |   0.000|
s_notOUTPUT_o<1>|   23.484(R)|s_notT_o_1_OBUF   |   0.000|
s_notOUTPUT_o<2>|   22.952(R)|s_notT_o_2_OBUF   |   0.000|
s_notOUTPUT_o<3>|   22.198(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<1>     |   25.377(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.158(R)|s_notT_o_1_OBUF   |   0.000|
                |   23.826(R)|s_notT_o_2_OBUF   |   0.000|
                |   26.093(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<2>     |   24.533(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.548(R)|s_notT_o_1_OBUF   |   0.000|
                |   25.089(R)|s_notT_o_2_OBUF   |   0.000|
                |   26.721(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<3>     |   24.880(R)|s_notT_o_0_OBUF   |   0.000|
                |   26.046(R)|s_notT_o_1_OBUF   |   0.000|
                |   26.207(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.602(R)|s_notT_o_3_OBUF   |   0.000|
----------------+------------+------------------+--------+

Clock CPU to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
OUTPUT<0>       |   21.589(R)|s_notT_o_0_OBUF   |   0.000|
OUTPUT<1>       |   23.266(R)|s_notT_o_1_OBUF   |   0.000|
OUTPUT<2>       |   22.146(R)|s_notT_o_2_OBUF   |   0.000|
OUTPUT<3>       |   21.641(R)|s_notT_o_3_OBUF   |   0.000|
notTCD          |   24.238(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.078(R)|s_notT_o_1_OBUF   |   0.000|
                |   25.674(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.307(R)|s_notT_o_3_OBUF   |   0.000|
notTCU          |   24.049(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.910(R)|s_notT_o_3_OBUF   |   0.000|
s_and_0_o       |   22.597(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.899(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.160(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.988(R)|s_notT_o_3_OBUF   |   0.000|
s_and_1_o       |   22.432(R)|s_notT_o_0_OBUF   |   0.000|
                |   22.655(R)|s_notT_o_3_OBUF   |   0.000|
s_and_2_o       |   22.483(R)|s_notT_o_0_OBUF   |   0.000|
                |   24.216(R)|s_notT_o_1_OBUF   |   0.000|
                |   23.350(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.178(R)|s_notT_o_3_OBUF   |   0.000|
s_and_3_o       |   21.822(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.494(R)|s_notT_o_1_OBUF   |   0.000|
s_and_4_o       |   21.832(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.716(R)|s_notT_o_1_OBUF   |   0.000|
                |   23.470(R)|s_notT_o_2_OBUF   |   0.000|
s_and_5_o       |   21.910(R)|s_notT_o_0_OBUF   |   0.000|
                |   21.613(R)|s_notT_o_3_OBUF   |   0.000|
s_and_6_o       |   21.896(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.831(R)|s_notT_o_1_OBUF   |   0.000|
                |   23.432(R)|s_notT_o_2_OBUF   |   0.000|
s_notAnd_magic_o|   24.395(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.138(R)|s_notT_o_2_OBUF   |   0.000|
                |   22.624(R)|s_notT_o_3_OBUF   |   0.000|
s_notOUTPUT_o<0>|   20.728(R)|s_notT_o_0_OBUF   |   0.000|
s_notOUTPUT_o<1>|   23.151(R)|s_notT_o_1_OBUF   |   0.000|
s_notOUTPUT_o<2>|   22.212(R)|s_notT_o_2_OBUF   |   0.000|
s_notOUTPUT_o<3>|   20.654(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<1>     |   24.326(R)|s_notT_o_0_OBUF   |   0.000|
                |   23.825(R)|s_notT_o_1_OBUF   |   0.000|
                |   23.086(R)|s_notT_o_2_OBUF   |   0.000|
                |   24.549(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<2>     |   23.482(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.215(R)|s_notT_o_1_OBUF   |   0.000|
                |   24.349(R)|s_notT_o_2_OBUF   |   0.000|
                |   25.177(R)|s_notT_o_3_OBUF   |   0.000|
s_notT_o<3>     |   23.829(R)|s_notT_o_0_OBUF   |   0.000|
                |   25.713(R)|s_notT_o_1_OBUF   |   0.000|
                |   25.467(R)|s_notT_o_2_OBUF   |   0.000|
                |   23.058(R)|s_notT_o_3_OBUF   |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.213|         |         |         |
CPD            |   10.746|    0.887|         |         |
CPU            |   10.746|    0.554|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.213|         |         |         |
CPD            |   10.746|    2.523|         |         |
CPU            |   10.746|    0.979|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
CPD            |notTCD          |   17.251|
CPD            |s_and_0_o       |   15.176|
CPD            |s_and_2_o       |   16.211|
CPD            |s_and_4_o       |   15.428|
CPD            |s_notCPD_o      |   15.923|
CPD            |s_notT_o<0>     |   16.110|
CPD            |s_notT_o<1>     |   16.814|
CPD            |s_notT_o<2>     |   17.210|
CPD            |s_notT_o<3>     |   17.425|
CPU            |notTCU          |   16.740|
CPU            |s_and_1_o       |   14.587|
CPU            |s_and_3_o       |   13.895|
CPU            |s_and_5_o       |   14.344|
CPU            |s_and_6_o       |   15.095|
CPU            |s_notCPU_o      |   14.600|
CPU            |s_notT_o<0>     |   15.059|
CPU            |s_notT_o<1>     |   16.481|
CPU            |s_notT_o<2>     |   16.470|
CPU            |s_notT_o<3>     |   15.881|
DATA<0>        |s_SET_o<0>      |   13.756|
DATA<0>        |s_notRightR_o<0>|   14.191|
DATA<1>        |s_SET_o<1>      |   14.629|
DATA<1>        |s_notRightR_o<1>|   14.872|
DATA<2>        |s_SET_o<2>      |   11.753|
DATA<2>        |s_notRightR_o<2>|   11.991|
DATA<3>        |s_SET_o<3>      |   12.538|
DATA<3>        |s_notRightR_o<3>|   12.835|
MR             |s_SET_o<0>      |   15.042|
MR             |s_SET_o<1>      |   16.055|
MR             |s_SET_o<2>      |   13.305|
MR             |s_SET_o<3>      |   13.985|
MR             |s_notMR_o       |   12.166|
MR             |s_notRightR_o<0>|   15.433|
MR             |s_notRightR_o<1>|   16.470|
MR             |s_notRightR_o<2>|   14.036|
MR             |s_notRightR_o<3>|   14.813|
notPL          |s_PL_o          |   12.030|
notPL          |s_SET_o<0>      |   14.755|
notPL          |s_SET_o<1>      |   15.302|
notPL          |s_SET_o<2>      |   13.388|
notPL          |s_SET_o<3>      |   14.134|
notPL          |s_notRightR_o<0>|   15.010|
notPL          |s_notRightR_o<1>|   15.587|
notPL          |s_notRightR_o<2>|   14.041|
notPL          |s_notRightR_o<3>|   14.035|
---------------+----------------+---------+


Analysis completed Fri Nov 15 13:18:11 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 103 MB



