// Seed: 2661312066
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output id_8,
    input id_9
);
  always #(id_4) begin
    if (id_1)
      if (id_4 - 1) begin
        id_8 = 1;
        id_8 <= id_7;
        id_2 = 1'b0;
      end
  end
endmodule
