# Lab 11: 4-bit Shift Register with JK Flip-Flops

## ğŸ” Objective

This lab creates a **4-bit shift register** using two **74HC109 JK flip-flop ICs** configured as D flip-flops. A **555 timer** serves as the clock, and a button-injected input bit propagates through the flip-flops.

---

## ğŸ§ª Part A: Shift Register Construction

### ğŸ”§ Learning Goals

- Configure JK flip-flops as D flip-flops.
- Chain 4 D flip-flops into a shift register.
- Use an RC debouncer to clean push button input.
- Inject and observe bit trains shifting over time.

### ğŸ§± Components

- 2 Ã— 74HC109 JK Flip-Flop ICs
- LMC555 Timer IC
- 2 Ã— SPST Push buttons (In, RST)
- 4 Red LEDs (bit output)
- Yellow LED (clock debug)
- 330â„¦ resistors
- 10kâ„¦ resistors
- 1Mâ„¦ trimpot
- 2 Ã— 1ÂµF capacitors (for debounce)
- Breadboard, jumper wires
- 3V battery pack

### ğŸ“ Shift Register Behavior

- Injected bit shifts right on every rising clock edge.
- Reset button clears all flip-flops (0000).
- In button (debounced) injects â€œ1â€ into leftmost flip-flop.

### âš™ï¸ Implementation Steps

1. Build and test 555 square wave generator.
2. Connect 74HC109 pins to configure JK as D flip-flops.
3. Wire all CLR pins to a common RST push button.
4. Create debounce circuit for In button using RC pair.
5. Use Q outputs to drive red LEDs for bit visualization.
6. Inject sequences like:
   - `0000 â†’ 1000 â†’ 0100 â†’ 0010 â†’ 0001 â†’ 0000`
   - `0000 â†’ 1000 â†’ 1100 â†’ 0110 â†’ 0011 â†’ 0001 â†’ 0000`

### âš ï¸ Notes

- PRE unused (tied to Vcc), CLR used for reset.
- Clock drives all 4 flip-flops simultaneously.
- In button must be held long enough to coincide with clock rising edge.

---

## âœ… Outcomes

- Built and tested a fully functional 4-bit shift register.
- Verified injection and movement of 1s across flip-flops.
- Demonstrated debounce circuit and synchronized timing.
