<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/mult.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="kn">import</span> <span class="nn">ariane_pkg::*</span><span class="p">;</span>
<a name="l-2"></a>
<a name="l-3"></a><span class="k">module</span> <span class="n">mult</span> <span class="p">(</span>
<a name="l-4"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">clk_i</span><span class="p">,</span>
<a name="l-5"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-6"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">flush_i</span><span class="p">,</span>
<a name="l-7"></a>    <span class="k">input</span>  <span class="n">fu_data_t</span>                 <span class="n">fu_data_i</span><span class="p">,</span>
<a name="l-8"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">mult_valid_i</span><span class="p">,</span>
<a name="l-9"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">result_o</span><span class="p">,</span>
<a name="l-10"></a>    <span class="k">output</span> <span class="k">logic</span>                     <span class="n">mult_valid_o</span><span class="p">,</span>
<a name="l-11"></a>    <span class="k">output</span> <span class="k">logic</span>                     <span class="n">mult_ready_o</span><span class="p">,</span>
<a name="l-12"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">TRANS_ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mult_trans_id_o</span>
<a name="l-13"></a><span class="p">);</span>
<a name="l-14"></a>    <span class="k">logic</span>                     <span class="n">mul_valid</span><span class="p">;</span>
<a name="l-15"></a>    <span class="k">logic</span>                     <span class="n">div_valid</span><span class="p">;</span>
<a name="l-16"></a>    <span class="k">logic</span>                     <span class="n">div_ready_i</span><span class="p">;</span> <span class="c1">// receiver of division result is able to accept the result</span>
<a name="l-17"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">TRANS_ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mul_trans_id</span><span class="p">;</span>
<a name="l-18"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">TRANS_ID_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">div_trans_id</span><span class="p">;</span>
<a name="l-19"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">mul_result</span><span class="p">;</span>
<a name="l-20"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">div_result</span><span class="p">;</span>
<a name="l-21"></a>
<a name="l-22"></a>    <span class="k">logic</span>                     <span class="n">div_valid_op</span><span class="p">;</span>
<a name="l-23"></a>    <span class="k">logic</span>                     <span class="n">mul_valid_op</span><span class="p">;</span>
<a name="l-24"></a>    <span class="c1">// Input Arbitration</span>
<a name="l-25"></a>    <span class="k">assign</span> <span class="n">mul_valid_op</span> <span class="o">=</span> <span class="o">~</span><span class="n">flush_i</span> <span class="o">&amp;&amp;</span> <span class="n">mult_valid_i</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span> <span class="no">MUL</span><span class="p">,</span> <span class="no">MULH</span><span class="p">,</span> <span class="no">MULHU</span><span class="p">,</span> <span class="no">MULHSU</span><span class="p">,</span> <span class="no">MULW</span> <span class="p">});</span>
<a name="l-26"></a>    <span class="k">assign</span> <span class="n">div_valid_op</span> <span class="o">=</span> <span class="o">~</span><span class="n">flush_i</span> <span class="o">&amp;&amp;</span> <span class="n">mult_valid_i</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span> <span class="no">DIV</span><span class="p">,</span> <span class="no">DIVU</span><span class="p">,</span> <span class="no">DIVW</span><span class="p">,</span> <span class="no">DIVUW</span><span class="p">,</span> <span class="no">REM</span><span class="p">,</span> <span class="no">REMU</span><span class="p">,</span> <span class="no">REMW</span><span class="p">,</span> <span class="no">REMUW</span> <span class="p">});</span>
<a name="l-27"></a>
<a name="l-28"></a>    <span class="c1">// ---------------------</span>
<a name="l-29"></a>    <span class="c1">// Output Arbitration</span>
<a name="l-30"></a>    <span class="c1">// ---------------------</span>
<a name="l-31"></a>    <span class="c1">// we give precedence to multiplication as the divider supports stalling and the multiplier is</span>
<a name="l-32"></a>    <span class="c1">// just a dumb pipelined multiplier</span>
<a name="l-33"></a>    <span class="k">assign</span> <span class="n">div_ready_i</span>      <span class="o">=</span> <span class="p">(</span><span class="n">mul_valid</span><span class="p">)</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b0</span>         <span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-34"></a>    <span class="k">assign</span> <span class="n">mult_trans_id_o</span>  <span class="o">=</span> <span class="p">(</span><span class="n">mul_valid</span><span class="p">)</span> <span class="o">?</span> <span class="n">mul_trans_id</span> <span class="o">:</span> <span class="n">div_trans_id</span><span class="p">;</span>
<a name="l-35"></a>    <span class="k">assign</span> <span class="n">result_o</span>         <span class="o">=</span> <span class="p">(</span><span class="n">mul_valid</span><span class="p">)</span> <span class="o">?</span> <span class="n">mul_result</span>   <span class="o">:</span> <span class="n">div_result</span><span class="p">;</span>
<a name="l-36"></a>    <span class="k">assign</span> <span class="n">mult_valid_o</span>     <span class="o">=</span> <span class="n">div_valid</span> <span class="o">|</span> <span class="n">mul_valid</span><span class="p">;</span>
<a name="l-37"></a>    <span class="c1">// mult_ready_o = division as the multiplication will unconditionally be ready to accept new requests</span>
<a name="l-38"></a>
<a name="l-39"></a>    <span class="c1">// ---------------------</span>
<a name="l-40"></a>    <span class="c1">// Multiplication</span>
<a name="l-41"></a>    <span class="c1">// ---------------------</span>
<a name="l-42"></a>    <span class="n">multiplier</span> <span class="n">i_multiplier</span> <span class="p">(</span>
<a name="l-43"></a>        <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-44"></a>        <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-45"></a>        <span class="p">.</span><span class="n">trans_id_i</span>        <span class="p">(</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">trans_id</span>  <span class="p">),</span>
<a name="l-46"></a>        <span class="p">.</span><span class="n">operator_i</span>        <span class="p">(</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span>  <span class="p">),</span>
<a name="l-47"></a>        <span class="p">.</span><span class="n">operand_a_i</span>       <span class="p">(</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span> <span class="p">),</span>
<a name="l-48"></a>        <span class="p">.</span><span class="n">operand_b_i</span>       <span class="p">(</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span> <span class="p">),</span>
<a name="l-49"></a>        <span class="p">.</span><span class="n">result_o</span>          <span class="p">(</span> <span class="n">mul_result</span>   <span class="p">),</span>
<a name="l-50"></a>        <span class="p">.</span><span class="n">mult_valid_i</span>      <span class="p">(</span> <span class="n">mul_valid_op</span> <span class="p">),</span>
<a name="l-51"></a>        <span class="p">.</span><span class="n">mult_valid_o</span>      <span class="p">(</span> <span class="n">mul_valid</span>    <span class="p">),</span>
<a name="l-52"></a>        <span class="p">.</span><span class="n">mult_trans_id_o</span>   <span class="p">(</span> <span class="n">mul_trans_id</span> <span class="p">),</span>
<a name="l-53"></a>        <span class="p">.</span><span class="n">mult_ready_o</span>      <span class="p">(</span>              <span class="p">)</span> <span class="c1">// this unit is unconditionally ready</span>
<a name="l-54"></a>    <span class="p">);</span>
<a name="l-55"></a>
<a name="l-56"></a>    <span class="c1">// ---------------------</span>
<a name="l-57"></a>    <span class="c1">// Division</span>
<a name="l-58"></a>    <span class="c1">// ---------------------</span>
<a name="l-59"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">operand_b</span><span class="p">,</span> <span class="n">operand_a</span><span class="p">;</span>  <span class="c1">// input operands after input MUX (input silencing, word operations or full inputs)</span>
<a name="l-60"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">result</span><span class="p">;</span>                <span class="c1">// result before result mux</span>
<a name="l-61"></a>
<a name="l-62"></a>    <span class="k">logic</span>        <span class="n">div_signed</span><span class="p">;</span>            <span class="c1">// signed or unsigned division</span>
<a name="l-63"></a>    <span class="k">logic</span>        <span class="n">rem</span><span class="p">;</span>                   <span class="c1">// is it a reminder (or not a reminder e.g.: a division)</span>
<a name="l-64"></a>    <span class="k">logic</span>        <span class="n">word_op_d</span><span class="p">,</span> <span class="n">word_op_q</span><span class="p">;</span>  <span class="c1">// save whether the operation was signed or not</span>
<a name="l-65"></a>
<a name="l-66"></a>    <span class="c1">// is this a signed op?</span>
<a name="l-67"></a>    <span class="k">assign</span> <span class="n">div_signed</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span><span class="no">DIV</span><span class="p">,</span> <span class="no">DIVW</span><span class="p">,</span> <span class="no">REM</span><span class="p">,</span> <span class="no">REMW</span><span class="p">};</span>
<a name="l-68"></a>    <span class="c1">// is this a modulo?</span>
<a name="l-69"></a>    <span class="k">assign</span> <span class="n">rem</span>        <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span><span class="no">REM</span><span class="p">,</span> <span class="no">REMU</span><span class="p">,</span> <span class="no">REMW</span><span class="p">,</span> <span class="no">REMUW</span><span class="p">};</span>
<a name="l-70"></a>
<a name="l-71"></a>    <span class="c1">// prepare the input operands and control divider</span>
<a name="l-72"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-73"></a>        <span class="c1">// silence the inputs</span>
<a name="l-74"></a>        <span class="n">operand_a</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-75"></a>        <span class="n">operand_b</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-76"></a>        <span class="c1">// control signals</span>
<a name="l-77"></a>        <span class="n">word_op_d</span>   <span class="o">=</span> <span class="n">word_op_q</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a>        <span class="c1">// we&#39;ve go a new division operation</span>
<a name="l-80"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">mult_valid_i</span> <span class="o">&amp;&amp;</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span><span class="no">DIV</span><span class="p">,</span> <span class="no">DIVU</span><span class="p">,</span> <span class="no">DIVW</span><span class="p">,</span> <span class="no">DIVUW</span><span class="p">,</span> <span class="no">REM</span><span class="p">,</span> <span class="no">REMU</span><span class="p">,</span> <span class="no">REMW</span><span class="p">,</span> <span class="no">REMUW</span><span class="p">})</span> <span class="k">begin</span>
<a name="l-81"></a>            <span class="c1">// is this a word operation?</span>
<a name="l-82"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="k">inside</span> <span class="p">{</span><span class="no">DIVW</span><span class="p">,</span> <span class="no">DIVUW</span><span class="p">,</span> <span class="no">REMW</span><span class="p">,</span> <span class="no">REMUW</span><span class="p">})</span> <span class="k">begin</span>
<a name="l-83"></a>                <span class="c1">// yes so check if we should sign extend this is only done for a signed operation</span>
<a name="l-84"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">div_signed</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-85"></a>                    <span class="n">operand_a</span> <span class="o">=</span> <span class="n">sext32</span><span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-86"></a>                    <span class="n">operand_b</span> <span class="o">=</span> <span class="n">sext32</span><span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-87"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-88"></a>                    <span class="n">operand_a</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-89"></a>                    <span class="n">operand_b</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-90"></a>                <span class="k">end</span>
<a name="l-91"></a>
<a name="l-92"></a>                <span class="c1">// save whether we want sign extend the result or not, this is done for all word operations</span>
<a name="l-93"></a>                <span class="n">word_op_d</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-94"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-95"></a>                <span class="c1">// regular op</span>
<a name="l-96"></a>                <span class="n">operand_a</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">;</span>
<a name="l-97"></a>                <span class="n">operand_b</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">;</span>
<a name="l-98"></a>                <span class="n">word_op_d</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-99"></a>            <span class="k">end</span>
<a name="l-100"></a>        <span class="k">end</span>
<a name="l-101"></a>    <span class="k">end</span>
<a name="l-102"></a>
<a name="l-103"></a>    <span class="c1">// ---------------------</span>
<a name="l-104"></a>    <span class="c1">// Serial Divider</span>
<a name="l-105"></a>    <span class="c1">// ---------------------</span>
<a name="l-106"></a>    <span class="n">serdiv</span> <span class="p">#(</span>
<a name="l-107"></a>        <span class="p">.</span><span class="no">WIDTH</span>       <span class="p">(</span> <span class="mh">64</span> <span class="p">)</span>
<a name="l-108"></a>    <span class="p">)</span> <span class="n">i_div</span> <span class="p">(</span>
<a name="l-109"></a>        <span class="p">.</span><span class="n">clk_i</span>       <span class="p">(</span> <span class="n">clk_i</span>                <span class="p">),</span>
<a name="l-110"></a>        <span class="p">.</span><span class="n">rst_ni</span>      <span class="p">(</span> <span class="n">rst_ni</span>               <span class="p">),</span>
<a name="l-111"></a>        <span class="p">.</span><span class="n">id_i</span>        <span class="p">(</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">trans_id</span>   <span class="p">),</span>
<a name="l-112"></a>        <span class="p">.</span><span class="n">op_a_i</span>      <span class="p">(</span> <span class="n">operand_a</span>            <span class="p">),</span>
<a name="l-113"></a>        <span class="p">.</span><span class="n">op_b_i</span>      <span class="p">(</span> <span class="n">operand_b</span>            <span class="p">),</span>
<a name="l-114"></a>        <span class="p">.</span><span class="n">opcode_i</span>    <span class="p">(</span> <span class="p">{</span><span class="n">rem</span><span class="p">,</span> <span class="n">div_signed</span><span class="p">}</span>    <span class="p">),</span> <span class="c1">// 00: udiv, 10: urem, 01: div, 11: rem</span>
<a name="l-115"></a>        <span class="p">.</span><span class="n">in_vld_i</span>    <span class="p">(</span> <span class="n">div_valid_op</span>         <span class="p">),</span>
<a name="l-116"></a>        <span class="p">.</span><span class="n">in_rdy_o</span>    <span class="p">(</span> <span class="n">mult_ready_o</span>         <span class="p">),</span>
<a name="l-117"></a>        <span class="p">.</span><span class="n">flush_i</span>     <span class="p">(</span> <span class="n">flush_i</span>              <span class="p">),</span>
<a name="l-118"></a>        <span class="p">.</span><span class="n">out_vld_o</span>   <span class="p">(</span> <span class="n">div_valid</span>            <span class="p">),</span>
<a name="l-119"></a>        <span class="p">.</span><span class="n">out_rdy_i</span>   <span class="p">(</span> <span class="n">div_ready_i</span>          <span class="p">),</span>
<a name="l-120"></a>        <span class="p">.</span><span class="n">id_o</span>        <span class="p">(</span> <span class="n">div_trans_id</span>         <span class="p">),</span>
<a name="l-121"></a>        <span class="p">.</span><span class="n">res_o</span>       <span class="p">(</span> <span class="n">result</span>               <span class="p">)</span>
<a name="l-122"></a>    <span class="p">);</span>
<a name="l-123"></a>
<a name="l-124"></a>    <span class="c1">// Result multiplexer</span>
<a name="l-125"></a>    <span class="c1">// if it was a signed word operation the bit will be set and the result will be sign extended accordingly</span>
<a name="l-126"></a>    <span class="k">assign</span> <span class="n">div_result</span> <span class="o">=</span> <span class="p">(</span><span class="n">word_op_q</span><span class="p">)</span> <span class="o">?</span> <span class="n">sext32</span><span class="p">(</span><span class="n">result</span><span class="p">)</span> <span class="o">:</span> <span class="n">result</span><span class="p">;</span>
<a name="l-127"></a>
<a name="l-128"></a>    <span class="c1">// ---------------------</span>
<a name="l-129"></a>    <span class="c1">// Registers</span>
<a name="l-130"></a>    <span class="c1">// ---------------------</span>
<a name="l-131"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-132"></a>        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-133"></a>            <span class="n">word_op_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-134"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-135"></a>            <span class="n">word_op_q</span> <span class="o">&lt;=</span> <span class="n">word_op_d</span><span class="p">;</span>
<a name="l-136"></a>        <span class="k">end</span>
<a name="l-137"></a>    <span class="k">end</span>
<a name="l-138"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>