// Seed: 4109527495
module module_0 ();
  logic id_1;
  ;
  id_2 :
  assert property (@(-1 or posedge -1 * 1) 1)
  else;
  assign module_1.id_9 = 0;
  assign id_1 = ~-1'b0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd90
) (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire _id_5#(
        .id_15(1),
        .id_16(!1),
        .id_17(1),
        .id_18(1),
        .id_19(1)
    ),
    input tri id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    input wor id_13
);
  wire [id_5 : 1 'b0] id_20;
  module_0 modCall_1 ();
endmodule
