// Seed: 1636198221
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3
    , id_8,
    output uwire id_4,
    output supply0 id_5,
    input wand id_6
);
  wire id_9;
  assign id_5 = 1 ? 1 : id_1 ? 1 : 1;
  wire id_10 = id_9;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output uwire id_7,
    output supply1 id_8,
    input supply1 id_9
);
  assign id_2 = 1;
  module_0(
      id_6, id_6, id_6, id_9, id_5, id_8, id_0
  );
endmodule
