// subsys_jtg_mst.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module subsys_jtg_mst (
		output wire [31:0]  fpga_m_master_address,          //    fpga_m_master.address
		input  wire [31:0]  fpga_m_master_readdata,         //                 .readdata
		output wire         fpga_m_master_read,             //                 .read
		output wire         fpga_m_master_write,            //                 .write
		output wire [31:0]  fpga_m_master_writedata,        //                 .writedata
		input  wire         fpga_m_master_waitrequest,      //                 .waitrequest
		input  wire         fpga_m_master_readdatavalid,    //                 .readdatavalid
		output wire [3:0]   fpga_m_master_byteenable,       //                 .byteenable
		output wire         fpga_m2ocm_pb_s0_waitrequest,   // fpga_m2ocm_pb_s0.waitrequest
		output wire [127:0] fpga_m2ocm_pb_s0_readdata,      //                 .readdata
		output wire         fpga_m2ocm_pb_s0_readdatavalid, //                 .readdatavalid
		input  wire [0:0]   fpga_m2ocm_pb_s0_burstcount,    //                 .burstcount
		input  wire [127:0] fpga_m2ocm_pb_s0_writedata,     //                 .writedata
		input  wire [17:0]  fpga_m2ocm_pb_s0_address,       //                 .address
		input  wire         fpga_m2ocm_pb_s0_write,         //                 .write
		input  wire         fpga_m2ocm_pb_s0_read,          //                 .read
		input  wire [15:0]  fpga_m2ocm_pb_s0_byteenable,    //                 .byteenable
		input  wire         fpga_m2ocm_pb_s0_debugaccess,   //                 .debugaccess
		input  wire         fpga_m2ocm_pb_m0_waitrequest,   // fpga_m2ocm_pb_m0.waitrequest
		input  wire [127:0] fpga_m2ocm_pb_m0_readdata,      //                 .readdata
		input  wire         fpga_m2ocm_pb_m0_readdatavalid, //                 .readdatavalid
		output wire [0:0]   fpga_m2ocm_pb_m0_burstcount,    //                 .burstcount
		output wire [127:0] fpga_m2ocm_pb_m0_writedata,     //                 .writedata
		output wire [17:0]  fpga_m2ocm_pb_m0_address,       //                 .address
		output wire         fpga_m2ocm_pb_m0_write,         //                 .write
		output wire         fpga_m2ocm_pb_m0_read,          //                 .read
		output wire [15:0]  fpga_m2ocm_pb_m0_byteenable,    //                 .byteenable
		output wire         fpga_m2ocm_pb_m0_debugaccess,   //                 .debugaccess
		output wire [31:0]  hps_m_master_address,           //     hps_m_master.address
		input  wire [31:0]  hps_m_master_readdata,          //                 .readdata
		output wire         hps_m_master_read,              //                 .read
		output wire         hps_m_master_write,             //                 .write
		output wire [31:0]  hps_m_master_writedata,         //                 .writedata
		input  wire         hps_m_master_waitrequest,       //                 .waitrequest
		input  wire         hps_m_master_readdatavalid,     //                 .readdatavalid
		output wire [3:0]   hps_m_master_byteenable,        //                 .byteenable
		input  wire         clk_clk,                        //              clk.clk
		input  wire         reset_reset_n                   //            reset.reset_n
	);

	wire    jtag_clk_out_clk_clk;        // jtag_clk:out_clk -> [fpga_m2ocm_pb:clk, fpga_m:clk_clk, hps_m:clk_clk, jtag_rst_in:clk]
	wire    jtag_rst_in_out_reset_reset; // jtag_rst_in:out_reset_n -> [fpga_m2ocm_pb:reset, fpga_m:clk_reset_reset, hps_m:clk_reset_reset]

	fpga_m fpga_m (
		.clk_clk              (jtag_clk_out_clk_clk),         //   input,   width = 1,          clk.clk
		.clk_reset_reset      (~jtag_rst_in_out_reset_reset), //   input,   width = 1,    clk_reset.reset
		.master_reset_reset   (),                             //  output,   width = 1, master_reset.reset
		.master_address       (fpga_m_master_address),        //  output,  width = 32,       master.address
		.master_readdata      (fpga_m_master_readdata),       //   input,  width = 32,             .readdata
		.master_read          (fpga_m_master_read),           //  output,   width = 1,             .read
		.master_write         (fpga_m_master_write),          //  output,   width = 1,             .write
		.master_writedata     (fpga_m_master_writedata),      //  output,  width = 32,             .writedata
		.master_waitrequest   (fpga_m_master_waitrequest),    //   input,   width = 1,             .waitrequest
		.master_readdatavalid (fpga_m_master_readdatavalid),  //   input,   width = 1,             .readdatavalid
		.master_byteenable    (fpga_m_master_byteenable)      //  output,   width = 4,             .byteenable
	);

	fpga_m2ocm_pb fpga_m2ocm_pb (
		.clk              (jtag_clk_out_clk_clk),           //   input,    width = 1,   clk.clk
		.reset            (~jtag_rst_in_out_reset_reset),   //   input,    width = 1, reset.reset
		.s0_waitrequest   (fpga_m2ocm_pb_s0_waitrequest),   //  output,    width = 1,    s0.waitrequest
		.s0_readdata      (fpga_m2ocm_pb_s0_readdata),      //  output,  width = 128,      .readdata
		.s0_readdatavalid (fpga_m2ocm_pb_s0_readdatavalid), //  output,    width = 1,      .readdatavalid
		.s0_burstcount    (fpga_m2ocm_pb_s0_burstcount),    //   input,    width = 1,      .burstcount
		.s0_writedata     (fpga_m2ocm_pb_s0_writedata),     //   input,  width = 128,      .writedata
		.s0_address       (fpga_m2ocm_pb_s0_address),       //   input,   width = 18,      .address
		.s0_write         (fpga_m2ocm_pb_s0_write),         //   input,    width = 1,      .write
		.s0_read          (fpga_m2ocm_pb_s0_read),          //   input,    width = 1,      .read
		.s0_byteenable    (fpga_m2ocm_pb_s0_byteenable),    //   input,   width = 16,      .byteenable
		.s0_debugaccess   (fpga_m2ocm_pb_s0_debugaccess),   //   input,    width = 1,      .debugaccess
		.m0_waitrequest   (fpga_m2ocm_pb_m0_waitrequest),   //   input,    width = 1,    m0.waitrequest
		.m0_readdata      (fpga_m2ocm_pb_m0_readdata),      //   input,  width = 128,      .readdata
		.m0_readdatavalid (fpga_m2ocm_pb_m0_readdatavalid), //   input,    width = 1,      .readdatavalid
		.m0_burstcount    (fpga_m2ocm_pb_m0_burstcount),    //  output,    width = 1,      .burstcount
		.m0_writedata     (fpga_m2ocm_pb_m0_writedata),     //  output,  width = 128,      .writedata
		.m0_address       (fpga_m2ocm_pb_m0_address),       //  output,   width = 18,      .address
		.m0_write         (fpga_m2ocm_pb_m0_write),         //  output,    width = 1,      .write
		.m0_read          (fpga_m2ocm_pb_m0_read),          //  output,    width = 1,      .read
		.m0_byteenable    (fpga_m2ocm_pb_m0_byteenable),    //  output,   width = 16,      .byteenable
		.m0_debugaccess   (fpga_m2ocm_pb_m0_debugaccess)    //  output,    width = 1,      .debugaccess
	);

	hps_m hps_m (
		.clk_clk              (jtag_clk_out_clk_clk),         //   input,   width = 1,          clk.clk
		.clk_reset_reset      (~jtag_rst_in_out_reset_reset), //   input,   width = 1,    clk_reset.reset
		.master_reset_reset   (),                             //  output,   width = 1, master_reset.reset
		.master_address       (hps_m_master_address),         //  output,  width = 32,       master.address
		.master_readdata      (hps_m_master_readdata),        //   input,  width = 32,             .readdata
		.master_read          (hps_m_master_read),            //  output,   width = 1,             .read
		.master_write         (hps_m_master_write),           //  output,   width = 1,             .write
		.master_writedata     (hps_m_master_writedata),       //  output,  width = 32,             .writedata
		.master_waitrequest   (hps_m_master_waitrequest),     //   input,   width = 1,             .waitrequest
		.master_readdatavalid (hps_m_master_readdatavalid),   //   input,   width = 1,             .readdatavalid
		.master_byteenable    (hps_m_master_byteenable)       //  output,   width = 4,             .byteenable
	);

	jtag_clk jtag_clk (
		.in_clk  (clk_clk),              //   input,  width = 1,  in_clk.clk
		.out_clk (jtag_clk_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	jtag_rst_in jtag_rst_in (
		.clk         (jtag_clk_out_clk_clk),        //   input,  width = 1,       clk.clk
		.in_reset_n  (reset_reset_n),               //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (jtag_rst_in_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

endmodule
