;; =============================================================================
;; Copyright (C) 1997 - 2022 Synaptics Incorporated.  All rights reserved.
;; 
;; This material contains information that is proprietary to Synaptics
;; Incorporated. The holder of this document shall treat all information
;; contained herein as confidential, shall use the information only for its
;; intended purpose and in conjunction with Synaptics products, and shall protect
;; the information in whole or part from duplication, disclosure to any other
;; party, or dissemination in any media without the written permission of
;; Synaptics Incorporated.
;; 
;; Information contained herein is provided AS-IS, with no express or implied
;; warranties. SYNAPTICS HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
;; INCLUDING, WITHOUT LIMITATION, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
;; PARTICULAR PURPOSE, AND NONINFRINGEMENT. SYNAPTICS ASSUMES NO LIABILITY
;; WHATSOEVER, INCLUDING NO LIABILTY FOR INTELLECTUAL PROPERTY INFRINGEMENT, FOR
;; ANY DAMAGES, INCLUDING ANY SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL
;; DAMAGES RESULTING FROM THE USE OF THE INFORMATION CONTAINED HEREIN. This
;; material conveys no express or implied licenses to any intellectual property
;; rights belonging to Synaptics or any other party. Synaptics may, from time to
;; time and at its sole option, update the information contained herein without
;; notice.
;; 
;; Synaptics Incorporated
;; 1251 McKay Dr.
;; San Jose, CA 95131
;; (408) 904-1100
;; =============================================================================

;; ========= CLKRST =========

Block "CLKRST" {

Address: 0x20000000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536805902

  Register "CLKRST_FRO_CTL" {
    Offset:  0x000000
    Description: "Free-Running Oscillator (FRO) Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0001FF01
    Write Mask:  0x0001FF01
    Reset Value: 0x00005A01

    Bits "FRO_FTRIM_COARSE" {
      Position: 16..12
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "FRO Free-Running Oscillator Coarse Frequency Trim%%0A100KHz per step at 18MHz.%%0A5'h0F: 450KHz"
      Defines:  "oport=o_reg_fro_ftrim_coarse"
    }
    Bits "FRO_FTRIM_FINE" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "FRO Free-Running Oscillator Fine Frequency Trim%%0A140KHz per step at 18MHz.%%0A4'h5:50KHz"
      Defines:  "oport=o_reg_fro_ftrim_fine"
    }
    Bits "FRO_HW_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reserved. Use CLKRST_CLK_SRC_EN.FRO_EN instead.%%0AFRO Free-Running Oscillator Enable. FRO is expected to self-start after power-up.%%0A1'b1: Enables the FRO.%%0A1'b0: Disables the FRO."
    }
  }

  Register "CLKRST_LSO_TRIM" {
    Offset:  0x000008
    Description: "Low-Speed Oscillator (LSO) Trim Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x000002EE

    Bits "LSO_FREQ_ADJ" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000002EE
      Comment:  "LSO Low-Speed Oscillator Frequency Adjustment Trim%%0A12'd750: Number of OSC_CLK (24MHz) clock cycles per LSO clock cycle.%%0A12'd0 to 12'h4095, except for 12'd750: Reserved for Manufacturing."
    }
  }

  Register "SYSCLK_SYS_CTRL_0" {
    Offset:  0x000010
    Description: "SysClk CTRL 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000010FF
    Write Mask:  0x000010FF
    Reset Value: 0x000010FC

    Bits "SYSCLK_PLL_RST" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "System PLL reset"
    }
    Bits "REFCLK_PD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "SysClk reference clock powerdown selects[0] - SysClk ref clock powerdown[1] - Test ref clock powerdown[2] - DP Rx ref clock powerdown[3] - USB ref clock powerdown[4] - ABE TX0 ref clock powerdown[5] - VID TX0 ref clock powerdown[6] - ABE TX1 ref clock powerdown[7] - VID TX1 ref clock powerdown"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_PD"
    }
  }

  Register "SYSCLK_SYS_CTRL_1" {
    Offset:  0x000014
    Description: "SysClk CTRL 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x08411308

    Bits "REFCLK_ABE_TX1_DIVSEL" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "ABE 1 ref clock divide select[2:0] -> First Divider :'h0 : Div1=/4, 3'h1 : Div1=/5,'h2 : Div1=/6, 3'h3 : Div1=/2, 3'h5 : Div1=/3[5:3] -> Second divider :'h0 : Div2=/4, 3'h1 : Div2=/5,'h2 : Div2=/6, 3'h3 : Div2=/2, 3'h5 : Div2=/3[6]: 1'b0 - Div1 only, 1'b1 - Div1*Div2"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_ABE_TX1_DIVSEL"
    }
    Bits "REFCLK_ABE_TX0_DIVSEL" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000041
      Comment:  "ABE 0 ref clock divide select[2:0] -> First Divider :'h0 : Div1=/4, 3'h1 : Div1=/5,'h2 : Div1=/6, 3'h3 : Div1=/2, 3'h5 : Div1=/3[5:3] -> Second divider :'h0 : Div2=/4, 3'h1 : Div2=/5,'h2 : Div2=/6, 3'h3 : Div2=/2, 3'h5 : Div2=/3[6]: 1'b0 - Div1 only, 1'b1 - Div1*Div2"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_ABE_TX0_DIVSEL"
    }
    Bits "REFCLK_USB_DIVSEL" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000013
      Comment:  "USB ref clock divide select & PD controls[2:0] :  3'h0 : Div /4'h1 : Div /5, 3'h2 : Div /6'h3 : Div /2, 3'h5 : Div /3[3] : Alternate PD for USB RefClk[4] : Alternate PD for LFPS RefClk[6:5] - unused"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_USB_DIVSEL"
    }
    Bits "REFCLK_DP_RX_DIVSEL" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DP RX ref clock divide select[2:0] :  3'h0 : Div /4'h1 : Div /5, 3'h2 : Div /6'h3 : Div /2, 3'h5 : Div /3[6:3] - unused"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_DP_RX_DIVSEL"
    }
  }

  Register "SYSCLK_SYS_CTRL_2" {
    Offset:  0x000018
    Description: "SysClk CTRL 2"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x59192942

    Bits "REFCLK_TEST_DIVSEL" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000059
      Comment:  "Test clock divider select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details."
      Defines:  "oport=o_reg_SYSCLK_REFCLK_TEST_DIVSEL"
    }
    Bits "REFCLK_SYS_DIVSEL" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "System clock divider select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details."
      Defines:  "oport=o_reg_SYSCLK_REFCLK_SYS_DIVSEL"
    }
    Bits "REFCLK_VID_TX1_DIVSEL" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000029
      Comment:  "TX1 video PLL ref clock divide Select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details."
      Defines:  "oport=o_reg_SYSCLK_REFCLK_VID_TX1_DIVSEL"
    }
    Bits "REFCLK_VID_TX0_DIVSEL" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000042
      Comment:  "TX0 video PLL ref clock divide select%%0ADIVSEL: Clock (MHz)%%0A7'h59: 600.0%%0A7'h42: 500.0%%0A7'h18: 375.0%%0A7'h19: 300.0%%0A7'h28: 250.0%%0A7'h29: 200.0%%0A7'h00: 187.5%%0A7'h2A: 166.7%%0A7'h01: 150.0%%0A7'h02: 125.0%%0A7'h09: 120.0%%0A7'h0A: 100.0%%0A7'h12: 083.3"
      Defines:  "oport=o_reg_SYSCLK_REFCLK_VID_TX0_DIVSEL"
    }
  }

  Register "SYSCLK_SYS_CTRL_3" {
    Offset:  0x00001C
    Description: "SysClk CTRL 4"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000061

    Bits "XOSC_RETCIN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Xtal Osc Retention"
      Defines:  "oport=o_reg_SYSCLK_XOSC_RETCIN"
    }
    Bits "XOSC_GMSEL" {
      Position: 6..3
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Xtal Osc Gain Margin Select"
      Defines:  "oport=o_reg_SYSCLK_XOSC_GMSEL"
    }
    Bits "XOSC_INTERNAL_RES" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Xtal Osc Internal Resistor Select"
      Defines:  "oport=o_reg_SYSCLK_XOSC_INTERNAL_RES"
    }
    Bits "XOSC_BYPASS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Xtal Osc Bypass Select"
      Defines:  "oport=o_reg_SYSCLK_XOSC_BYPASS"
    }
    Bits "XOSC_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Xtal Osc Enable"
    }
  }

  Register "SYSCLK_DP_SYS_SSDSM_0" {
    Offset:  0x000020
    Description: "SSDSM CTRL 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x001FFFFF
    Write Mask:  0x001FFFFF
    Reset Value: 0x001C485E

    Bits "DP_SSDSM_LCK_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "SSC module SSDSM lock reset"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_LCK_RST"
    }
    Bits "DP_SSDSM_RESET" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "SSC module SSDSM reset"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_RESET"
    }
    Bits "DP_SSDSM_SSC_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Global SSC enable"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_SSC_EN"
    }
    Bits "DP_SSDSM_OFFSET_HI" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SSC parameters MSB - Modulation offset MSB, see above"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_OFFSET_HI"
    }
    Bits "DP_SSDSM_DEV" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "SSC modulation deviation'h7: 7000ppm'h6: 6000ppm'h5: 5000ppm'h4: 4000ppm'h3: 3000ppm'h2: 2000ppm"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_DEV"
    }
    Bits "DP_SSDSM_FREQ" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x0000085E
      Comment:  "SSC modulation frequency'd2044: 33 KHz'd2076: 32.5 KHz'd2108: 32 KHz'd2142: 31.5 KHz - default'd2176: 31 KHz'd2212: 30.5 KHz'd2249: 30 KHz"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_FREQ"
    }
  }

  Register "SYSCLK_DP_SYS_SSDSM_1" {
    Offset:  0x000024
    Description: "SysClk SSDSM 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00008083

    Bits "DP_SSDSM_OFFSET_LO" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00008083
      Comment:  "SSC modulation offset[SSDSM_OFFSET_HI, SSDSM_OFFSET_LO]'h38000: 0ppm'h38042: 200ppm'h38083: 400ppm'h380C5: 600ppm'h38106: 800ppm'h38148: 1000ppm'h38189: 1200ppm'h381CB: 1400ppm"
      Defines:  "oport=o_reg_SYSCLK_DP_SSDSM_OFFSET_LO"
    }
  }

  Register "SYSCLK_USB_SYS_SSDSM_0" {
    Offset:  0x000028
    Description: "SSDSM CTRL 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x001FFFFF
    Write Mask:  0x001FFFFF
    Reset Value: 0x001C485E

    Bits "USB_SSDSM_LCK_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "SSC module SSDSM lock reset"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_LCK_RST"
    }
    Bits "USB_SSDSM_RESET" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "SSC module SSDSM reset"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_RESET"
    }
    Bits "USB_SSDSM_SSC_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Global SSC enable"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_SSC_EN"
    }
    Bits "USB_SSDSM_OFFSET_HI" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SSC parameters MSB - Modulation offset MSB, see above"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_OFFSET_HI"
    }
    Bits "USB_SSDSM_DEV" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "SSC modulation deviation'h7: 7000ppm'h6: 6000ppm'h5: 5000ppm'h4: 4000ppm'h3: 3000ppm'h2: 2000ppm"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_DEV"
    }
    Bits "USB_SSDSM_FREQ" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x0000085E
      Comment:  "SSC modulation frequency'd2044: 33 KHz'd2076: 32.5 KHz'd2108: 32 KHz'd2142: 31.5 KHz - default'd2176: 31 KHz'd2212: 30.5 KHz'd2249: 30 KHz"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_FREQ"
    }
  }

  Register "SYSCLK_USB_SYS_SSDSM_1" {
    Offset:  0x00002C
    Description: "SysClk SSDSM 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00008083

    Bits "USB_SSDSM_OFFSET_LO" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00008083
      Comment:  "SSC modulation offset[SSDSM_OFFSET_HI, SSDSM_OFFSET_LO]'h38000: 0ppm'h38042: 200ppm'h38083: 400ppm'h380C5: 600ppm'h38106: 800ppm'h38148: 1000ppm'h38189: 1200ppm'h381CB: 1400ppm"
      Defines:  "oport=o_reg_SYSCLK_USB_SSDSM_OFFSET_LO"
    }
  }

  Register "SYSCLK_HSPLL_CTRL_0" {
    Offset:  0x000030
    Description: "HSPLL CTRL 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x1F3F7F0F
    Write Mask:  0x1F3F7F0F
    Reset Value: 0x00000008

    Bits "HSPLL_REGBYP" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "QP regulator bypass"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_REGBYP"
    }
    Bits "HSPLL_RESTRIM" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regulator resistor trim - use main BGR value"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_RESTRIM"
    }
    Bits "HSPLL_RESERVED_0" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_RESERVED_0"
    }
    Bits "HSPLL_VCTRL_TEST" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local enable for VCTRL test node"
    }
    Bits "HSPLL_TESTDRV_DIG" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital test output enable"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_TESTDRV_DIG"
    }
    Bits "HSPLL_TESTDRV_ANA" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Need to update - Test output select: resistor grounding, n-p=R=4.43k: vdd/vss noise testing, p-vss, n-vdd: standard vt ring osc: pll refclk (270MHz): pll fbclk (270MHz): pll vc testing, p-vc, n-vdd: bg 50uA (outp), p-pll bias, n-TCI test current: TCI PLL analog test out"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_TESTDRV_ANA"
    }
    Bits "HSPLL_QPREF" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "QP bias control for HSPLL: Igm bias: Ir bias"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QPREF"
    }
    Bits "HSPLL_REFDIV_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Ref input clock divider: 1'b0 = Div1"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_REFDIV_EN"
    }
    Bits "HSPLL_REFSEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Reference clock selectPLL only: Ref clock from system PLL: Ref clock from Vid PLL"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_REFSEL"
    }
    Bits "HSPLL_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Power down"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PD"
    }
  }

  Register "SYSCLK_HSPLL_CTRL_1" {
    Offset:  0x000034
    Description: "HSPLL CTRL 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xBFFFF3FF
    Write Mask:  0xBFFFF3FF
    Reset Value: 0x24C1D154

    Bits "HSPLL_PLL_PDN_INT" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL powerdown control"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PLL_PDN_INT"
    }
    Bits "HSPLL_CKGEN_INT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL Clkgen module enable"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_CKGEN_INT"
    }
    Bits "HSPLL_PLL_RST_INT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force PLL open loop for VCO testing. QP off."
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PLL_RST_INT"
    }
    Bits "HSPLL_CMLMUX_CTRL" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Increase current from 1mA default to 1.4mA"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_CMLMUX_CTRL"
    }
    Bits "HSPLL_PLL_QP_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL charge pump enable"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PLL_QP_EN"
    }
    Bits "HSPLL_LPFR_DN_INT" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LPF resistor setting. Refer to LPFR_UP_INT."
      Defines:  "oport=o_reg_SYSCLK_HSPLL_LPFR_DN_INT"
    }
    Bits "HSPLL_LPFR_UP_INT" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LPFR_ADJ LPFR_DN_INT LPFR_UP_INT Resistance         00          11     500ohm         01          11     600ohm         00          01     700ohm         00          01     800ohm"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_LPFR_UP_INT"
    }
    Bits "HSPLL_VCTRL" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL Vc setting. LSB 5b binary, MSB thermo.PLL reset, PLL Vc forced to this value.testing, configuring this reg and measuring Vc fromdriver gives the fosc-Vc"
    }
    Bits "HSPLL_LPFR_ADJ" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LPF Resistor value adjust"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_LPFR_ADJ"
    }
    Bits "HSPLL_IPREDRVCTRL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL final main driver current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_IPREDRVCTRL"
    }
    Bits "HSPLL_ICMLMUXCTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL clkgen current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_ICMLMUXCTRL"
    }
    Bits "HSPLL_ICMLDIVCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL d2s current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_ICMLDIVCTRL"
    }
    Bits "HSPLL_ICMLBUFCTRL" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL osc buffer current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_ICMLBUFCTRL"
    }
    Bits "HSPLL_PULL_VC" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset PLL"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PULL_VC"
    }
    Bits "HSPLL_IPLLCTRL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "PLL global bias control: 50%%, 001: 62.5%%, 010: 75%%, 011: 87.5%%: 100%%, 101: 112.5%%, 110: 125%%, 111: 137.5%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_IPLLCTRL"
    }
  }

  Register "SYSCLK_HSPLL_CTRL_2" {
    Offset:  0x000038
    Description: "HSPLL CTRL 2"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x17F7FFFF
    Write Mask:  0x17F7FFFF
    Reset Value: 0x038400F0

    Bits "HSPLL_MODE" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mode sel for PLL post-divider, 0: PLLDIVEXT, 1: OUTDIVINT"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_MODE"
    }
    Bits "HSPLL_PLLDIVEXT" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.external mode to work: MODE=0: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_PLLDIVEXT"
    }
    Bits "HSPLL_REFCLK_DIV" {
      Position: 23..21
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "HSPLL RefClk Input Divide Selection'b100 : /2, 3'b110 : /3, 3'b010 : /4, 3'b011 : /5"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_REFCLK_DIV"
    }
    Bits "HSPLL_IGM_BIAS_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Igm bias enable"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_IGM_BIAS_EN"
    }
    Bits "HSPLL_CMLBUF_CTRL" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CML buffer swing setting:: 100, 001: 150, 010: 200, 011: 250: 300, 101: 350, 110: 400, 111: 450"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_CMLBUF_CTRL"
    }
    Bits "HSPLL_QP2_LOWBIAS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 low bias option: 100%%: 80%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QP2_LOWBIAS"
    }
    Bits "HSPLL_QP_LOWBIAS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump1 low bias option: 100%%: 80%%"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QP_LOWBIAS"
    }
    Bits "HSPLL_IQP2IN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 input current: 50uA, 1: 25uA"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_IQP2IN"
    }
    Bits "HSPLL_IQPIN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump1 input current: 50uA, 1: 25uA"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_IQPIN"
    }
    Bits "HSPLL_QP2_CTRL" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QP2_CTRL"
    }
    Bits "HSPLL_QP_CTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "PLL charge pump1 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QP_CTRL"
    }
    Bits "HSPLL_QP2ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "2nd charge pump enable"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_QP2ENABLE"
    }
    Bits "HSPLL_OUTDIVINT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.internal mode to work: MODE=1: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_OUTDIVINT"
    }
  }

  Register "SYSCLK_HSPLL_CTRL_3" {
    Offset:  0x00003C
    Description: "HSPLL CTRL 3"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x000002DB

    Bits "HSPLL_FBDIV" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x000002DB
      Comment:  "HSPLL feedback divider select[2:0] 3rd Divider :'h4 : /2, 3'h6: /3, 3'h2: /4, 3'h3 : /5[5:3] 2nd Divider[8:6] 1st Divider[9] 1'b0: No 3rd Divider, 1'b1: Yes 3rd Dividerx110: /8x118: /10x336: /18x3b6: /27x31c: /20x332: /24x0d8: /25x31a: /40x2db: /125"
      Defines:  "oport=o_reg_SYSCLK_HSPLL_FBDIV"
    }
  }

  Register "CORE_PLL_CTRL_0" {
    Offset:  0x000040
    Description: "CORE_PLL Control Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFF7F7FFF
    Write Mask:  0xFF7F7FFF
    Reset Value: 0x00683381

    Bits "CORE_PLL_TM_PLL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL Test Mode to select signal for AMON/DMON.%%0AOne-hot encoded. FW must only set at most, only 1-bit AMON on/high at any time.%%0AThe DMON bits [7:4] are reserved to 0.%%0Abits [7:4] DMON signal enable (Reserved to 0).%%0ABits [3:0] AMON signal enable (must only set at most, only 1-bit high at any time).%%0A3: vcpreg: 0.85 Typ%%0A2: vcoreg: 0.85 Typ%%0A1: vctln_buf: 0.45 Typ%%0A0: vctln_buf: 0.45 Typ"
    }
    Bits "CORE_PLL_FREQ_SEL" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "CORE_PLL Calibration Frequency Select%%0A3'd6: Calibration Divider selector of VCO /7: 168Mhz.%%0AAll other values. Reserved for Manufacturing Use."
      Defines:  "oport=o_reg_core_pll_freq_sel"
    }
    Bits "CORE_PLL_VCO_REG_TRIM" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "CORE_PLL Voltage Controlled Oscillator (VCO) Regulator Voltage Trim"
      Defines:  "oport=o_reg_core_pll_vco_reg_trim"
    }
    Bits "CORE_PLL_LPF_RES_TRIM" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "CORE_PLL Loop Filter (LPF) Damping Resistor Trim%%0A3'b011: 5k"
      Defines:  "oport=o_reg_core_pll_lpf_res_trim"
    }
    Bits "CORE_PLL_EN_VCTRL_BUF" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL Enable/select buffers for the two differential VCO Control (VCTRL) voltages to AMON and IVMON."
      Defines:  "oport=o_reg_core_pll_en_vctrl_buf"
    }
    Bits "CORE_PLL_CPBIAS_TRIM" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "CORE_PLL Charge Pump (CP) Bias Current Trim%%0A3'b011: 92u"
      Defines:  "oport=o_reg_core_pll_cpbias_trim"
    }
    Bits "CORE_PLL_CP_REG_TRIM" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "CORE_PLL Charge Pump (CP) Regulator Voltage Trim"
      Defines:  "oport=o_reg_core_pll_cp_reg_trim"
    }
    Bits "CORE_PLL_EN_LOW_BW" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL Enable/select Low Bandwidth."
      Defines:  "oport=o_reg_core_pll_en_low_bw"
    }
    Bits "CORE_PLL_SOFT_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Internal to the RISCV_CLK_RST Controller, CORE_PLL Software Reset combines with ASYNC_L0_RST_N (RESET_N-pin & PWR_OK) Hardware Reset to produce CORE_PLL_RST_N."
    }
    Bits "CORE_PLL_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "CORE_PLL Power Down%%0A1'b1: Power Down%%0A1'b0: Power Up"
      Defines:  "oport=o_reg_core_pll_pd"
    }
  }

  Register "CORE_PLL_CTRL_1" {
    Offset:  0x000044
    Description: "CORE_PLL Phase Lock Loop Control Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFF3FF00F
    Write Mask:  0xFF3FF00F
    Reset Value: 0x0E0E6004

    Bits "CORE_PLL_LVDS_PLL_REF_CLK_INV_RIGHT" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CORE_PLL LVDS_PLL Reference Clock Right-side. LVDS PLL Reference Clock high phase must be >= 50%%."
      Defines:  "oport=o_reg_core_pll_lvds_clk_inv_right"
    }
    Bits "CORE_PLL_LVDS_PLL_REF_CLK_INV_LEFT" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CORE_PLL LVDS_PLL Reference Clock Right-side. LVDS PLL Reference Clock high phase must be >= 50%%."
      Defines:  "oport=o_reg_core_pll_lvds_clk_inv_left"
    }
    Bits "CORE_PLL_LVDS_PLL_REF_CLK_RIGHT_DIV" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x0000000E
      Comment:  "CORE_PLL LVDS_PLL Reference Clock Right-side Frequency Divider. Frequency is VCO/(N/2)/2.%%0A6'd14: 100MHz%%0A6'd7 - 6'd0: Reserved. FW must not use these values."
      Defines:  "oport=o_reg_core_pll_lvds_clk_right_div"
    }
    Bits "CORE_PLL_LVDS_PLL_REF_CLK_LEFT_DIV" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x0000000E
      Comment:  "CORE_PLL LVDS_PLL Reference Clock Left-side Frequency Divider. Frequency is VCO/(N/2)/2.%%0A6'd14: 100MHz%%0A6'd7 - 6'd0: Reserved. FW must not use these values."
      Defines:  "oport=o_reg_core_pll_lvds_clk_left_div"
    }
    Bits "CORE_PLL_DISPLAY_CLK_DIV" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "CORE_PLL Display Clock Frequency Divider Frequency is VCO/(N/2)/2.%%0A4'd6: 233MHz%%0A4'd5 - 6'd0: Reserved. FW must not use these values."
      Defines:  "oport=o_reg_core_pll_display_clk_div"
    }
    Bits "CORE_PLL_CLK_DIV" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CORE_PLL Core CPU Clock Frequency Divider. Frequency is VCO/(N/2)/2.%%0A4'd4: 350MHz%%0A4'd3 - 6'd0: Reserved. FW must not use these values."
      Defines:  "oport=o_reg_core_pll_clk_div"
    }
  }

  Register "CORE_PLL_CAL_CTRL_0" {
    Offset:  0x000050
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFF003F
    Write Mask:  0xFFFF003F
    Reset Value: 0x00050020

    Bits "CORE_PLL_CAL_LOCK_DET_ERR_ALLOW" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "CORE_PLL_CAL Lock Detect Tolerance of the Error Allowed. For example: if Lock_detect time is fixed at 500 cycles, PLL_CLK_RATIO=9, it is expected to count to 4500, then 5 means 0.1%% of the error range.%%0A16'd 5: default value"
      Defines:  "oport=lock_det_err_allow, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_LOCK_LOOP_MAX" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Maximum number of Lock Loop iterations/attempts.%%0A 6'd 32: default value"
      Defines:  "oport=lock_loop_max, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_CTRL_1" {
    Offset:  0x000054
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FF01
    Write Mask:  0x0000FF01
    Reset Value: 0x00000000

    Bits "CORE_PLL_CAL_PLL_TRIM_OVERWRITE" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Trim Overwrite value."
      Defines:  "oport=pll_trim_overwrite, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_PLL_TRIM_OVERWRITE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Trim overwrite enable. If high, force cal_on to low and cal_done to high. Note that FW must not enable/disable CORE_PLL_CAL_PLL_TRIM_OVERWRITE_EN at the same time as changing CORE_PLL_CAL_EN."
      Defines:  "oport=pll_trim_overwrite_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_CTRL_2" {
    Offset:  0x000058
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 2"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000080

    Bits "CORE_PLL_CAL_T_CLK_STABLE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Time (in terms of 24MHz REF_CLK cycles) to idle before the start of PLL Calibration%%0A16'd 128: default value"
      Defines:  "oport=t_clk_stable, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_CTRL_3" {
    Offset:  0x00005C
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 3"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x006401F4

    Bits "CORE_PLL_CAL_T_PLL_FB" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000064
      Comment:  "Wait time between each calibration in units of REF_CLK cycles.%%0A16'd 100 default value"
      Defines:  "oport=t_pll_fb, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_T_PLL_CAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000001F4
      Comment:  "Time of each calibration in units of REF_CLK cycles.%%0A16'd 500 default value%%0ANote that 16'd4 - 16'd0 are reserved."
      Defines:  "oport=t_pll_cal, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_CTRL_4" {
    Offset:  0x000060
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 4"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x00230020

    Bits "CORE_PLL_CAL_ERR_ALLOW" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000023
      Comment:  "CORE_PLL_CAL Tolerance of the Error Allowed.%%0AFor example: if T_PLL_CAL=500, PLL_CLK_RATIO=7, it is expected to count to 3500, 35 then means 1%% of the error range."
      Defines:  "oport=pll_cal_err_allow, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_PLL_LOOP_MAX" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Maximum number of Calibration Loop iterations/attempts.%%0A8'd 32: default value"
      Defines:  "oport=pll_loop_max, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_CTRL_5" {
    Offset:  0x000064
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 5"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x001FFF07
    Write Mask:  0x001FFF07
    Reset Value: 0x00075200

    Bits "CORE_PLL_CAL_PLL_CLK_RATIO" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "CAL_CLK to REF_CLK ratio.%%0A5'd 7: default value. Example: 168MHz/24MHz."
      Defines:  "oport=pll_clk_ratio, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_PLL_TRIM_INIT" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000052
      Comment:  "CORE_PLL_CAL PLL VCO Trim Initial Value%%0A8'd 82: default value"
      Defines:  "oport=pll_trim_int, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_LOCK_DET_SSG_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables PLL Lock Detection with SSG mode. The present lock detection result is compared relative to the previous lock detection result."
      Defines:  "oport=ssg_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_LOCK_DET_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables PLL Lock Detection operation. Note that for -A0 Silicon: PLL_CAL must first have previously reached completion (without the use of pll_trim_overwrite_en)."
      Defines:  "oport=lock_det_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
    Bits "CORE_PLL_CAL_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables PLL CAL operation. Note that for -A0 Silicon, after power-up RESET_N goes high, there is automatic calibration start (it does not need pll_cal_en pulse)."
      Defines:  "oport=pll_cal_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
    }
  }

  Register "CORE_PLL_CAL_STS_0" {
    Offset:  0x000068
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 0"
    Defines: "safe=Always, skip"
    Read Mask:   0x0007FF07
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_CAL_LOCK_DET_TIMEOUT" {
      Position: 18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates LOCK_DET reached the maximum number of the lock-detection loop/iterations allowed, CORE_PLL_CAL_LOCK_LOOP_MAX."
    }
    Bits "CORE_PLL_CAL_LOCK_DET_DONE" {
      Position: 17
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates LOCK_DET  is done/locked."
    }
    Bits "CORE_PLL_CAL_LOCK_DET_ON" {
      Position: 16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates LOCK_DET is in progress."
    }
    Bits "CORE_PLL_CAL_TRIM" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "PLL_CAL to CORE_PLL CAL_TRIM bus monitor. For debug use only."
    }
    Bits "CORE_PLL_CAL_TIMEOUT" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates PLL_CAL reached the maximum number of PLL calibration loop/iterations, CORE_PLL_CAL_PLL_LOCK_MAX."
    }
    Bits "CORE_PLL_CAL_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates PLL_CAL is done/trimmed."
    }
    Bits "CORE_PLL_CAL_ON" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CORE_PLL_CAL is in progress."
    }
  }

  Register "CORE_PLL_CAL_STS_1" {
    Offset:  0x00006C
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1"
    Defines: "safe=Always, skip"
    Read Mask:   0x001FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_CAL_RESULT_STS" {
      Position: 20..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CORE_PLL_CAL PLL Calibration CAL_CLK Count Result Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
    }
  }

  Register "CORE_PLL_CAL_STS_2" {
    Offset:  0x000070
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1"
    Defines: "safe=Always, skip"
    Read Mask:   0x001FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_CAL_LOCK_DET_RESULT1_STS" {
      Position: 20..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CORE_PLL_CAL Lock Detection CAL_CLK Lock Count Result 1 Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
    }
  }

  Register "CORE_PLL_CAL_STS_3" {
    Offset:  0x000074
    Description: "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1"
    Defines: "safe=Always, skip"
    Read Mask:   0x001FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_CAL_LOCK_DET_RESULT2_STS" {
      Position: 20..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CORE_PLL_CAL Lock Detection CAL_CLK Lock Count Result 2 Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
    }
  }

  Register "CORE_PLL_SSG_CTRL_0" {
    Offset:  0x000080
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00325F93

    Bits "CORE_PLL_SSG_VSYNC_H_PERIOD" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "Number of steps per half vsync period, where each step is 8*ssg_clk cycle period.%%0A16'd 50: vsync 30khz (default)%%0A16'd 30000: vsync 50hz%%0A16'd 25000: vsync 60hz"
      Defines:  "oport=vsync_h_period, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_STEP" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00005F93
      Comment:  "Step Size: Amount of frac to change per each step period of 8 REF_CLK cycles."
      Defines:  "oport=ssg_step, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_1" {
    Offset:  0x000084
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F0FFFFF
    Write Mask:  0x7F0FFFFF
    Reset Value: 0x39071C71

    Bits "CORE_PLL_SSG_MN_INT_FORCE" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000039
      Comment:  "CORE_PLL_SSG MN Integer Force value if FORCE_EN is set."
      Defines:  "oport=mn_int_force, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_MN_FRAC_FORCE" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00071C71
      Comment:  "CORE_PLL_SSG MN Fraction Force value if FORCE_EN is set."
      Defines:  "oport=mn_frac_force, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_2" {
    Offset:  0x000088
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 2"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "CORE_PLL_SSG_FORCE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL_SSG Force Enable%%0A1'b1: Enable bypass of CORE_PLL_SSG and instead force outputs with MN_INT_FORCE and NM_FRAC_FORCE.%%0A1'b0: Disable bypass of CORE_PLL_SSG."
      Defines:  "oport=ssg_force_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_3" {
    Offset:  0x00008C
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 3"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F0FFFFF
    Write Mask:  0x7F0FFFFF
    Reset Value: 0x3B05C71C

    Bits "CORE_PLL_SSG_INT_TOP" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x0000003B
      Comment:  "CORE_PLL_SSG Integer Top Value"
      Defines:  "oport=int_top, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_FRAC_TOP" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x0005C71C
      Comment:  "CORE_PLL_SSG Fractional Top Value"
      Defines:  "oport=frac_top, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_4" {
    Offset:  0x000090
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 4"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F0FFFFF
    Write Mask:  0x7F0FFFFF
    Reset Value: 0x370871C6

    Bits "CORE_PLL_SSG_INT_BOTTOM" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000037
      Comment:  "CORE_PLL_SSG Integer Bottom Value"
      Defines:  "oport=int_bottom, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_FRAC_BOTTOM" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x000871C6
      Comment:  "CORE_PLL_SSG Fractional Bottom Value"
      Defines:  "oport=frac_bottom, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_5" {
    Offset:  0x000094
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 5"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x7F0FFFFF
    Write Mask:  0x7F0FFFFF
    Reset Value: 0x39071C71

    Bits "CORE_PLL_SSG_INT_CENTER" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000039
      Comment:  "CORE_PLL_SSG Integer Center Value"
      Defines:  "oport=int_center, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_FRAC_CENTER" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00071C71
      Comment:  "CORE_PLL_SSG Fractional Center Value"
      Defines:  "oport=frac_center, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_6" {
    Offset:  0x000098
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 6"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000031F
    Write Mask:  0x0000031F
    Reset Value: 0x0000000C

    Bits "CORE_PLL_SSG_VSYNC_SEL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Internal to the RISCV_CLK_RST Controller, CORE_PLL_SSG VSYNC Input Source Select.%%0ANote: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A3: disp_vsync1_int%%0A2: disp_vsync0_int%%0A1: Always '1'%%0A0: Always '0'. Use when CORE_PLL_SSG_AUTO_VSYNC_EN is enabled."
    }
    Bits "CORE_PLL_SSG_CROSSOVER_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Crossover Enable. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Programmable Crossover Mode. Use the CORE_PLL_SSG_INT_FRAC_POS_CROSSOVER and CORE_PLL_SSG_INT_FRAC_NET_CROSSVER register fields to assist with calculating the internal NFB value. When SDM (FRAC_DSM) is using 3-bit quantization mode, use ssg_crossover_en to set 3-bit quantization constants.%%0A1'b0: Disable Enable of SSG Programmable Crossover Mode. Use the 2-bit Quantization Mode constants 0xAAAAA and 0x55555 to assist with calculating the internal NFB value."
      Defines:  "oport=ssg_crossover_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_VSYNC_FREERUN_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Freerun Enable.: Ignore ssg_auto_vsync_en and vsync and vsync_half sync/restart wait-points. ssg_step determines the effective SSG cycle period. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG VSYNC Freerun Mode. In Freerun mode, SSG does not wait at half-vsync and vsync strobes to re-sync/re-start the SSG.%%0A1'b0: Disable of SSG VSYNC Freerun Mode. In non-Freerun mode, SSG waits at half-vsync and vsync strobes to re-sync/re-start the SSG."
      Defines:  "oport=ssg_vsync_freerun_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_AUTO_VSYNC_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Automatic VSYNC Enable. Ignores VSYNC_SEL and VSYNC signal. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Automatic, repeated generation of VSYNC.%%0A1'b0: Disable of SSG Automatic, repeated generation of VSYNC."
      Defines:  "oport=ssg_auto_vsync_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_CENTER_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Center Spread Mode Enable. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Center Spread Mode: starting at center, then ramping down to bottom, up to center, holds at center until next half-vsync, up to top, down to center, holds at center until next vsync. -A0 Silicon: Setting to 1 for characterization only because center spread initial downward movement may cause Display buffers to over/underflow.%%0A1'b0: Enable of SSG Down Spread Mode: starting at top, then ramping down to bottom, holds at bottom until next half-vsync, up to top, holds at top until next vsync."
      Defines:  "oport=ssg_center_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
    Bits "CORE_PLL_SSG_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Note that FW must not change CORE_PLL_SSG_EN when either PLL_CORE_CAL or PLL_CORE_LOCK accumulation counter periods are ending. %%0A1'b1: Enable of SSG ramping down/up.%%0A1'b0: CORE_PLL_SSG_FRAC_TOP and CORE_PLL_SSG_INT_TOP are passed to FRAC_DSM."
      Defines:  "oport=ssg_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_7" {
    Offset:  0x00009C
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 7"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x000B6DB4

    Bits "CORE_PLL_SSG_INT_FRAC_POS_CROSSOVER" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x000B6DB4
      Comment:  "CORE_PLL_SSG Integer.Fractional Positive/High Crossover Value. Must be setup at least 1-SSG_CLK (OSC_CLK) clock prior to enabling the SSG.%%0A0xB6DB4: 3-bit Quantization Int.Frac Crossover%%0A0xAAAAA: 2-bit Quantization Int.Frac Crossover"
      Defines:  "oport=ssg_int_frac_pos_crossover, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_CTRL_8" {
    Offset:  0x0000A0
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 8"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00092490

    Bits "CORE_PLL_SSG_INT_FRAC_NEG_CROSSOVER" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00092490
      Comment:  "CORE_PLL_SSG Integer/Fractional Negative/Low Crossover Value. Must be setup at least 1-SSG_CLK (OSC_CLK) clock prior to enabling the SSG.%%0A0x92490: 3-bit Quantization Int.Frac Crossover%%0A0x55555: 2-bit Quantization Int.Frac Crossover"
      Defines:  "oport=ssg_int_frac_neg_crossover, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
    }
  }

  Register "CORE_PLL_SSG_STS_0" {
    Offset:  0x0000A4
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Status Register 0"
    Defines: "safe=Always, skip"
    Read Mask:   0xFF0FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_SSG_NFB_CHANGED" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SSG to FRAC_DSM NFB_CHANGED bus monitor. For debug use only."
    }
    Bits "CORE_PLL_SSG_MN_INT" {
      Position: 30..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SSG to FRAC_DSM MN_INT bus monitor. For debug use only."
    }
    Bits "CORE_PLL_SSG_MN_FRAC" {
      Position: 19..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SSG to FRAC_DSM MN_FRAC bus monitor. For debug use only."
    }
  }

  Register "CORE_PLL_SSG_STS_1" {
    Offset:  0x0000A8
    Description: "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Status Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC0000000
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_SSG_TOP_REACH" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SSG TOP_REACHED bus monitor. Top value reached. For debug use only."
    }
    Bits "CORE_PLL_SSG_CENTER_REACH" {
      Position: 30
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SSG CENTER_REACHED bus monitor. Center value reached for the 2nd time. For debug use only."
    }
  }

  Register "CORE_PLL_FRAC_DSM_CTRL_0" {
    Offset:  0x0000B0
    Description: "CORE_PLL_FRAC_DSM Phase Lock Loop Fractional Delta-Sigma Modulator Control Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00003F0F
    Write Mask:  0x00003F0F
    Reset Value: 0x00000400

    Bits "CORE_PLL_FRAC_DSM_COEFF_SEL_3BITQ" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CORE_PLL_FRAC_DSM. 3 sets ofcoefficient selectors of the 3-bit Quantization Coefficients. Only applies to the 3-bit Quantization Mode. 2-bit Quantization Mode always selects {2'b00, 2'b01, 2'b00}.%%0ABits [5:4] Select one of four values for 3-bit Quantization Coefficient y_c3.%%0ABits [3:2] Select one of four values for 3-bit Quantization Coefficient y_c2.%%0ABits [1:0] Select one of four values for 3-bit Quantization Coefficient y_c1.%%0ASelectors:%%0A2'd3: Multiply by 8.%%0A2'd2: Multiply by 4.%%0A1'd1: Mulitply by 2.%%0A2'd0: Multiply by 1."
      Defines:  "oport=coeff_sel_3bitQ, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
    }
    Bits "CORE_PLL_FRAC_DSM_NFB_SYNC_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL_FRAC_DSM N FB Sync Enable.%%0A1'b1: Enable option for conventional SSG use as in a Core clk use.%%0A1'b0: Disable option for non-SSG use as in a TAC clk use."
      Defines:  "oport=nfb_sync_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
    }
    Bits "CORE_PLL_FRAC_DSM_DITHER" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Dither Mode%%0A1'b1: Enable of the dither, randomize the quantization result.%%0A1'b0: Disable of the dither."
      Defines:  "oport=dither, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
    }
    Bits "CORE_PLL_FRAC_DSM_QUANTMODE_2BIT_N" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CORE_PLL_FRAC_DSM Quantization Mode 2-Bit Active Low.%%0A1'b1: 3-bit Quantization Mode%%0A1'b0: 2-bit Quantization Mode"
      Defines:  "oport=quantmode_2bit_n, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
    }
    Bits "CORE_PLL_FRAC_DSM_INTMODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Integer Only  Mode"
      Defines:  "oport=intmode, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
    }
  }

  Register "CORE_PLL_FRAC_DSM_STS_0" {
    Offset:  0x0000B4
    Description: "CORE_PLL_FRAC_DSM Phase Lock Loop Fractional Delta-Sigma Modulator Status Register 0"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000077F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CORE_PLL_FRAC_DSM_FRAC_OUT" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Fractional DSM Twos-Complement Format Output for debug use only."
    }
    Bits "CORE_PLL_FRAC_DSM_PLL_NFB" {
      Position: 6..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Fractional DSM Feedback Divider for debug use only."
    }
  }

  Register "CLKRST_CLK_SRC_EN" {
    Offset:  0x0000C0
    Description: "Clock Source Enables Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00007FFF
    Write Mask:  0x00007FFF
    Reset Value: 0x000001C0

    Bits "TAC_ALT_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR TAC Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "LVDS_PLL_REF_ALT1_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS PLL Reference Alternative Clock 1 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "LVDS_PLL_REF_ALT0_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS PLL Reference Alternative Clock 0 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "DISP_ALT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display Pixel Data Pipeline Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "CHIM_HSO_ALT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Touch CPU Chimera HSO Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "HSO_ALT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO Alternative Clock Source Enable%%0ANote: Clock Mux Switch may take several clocks to synchronize prior to the actual mux switch taking place.%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "FRO_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "FRO Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "OSC_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "OSC Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "LSO_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LSO Clock Source Final Enable (LSO Enable is ordinarily always high)%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "TAC_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR TAC Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "LVDS_PLL_REF1_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS PLL Reference Clock 0 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "LVDS_PLL_REF0_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS PLL Reference Clock 1 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "DISP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display Pixel Data Pipeline Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "CHIM_HSO_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Touch CPU Chimera HSO Clock Source Final Enable (HSO Enable is also HW sequenced by power_ok and RESET_N and by OR'ing together all module HSO requests).%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
    Bits "HSO_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO Clock Source Final Enable (HSO Enable is also HW sequenced by power_ok and RESET_N and by OR'ing together all module HSO requests).%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
    }
  }

  Register "CLKRST_CLK_VALID_STS" {
    Offset:  0x0000C4
    Description: "Clock Valid Status Register%%0ASticky Status low when IE is set. Requires corresponding IE to be clear or a corresponding _IC to be set prior to allowing to return high when the status condition occurs."
    Defines: "safe=Always, skip"
    Read Mask:   0x00033FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "HSO_EN_REQ_HI_STS" {
      Position: 17
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR HSO_EN_REQ High%%0A1'b1: HSO_EN_REQ High%%0A1'b0: HSO_EN_REQ Low"
    }
    Bits "HSO_EN_REQ_LO_STS" {
      Position: 16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR HSO_EN_REQ Low%%0A1'b1: HSO_EN_REQ Low%%0A1'b0: HSO_EN_REQ High"
    }
    Bits "TAC_ALT_CLK_VALID_STS" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "LVDS_PLL_REF_ALT_CLK_VALID_STS" {
      Position: 12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "DISP_ALT_CLK_VALID_STS" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "CHIM_HSO_ALT_CLK_VALID_STS" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "HSO_ALT_CLK_VALID_STS" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "FRO_CLK_VALID_STS" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on FRO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "OSC_CLK_VALID_STS" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on OSC_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "LSO_CLK_VALID_STS" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "TAC_CLK_VALID_STS" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "LVDS_PLL_REF_CLK1_VALID_STS" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "LVDS_PLL_REF_CLK0_VALID_STS" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "DISP_CLK_VALID_STS" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "CHIM_HSO_CLK_VALID_STS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
    Bits "HSO_CLK_VALID_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
    }
  }

  Register "CLKRST_CLK_VALID_STS_CLR" {
    Offset:  0x0000C8
    Description: "Clock Valid Status Clear Register%%0AWriting is allowed to this register for Diagnostic Testing of Interrupts. Setting the CLR bit field allows diagnostic testing of the clearing of an interrupt without clearing the actual hardware cause of the interrupt."
    Defines: "safe=Always"
    Read Mask:   0x00000000
    Write Mask:  0x00033FFF
    Reset Value: 0x00000000

    Bits "HSO_EN_REQ_HI_STS_CLR" {
      Position: 17
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ High Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "HSO_EN_REQ_LO_STS_CLR" {
      Position: 16
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ Low Status Diagnostic Clear.%%0A1'b1: Clear corresponding STS%%0A1'b0: No action"
    }
    Bits "TAC_ALT_CLK_VALID_CLR" {
      Position: 13
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_ALT_CLK_VALID_STS_CLR" {
      Position: 12
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "DISP_ALT_CLK_VALID_STS_CLR" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "CHIM_HSO_ALT_CLK_VALID_STS_CLR" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "HSO_ALT_CLK_VALID_STS_CLR" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "FRO_CLK_VALID_STS_CLR" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "OSC_CLK_VALID_STS_CLR" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "LSO_CLK_VALID_STS_CLR" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "TAC_CLK_VALID_STS_CLR" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_CLK1_VALID_STS_CLR" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_CLK0_VALID_STS_CLR" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "DISP_CLK_VALID_STS_CLR" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "CHIM_HSO_CLK_VALID_STS_CLR" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
    Bits "HSO_CLK_VALID_STS_CLR" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
    }
  }

  Register "CLKRST_CLK_VALID_IE" {
    Offset:  0x0000CC
    Description: "Clock Valid Status Interrupt Enable Register"
    Defines: "safe=Always"
    Read Mask:   0x00033FFF
    Write Mask:  0x00033FFF
    Reset Value: 0x00000000

    Bits "HSO_EN_REQ_HI_IE" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ Goes High Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the HSO_EN_REQ changes from de-asserted low to asserted high.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "HSO_EN_REQ_LO_IE" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ Goes Low Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the HSO_EN_REQ changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "TAC_ALT_CLK_VALID_IE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "LVDS_PLL_REF_ALT_CLK_VALID_IE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "DISP_ALT_CLK_VALID_IE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "CHIM_HSO_ALT_CLK_VALID_IE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "HSO_ALT_CLK_VALID_IE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "FRO_CLK_VALID_IE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "OSC_CLK_VALID_IE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "LSO_CLK_VALID_IE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "TAC_CLK_VALID_IE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "LVDS_PLL_REF_CLK1_VALID_IE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "LVDS_PLL_REF_CLK0_VALID_IE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "DISP_CLK_VALID_IE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "CHIM_HSO_CLK_VALID_IE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
    Bits "HSO_CLK_VALID_IE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
    }
  }

  Register "CLKRST_CLK_VALID_IC" {
    Offset:  0x0000D0
    Description: "Clock Valid Status Interrupt Clear Register"
    Defines: "safe=Always"
    Read Mask:   0x00000000
    Write Mask:  0x00033FFF
    Reset Value: 0x00000000

    Bits "HSO_EN_REQ_HI_IC" {
      Position: 17
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ Goes High Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "HSO_EN_REQ_LO_IC" {
      Position: 16
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "HSO_EN_REQ Goes Low Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "TAC_ALT_CLK_VALID_IC" {
      Position: 13
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_ALT_CLK_VALID_IC" {
      Position: 12
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "DISP_ALT_CLK_VALID_IC" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "CHIM_HSO_ALT_CLK_VALID_IC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "HSO_ALT_CLK_VALID_IC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Alternative Clock Valid Status Interrrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "FRO_CLK_VALID_IC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "OSC_CLK_VALID_IC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "LSO_CLK_VALID_IC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "TAC_CLK_VALID_IC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_CLK1_VALID_IC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "LVDS_PLL_REF_CLK0_VALID_IC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "DISP_CLK_VALID_IC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "CHIM_HSO_CLK_VALID_IC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
    Bits "HSO_CLK_VALID_IC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
    }
  }

  Register "CLKRST_CLK_VALID_FILTER0" {
    Offset:  0x0000D4
    Description: "Clock Valid Status Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x88B888B8

    Bits "TAC_CLK_VALID_FILTER_CNT" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000088B8
      Comment:  "RESERVED FOR TAC_CLK Clock Valid Filter Count%%0ADelay the startup of the TAC_CLK gate enable, while the TAC_CLK initial startup frequency stabilizes.%%0A16'd65535 to 16'd3 Override the TAC_CLK Clock Source Valid Status assertion for an extra TAC_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
    }
    Bits "HSO_CLK_VALID_FILTER_CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000088B8
      Comment:  "HSO_CLK Clock Valid Filter Count%%0ADelay the startup of the HSO_CLK gate enable, while the HSO_CLK initial startup frequency stabilizes.%%0A16'd65535 to 16'd3 Override the HSO_CLK Clock Source Valid Status assertion for an extra HSO_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
    }
  }

  Register "CLKRST_CLK_VALID_FILTER1" {
    Offset:  0x0000D8
    Description: "Clock Valid Status Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x012C012C

    Bits "FRO_CLK_VALID_FILTER_CNT" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x0000012C
      Comment:  "FRO_CLK Clock Valid Filter Count%%0ADelay the startup of the FRO_CLK gate enable, while the FRO_CLK initial startup frequency stabilizes.%%0A12'd1023 to 12'd2 Override the FRO_CLK Clock Source Valid Status assertion for an extra FRO_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
    }
    Bits "OSC_CLK_VALID_FILTER_CNT" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x0000012C
      Comment:  "OSC_CLK Clock Valid Filter Count%%0ADelay the startup of the OSC_CLK gate enable, while the OSC_CLK initial startup frequency stabilizes. This Filter is applied prior to when the OSC_CLK_DLY_CNT1 occurs.%%0A12'd1023 to 12'd2 Override the OSC_CLK Clock Source Valid Status assertion for an extra OSC_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
    }
  }

  Register "CLKRST_CLK_DLY_CNT" {
    Offset:  0x0000DC
    Description: "Clock Valid Status Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x096000A0

    Bits "OSC_CLK_DLY_CNT2" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000960
      Comment:  "OSC_CLK Delay Count 2%%0ADelay the startup of the OSC_CLK gate enable, while the 0.1ms BG2 Enable Settling Select occurs, prior to the BG2 being fully Selected.%%0AThe counter uses OSC_CLK. This Delay is applied after when OSC_CLK_VALID_FILTER_CNT and OSC_CLK_DLY_CNT1 occurs.%%0A16'd65536 to 16'd0: Delay the BG2 Enable Settling Select for an extra OSC_CLK_DLY_CNT2 OSC_CLK clock periods. Note that the OSC_CLK and TME_WINDOW timer will continue to tick/count during the OSC_CLK_DLY_CNT2 Delay."
    }
    Bits "OSC_CLK_DLY_CNT1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000A0
      Comment:  "OSC_CLK Delay Count 1%%0ADelay the startup of the OSC_CLK gate enable, while the 5.0ms Power-Up ramp to BG2 Enable occurs.%%0AThe counter uses FRO_CLK and is pre-divided by 750. This Delay is applied after when OSC_CLK_VALID_FILTER_CNT occurs and prior to when OSC_CLK_DLY_CNT2 occurs.%%0A16'd65536 to 16'd0: Delay BG Enable and Override the OSC_CLK Clock Source Valid Status and  assertion and the start of the TME_WINDOW timer, for an extra OSC_CLK_DLY_CNT1*750 FRO_CLK clock periods."
    }
  }

  Register "CLKRST_CLK_MUX_CTL" {
    Offset:  0x0000E0
    Description: "Clock Switch Mux Select Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "IVMON_CLK_SRC_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, IVMON_MUX_CLK by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: OSC_DIV_CLK%%0A1'b0: OSC_CLK"
    }
    Bits "LVDS_PLL_REF_XBAR_CLK1_SRC_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_XBAR_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_MUX_CLK0_ROOT%%0A1'b0: LVDS_PLL_REF_MUX_CLK1_ROOT"
    }
    Bits "LVDS_PLL_REF_XBAR_CLK0_SRC_SEL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_XBAR_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_MUX_CLK1_ROOT%%0A1'b0: LVDS_PLL_REF_MUX_CLK0_ROOT"
    }
    Bits "LVDS_PLL_REF_ALT_CLK1_SRC_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_MUX_ROOT_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_MUX_ROOT_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_DIV_ALT_CLK_ROOT%%0A1'b0: LVDS_PLL_REF_CLK1_ROOT"
    }
    Bits "LVDS_PLL_REF_ALT_CLK0_SRC_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_MUX_ROOT_CLK0 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_MUX_ROOT_CLK0 by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_DIV_ALT_CLK_ROOT%%0A1'b0: LVDS_PLL_REF_CLK0_ROOT"
    }
    Bits "DISP_ALT_CLK_SRC_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DISP_MUX_MUX_ROOT_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, DISP_MUX_ROOT)CLK by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: DISP_DIV_ALT_CLK_ROOT%%0A1'b0: DISP_CLK_ROOT"
    }
    Bits "HSO_ALT_CLK_SRC_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_MUX_ROOT_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, HSO_MUX_ROOT_CLK by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: HSO_DIV_ALT_CLK_ROOT%%0A1'b0: HSO_CLK_ROOT"
    }
    Bits "TAC_CLK_SRC_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR TAC_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, TAC_MUX_CLK by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: TAC_CLK_ROOT%%0A1'b0: OSC_CLK"
    }
    Bits "CHIM_HSO_CLK_SRC_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR CHIM_HSO_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, CHIM_HSO_CLK, by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: CHIM_HSO_CLK_ROOT%%0A1'b0: OSC_CLK"
    }
    Bits "HSO_CLK_SRC_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, HSO_MUX_CLK, by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: HSO_CLK_ROOT%%0A1'b0: OSC_CLK"
    }
  }

  Register "CLKRST_CLK_MUX_STS" {
    Offset:  0x0000E4
    Description: "Clock Switch Mux Status Register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000003F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TAC_CLK_EN_STS" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Clock Switch Mux Clock Enable Status.Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
    }
    Bits "CHIM_HSO_CLK_EN_STS" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESSERVED FOR Clock Switch Mux Clock Enable Status. Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
    }
    Bits "HSO_CLK_EN_STS" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Switch Mux Clock Enable Status. Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
    }
  }

  Register "CLKRST_CLK_DIV_CTL0" {
    Offset:  0x0000E8
    Description: "Clock Divider Control Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC00000FF
    Write Mask:  0xC00000FF
    Reset Value: 0x40000010

    Bits "CLK_PHASE_FLUSH" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Phase Flush. Holds all primary HSO_CLK-based clocks low at the end of their respective current clock cycle. Clears all clock phase counters when all clocks are detected low. For the clocks that use the same or power-of-2 divisors relative to HSO_CLK_DIV, the 1st high phases of each of those clocks will remain in relative alignment to each other. FW must set low, prior to setting high. Note that all clocks that are to be flushed must be clk_gate enabled."
    }
    Bits "CLK_PHASE_FLUSH_ADJ" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock Phase Flush Adjustment. Reserved for manufacting. Inserts extra alignment latency clock delay into the HSO_DIV2_CLK, which although HSO_DIV2_CLK is independent of the of the HSO_MUX_CLK tree, can be optionall be manually aligned during manufactuting tests."
    }
    Bits "APB_PCLK_DIV" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "APB_PCLK Clock Divider 'DIVP'. Applies to APB_PCLK and APB_PCLK_UNGATED. Firmware must program APB_PCLK_DIV to be the same as DAQ_CLK_DIV or a lesser rational power-of-2 DIVP value.%%0A4'd3, 4'd7: Reserved for Manufacturing %%0A4'd1: DIVP=APB_PCLK_DIV+1 = 2%%0A4'd0: Reserved. Will set to the default value."
    }
    Bits "HSO_CLK_DIV" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_CLK Clock Divider 'DIVC'. Applies to CORE_CLK_UNGATED, DEBUG_CLK. DTIM_CLK, AHB_HCLK, and HYDRA_CLK.%%0A4'd8 to 4'd15: Reserved%%0A4'd0 to 4'd07: DIVC=HSO_CLK_DIV+1 = 1 to 8"
    }
  }

  Register "CLKRST_CLK_DIV_CTL1" {
    Offset:  0x0000EC
    Description: "Clock Divider Control Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x3F3F3F3F
    Write Mask:  0x3F3F3F3F
    Reset Value: 0x0D0D0D0D

    Bits "QSPI_MAS_CLK1_DIVL" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x0000000D
      Comment:  "QSPI_MAS_CLK1 High Phase Clock Divider 'DIVQ1L'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK1_DIVH + QSPI_MAS_CLK1_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ1L=QSPI_MAS_CLK1_DIVL+1 = 1 to 64 clock low phase"
    }
    Bits "QSPI_MAS_CLK1_DIVH" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x0000000D
      Comment:  "QSPI_MAS_CLK1 High Phase Clock Divider 'DIVQ1H'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK1_DIVH + QSPI_MAS_CLK1_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQH1=QSPI_MAS_CLK1_DIVH+1 = 1 to 64 clock high phase"
    }
    Bits "QSPI_MAS_CLK0_DIVL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x0000000D
      Comment:  "QSPI_MAS_CLK0 High Phase Clock Divider 'DIVQ0L'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK0_DIVH + QSPI_MAS_CLK0_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ0L=QSPI_MAS_CLK0_DIVL+1 = 1 to 64 clock low phase"
    }
    Bits "QSPI_MAS_CLK0_DIVH" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x0000000D
      Comment:  "QSPI_MAS_CLK0 High Phase Clock Divider 'DIVQ0H'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK0_DIVH + QSPI_MAS_CLK0_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ0H=QSPI_MAS_CLK0_DIVH+1 = 1 to 64 clock high phase"
    }
  }

  Register "CLKRST_CLK_DIV_CTL2" {
    Offset:  0x0000F0
    Description: "Clock Divider Control Register 2"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "CHIM_HSO_CLK_DIV" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR CHIM_HSO_CLK Clock Divider 'DIVCHIM'. Applies to CHIM_HSO_CLK.%%0A4'd8 to 4'd15: Reserved%%0A4'd0 to 4'd07: DIVD=CHIM_HSO_CLK_DIV+1 = 1 to 8"
    }
  }

  Register "CLKRST_CLK_DIV_CTL3" {
    Offset:  0x0000F4
    Description: "Clock Divider Control Register 3"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00631111

    Bits "OSC_DIV_CLK_DIV" {
      Position: 24..21
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "OSC_DIV_CLK Clock Divider 'DIVO'. Applies to IVMON Clock Root.%%0A4'd4 to 4'd15: Reserved for Manufacturing%%0A4'd1, 4'd3 DIVO=OSC_CLK_DIV+1 = 2, 4%%0A4'd2: Reserved for Manufacturing%%0A4'd0: Reserved"
    }
    Bits "TAC_ALT_CLK_DIV" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "RESERVED FOR TAC_ALT_CLK Clock Divider 'DIVTR'. Applies to TAC Alternate Clock Root.%%0A4'd1 to 4'd15: DIVT=TAC_ALT_CLK_DIV+1 = 6 to 16%%0A4'd4: Reserved for Manufacturing%%0A4'd0 - 4d3: Reserved"
    }
    Bits "LVDS_REF_PLL_ALT_CLK_DIV" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS_REF_PLL_ALT_CLK1/0 Clock Divider 'DIVLR'. Applies to LVDS PLL Reference Alternate Clock 1 and 0 Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVLR=LVDS_REF_PLL_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
    }
    Bits "DISP_ALT_CLK_DIV" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DISP_ALT_CLK Clock Divider 'DIVD'. Applies to Display Pixel Pipeline Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVD=DISP_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
    }
    Bits "CHIM_HSO_ALT_CLK_DIV" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR CHIM_HSO_ALT_CLK Clock Divider 'DIVCHR'. Applies to Touch CPU Chimera Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVCHR=CHIM_HSO_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
    }
    Bits "HSO_ALT_CLK_DIV" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "HSO_ALT_CLK Clock Divider 'DIVHR'. Applies to HSO Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVHR=HSO_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
    }
  }

  Register "CLKRST_CLK_EN" {
    Offset:  0x0000F8
    Description: "Central/Main Clock Gate Enables Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x07FFFFFF

    Bits "FRO_CLK_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "IVMON_CLK_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "OSC_CLK_UNGATED_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0AReserved: 1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "OSC_CLK_EN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "RTC_CLK_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "TAC_CLK_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "WDT_LSO_CLK_UNGATED_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Reserved: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "LSO_CLK_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "LVDS_PLL_REF_CLK1_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "LVDS_PLL_REF_CLK0_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "DISP_DIV2_CLK_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "DISP_CLK_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "CHIM_HSO_CLK_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "OTP_CLK_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "QSPI_MAS_CLK1_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable for QSPI CLK1 DISP_QSPI%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "QSPI_MAS_CLK0_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable for QSSI CLK0 FLASH_QSPI%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "HYDRA_CLK_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "APB_PCLK_UNGATED_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "APB_PCLK_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "AHB_HCLK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "DTIM_CLK_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "DEBUG_CLK_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "CORE_DIV2_CLK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "CORE_CLK_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "CORE_CLK_UNGATED_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "HSO_DIV2_CLK_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
    Bits "HSO_CLK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Central/Main Clock Gate Enable%%0AHSO_CLK_EN affects CORE_CLK_UNGATED, APB_PCLK_UNGATED, QSPI_MAS_CLK0, QSPI_MAS_CLK1 as well as CORE_CLK, CORE_DIV2_CLK, DEBUG_CLK, DTIM_CLK, AHB_HCLK, APB_PCLK, and HYDRA_CLK. Thus each of these clock domains should not be in current use, if HSO_CLK_EN is disabled.%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
    }
  }

  Register "CLKRST_CLK_OVRD" {
    Offset:  0x0000FC
    Description: "Local Clock Gate Enables Control Register Override Control Register"
    Defines: "safe=Always"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "FRO_CLK_OVRD" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "IVMON_CLK_OVRD" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "OSC_CLK_UNGATED_OVRD" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "OSC_CLK_OVRD" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "RTC_CLK_OVRD" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "TAC_CLK_OVRD" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "WDT_LSO_CLK_UNGATED_OVRD" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "LSO_CLK_OVRD" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "LVDS_PLL_REF_CLK1_OVRD" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "LVDS_PLL_REF_CLK0_OVRD" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "DISP_DIV2_CLK_OVRD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "DISP_CLK_OVRD" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "CHIM_HSO_CLK_OVRD" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "OTP_CLK_OVRD" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "QSPI_MAS_CLK1_OVRD" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "QSPI_MAS_CLK0_OVRD" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "HYDRA_CLK_OVRD" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "APB_PCLK_UNGATED_OVRD" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "APB_PCLK_OVRD" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "AHB_HCLK_OVRD" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "DTIM_CLK_OVRD" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "DEBUG_CLK_OVRD" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "CORE_DIV2_CLK_OVRD" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "CORE_CLK_OVRD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "CORE_CLK_UNGATED_OVRD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "HSO_DIV2_CLK_OVRD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
    Bits "HSO_CLK_OVRD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL0" {
    Offset:  0x000100
    Description: "Lock Control Register 0"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_MAX" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Lock Detection Maximum Count Allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL1" {
    Offset:  0x000104
    Description: "Lock Control Register 1"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_MIN" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Minimum Count Allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL2" {
    Offset:  0x000108
    Description: "Lock Control Register 2"
    Defines: "safe=Always"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00001800

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_ERR_ALLOW" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
    }
    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_T_LOCK" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00001800
      Comment:  "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch LVDS_PLL_REF_CLK1_LOCK_DET_CNT. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (LVDS_PLL_REF_CLK1) periods."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL3" {
    Offset:  0x00010C
    Description: "Lock Control Register 3"
    Defines: "safe=Always"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_LOOP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
    }
    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock SSG Mode. Lock Detection. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next LVDS_PLL_REF_CLK1_LOCK_DET_CNT - the current LVDS_PLL_REF_CLK1_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MAX.%%0A1'b0: Compares that the next LVDS_PLL_REF_CLK1_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MAX and greater than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MIN."
    }
    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL3/2/1/0 fields must only change value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS0" {
    Offset:  0x000110
    Description: "Lock Status Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_CNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Count. Last latched lock count each time T_LOCK count reached."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS1" {
    Offset:  0x000114
    Description: "Lock Status Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC00000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_LOCK" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_LOCK currently locked."
    }
    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_ERR" {
      Position: 30
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_ERR_ALLOW count reached."
    }
    Bits "LVDS_PLL_REF_CLK1_LOCK_DET_ERR_CNT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL0" {
    Offset:  0x000120
    Description: "Lock Control Register 0"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_MAX" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Lock Detection Maximum Count Allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL1" {
    Offset:  0x000124
    Description: "Lock Control Register 1"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_MIN" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Minimum Count Allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL2" {
    Offset:  0x000128
    Description: "Lock Control Register 2"
    Defines: "safe=Always"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00001800

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_ERR_ALLOW" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
    }
    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_T_LOCK" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00001800
      Comment:  "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch LVDS_PLL_REF_CLK0_LOCK_DET_CNT. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (LVDS_PLL_REF_CLK0) periods."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL3" {
    Offset:  0x00012C
    Description: "Lock Control Register 3"
    Defines: "safe=Always"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_LOOP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
    }
    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock SSG Mode. Lock Detection. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next LVDS_PLL_REF_CLK0_LOCK_DET_CNT - the current LVDS_PLL_REF_CLK0_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MAX.%%0A1'b0: Compares that the next LVDS_PLL_REF_CLK0_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MAX and greater than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MIN."
    }
    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL3/2/1/0 fields must only change value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS0" {
    Offset:  0x000130
    Description: "Lock Status Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_CNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Count. Last latched lock count each time T_LOCK count reached."
    }
  }

  Register "CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS1" {
    Offset:  0x000134
    Description: "Lock Status Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC00000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_LOCK" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_LOCK currently locked."
    }
    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_ERR" {
      Position: 30
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_ERR_ALLOW count reached."
    }
    Bits "LVDS_PLL_REF_CLK0_LOCK_DET_ERR_CNT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_CTL0" {
    Offset:  0x000140
    Description: "Lock Control Register 0"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "DISP_CLK_LOCK_DET_MAX" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Lock Detection Maximum Count Allowed. If DISP_CLK_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If DISP_CLK_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_CTL1" {
    Offset:  0x000144
    Description: "Lock Control Register 1"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DISP_CLK_LOCK_DET_MIN" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Minimum Count Allowed. If DISP_CLK_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If DISP_CLK_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_CTL2" {
    Offset:  0x000148
    Description: "Lock Control Register 2"
    Defines: "safe=Always"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00001800

    Bits "DISP_CLK_LOCK_DET_ERR_ALLOW" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
    }
    Bits "DISP_CLK_LOCK_DET_T_LOCK" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00001800
      Comment:  "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch DISP_CLK_LOCK_DET_CNT. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (DISP_CLK) periods."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_CTL3" {
    Offset:  0x00014C
    Description: "Lock Control Register 3"
    Defines: "safe=Always"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "DISP_CLK_LOCK_DET_LOOP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
    }
    Bits "DISP_CLK_LOCK_DET_SSG_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock SSG Mode. Lock Detection. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next DISP_CLK_LOCK_DET_CNT - the current DISP_CLK_LOCK_DET_CNT is less than or equal to DISP_CLK_LOCK_DET_MAX.%%0A1'b0: Compares that the next DISP_CLK_LOCK_DET_CNT is less than or equal to DISP_CLK_LOCK_DET_MAX and greater than or equal to DISP_CLK_LOCK_DET_MIN."
    }
    Bits "DISP_CLK_LOCK_DET_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_DISP_CLK_LOCK_CTL3/2/1/0 fields must only change value when DISP_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_STS0" {
    Offset:  0x000150
    Description: "Lock Status Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DISP_CLK_LOCK_DET_CNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Count. Last latched lock count each time T_LOCK count reached."
    }
  }

  Register "CLKRST_DISP_CLK_LOCK_STS1" {
    Offset:  0x000154
    Description: "Lock Status Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC00000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DISP_CLK_LOCK_DET_LOCK" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_LOCK currently locked."
    }
    Bits "DISP_CLK_LOCK_DET_ERR" {
      Position: 30
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_ERR_ALLOW count reached."
    }
    Bits "DISP_CLK_LOCK_DET_ERR_CNT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_CTL0" {
    Offset:  0x000160
    Description: "Lock Control Register 0"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "HSO_CLK_LOCK_DET_MAX" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Lock Detection Maximum Count Allowed. If HSO_CLK_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If HSO_CLK_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_CTL1" {
    Offset:  0x000164
    Description: "Lock Control Register 1"
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "HSO_CLK_LOCK_DET_MIN" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Minimum Count Allowed. If HSO_CLK_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If HSO_CLK_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_CTL2" {
    Offset:  0x000168
    Description: "Lock Control Register 2"
    Defines: "safe=Always"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00001800

    Bits "HSO_CLK_LOCK_DET_ERR_ALLOW" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
    }
    Bits "HSO_CLK_LOCK_DET_T_LOCK" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00001800
      Comment:  "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch HSO_CLK_LOCK_DET_CNT. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (HSO_CLK) periods."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_CTL3" {
    Offset:  0x00016C
    Description: "Lock Control Register 3"
    Defines: "safe=Always"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "HSO_CLK_LOCK_DET_LOOP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
    }
    Bits "HSO_CLK_LOCK_DET_SSG_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock SSG Mode. Lock Detection. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next HSO_CLK_LOCK_DET_CNT - the current HSO_CLK_LOCK_DET_CNT is less than or equal to HSO_CLK_LOCK_DET_MAX.%%0A1'b0: Compares that the next HSO_CLK_LOCK_DET_CNT is less than or equal to HSO_CLK_LOCK_DET_MAX and greater than or equal to HSO_CLK_LOCK_DET_MIN."
    }
    Bits "HSO_CLK_LOCK_DET_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_HSO_CLK_LOCK_CTL3/2/1/0 fields must only change value when HSO_CLK_LOCK_DET_EN is disabled."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_STS0" {
    Offset:  0x000170
    Description: "Lock Status Register 0"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "HSO_CLK_LOCK_DET_CNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Count. Last latched lock count each time T_LOCK count reached."
    }
  }

  Register "CLKRST_HSO_CLK_LOCK_STS1" {
    Offset:  0x000174
    Description: "Lock Status Register 1"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC00000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "HSO_CLK_LOCK_DET_LOCK" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_LOCK currently locked."
    }
    Bits "HSO_CLK_LOCK_DET_ERR" {
      Position: 30
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LOCK_DET_ERR_ALLOW count reached."
    }
    Bits "HSO_CLK_LOCK_DET_ERR_CNT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
    }
  }

  Register "CLKRST_CLK_AUTO_LOCK_MODE" {
    Offset:  0x000180
    Description: "Automatic Lock Mode Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "LVDS_PLL_REF_CLK1_AUTO_LOCK_MODE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_CLK1 Lock Mode%%0A1'b1: Automatic Mode. Use LVDS_PLL_REF_CLK1_LOCK_DET to control LVDS_PLL_REF_CLK0 clock gate enable.%%0A1'b0: Manual Mode. Use LVDS_PLL_REF_CLK1_EN to gate or ungate clock enable."
    }
    Bits "LVDS_PLL_REF_CLK0_AUTO_LOCK_MODE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS_PLL_REF_CLK0 Lock Mode%%0A1'b1: Automatic Mode. Use LVDS_PLL_REF_CLK0_LOCK_DET to control LVDS_PLL_REF_CLK0 clock gate enable.%%0A1'b0: Manual Mode. Use LVDS_PLL_REF_CLK0_EN to gate or ungate clock enable."
    }
    Bits "DISP_CLK_AUTO_LOCK_MODE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DISP_CLK Lock Mode%%0A1'b1: Automatic Mode. Use DISP_CLK_LOCK_DET to control DISP_CLK clock gate enable.%%0A1'b0: Manual Mode. Use DISP_CLK_EN to gate or ungate clock enable."
    }
    Bits "HSO_CLK_AUTO_LOCK_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSO_CLK Lock Mode%%0A1'b1: Automatic Mode. Use HSO_CLK_LOCK_DET to control HSO_CLK clock gate enable.%%0A1'b0: Manual Mode. Use HSO_CLK_EN to gate or ungate clock enable."
    }
  }

  Register "CLKRST_CLKOUT0_CTL" {
    Offset:  0x000190
    Description: "Clock Output 0 Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00007F73
    Write Mask:  0x00007F73
    Reset Value: 0x00004000

    Bits "CLKOUT0_ON_GPIO" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TEST ONLY: CLKOUT0 Output Select%%0A1'b1: CLKOUT0 output enabled on GPIO-A[base+0]%%0A1'b0: RESERVED FOR: CLKOUT0 output enabled on GPIO-A[base+4]%%0ANote: Must also set CLKOUT0_EN = 1 for CLKOUT0 to be driven on the selected pin."
    }
    Bits "CLKOUT0_SEL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT0 Source Select %%0A6'd46: SYSCLK_HS_PLL LVDS_REF_CLK_ALT_CLK_ROOT%%0A6'd45: SYSCLK HS_PLL DISP_ALT_CLK_ROOT%%0A6'd44: SYSCLK HS_PLL HSO_ALT_CLK_ROOT%%0A6'd43: RESERVED%%0A6'd42: RESERVED%%0A6'd41: RESERVED%%0A6'd40: RESERVED%%0A6'd39: RESERVED%%0A6'd38: RESERVED%%0A6'd37: DISP_I2C_SLV_SCL_OE%%0A6'd36: FLASH_SPI_CLK_O%%0A6'd35: OTP_PCKOUT%%0A6'd34: LSO_CLK%%0A6'd33: APB_PCLK%%0A6'd32: RESERVED%%0A6'd31: HSO_DIV_CLK%%0A6'd30: RESERVED%%0A6'd29: RESERVED%%0A6'd28: HSO_MUX_CLK_ROOT%%0A6'd27: OSC_CLK%%0A6'd26: RESERVED%%0A6'd25: EDP EDP_RX_LS_CLK%%0A6'd24: LVDS LVDS_PLL_TEST_DIG_RIGHT%%0A6'd23: LVDS LVDS_PLL_TEST_DIG_LEFT%%0A6'd22: EDP o_AFE_RX_LANE3_CLK%%0A6'd21: EDP o_AFE_RX_LANE2_CLK%%0A6'd20: EDP o_AFE_RX_LANE1_CLK%%0A6'd19: EDP o_AFE_RX_LANE0_CLK%%0A6'd18: EDP o_AFE_ML_REF_CLK%%0A6'd17: SYSCLK_HSPLL o_SYSCLK_300M -> EDP%%0A6'd16: RESERVED%%0A6'd15: RESERVED %%0A6'd14: RESERVED%%0A6'd13: LVDS o_PLL_PCLK_CORE1 (RIGHT)%%0A6'd12: RESERVED %%0A6'd11: RESERVED %%0A6'd10: LVDS o_PLL_PCLK_CORE0 (LEFT)%%0A6'd9: CORE_SYS_PLL SYS_SDM_CLK%%0A6'd8: CORE_SYS_PLL SYS_CAL_CLK%%0A6'd7: CORE_SYS_PLL RESERVED FOR TAC_CLK%%0A6'd6: LVDS LVDS_PLL_REF_CLK1_ROOT (RIGHT)%%0A6'd5: LVDS LVDS_PLL_REF_CLK0_ROOT (LEFT)%%0A6'd4: CORE_SYS_PLL DISP_CLK_ROOT%%0A6'd3: RESERVED FOR SYS_PLL CHIM_HSO_CLK_ROOT%%0A4'd2: CORE_SYS_PLL HSO_CLK_ROOT%%0A6'd1: CORE_SYS_PLL OSC_CLK_ROOT%%0A6'd0: CORE_SYS_PLL FRO_CLK_ROOT%%0AAll other values: Reserved"
    }
    Bits "CLKOUT0_DIV" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT0 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT0_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
    }
    Bits "CLKOUT0_POL_INV" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT0 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
    }
    Bits "CLKOUT0_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT0 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT0 Enabled%%0A1'b0: CLKOUT0 Disabled"
    }
  }

  Register "CLKRST_CLKOUT1_CTL" {
    Offset:  0x000194
    Description: "Clock Output 1 Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00007F73
    Write Mask:  0x00007F73
    Reset Value: 0x00000000

    Bits "CLKOUT1_ON_GPIO" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT1 Output Select%%0A1'b1: RESERVED FOR: CLKOUT1 output enabled on GPIO-A[base+1]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+5]%%0ANote: Must also set CLKOUT1_EN = 1 for CLKOUT1 to be driven on the selected pin."
    }
    Bits "CLKOUT1_SEL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT1 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
    }
    Bits "CLKOUT1_DIV" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT1 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
    }
    Bits "CLKOUT1_POL_INV" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT1 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
    }
    Bits "CLKOUT1_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT1 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT1 Enabled%%0A1'b0: CLKOUT1 Disabled"
    }
  }

  Register "CLKRST_CLKOUT2_CTL" {
    Offset:  0x000198
    Description: "Clock Output 2 Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00007F73
    Write Mask:  0x00007F73
    Reset Value: 0x00000000

    Bits "CLKOUT2_ON_GPIO" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Output Select%%0A1'b1: RESERVED FOR: CLKOUT 2output enabled on GPIO-A[base+2]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+6]%%0ANote: Must also set CLKOUT2_EN = 1 for CLKOUT2 to be driven on the selected pin."
    }
    Bits "CLKOUT2_SEL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
    }
    Bits "CLKOUT2_DIV" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
    }
    Bits "CLKOUT2_POL_INV" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
    }
    Bits "CLKOUT2_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT2 Enabled%%0A1'b0: CLKOUT2 Disabled"
    }
  }

  Register "CLKRST_CLKOUT3_CTL" {
    Offset:  0x00019C
    Description: "Clock Output 3 Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00007F73
    Write Mask:  0x00007F73
    Reset Value: 0x00000000

    Bits "CLKOUT3_ON_GPIO" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT3 Output Select%%0A1'b1: RESERVED FOR: CLKOUT 2output enabled on GPIO-A[base+3]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+7]%%0ANote: Must also set CLKOUT2_EN = 1 for CLKOUT2 to be driven on the selected pin."
    }
    Bits "CLKOUT3_SEL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT3 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
    }
    Bits "CLKOUT3_DIV" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT3 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
    }
    Bits "CLKOUT3_POL_INV" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT2 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
    }
    Bits "CLKOUT3_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST ONLY: CLKOUT3 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT2 Enabled%%0A1'b0: CLKOUT2 Disabled"
    }
  }

  Register "CLKRST_CLKOUT_CNT_CTL" {
    Offset:  0x0001A0
    Description: "Clock Output Count Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xC000FFFF
    Write Mask:  0xC000FFFF
    Reset Value: 0x40001800

    Bits "CLKOUT_CNT_EN" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Output Counter Enable. Enable or disable counters. FW should only change this register field value no more often than once every 10 PCLK cycles. All other CLKRST_CLKOUT_CNT_CTL fields must only change value when CLKOUT_CNT_EN is disabled.%%0A1'b1: Clear all counters and then Enable%%0A1'b0: Disable and stop all counters"
    }
    Bits "CLKOUT_CNT_LOOP_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock Output Counter Loop Enable. If Counters are Enabled, then continuously loop the REF_CLK_CNT counter while re-latching the TAR_CLK_CNT each time REF_CLK_CNT is reached.  FW must only change this register field value when CLKOUT_CNT_EN is disabled.%%0A1'b1: Continuously loop forever%%0A1'b0: Run loop once"
    }
    Bits "CLKOUT_REF_CLK_CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00001800
      Comment:  "Clock Output Reference Clock (OSC_CLK) Count Compare Value to reach in units of REF_CLK (OSC_CLK) clocks. Internal counter counts upward from zero. FW must only change this register field value when CLKOUT_CNT_EN is disabled. The minimum value must be larger than at least 3 TAR_CLK periods."
    }
  }

  Register "CLKRST_CLKOUT_CNT_STS0" {
    Offset:  0x0001A4
    Description: "Clock Output Count Status Register"
    Defines: "safe=Always, skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CLKOUT_TAR_CLK_CNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Output Target Clock Count Value. Latches currently selected Target Clock Output 0 Total Count each time when REF_CLK_CNT is reached. Internal counter counts upward from zero.%%0AFrequency = TAR_CLK_CNT / REF_CLK_CNT  * 24Mhz."
    }
  }

  Register "CLKRST_CLKOUT_CNT_STS1" {
    Offset:  0x0001A8
    Description: "Clock Output Count Status Register"
    Defines: "safe=Always, skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CLKOUT_REF_CLK_CNT_DONE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Output Reference Clock Count Done. REF_CLK_CNT is reached. Clear by disabling then re-enablng CLKOUT_CNT_EN."
    }
  }

  Register "CLKRST_LSO_DEBUG" {
    Offset:  0x0001B0
    Description: "LSO Debug Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "LSO_DISABLE_KEY" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Values other than the key enable LSO clock. See Reference manual for the key for debug only."
    }
  }

  Register "CLKRST_RST_CTL" {
    Offset:  0x000200
    Description: "Reset Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "L2_SOFT_RST" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "L2 Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
    }
    Bits "APB_PERIPH_SOFT_RST" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "APB Peripheral Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
    }
    Bits "AHB_PERIPH_SOFT_RST" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "AHB Peripheral Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
    }
    Bits "CORE_SOFT_RST" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CPU Core Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
    }
    Bits "AFE_OVRD_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR AFE Override Reset (Soft Reset)%%0AFirmware is expected to set AFE_OVRD_RESET for as long as needed to meet the minimum AFE Reset pulse width, then clear AFE_OVRD_RESET.%%0A1'b1: Set (override) AFE Reset.%%0A1'b0: Clear (don't-override) AFE Reset. Depending on the specific ASIC, the specific ASIC may have another functional means of setting/clearing AFE Reset. For DIG2409, no such other functional means exists, so AFE_OVRD_RESET=0 clears AFE Reset."
    }
  }

  Register "CLKRST_RST_REASON_STS" {
    Offset:  0x000204
    Description: "Reset Reason Status Register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000003F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RST_REASON" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Reset Reason%%0ARESERVED FOR 0x20: Wake up from the hibernate powered down mode.%%0A0x18: Reset from CLKRST_RST_CTL.CORE_SOFT_RST register field being set.%%0A0x13: Reset from CLKRST_RST_CTL.L2_SOFT_RST register field being set.%%0A0x12: Reset from CPU (Depends on the specific ASIC. For SB7900, Reset from the Display CPU does not occur).%%0A0x11: WDT (Watchdog) Timeout%%0A0x10: DEBUG_NDRESET (Debug NDMRESET Register Field) Timeout%%0A0x08: Pin-based Hard Reset (RESET_N). Note that RESET_N detection depends on RESET_N asserting while the OSC_CLK is active.%%0A0x01: POR (Power-On Reset) assertion%%0A0x00: No reason recorded"
    }
  }

  Register "CLKRST_RST_PC_STS" {
    Offset:  0x000208
    Description: "Reset Program Counter Status Register"
    Defines: "safe=Always, skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RST_PC" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Reset Program Counter Value. On Reset, captures the last CPU Fetch PC, just prior to the Reset."
    }
  }

  Register "CLKRST_RST_FWDATA0" {
    Offset:  0x00020C
    Description: "Reset FW Scratch Data Register that"
    Defines: "alt_reset=pwr_ok, safe=Always, skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "RST_FWDATA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store scratch data. This register is preserved through any soft resets and reset_n-pin resets."
    }
  }


}

;; ========= GPIO =========

Block "GPIO" {

Address: 0x20001000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536809622

  Register "GPIO_IE_SET" {
    Offset:  0x000000
    Description: "GPIO Port Input Enable Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "IE_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Input enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_IE_CLR" {
    Offset:  0x000004
    Description: "GPIO Port Input Enable Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "IE_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Input enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_IE_VAL" {
    Offset:  0x000008
    Description: "GPIO Port Value of Input Enable"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000200

    Bits "IE_VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000200
      Comment:  "Value of Input Enable%%0AIE_VAL[n] 0: GPIO[n] Input disabled%%0AIE_VAL[n] 1: GPIO[n] Input enabled%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_DATA_IN" {
    Offset:  0x00000C
    Description: "GPIO Port Read Back Value of Data Input"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DATA_IN" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the state on corresponding GPIO Input pin"
    }
  }

  Register "GPIO_OE_SET" {
    Offset:  0x000010
    Description: "GPIO Port Output Enable Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "OE_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Output enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_OE_CLR" {
    Offset:  0x000014
    Description: "GPIO Port Output Enable Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "OE_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Output enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_OE_VAL" {
    Offset:  0x000018
    Description: "GPIO Port Value of Output Enable"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "OE_VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value of Output Enable%%0AOE_VAL[n] 0: GPIO[n] Output disabled%%0AOE_VAL[n] 1: GPIO[n]Output enabled%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_DATA_SET" {
    Offset:  0x00001C
    Description: "GPIO Port Data Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DATA_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Data set [31:0]%%0AWrite 1 Sets the data bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_DATA_CLR" {
    Offset:  0x000020
    Description: "GPIO Port Data Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DATA_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Data clear [31:0]%%0AWrite 1 Clears the data bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
    }
  }

  Register "GPIO_DATA_OUT" {
    Offset:  0x000024
    Description: "GPIO Port Value of Data Out Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DATA_OUT" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value of Data Out Register%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_INTEN_SET" {
    Offset:  0x000028
    Description: "GPIO Port Interrupt Enable Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTEN_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
    }
  }

  Register "GPIO_INTEN_CLR" {
    Offset:  0x00002C
    Description: "GPIO Port Interrupt Enable Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTEN_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
    }
  }

  Register "GPIO_INTEN_VAL" {
    Offset:  0x000030
    Description: "GPIO Port Value of Interrupt Enable"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTEN_VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value of Interrupt Enable%%0AINTEN_VAL[n] 0: GPIO[n] Interrupt disabled%%0AINTEN_VAL[n] 1: GPIO[n] Interrupt enabled"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_INTPOL_SET" {
    Offset:  0x000034
    Description: "GPIO Port Interrupt Polarity Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTPOL_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt polarity set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
    }
  }

  Register "GPIO_INTPOL_CLR" {
    Offset:  0x000038
    Description: "GPIO Port Interrupt Polarity Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTPOL_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt polarity clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
    }
  }

  Register "GPIO_INTPOL_VAL" {
    Offset:  0x00003C
    Description: "GPIO Port Value of Interrupt Polarity"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "INTPOL_VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Value of Interrupt Polarity%%0AInterrupt type is level (INTTYPE_VAL[n]=0)%%0AINTPOL_VAL[n] 0: GPIO[n] Low-level%%0AINTPOL_VAL[n] 1: GPIO[n] High-level%%0AInterrupt type is edge (INTTYPE_VAL[n]=1)%%0AINTPOL_VAL[n] 0: GPIO[n] Falling-edge%%0AINTPOL_VAL[n] 1: GPIO[n] Rising-edge"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_INTTYPE_SET" {
    Offset:  0x000040
    Description: "GPIO Port Interrupt Type Set Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTTYPE_SET" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt type set [31:0]%%0AWrite 1 Sets the bit%%0AWrite 0 No effect%%0AReads back 0"
    }
  }

  Register "GPIO_INTTYPE_CLR" {
    Offset:  0x000044
    Description: "GPIO Port Interrupt Type Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTTYPE_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt type clear [31:0]%%0AWrite 1 Clears the bit%%0AWrite 0 No effect%%0AReads back 0"
    }
  }

  Register "GPIO_INTTYPE_VAL" {
    Offset:  0x000048
    Description: "GPIO Port Value of Interrupt Type"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "INTTYPE_VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "Value of Interrupt Type%%0AINTTYPE_VAL[n] 0: GPIO[n] Level%%0AINTTYPE_VAL[n] 1: GPIO[n] Edge"
      Defines:  "addr_decode_only"
    }
  }

  Register "GPIO_INTSTATUS_CLR" {
    Offset:  0x00004C
    Description: "GPIO Port Interrupt Status Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "INTSTATUS_CLR" {
      Position: 31..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Interrupt status clear [31:0]%%0AWrite 1 Clears the bit%%0AWrite 0 No effect%%0AReads back 0"
    }
  }

  Register "GPIO_INTSTATUS_VAL" {
    Offset:  0x000050
    Description: "GPIO Port Read Back Value of Interrupt Status"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "INTSTATUS_VAL" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read back value of Interrupt Status%%0AINTSTATUS_VAL[n] 0: No interrupt detected%%0AINTSTATUS_VAL[n] 1: Interrupt detected"
    }
  }

  Register "GPIO_DS_SEL_0" {
    Offset:  0x000054
    Description: "GPIO Drive Strength Register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF555555

    Bits "DS_TCH_CSN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_tch_csn"
    }
    Bits "DS_TCH_CLK" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_tch_clk"
    }
    Bits "DS_TCH_MOSI" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_tch_mosi"
    }
    Bits "DS_TCH_MISO" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_tch_miso"
    }
    Bits "DS_TCH_ATTN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO30"
      Defines:  "oport=ds_tch_attn"
    }
    Bits "DS_GPIO10" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio10"
    }
    Bits "DS_GPIO9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio9"
    }
    Bits "DS_GPIO8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio8"
    }
    Bits "DS_GPIO7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio7"
    }
    Bits "DS_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio6"
    }
    Bits "DS_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio5"
    }
    Bits "DS_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio4"
    }
    Bits "DS_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio3"
    }
    Bits "DS_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio2"
    }
    Bits "DS_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio1"
    }
    Bits "DS_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_gpio0"
    }
  }

  Register "GPIO_DS_SEL_1" {
    Offset:  0x000058
    Description: "GPIO Drive Strength Register 1"
    Read Mask:   0x3FFF3FFF
    Write Mask:  0x3FFF3FFF
    Reset Value: 0x3FFF3FFF

    Bits "DS_LED1_GPIO6" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO15"
      Defines:  "oport=ds_led1_gpio6"
    }
    Bits "DS_LED1_GPIO5" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO14"
      Defines:  "oport=ds_led1_gpio5"
    }
    Bits "DS_LED1_GPIO4" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO13"
      Defines:  "oport=ds_led1_gpio4"
    }
    Bits "DS_LED1_GPIO3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO12"
      Defines:  "oport=ds_led1_gpio3"
    }
    Bits "DS_LED1_GPIO2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO11"
      Defines:  "oport=ds_led1_gpio2"
    }
    Bits "DS_LED1_GPIO1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led1_gpio1"
    }
    Bits "DS_LED1_GPIO0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led1_gpio0"
    }
    Bits "DS_LED0_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio6"
    }
    Bits "DS_LED0_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio5"
    }
    Bits "DS_LED0_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio4"
    }
    Bits "DS_LED0_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio3"
    }
    Bits "DS_LED0_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio2"
    }
    Bits "DS_LED0_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio1"
    }
    Bits "DS_LED0_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000003
      Defines:  "oport=ds_led0_gpio0"
    }
  }

  Register "GPIO_DS_SEL_2" {
    Offset:  0x00005C
    Description: "GPIO Drive Strength Register 2"
    Read Mask:   0x3FFF3FFF
    Write Mask:  0x3FFF3FFF
    Reset Value: 0x3FFF3FFF

    Bits "DS_LED3_GPIO6" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO29"
      Defines:  "oport=ds_led3_gpio6"
    }
    Bits "DS_LED3_GPIO5" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO28"
      Defines:  "oport=ds_led3_gpio5"
    }
    Bits "DS_LED3_GPIO4" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shraed with GPIO27"
      Defines:  "oport=ds_led3_gpio4"
    }
    Bits "DS_LED3_GPIO3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO26"
      Defines:  "oport=ds_led3_gpio3"
    }
    Bits "DS_LED3_GPIO2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO25"
      Defines:  "oport=ds_led3_gpio2"
    }
    Bits "DS_LED3_GPIO1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO24"
      Defines:  "oport=ds_led3_gpio1"
    }
    Bits "DS_LED3_GPIO0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO23"
      Defines:  "oport=ds_led3_gpio0"
    }
    Bits "DS_LED2_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO22"
      Defines:  "oport=ds_led2_gpio6"
    }
    Bits "DS_LED2_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO21"
      Defines:  "oport=ds_led2_gpio5"
    }
    Bits "DS_LED2_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO20"
      Defines:  "oport=ds_led2_gpio4"
    }
    Bits "DS_LED2_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO19"
      Defines:  "oport=ds_led2_gpio3"
    }
    Bits "DS_LED2_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO18"
      Defines:  "oport=ds_led2_gpio2"
    }
    Bits "DS_LED2_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO17"
      Defines:  "oport=ds_led2_gpio1"
    }
    Bits "DS_LED2_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Shared with GPIO16"
      Defines:  "oport=ds_led2_gpio0"
    }
  }

  Register "GPIO_DS_SEL_3" {
    Offset:  0x000060
    Description: "GPIO Drive Strength Register 3"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x05450000

    Bits "DS_DISP_CSN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_disp_csn"
    }
    Bits "DS_DISP_MOSI_SDA" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_disp_mosi_sda"
    }
    Bits "DS_DISP_MISO" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_disp_miso"
    }
    Bits "DS_DISP_I2C_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_disp_i2c_sel"
    }
    Bits "DS_DISP_ATTN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO31"
      Defines:  "oport=ds_disp_attn"
    }
    Bits "DS_DISP_CLK_SCL" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=ds_disp_clk_scl"
    }
    Bits "DS_FLASH_SPI_HOLDN_IO3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_holdn_io3"
    }
    Bits "DS_FLASH_SPI_WPN_IO2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_wpn_io2"
    }
    Bits "DS_FLASH_SPI_MISO_IO1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_miso_io1"
    }
    Bits "DS_FLASH_SPI_MOSI_IO0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_mosi_io0"
    }
    Bits "DS_FLASH_SPI_CSN" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_csn"
    }
    Bits "DS_FLASH_SPI_CLK" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=ds_flash_spi_clk"
    }
  }

  Register "GPIO_DS_SEL_4" {
    Offset:  0x000064
    Description: "GPIO Drive Strength Register 4"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000100

    Bits "DS_DBIST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_dbist"
    }
    Bits "DS_FAIL_DET_OUT" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Output only"
      Defines:  "oport=ds_fail_det_out"
    }
    Bits "DS_FAIL_DET_IN1_N" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_fail_det_in1_n"
    }
    Bits "DS_FAIL_DET_IN0_N" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_fail_det_in0_n"
    }
    Bits "DS_APO_IN1_N" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_apo_in1_n"
    }
    Bits "DS_APO_IN0_N" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Input only"
      Defines:  "oport=ds_apo_in0_n"
    }
  }

  Register "GPIO_P_SEL_0" {
    Offset:  0x000068
    Description: "GPIO Pullup/Pulldown Register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x002A8000

    Bits "P_TCH_CSN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_tch_csn"
    }
    Bits "P_TCH_CLK" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_tch_clk"
    }
    Bits "P_TCH_MOSI" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_tch_mosi"
    }
    Bits "P_TCH_MISO" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_tch_miso"
    }
    Bits "P_TCH_ATTN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shared with GPIO30"
      Defines:  "oport=p_tch_attn"
    }
    Bits "P_GPIO10" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Gen1 uses weak pulldown"
      Defines:  "oport=p_gpio10"
    }
    Bits "P_GPIO9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Gen1 uses weak pulldown"
      Defines:  "oport=p_gpio9"
    }
    Bits "P_GPIO8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Gen1 uses weak pulldown"
      Defines:  "oport=p_gpio8"
    }
    Bits "P_GPIO7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Gen1 uses weak pulldown"
      Defines:  "oport=p_gpio7"
    }
    Bits "P_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio6"
    }
    Bits "P_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio5"
    }
    Bits "P_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio4"
    }
    Bits "P_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio3"
    }
    Bits "P_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio2"
    }
    Bits "P_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio1"
    }
    Bits "P_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_gpio0"
    }
  }

  Register "GPIO_P_SEL_1" {
    Offset:  0x00006C
    Description: "GPIO Pullup/Pulldown Register 1"
    Read Mask:   0x3FFF3FFF
    Write Mask:  0x3FFF3FFF
    Reset Value: 0x15561556

    Bits "P_LED1_GPIO6" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO15"
      Defines:  "oport=p_led1_gpio6"
    }
    Bits "P_LED1_GPIO5" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO14"
      Defines:  "oport=p_led1_gpio5"
    }
    Bits "P_LED1_GPIO4" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO13"
      Defines:  "oport=p_led1_gpio4"
    }
    Bits "P_LED1_GPIO3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO12"
      Defines:  "oport=p_led1_gpio3"
    }
    Bits "P_LED1_GPIO2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO11"
      Defines:  "oport=p_led1_gpio2"
    }
    Bits "P_LED1_GPIO1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led1_gpio1"
    }
    Bits "P_LED1_GPIO0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "2'b10: weak pull-down"
      Defines:  "oport=p_led1_gpio0"
    }
    Bits "P_LED0_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio6"
    }
    Bits "P_LED0_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio5"
    }
    Bits "P_LED0_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio4"
    }
    Bits "P_LED0_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio3"
    }
    Bits "P_LED0_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio2"
    }
    Bits "P_LED0_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_led0_gpio1"
    }
    Bits "P_LED0_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "2'b10: weak pull-down"
      Defines:  "oport=p_led0_gpio0"
    }
  }

  Register "GPIO_P_SEL_2" {
    Offset:  0x000070
    Description: "GPIO Pullup/Pulldown Register 2"
    Read Mask:   0x3FFF3FFF
    Write Mask:  0x3FFF3FFF
    Reset Value: 0x15561556

    Bits "P_LED3_GPIO6" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO29"
      Defines:  "oport=p_led3_gpio6"
    }
    Bits "P_LED3_GPIO5" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO28"
      Defines:  "oport=p_led3_gpio5"
    }
    Bits "P_LED3_GPIO4" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shraed with GPIO27"
      Defines:  "oport=p_led3_gpio4"
    }
    Bits "P_LED3_GPIO3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO26"
      Defines:  "oport=p_led3_gpio3"
    }
    Bits "P_LED3_GPIO2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO25"
      Defines:  "oport=p_led3_gpio2"
    }
    Bits "P_LED3_GPIO1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO24"
      Defines:  "oport=p_led3_gpio1"
    }
    Bits "P_LED3_GPIO0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Shared with GPIO23%%0A2'b10: weak pull-down"
      Defines:  "oport=p_led3_gpio0"
    }
    Bits "P_LED2_GPIO6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO22"
      Defines:  "oport=p_led2_gpio6"
    }
    Bits "P_LED2_GPIO5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO21"
      Defines:  "oport=p_led2_gpio5"
    }
    Bits "P_LED2_GPIO4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO20"
      Defines:  "oport=p_led2_gpio4"
    }
    Bits "P_LED2_GPIO3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO19"
      Defines:  "oport=p_led2_gpio3"
    }
    Bits "P_LED2_GPIO2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO18"
      Defines:  "oport=p_led2_gpio2"
    }
    Bits "P_LED2_GPIO1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO17"
      Defines:  "oport=p_led2_gpio1"
    }
    Bits "P_LED2_GPIO0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Shared with GPIO16%%0A2'b10: weak pull-down"
      Defines:  "oport=p_led2_gpio0"
    }
  }

  Register "GPIO_P_SEL_3" {
    Offset:  0x000074
    Description: "GPIO Pullup/Pulldown Register 3"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000004

    Bits "P_DISP_CSN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_disp_csn"
    }
    Bits "P_DISP_MOSI_SDA" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_disp_mosi_sda"
    }
    Bits "P_DISP_MISO" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_disp_miso"
    }
    Bits "P_DISP_I2C_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_disp_i2c_sel"
    }
    Bits "P_DISP_ATTN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shared with GPIO31"
      Defines:  "oport=p_disp_attn"
    }
    Bits "P_DISP_CLK_SCL" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_disp_clk_scl"
    }
    Bits "P_FLASH_SPI_HOLDN_IO3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_flash_spi_holdn_io3"
    }
    Bits "P_FLASH_SPI_WPN_IO2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_flash_spi_wpn_io2"
    }
    Bits "P_FLASH_SPI_MISO_IO1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_flash_spi_miso_io1"
    }
    Bits "P_FLASH_SPI_MOSI_IO0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_flash_spi_mosi_io0"
    }
    Bits "P_FLASH_SPI_CSN" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "2'b01: weak pull-up"
      Defines:  "oport=p_flash_spi_csn"
    }
    Bits "P_FLASH_SPI_CLK" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_flash_spi_clk"
    }
  }

  Register "GPIO_P_SEL_4" {
    Offset:  0x000078
    Description: "GPIO Pullup/Pulldown Register 4"
    Defines: "oport="
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000055

    Bits "P_DBIST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_dbist"
    }
    Bits "P_FAIL_DET_OUT" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=p_fail_det_out"
    }
    Bits "P_FAIL_DET_IN1_N" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "2'b01: weak pull-up"
      Defines:  "oport=p_fail_det_in1_n"
    }
    Bits "P_FAIL_DET_IN0_N" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "2'b01: weak pull-up"
      Defines:  "oport=p_fail_det_in0_n"
    }
    Bits "P_APO_IN1_N" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_apo_in1_n"
    }
    Bits "P_APO_IN0_N" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=p_apo_in0_n"
    }
  }

  Register "GPIO_SMT_SEL_0" {
    Offset:  0x00007C
    Description: "GPIO Hysteresis Register 0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "SMT_TCH_CSN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_tch_csn"
    }
    Bits "SMT_TCH_CLK" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_tch_clk"
    }
    Bits "SMT_TCH_MOSI" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_tch_mosi"
    }
    Bits "SMT_TCH_MISO" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_tch_miso"
    }
    Bits "SMT_TCH_ATTN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO30"
      Defines:  "oport=smt_tch_attn"
    }
    Bits "SMT_GPIO10" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio10"
    }
    Bits "SMT_GPIO9" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio9"
    }
    Bits "SMT_GPIO8" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio8"
    }
    Bits "SMT_GPIO7" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio7"
    }
    Bits "SMT_GPIO6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio6"
    }
    Bits "SMT_GPIO5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio5"
    }
    Bits "SMT_GPIO4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio4"
    }
    Bits "SMT_GPIO3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio3"
    }
    Bits "SMT_GPIO2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio2"
    }
    Bits "SMT_GPIO1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio1"
    }
    Bits "SMT_GPIO0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_gpio0"
    }
  }

  Register "GPIO_SMT_SEL_1" {
    Offset:  0x000080
    Description: "GPIO Hysteresis Register 1"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00003FFF

    Bits "SMT_LED1_GPIO6" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO15"
      Defines:  "oport=smt_led1_gpio6"
    }
    Bits "SMT_LED1_GPIO5" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO14"
      Defines:  "oport=smt_led1_gpio5"
    }
    Bits "SMT_LED1_GPIO4" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO13"
      Defines:  "oport=smt_led1_gpio4"
    }
    Bits "SMT_LED1_GPIO3" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO12"
      Defines:  "oport=smt_led1_gpio3"
    }
    Bits "SMT_LED1_GPIO2" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO11"
      Defines:  "oport=smt_led1_gpio2"
    }
    Bits "SMT_LED1_GPIO1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led1_gpio1"
    }
    Bits "SMT_LED1_GPIO0" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led1_gpio0"
    }
    Bits "SMT_LED0_GPIO6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio6"
    }
    Bits "SMT_LED0_GPIO5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio5"
    }
    Bits "SMT_LED0_GPIO4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio4"
    }
    Bits "SMT_LED0_GPIO3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio3"
    }
    Bits "SMT_LED0_GPIO2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio2"
    }
    Bits "SMT_LED0_GPIO1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio1"
    }
    Bits "SMT_LED0_GPIO0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_led0_gpio0"
    }
  }

  Register "GPIO_SMT_SEL_2" {
    Offset:  0x000084
    Description: "GPIO Hysteresis Register 2"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00003FFF

    Bits "SMT_LED3_GPIO6" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO29"
      Defines:  "oport=smt_led3_gpio6"
    }
    Bits "SMT_LED3_GPIO5" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO28"
      Defines:  "oport=smt_led3_gpio5"
    }
    Bits "SMT_LED3_GPIO4" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shraed with GPIO27"
      Defines:  "oport=smt_led3_gpio4"
    }
    Bits "SMT_LED3_GPIO3" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO26"
      Defines:  "oport=smt_led3_gpio3"
    }
    Bits "SMT_LED3_GPIO2" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO25"
      Defines:  "oport=smt_led3_gpio2"
    }
    Bits "SMT_LED3_GPIO1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO24"
      Defines:  "oport=smt_led3_gpio1"
    }
    Bits "SMT_LED3_GPIO0" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO23"
      Defines:  "oport=smt_led3_gpio0"
    }
    Bits "SMT_LED2_GPIO6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO22"
      Defines:  "oport=smt_led2_gpio6"
    }
    Bits "SMT_LED2_GPIO5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO21"
      Defines:  "oport=smt_led2_gpio5"
    }
    Bits "SMT_LED2_GPIO4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO20"
      Defines:  "oport=smt_led2_gpio4"
    }
    Bits "SMT_LED2_GPIO3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO19"
      Defines:  "oport=smt_led2_gpio3"
    }
    Bits "SMT_LED2_GPIO2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO18"
      Defines:  "oport=smt_led2_gpio2"
    }
    Bits "SMT_LED2_GPIO1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO17"
      Defines:  "oport=smt_led2_gpio1"
    }
    Bits "SMT_LED2_GPIO0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO16"
      Defines:  "oport=smt_led2_gpio0"
    }
  }

  Register "GPIO_SMT_SEL_3" {
    Offset:  0x000088
    Description: "GPIO Hysteresis Register 3"
    Read Mask:   0x00001FBF
    Write Mask:  0x00001FBF
    Reset Value: 0x00001FBF

    Bits "SMT_DISP_CSN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_disp_csn"
    }
    Bits "SMT_DISP_MOSI_SDA" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_disp_mosi_sda"
    }
    Bits "SMT_DISP_MISO" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_disp_miso"
    }
    Bits "SMT_DISP_I2C_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_disp_i2c_sel"
    }
    Bits "SMT_DISP_ATTN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Shared with GPIO31"
      Defines:  "oport=smt_disp_attn"
    }
    Bits "SMT_DISP_CLK_SCL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_disp_clk_scl"
    }
    Bits "SMT_FLASH_SPI_HOLDN_IO3" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_holdn_io3"
    }
    Bits "SMT_FLASH_SPI_WPN_IO2" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_wpn_io2"
    }
    Bits "SMT_FLASH_SPI_MISO_IO1" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_miso_io1"
    }
    Bits "SMT_FLASH_SPI_MOSI_IO0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_mosi_io0"
    }
    Bits "SMT_FLASH_SPI_CSN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_csn"
    }
    Bits "SMT_FLASH_SPI_CLK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_flash_spi_clk"
    }
  }

  Register "GPIO_SMT_SEL_4" {
    Offset:  0x00008C
    Description: "GPIO Hysteresis Register 4"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x0000003F

    Bits "SMT_DBIST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_dbist"
    }
    Bits "SMT_FAIL_DET_OUT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_fail_det_out"
    }
    Bits "SMT_FAIL_DET_IN1_N" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_fail_det_in1_n"
    }
    Bits "SMT_FAIL_DET_IN0_N" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_fail_det_in0_n"
    }
    Bits "SMT_APO_IN1_N" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_apo_in1_n"
    }
    Bits "SMT_APO_IN0_N" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Defines:  "oport=smt_apo_in0_n"
    }
  }

  Register "GPIO_TEST" {
    Offset:  0x000090
    Read Mask:   0x0000707F
    Write Mask:  0x0000707F
    Reset Value: 0x00000000

    Bits "LOOPBACK_SEL" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects which GPIO input loops back to output%%0A000: GPIO0, 001:GPIO1 %%E2%%80%%A6. 110:GPIO6 111: Reserved"
    }
    Bits "LOOPBACK6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[6]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[6]=1 register settings must be set."
    }
    Bits "LOOPBACK5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[5]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[5]=1 register settings must be set."
    }
    Bits "LOOPBACK4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[4]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[4]=1 register settings must be set."
    }
    Bits "LOOPBACK3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[3]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[3]=1 register settings must be set."
    }
    Bits "LOOPBACK2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[2]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[2]=1 register settings must be set."
    }
    Bits "LOOPBACK1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[1]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[1]=1 register settings must be set."
    }
    Bits "LOOPBACK0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[0]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[0]=1 register settings must be set."
    }
  }

  Register "GPIO_VREF_CTRL" {
    Offset:  0x000094
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "FLASH_VREF_SEL_18" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=flash_vref_sel_18"
    }
    Bits "GPIO_VREF_SEL_18" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=gpio_vref_sel_18"
    }
    Bits "HOST_VREF_SEL_18" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=host_vref_sel_18"
    }
    Bits "LED_0_VREF_SEL_18" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=led_0_vref_sel_18"
    }
    Bits "LED_1_VREF_SEL_18" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Defines:  "oport=led_1_vref_sel_18"
    }
  }


}

;; ========= AONT =========

Block "AONT" {

Address: 0x20002000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536813822

  Register "AONT_CFG" {
    Offset:  0x000000
    Description: "Configuration and modes register"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "IEN_MATCH2" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer count > target #2 generates aont_intr2"
    }
    Bits "DBG_HALT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, the timer freezes when the CPU is halted for debug"
    }
    Bits "IEN_OVERFLOW" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer overflow generates a CPU interrupt"
    }
    Bits "IEN_MATCH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer count > target generates a CPU interrupt"
    }
  }

  Register "AONT_COUNT_LOW" {
    Offset:  0x000008
    Description: "Current count low bits"
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "COUNT_LOW" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Reading this register shows the low 32 bits of the current count and also saves the high bits of the counter in COUNT_HIGH"
    }
  }

  Register "AONT_COUNT_HIGH" {
    Offset:  0x00000C
    Description: "Current count high bits"
    Read Mask:   0x0003FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "COUNT_HIGH" {
      Position: 17..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This shadow register is updated only upon a read to COUNT_LOW"
    }
  }

  Register "AONT_TARGET_LOW" {
    Offset:  0x000010
    Description: "Timer target low bits"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TARGET_LOW" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Writing this register updates the target count value from the written data and from TARGET_HIGH%%0ATo acknowledge a timer interrupt, simply write TARGET to a desired new target (higher than the current COUNT)"
    }
  }

  Register "AONT_TARGET_HIGH" {
    Offset:  0x000014
    Description: "Timer target high bits"
    Read Mask:   0x0003FFFF
    Write Mask:  0x0003FFFF
    Reset Value: 0x00000000

    Bits "TARGET_HIGH" {
      Position: 17..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This shadow register is copied to the target count only upon a write to TARGET_LOW"
    }
  }

  Register "AONT_TARGET2_LOW" {
    Offset:  0x000018
    Description: "Timer target #2 low bits"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TARGET2_LOW" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Writing this register updates the target count value from the written data and from TARGET2_HIGH%%0ATo acknowledge timer interrupt #2, simply write TARGET2 to a desired new target (higher than the current COUNT)"
    }
  }

  Register "AONT_TARGET2_HIGH" {
    Offset:  0x00001C
    Description: "Timer target #2 high bits"
    Read Mask:   0x0003FFFF
    Write Mask:  0x0003FFFF
    Reset Value: 0x00000000

    Bits "TARGET2_HIGH" {
      Position: 17..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This shadow register is copied to the target count only upon a write to TARGET2_LOW"
    }
  }

  Register "AONT_TEST_ID" {
    Offset:  0x0000C0
    Description: "Testbench identification register"
    Defines: "skip"
    Read Mask:   0xFFFF0001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "SIG" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Signature showing whether the base testbench is present%%0AThis is 0x54 if the base testbench is present (for sims)%%0AThis will be 0 if the base testbench is absent (probably on the physical chip)"
    }
    Bits "SIG2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Signature showing whether the extended testbench is present%%0AThis is 0x42 if the extended testbench is present (only possible for sims)%%0AThis will be 0 if the extended testbench is absent (on the physical chip)"
    }
    Bits "ASYNC_INTR" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "True if the timer config defines `AONT_ASYNC_INTR"
    }
  }

  Register "AONT_TEST_CFG" {
    Offset:  0x0000C4
    Description: "Testbench control register%%0AThis register exists only if AONT_TEST_ID.SIG != 0"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "ISCALE" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Scale factor for incrementer, used to speed up the timer during tests"
    }
  }

  Register "AONT_TEST_IN" {
    Offset:  0x0000C8
    Description: "Testbench input register%%0AThis register exists only if AONT_TEST_ID.SIG != 0"
    Read Mask:   0x00000005
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "FORCE_CLEAR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to force the timer to zero"
    }
    Bits "PULSE_TCLK" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 in FORCE_TCLK mode to generate a TCLK pulse"
    }
    Bits "FORCE_TCLK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to override TCLK signal using the testbench"
    }
  }

  Register "AONT_TEST_STIM" {
    Offset:  0x0000CC
    Description: "Test bench stimulus register"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000201
    Reset Value: 0x00000000

    Bits "CLEAR_COUNT" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to clear WATCH_COUNT to zero"
    }
    Bits "FORCE_HALTED" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to force 'halted' signal high"
    }
  }

  Register "AONT_TEST_WATCH" {
    Offset:  0x0000D0
    Description: "Testbench watch register%%0AThis register exists only if AONT_TEST_ID.SIG2 != 0"
    Read Mask:   0x00FF000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "WATCH_COUNT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Testbench event counter%%0AThis register exists only if AONT_TEST_ID.SIG2 != 0"
    }
    Bits "WATCH_INTR2" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the aont_intr2 output signal"
    }
    Bits "WATCH_WAKEUP2" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the aont_wakeup2 output signal"
    }
    Bits "WATCH_INTR" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the timer interrupt output signal"
    }
    Bits "WATCH_WAKEUP" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the timer wakeup output signal"
    }
  }

  Register "AONT_PROPERTIES" {
    Offset:  0x0000F8
    Description: "Timer properties register"
    Read Mask:   0xFFF00002
    Write Mask:  0x00000000
    Reset Value: 0x32200002

    Bits "NUM_BITS" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000032
      Comment:  "Number of bits in the timer"
    }
    Bits "SYNC_DELAY" {
      Position: 23..20
      Type:     "R"
      Reset:    0x00000002
      Comment:  "Number of stages in synchronizers used in the timer%%0A(TBD: This number may change to 3 depending on impl)"
    }
    Bits "HAS_INTR2" {
      Position: 1
      Type:     "R"
      Reset:    0x00000001
      Comment:  "True if the timer config defines `AONT_HAS_INTR2"
    }
  }

  Register "AONT_ID" {
    Offset:  0x0000FC
    Description: "Timer version number register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000100

    Bits "ID_MAJOR" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Timer major version number"
    }
    Bits "ID_MINOR" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timer minor version number"
    }
  }


}

;; ========= GPT =========

Block "GPT" {

Address: 0x20003000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536819710

  Register "GPT_TRIGGER1" {
    Offset:  0x000004
    Description: "Trigger #1 control register"
    Defines: "skip"
    Read Mask:   0x000060FF
    Write Mask:  0x000060FF
    Reset Value: 0x00000000

    Bits "TRIGGER1_MODE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 for this trigger to use synchronous edge detection or 0 for asynchronous edge detection"
    }
    Bits "TRIGGER1_POLARITY" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to trigger on falling edge of the trigger source signal or 0 for rising edge"
    }
    Bits "TRIGGER1_EVENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to select which signal drives this trigger%%0A0: No signal  (never trigger)%%0A1: Write this value to generate a firmware-triggered event%%0A2-5: Source is timer clock source signal #N%%0A17-19: Source is match event for timer #(N-16)%%0A48-TBD: Source is misc trigger signal #(N-48)%%0A64-TBD: Source is GPIO pin signal #(N-64)%%0A128-TBD: Source is CPU interrupt source signal #(N-128)"
    }
  }

  Register "GPT_TRIGGER2" {
    Offset:  0x000008
    Description: "Trigger #2 control register"
    Defines: "skip"
    Read Mask:   0x000060FF
    Write Mask:  0x000060FF
    Reset Value: 0x00000000

    Bits "TRIGGER2_MODE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_MODE"
    }
    Bits "TRIGGER2_POLARITY" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_POLARITY"
    }
    Bits "TRIGGER2_EVENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_EVENT"
    }
  }

  Register "GPT_TRIGGER3" {
    Offset:  0x00000C
    Description: "Trigger #3 control register"
    Defines: "skip"
    Read Mask:   0x000060FF
    Write Mask:  0x000060FF
    Reset Value: 0x00000000

    Bits "TRIGGER3_MODE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_MODE"
    }
    Bits "TRIGGER3_POLARITY" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_POLARITY"
    }
    Bits "TRIGGER3_EVENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_EVENT"
    }
  }

  Register "GPT_TRIGGER4" {
    Offset:  0x000010
    Description: "Trigger #3 control register"
    Defines: "skip"
    Read Mask:   0x000060FF
    Write Mask:  0x000060FF
    Reset Value: 0x00000000

    Bits "TRIGGER4_MODE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_MODE"
    }
    Bits "TRIGGER4_POLARITY" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_POLARITY"
    }
    Bits "TRIGGER4_EVENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See TRIGGER1_EVENT"
    }
  }

  Register "GPT1_CFG" {
    Offset:  0x000040
    Description: "Timer #1 control register%%0ANote:  Any write to this register will automatically reset timer #1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "GPT1_DMA_CAPTURE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to enable DMA on timer capture%%0ADIG2409 does not implement DMA for timers; it implements but ignores this mode bit"
    }
    Bits "GPT1_IEN_CAPTURE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer capture sets the timer's interrupt flag"
    }
    Bits "GPT1_IEN_OVERFLOW" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer overflow to 0xFFFFFFFF sets the interrupt flag"
    }
    Bits "GPT1_IEN_MATCH" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer count > target sets the interrupt flag"
    }
    Bits "GPT1_DEBUG_HALT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to freeze the timer when CPU is halted for debug"
    }
    Bits "GPT1_INIT_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, timer starts out enabled after any timer reset"
    }
    Bits "GPT1_WRAP" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timer wraparound mode%%0A0: Timer counts up to 0xFFFFFFFF and then stops%%0A1: Timer wraps around from target to 0x0%%0A2: Timer wraps around from 0xFFFFFFFF to 0x0"
    }
    Bits "GPT1_DIVIDE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If non-zero, divide the timer source clock by N+1"
    }
    Bits "GPT1_SOURCE" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select the source clock to drive the timer%%0A0: No clock  (timer is disabled)%%0A1: CPU clock%%0A2: HSO oscillator clock%%0A3: MSO oscillator clock%%0A4: XCLK external clock%%0A5: XTAL oscillator clock%%0A6: LSO oscillator clock"
    }
  }

  Register "GPT1_STATUS" {
    Offset:  0x000044
    Description: "Timer #1 status register"
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT1_OVERRUN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only view of capture overrun flag"
    }
    Bits "GPT1_INTR" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only view of the timer's interrupt flag%%0AThis flag is set by various interrupting events in the timer and it is cleared by IACK or when the timer resets%%0AWhen this flag is high, the timer asserts a CPU interrupt but only if its IMASK is clear"
    }
    Bits "GPT1_ENABLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only view of the timer's enable state%%0AThe enable state resets to GPT1_INIT_ENABLE when the timer resets; after that, it can be set or cleared by writing to GPT_START or GPT_STOP, or by START/STOP trigger events"
    }
  }

  Register "GPT1_IACK" {
    Offset:  0x000048
    Description: "Timer #1 interrupt acknowledge register"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "GPT1_IACK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Any read or write to this register acknowledges timer #1's interrupt, clearing its interrupt flag"
    }
  }

  Register "GPT1_TRIGSEL" {
    Offset:  0x00004C
    Description: "Timer #1 trigger selection register%%0ANote:  Any write to this register automatically resets this timer"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "GPT1_TRIGSEL_CAPTURE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1-3 to cause trigger #N to capture this timer"
    }
    Bits "GPT1_TRIGSEL_RESTART" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1-3 to cause trigger #N to restart this timer at zero"
    }
    Bits "GPT1_TRIGSEL_COUNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1-3 to cause trigger #N to increment the timer, or set to 0 for the timer to increment continuously at the rate of its source clock"
    }
    Bits "GPT1_TRIGSEL_STOP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1-3 to cause trigger #N to stop this timer (this clears the timer's ENABLE state, freezing its counter)"
    }
    Bits "GPT1_TRIGSEL_START" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1-3 to cause trigger #N to start this timer (this sets the timer's ENABLE state, un-freezing its counter)"
    }
  }

  Register "GPT1_COUNT" {
    Offset:  0x000050
    Description: "Timer #1 counter register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT1_COUNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "A read-only view of the timer's current count%%0AThe count resets to 0 when the timer resets or restarts%%0AThen the timer increments either continuously or counting trigger events, depending on TRIGSEL_COUNT"
    }
  }

  Register "GPT1_TARGET" {
    Offset:  0x000054
    Description: "Timer #1 target register%%0ANote:  Any write to this register automatically resets the timer"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "GPT1_TARGET" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "The comparison target value for the register%%0ADepending on the timer's settings, the timer may generate an interrupt, wrap to zero, and/or trigger another timer when its COUNT increments past its TARGET"
    }
  }

  Register "GPT1_CAPTURE" {
    Offset:  0x000058
    Description: "Timer #1 capture register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT1_CAPTURE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "A read-only view of the timer's capture register%%0AThis loads from COUNT upon a TRIGSEL_CAPTURE event, and it clears to zero when the timer resets%%0AIf TRIGSEL_CAPTURE is 0, this register is unused"
    }
  }

  Register "GPT2_CFG" {
    Offset:  0x000080
    Description: "Timer #2 control register%%0ASee the description of GPT1_CFG"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "GPT2_DMA_CAPTURE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DMA_CAPTURE"
    }
    Bits "GPT2_IEN_CAPTURE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_CAPTURE"
    }
    Bits "GPT2_IEN_OVERFLOW" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_OVERFLOW"
    }
    Bits "GPT2_IEN_MATCH" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_MATCH"
    }
    Bits "GPT2_DEBUG_HALT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DEBUG_HALT"
    }
    Bits "GPT2_INIT_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_INIT_ENABLE"
    }
    Bits "GPT2_WRAP" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_WRAP"
    }
    Bits "GPT2_DIVIDE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DIVIDE"
    }
    Bits "GPT2_SOURCE" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_SOURCE"
    }
  }

  Register "GPT2_STATUS" {
    Offset:  0x000084
    Description: "Timer #2 status register"
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT2_OVERRUN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_OVERRUN"
    }
    Bits "GPT2_INTR" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_INTR"
    }
    Bits "GPT2_ENABLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_ENABLE"
    }
  }

  Register "GPT2_IACK" {
    Offset:  0x000088
    Description: "Timer #2 interrupt acknowledge register"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "GPT2_IACK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IACK"
    }
  }

  Register "GPT2_TRIGSEL" {
    Offset:  0x00008C
    Description: "Timer #2 trigger selection register%%0ASee GPT1_TRIGSEL"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "GPT2_TRIGSEL_CAPTURE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_CAPTURE"
    }
    Bits "GPT2_TRIGSEL_RESTART" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_RESTART"
    }
    Bits "GPT2_TRIGSEL_COUNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_COUNT"
    }
    Bits "GPT2_TRIGSEL_STOP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_STOP"
    }
    Bits "GPT2_TRIGSEL_START" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_START"
    }
  }

  Register "GPT2_COUNT" {
    Offset:  0x000090
    Description: "Timer #2 counter register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT2_COUNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_COUNT"
    }
  }

  Register "GPT2_TARGET" {
    Offset:  0x000094
    Description: "Timer #2 target register%%0ASee GPT1_TARGET"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "GPT2_TARGET" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TARGET"
    }
  }

  Register "GPT2_CAPTURE" {
    Offset:  0x000098
    Description: "Timer #2 capture register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT2_CAPTURE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_CAPTURE"
    }
  }

  Register "GPT3_CFG" {
    Offset:  0x0000C0
    Description: "Timer #3 control register%%0ASee the description of GPT1_CFG"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "GPT3_DMA_CAPTURE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DMA_CAPTURE"
    }
    Bits "GPT3_IEN_CAPTURE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_CAPTURE"
    }
    Bits "GPT3_IEN_OVERFLOW" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_OVERFLOW"
    }
    Bits "GPT3_IEN_MATCH" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_MATCH"
    }
    Bits "GPT3_DEBUG_HALT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DEBUG_HALT"
    }
    Bits "GPT3_INIT_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_INIT_ENABLE"
    }
    Bits "GPT3_WRAP" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_WRAP"
    }
    Bits "GPT3_DIVIDE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DIVIDE"
    }
    Bits "GPT3_SOURCE" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_SOURCE"
    }
  }

  Register "GPT3_STATUS" {
    Offset:  0x0000C4
    Description: "Timer #3 status register"
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT3_OVERRUN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_OVERRUN"
    }
    Bits "GPT3_INTR" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_INTR"
    }
    Bits "GPT3_ENABLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_ENABLE"
    }
  }

  Register "GPT3_IACK" {
    Offset:  0x0000C8
    Description: "Timer #3 interrupt acknowledge register"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "GPT3_IACK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IACK"
    }
  }

  Register "GPT3_TRIGSEL" {
    Offset:  0x0000CC
    Description: "Timer #3 trigger selection register%%0ASee GPT1_TRIGSEL"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "GPT3_TRIGSEL_CAPTURE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_CAPTURE"
    }
    Bits "GPT3_TRIGSEL_RESTART" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_RESTART"
    }
    Bits "GPT3_TRIGSEL_COUNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_COUNT"
    }
    Bits "GPT3_TRIGSEL_STOP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_STOP"
    }
    Bits "GPT3_TRIGSEL_START" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_START"
    }
  }

  Register "GPT3_COUNT" {
    Offset:  0x0000D0
    Description: "Timer #3 counter register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT3_COUNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_COUNT"
    }
  }

  Register "GPT3_TARGET" {
    Offset:  0x0000D4
    Description: "Timer #3 target register%%0ASee GPT1_TARGET"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "GPT3_TARGET" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TARGET"
    }
  }

  Register "GPT3_CAPTURE" {
    Offset:  0x0000D8
    Description: "Timer #3 capture register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT3_CAPTURE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_CAPTURE"
    }
  }

  Register "GPT4_CFG" {
    Offset:  0x000100
    Description: "Timer #4 control register%%0ASee the description of GPT1_CFG"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "GPT4_DMA_CAPTURE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DMA_CAPTURE"
    }
    Bits "GPT4_IEN_CAPTURE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_CAPTURE"
    }
    Bits "GPT4_IEN_OVERFLOW" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_OVERFLOW"
    }
    Bits "GPT4_IEN_MATCH" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IEN_MATCH"
    }
    Bits "GPT4_DEBUG_HALT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DEBUG_HALT"
    }
    Bits "GPT4_INIT_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_INIT_ENABLE"
    }
    Bits "GPT4_WRAP" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_WRAP"
    }
    Bits "GPT4_DIVIDE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_DIVIDE"
    }
    Bits "GPT4_SOURCE" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_SOURCE"
    }
  }

  Register "GPT4_STATUS" {
    Offset:  0x000104
    Description: "Timer #3 status register"
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT4_OVERRUN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_OVERRUN"
    }
    Bits "GPT4_INTR" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_INTR"
    }
    Bits "GPT4_ENABLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_ENABLE"
    }
  }

  Register "GPT4_IACK" {
    Offset:  0x000108
    Description: "Timer #4 interrupt acknowledge register"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "GPT4_IACK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_IACK"
    }
  }

  Register "GPT4_TRIGSEL" {
    Offset:  0x00010C
    Description: "Timer #4 trigger selection register%%0ASee GPT1_TRIGSEL"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "GPT4_TRIGSEL_CAPTURE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_CAPTURE"
    }
    Bits "GPT4_TRIGSEL_RESTART" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_RESTART"
    }
    Bits "GPT4_TRIGSEL_COUNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_COUNT"
    }
    Bits "GPT4_TRIGSEL_STOP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_STOP"
    }
    Bits "GPT4_TRIGSEL_START" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TRIGSEL_START"
    }
  }

  Register "GPT4_COUNT" {
    Offset:  0x000110
    Description: "Timer #4 counter register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT4_COUNT" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_COUNT"
    }
  }

  Register "GPT4_TARGET" {
    Offset:  0x000114
    Description: "Timer #4 target register%%0ASee GPT1_TARGET"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "GPT4_TARGET" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "See GPT1_TARGET"
    }
  }

  Register "GPT4_CAPTURE" {
    Offset:  0x000118
    Description: "Timer #4 capture register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "GPT4_CAPTURE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See GPT1_CAPTURE"
    }
  }

  Register "GPT_SETIMASK" {
    Offset:  0x000400
    Description: "Global interrupt disable register for all timers"
    Read Mask:   0x00000000
    Write Mask:  0x0000001E
    Reset Value: 0x00000000

    Bits "SETIMASK" {
      Position: 4..1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to bit #N to set timer #N's IMASK bit"
    }
  }

  Register "GPT_CLRIMASK" {
    Offset:  0x000404
    Description: "Global interrupt enable register for all timers"
    Read Mask:   0x00000000
    Write Mask:  0x0000001E
    Reset Value: 0x00000000

    Bits "CLRIMASK" {
      Position: 4..1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to bit #N to clear timer #N's IMASK bit"
    }
  }

  Register "GPT_IMASK" {
    Offset:  0x000408
    Description: "Global interrupt masking state for all timers"
    Read Mask:   0x0000001E
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "IMASK" {
      Position: 4..1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "A read-only view of the IMASK bits of all timers%%0ABit #N shows the IMASK bit for timer #N%%0ATimer #N sends the CPU an interrupt whenever its INTR flag is high and its IMASK bit is clear"
    }
  }

  Register "GPT_START" {
    Offset:  0x000410
    Description: "Global timer enable register for all timers"
    Read Mask:   0x00000000
    Write Mask:  0x0000001E
    Reset Value: 0x00000000

    Bits "START" {
      Position: 4..1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to bit #N to set timer #N's ENABLE state"
    }
  }

  Register "GPT_STOP" {
    Offset:  0x000414
    Description: "Global timer disable register for all timers"
    Read Mask:   0x00000000
    Write Mask:  0x0000001E
    Reset Value: 0x00000000

    Bits "STOP" {
      Position: 4..1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to bit #N to clear timer #N's ENABLE state"
    }
  }

  Register "GPT_TEST_ID" {
    Offset:  0x0007C0
    Description: "Testbench identification register"
    Defines: "skip"
    Read Mask:   0xFFFF001F
    Write Mask:  0x00000000
    Reset Value: 0x0000000E

    Bits "SIG" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Signature showing whether the base testbench is present%%0AThis is 0x54 if the base testbench is present (for sims)%%0AThis will be 0 if the base testbench is absent (probably on the physical chip)"
    }
    Bits "SIG2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Signature showing whether the extended testbench is present%%0AThis is 0x42 if the extended testbench is present (only possible for sims)%%0AThis will be 0 if the extended testbench is absent (on the physical chip)"
    }
    Bits "ASYNC_TIMERS" {
      Position: 4..1
      Type:     "R"
      Reset:    0x00000007
      Comment:  "Bit #N is 1 if timer #N uses an asynchronous implementation (where the timer operates directly from the selected source clock signal, whether or not the CPU clock is running)"
    }
    Bits "ASYNC_INTR" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "True if the timer config defines `GPT_ASYNC_INTR"
    }
  }

  Register "GPT_TEST_CFG" {
    Offset:  0x0007C4
    Description: "Testbench control register%%0AThis register exists only if GPT_TEST_ID.SIG != 0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "SYNC_PAT" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used for testing register coherence across clock domains"
    }
    Bits "SYNC_STEP" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used for testing register coherence across clock domains"
    }
    Bits "ISCALE" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Scale factor for incrementer, used to speed up the timer during tests"
    }
  }

  Register "GPT_TEST_IN" {
    Offset:  0x0007C8
    Description: "Testbench input register%%0AThis register exists only if GPT_TEST_ID.SIG != 0"
    Defines: "skip"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "MISC0_VAL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 in FORCE_CLK2 mode to drive misc trigger input #0 high"
    }
    Bits "PULSE_CLK2" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write 1 in FORCE_CLK2 mode to generate a pulse on clock source #2"
    }
    Bits "FORCE_CLK2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to override the clock source #2 signal using the testbench  (on DIG2409, clock source #2 is 'HSO')"
    }
  }

  Register "GPT_TEST_OUT" {
    Offset:  0x0007CC
    Description: "Testbench output register%%0AThis register exists only if GPT_TEST_ID.SIG != 0"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DMACSREQ" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Unused on DIG2409"
    }
  }

  Register "GPT_TEST_STIM" {
    Offset:  0x0007D0
    Description: "Testbench stimulus register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0"
    Defines: "skip"
    Read Mask:   0x000303FF
    Write Mask:  0x000303FF
    Reset Value: 0x00000000

    Bits "DMACCLR" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Unused on DIG2409"
    }
    Bits "HALTED" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Drives the 'halted' signal when FORCE is set"
    }
    Bits "CLKS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to force all clock sources other than FCLK and PCLK to be under testbench control"
    }
    Bits "FORCE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to force all non-clock inputs to the timers to be under testbench control"
    }
    Bits "SEL" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select which input signal to drive in FORCE or CLKS mode%%0A0: Do not drive any signal high%%0A2-6: Drive clock source #N high%%0A48-TBD: Drive misc trigger input #N high%%0A64-TBD: Drive GPIO trigger input #N high%%0A128-TBD: Drive CPU interrupt trigger input #N high"
    }
  }

  Register "GPT_TEST_DRIVE" {
    Offset:  0x0007D4
    Description: "Testbench drive register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0"
    Defines: "skip"
    Read Mask:   0x00000001
    Write Mask:  0x00000301
    Reset Value: 0x00000000

    Bits "DRIVE_CLEAR" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to this bit to clear WATCH_COUNT to zero"
    }
    Bits "DRIVE_PULSE" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write 1 to this bit to generate a one-cycle pulse on the input selected by GPT_TEST_STIM.SEL"
    }
    Bits "DRIVE_LEVEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set to 1 to continuously drive high the input selected by GPT_TEST_STIM.SEL"
    }
  }

  Register "GPT_TEST_WATCH" {
    Offset:  0x0007D8
    Description: "Testbench watch register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0"
    Read Mask:   0x00FF000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "WATCH_COUNT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Testbench event counter"
    }
    Bits "WATCH_INTR" {
      Position: 3..1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the timer interrupt output signals"
    }
    Bits "WATCH_WAKEUP" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Readable view of the timer wakeup output signal"
    }
  }

  Register "GPT_PROPERTIES" {
    Offset:  0x0007F8
    Description: "Timer properties register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x20200464

    Bits "NUM_BITS" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000020
      Comment:  "Number of bits in the timers"
    }
    Bits "SYNC_DELAY" {
      Position: 23..20
      Type:     "R"
      Reset:    0x00000002
      Comment:  "Number of stages in synchronizers used in the timers%%0A(TBD: This number may change to 3 depending on impl)"
    }
    Bits "NUM_COMPARES" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of timers with COMPARE registers%%0AThis feature is not used in DIG2409"
    }
    Bits "NUM_PULSES" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of pulse output signals from the timers module%%0AThis feature is not used in DIG2409"
    }
    Bits "NUM_TRIGGERS" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000004
      Comment:  "Number of independent triggers (this is the number of GPT_TRIGGER registers)"
    }
    Bits "NUM_SOURCES" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000006
      Comment:  "Number of available clock sources (maximum setting of GPT_CFG.SOURCE)"
    }
    Bits "NUM_TIMERS" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000004
      Comment:  "Number of general-purpose timers"
    }
  }

  Register "GPT_ID" {
    Offset:  0x0007FC
    Description: "Timer version number register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000100

    Bits "ID_MAJOR" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Timer major version number"
    }
    Bits "ID_MINOR" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timer minor version number"
    }
  }


}

;; ========= DMA_0 =========

Block "DMA_0" {

Address: 0x20004000
;; Declared size of region in words (integer)
Size:    256

;; Words of actual registers (integer)
;; Actual Size:    536821886

  Register "DMA_0_CONTROL" {
    Offset:  0x000000
    Description: "DMA Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "SCH_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
    }
  }

  Register "DMA_0_DCT0" {
    Offset:  0x000004
    Description: "DMA CH 0 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN0" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_0_SRC_ADDR0" {
    Offset:  0x000008
    Description: "DMA CH 0 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_0_DEST_ADDR0" {
    Offset:  0x00000C
    Description: "DMA CH 0 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_0_CNT0" {
    Offset:  0x000010
    Description: "DMA CH 0 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_0_DCT1" {
    Offset:  0x000014
    Description: "DMA CH 1 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE1" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START1" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_0_SRC_ADDR1" {
    Offset:  0x000018
    Description: "DMA CH 1 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_0_DEST_ADDR1" {
    Offset:  0x00001C
    Description: "DMA CH 1 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_0_CNT1" {
    Offset:  0x000020
    Description: "DMA CH 1 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_0_DCT2" {
    Offset:  0x000024
    Description: "DMA CH 2 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE2" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN2" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_0_SRC_ADDR2" {
    Offset:  0x000028
    Description: "DMA CH 2 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_0_DEST_ADDR2" {
    Offset:  0x00002C
    Description: "DMA CH 2 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_0_CNT2" {
    Offset:  0x000030
    Description: "DMA CH 2 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_0_DCT3" {
    Offset:  0x000034
    Description: "DMA CH 3 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START3" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN3" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_0_SRC_ADDR3" {
    Offset:  0x000038
    Description: "DMA CH 3 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_0_DEST_ADDR3" {
    Offset:  0x00003C
    Description: "DMA CH 3 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_0_CNT3" {
    Offset:  0x000040
    Description: "DMA CH 3 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_0_MISC_CTRL" {
    Offset:  0x000044
    Description: "DMA Misc Control"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "TRANS_DONE_CLR" {
      Position: 3..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
    }
  }

  Register "DMA_0_DST" {
    Offset:  0x000048
    Description: "DMA Common Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ACT_CH" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
    }
    Bits "TRANS_DONE" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
    }
  }

  Register "DMA_0_CURR_DCO0" {
    Offset:  0x00004C
    Description: "DMA CH 0 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_0_CURR_SRC_ADDR0" {
    Offset:  0x000050
    Description: "DMA CH 0 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_0_CURR_DEST_ADDR0" {
    Offset:  0x000054
    Description: "DMA CH 0 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_0_CURR_DCO1" {
    Offset:  0x000058
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_0_CURR_SRC_ADDR1" {
    Offset:  0x00005C
    Description: "DMA CH 1 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_0_CURR_DEST_ADDR1" {
    Offset:  0x000060
    Description: "DMA CH 1 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_0_CURR_DCO2" {
    Offset:  0x000064
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_0_CURR_SRC_ADDR2" {
    Offset:  0x000068
    Description: "DMA CH 2 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_0_CURR_DEST_ADDR2" {
    Offset:  0x00006C
    Description: "DMA CH 2 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_0_CURR_DCO3" {
    Offset:  0x000070
    Description: "DMA CH 3 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_0_CURR_SRC_ADDR3" {
    Offset:  0x000074
    Description: "DMA CH 3 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_0_CURR_DEST_ADDR3" {
    Offset:  0x000078
    Description: "DMA CH 3 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_0_PERIPH_SEL" {
    Offset:  0x00007C
    Description: "Peripheral Select Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "PERIPH_SEL1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 1"
    }
    Bits "PERIPH_SEL0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 0"
    }
  }


}

;; ========= DMA_1 =========

Block "DMA_1" {

Address: 0x20004100
;; Declared size of region in words (integer)
Size:    256

;; Words of actual registers (integer)
;; Actual Size:    536822142

  Register "DMA_1_CONTROL" {
    Offset:  0x000000
    Description: "DMA Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "SCH_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
    }
  }

  Register "DMA_1_DCT0" {
    Offset:  0x000004
    Description: "DMA CH 0 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN0" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_1_SRC_ADDR0" {
    Offset:  0x000008
    Description: "DMA CH 0 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_1_DEST_ADDR0" {
    Offset:  0x00000C
    Description: "DMA CH 0 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_1_CNT0" {
    Offset:  0x000010
    Description: "DMA CH 0 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_1_DCT1" {
    Offset:  0x000014
    Description: "DMA CH 1 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE1" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START1" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_1_SRC_ADDR1" {
    Offset:  0x000018
    Description: "DMA CH 1 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_1_DEST_ADDR1" {
    Offset:  0x00001C
    Description: "DMA CH 1 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_1_CNT1" {
    Offset:  0x000020
    Description: "DMA CH 1 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_1_DCT2" {
    Offset:  0x000024
    Description: "DMA CH 2 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE2" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN2" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_1_SRC_ADDR2" {
    Offset:  0x000028
    Description: "DMA CH 2 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_1_DEST_ADDR2" {
    Offset:  0x00002C
    Description: "DMA CH 2 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_1_CNT2" {
    Offset:  0x000030
    Description: "DMA CH 2 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_1_DCT3" {
    Offset:  0x000034
    Description: "DMA CH 3 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START3" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN3" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_1_SRC_ADDR3" {
    Offset:  0x000038
    Description: "DMA CH 3 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_1_DEST_ADDR3" {
    Offset:  0x00003C
    Description: "DMA CH 3 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_1_CNT3" {
    Offset:  0x000040
    Description: "DMA CH 3 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_1_MISC_CTRL" {
    Offset:  0x000044
    Description: "DMA Misc Control"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "TRANS_DONE_CLR" {
      Position: 3..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
    }
  }

  Register "DMA_1_DST" {
    Offset:  0x000048
    Description: "DMA Common Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ACT_CH" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
    }
    Bits "TRANS_DONE" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
    }
  }

  Register "DMA_1_CURR_DCO0" {
    Offset:  0x00004C
    Description: "DMA CH 0 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_1_CURR_SRC_ADDR0" {
    Offset:  0x000050
    Description: "DMA CH 0 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_1_CURR_DEST_ADDR0" {
    Offset:  0x000054
    Description: "DMA CH 0 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_1_CURR_DCO1" {
    Offset:  0x000058
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_1_CURR_SRC_ADDR1" {
    Offset:  0x00005C
    Description: "DMA CH 1 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_1_CURR_DEST_ADDR1" {
    Offset:  0x000060
    Description: "DMA CH 1 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_1_CURR_DCO2" {
    Offset:  0x000064
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_1_CURR_SRC_ADDR2" {
    Offset:  0x000068
    Description: "DMA CH 2 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_1_CURR_DEST_ADDR2" {
    Offset:  0x00006C
    Description: "DMA CH 2 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_1_CURR_DCO3" {
    Offset:  0x000070
    Description: "DMA CH 3 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_1_CURR_SRC_ADDR3" {
    Offset:  0x000074
    Description: "DMA CH 3 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_1_CURR_DEST_ADDR3" {
    Offset:  0x000078
    Description: "DMA CH 3 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_1_PERIPH_SEL" {
    Offset:  0x00007C
    Description: "Peripheral Select Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "PERIPH_SEL1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 1"
    }
    Bits "PERIPH_SEL0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 0"
    }
  }


}

;; ========= DMA_2 =========

Block "DMA_2" {

Address: 0x20004200
;; Declared size of region in words (integer)
Size:    256

;; Words of actual registers (integer)
;; Actual Size:    536822398

  Register "DMA_2_CONTROL" {
    Offset:  0x000000
    Description: "DMA Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "SCH_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
    }
  }

  Register "DMA_2_DCT0" {
    Offset:  0x000004
    Description: "DMA CH 0 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN0" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_2_SRC_ADDR0" {
    Offset:  0x000008
    Description: "DMA CH 0 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_2_DEST_ADDR0" {
    Offset:  0x00000C
    Description: "DMA CH 0 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_2_CNT0" {
    Offset:  0x000010
    Description: "DMA CH 0 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_2_DCT1" {
    Offset:  0x000014
    Description: "DMA CH 1 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE1" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START1" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_2_SRC_ADDR1" {
    Offset:  0x000018
    Description: "DMA CH 1 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_2_DEST_ADDR1" {
    Offset:  0x00001C
    Description: "DMA CH 1 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_2_CNT1" {
    Offset:  0x000020
    Description: "DMA CH 1 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_2_DCT2" {
    Offset:  0x000024
    Description: "DMA CH 2 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE2" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN2" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_2_SRC_ADDR2" {
    Offset:  0x000028
    Description: "DMA CH 2 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_2_DEST_ADDR2" {
    Offset:  0x00002C
    Description: "DMA CH 2 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_2_CNT2" {
    Offset:  0x000030
    Description: "DMA CH 2 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_2_DCT3" {
    Offset:  0x000034
    Description: "DMA CH 3 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START3" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN3" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_2_SRC_ADDR3" {
    Offset:  0x000038
    Description: "DMA CH 3 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_2_DEST_ADDR3" {
    Offset:  0x00003C
    Description: "DMA CH 3 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_2_CNT3" {
    Offset:  0x000040
    Description: "DMA CH 3 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_2_MISC_CTRL" {
    Offset:  0x000044
    Description: "DMA Misc Control"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "TRANS_DONE_CLR" {
      Position: 3..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
    }
  }

  Register "DMA_2_DST" {
    Offset:  0x000048
    Description: "DMA Common Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ACT_CH" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
    }
    Bits "TRANS_DONE" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
    }
  }

  Register "DMA_2_CURR_DCO0" {
    Offset:  0x00004C
    Description: "DMA CH 0 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_2_CURR_SRC_ADDR0" {
    Offset:  0x000050
    Description: "DMA CH 0 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_2_CURR_DEST_ADDR0" {
    Offset:  0x000054
    Description: "DMA CH 0 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_2_CURR_DCO1" {
    Offset:  0x000058
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_2_CURR_SRC_ADDR1" {
    Offset:  0x00005C
    Description: "DMA CH 1 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_2_CURR_DEST_ADDR1" {
    Offset:  0x000060
    Description: "DMA CH 1 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_2_CURR_DCO2" {
    Offset:  0x000064
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_2_CURR_SRC_ADDR2" {
    Offset:  0x000068
    Description: "DMA CH 2 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_2_CURR_DEST_ADDR2" {
    Offset:  0x00006C
    Description: "DMA CH 2 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_2_CURR_DCO3" {
    Offset:  0x000070
    Description: "DMA CH 3 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_2_CURR_SRC_ADDR3" {
    Offset:  0x000074
    Description: "DMA CH 3 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_2_CURR_DEST_ADDR3" {
    Offset:  0x000078
    Description: "DMA CH 3 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_2_PERIPH_SEL" {
    Offset:  0x00007C
    Description: "Peripheral Select Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "PERIPH_SEL1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 1"
    }
    Bits "PERIPH_SEL0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 0"
    }
  }


}

;; ========= DMA_3 =========

Block "DMA_3" {

Address: 0x20004300
;; Declared size of region in words (integer)
Size:    256

;; Words of actual registers (integer)
;; Actual Size:    536822654

  Register "DMA_3_CONTROL" {
    Offset:  0x000000
    Description: "DMA Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "SCH_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
    }
  }

  Register "DMA_3_DCT0" {
    Offset:  0x000004
    Description: "DMA CH 0 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN0" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_3_SRC_ADDR0" {
    Offset:  0x000008
    Description: "DMA CH 0 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_3_DEST_ADDR0" {
    Offset:  0x00000C
    Description: "DMA CH 0 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_3_CNT0" {
    Offset:  0x000010
    Description: "DMA CH 0 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_3_DCT1" {
    Offset:  0x000014
    Description: "DMA CH 1 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE1" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START1" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_3_SRC_ADDR1" {
    Offset:  0x000018
    Description: "DMA CH 1 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_3_DEST_ADDR1" {
    Offset:  0x00001C
    Description: "DMA CH 1 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_3_CNT1" {
    Offset:  0x000020
    Description: "DMA CH 1 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_3_DCT2" {
    Offset:  0x000024
    Description: "DMA CH 2 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE2" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN2" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_3_SRC_ADDR2" {
    Offset:  0x000028
    Description: "DMA CH 2 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_3_DEST_ADDR2" {
    Offset:  0x00002C
    Description: "DMA CH 2 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_3_CNT2" {
    Offset:  0x000030
    Description: "DMA CH 2 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_3_DCT3" {
    Offset:  0x000034
    Description: "DMA CH 3 control register"
    Read Mask:   0x0000010F
    Write Mask:  0x0000010F
    Reset Value: 0x00000000

    Bits "CH_RESET3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Active high software reset"
    }
    Bits "BYTE_MODE3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
    }
    Bits "FW_START3" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
    }
    Bits "INT_EN3" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable. Interrupt is generated at the end of transfer."
    }
    Bits "CH_EN3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Channel enable"
    }
  }

  Register "DMA_3_SRC_ADDR3" {
    Offset:  0x000038
    Description: "DMA CH 3 source address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DSA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source address"
    }
  }

  Register "DMA_3_DEST_ADDR3" {
    Offset:  0x00003C
    Description: "DMA CH 3 destination address"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DDA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Destination address"
    }
  }

  Register "DMA_3_CNT3" {
    Offset:  0x000040
    Description: "DMA CH 3 counter"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DCO3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
    }
  }

  Register "DMA_3_MISC_CTRL" {
    Offset:  0x000044
    Description: "DMA Misc Control"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "TRANS_DONE_CLR" {
      Position: 3..0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
    }
  }

  Register "DMA_3_DST" {
    Offset:  0x000048
    Description: "DMA Common Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ACT_CH" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
    }
    Bits "TRANS_DONE" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
    }
  }

  Register "DMA_3_CURR_DCO0" {
    Offset:  0x00004C
    Description: "DMA CH 0 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_3_CURR_SRC_ADDR0" {
    Offset:  0x000050
    Description: "DMA CH 0 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_3_CURR_DEST_ADDR0" {
    Offset:  0x000054
    Description: "DMA CH 0 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_3_CURR_DCO1" {
    Offset:  0x000058
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_3_CURR_SRC_ADDR1" {
    Offset:  0x00005C
    Description: "DMA CH 1 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_3_CURR_DEST_ADDR1" {
    Offset:  0x000060
    Description: "DMA CH 1 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_3_CURR_DCO2" {
    Offset:  0x000064
    Description: "DMA CH 1 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_3_CURR_SRC_ADDR2" {
    Offset:  0x000068
    Description: "DMA CH 2 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_3_CURR_DEST_ADDR2" {
    Offset:  0x00006C
    Description: "DMA CH 2 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_3_CURR_DCO3" {
    Offset:  0x000070
    Description: "DMA CH 3 Current DCO"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DCO3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current DCO"
    }
  }

  Register "DMA_3_CURR_SRC_ADDR3" {
    Offset:  0x000074
    Description: "DMA CH 3 current source address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_SRC_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current source address"
    }
  }

  Register "DMA_3_CURR_DEST_ADDR3" {
    Offset:  0x000078
    Description: "DMA CH 3 current destination address"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "CURR_DEST_ADDR3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current destination address"
    }
  }

  Register "DMA_3_PERIPH_SEL" {
    Offset:  0x00007C
    Description: "Peripheral Select Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "PERIPH_SEL1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 1"
    }
    Bits "PERIPH_SEL0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "External control to select which peripherial is connected to port 0"
    }
  }


}

;; ========= I2C_SLV =========

Block "I2C_SLV" {

Address: 0x20005000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536825962

  Register "I2C_SLV_TX" {
    Offset:  0x000000
    Description: "Data to be Transmitted to the Host"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "8-bit data to be transmitted"
    }
  }

  Register "I2C_SLV_RX" {
    Offset:  0x000004
    Description: "Data Received from the host"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "8-bit data received from the host"
    }
  }

  Register "I2C_SLV_STS" {
    Offset:  0x000008
    Description: "Status Register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x000080C0

    Bits "IS_IDLE" {
      Position: 15
      Type:     "R"
      Reset:    0x00000001
      Comment:  "If this bit is clear, this device has been selected"
    }
    Bits "IS_READ" {
      Position: 14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates current transfer is read"
    }
    Bits "SCL_FALL" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This bit is set when SINGLE_STEP is set and falling edge of SCL is observed.%%0AIt is cleared by setting SCL_CLAMP_DONE or by clearing SINGLE_STEP."
    }
    Bits "IS_ADDR" {
      Position: 12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates that RX_DATA contains slave address and R/W bit"
    }
    Bits "ACK_FLAG" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Firmware to provide ACK/NACK response"
    }
    Bits "DATA_FLAG" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "New data is available or CPU should provide new data"
    }
    Bits "END_FLAG" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "One of the end conditions detected"
    }
    Bits "START_FLAG" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates that a start condition is detected"
    }
    Bits "SDA_ST" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000003
      Comment:  "Indicates SDA state.%%0A2'b00: SDA constant low%%0A2'b01: STOP detected%%0A2'b10: START detected%%0A2'b11: Constant high"
    }
    Bits "XFER_END_REASON" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bit 5: SMBus timeout%%0ABit 4: Stretch-inhibit bus error%%0ABit 3: Arbitration failure%%0ABit 2: Repeated start%%0ABit 1: Stop%%0ABit 0: NACK"
    }
  }

  Register "I2C_SLV_CFG" {
    Offset:  0x00000C
    Description: "Configuration Register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00007FFF
    Reset Value: 0x00000000

    Bits "BUS_IDLE_FLAG" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates if the I2C bus is idle.  Bit is clear when HSO is off.  Set when HSO is running."
    }
    Bits "BUS_IDLE_IEN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for BUS_IDLE_FLAG."
    }
    Bits "ASYN_ADDR_DIS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disables asynchronous address capture"
    }
    Bits "ASYN_START_DIS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disables asynchronous start detector"
    }
    Bits "ACK_IEN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for ACK"
    }
    Bits "DATA_IEN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for data"
    }
    Bits "END_IEN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for end condition"
    }
    Bits "START_IEN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for start condition"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manual override bit for clock gating. Set this bit to enable the peripheral's clocks."
    }
    Bits "WAKE_TO_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Wake timeout enable.  Enables counter that counts from START to first SCL falling edge."
    }
    Bits "SINGLE_STEP" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables interrupt generation on every SCL falling edge"
    }
    Bits "TO_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit to enable timeout of stretch period"
    }
    Bits "STR_INH" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this bit turns off ability of hardware to stretch the clock"
    }
    Bits "AUTO_ACK" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit to allow hardware to acknowledge transfers"
    }
    Bits "ARB_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables I2C bus arbitration"
    }
    Bits "EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit to enable I2C state machine"
    }
  }

  Register "I2C_SLV_INT_CTL" {
    Offset:  0x000010
    Description: "Control Register for Clearing Interrupts"
    Read Mask:   0x00000000
    Write Mask:  0x00003F03
    Reset Value: 0x00000000

    Bits "SCL_CLAMP_DONE" {
      Position: 13
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Writing to this register will clear the SCL fall interrupt"
    }
    Bits "NACK_DONE" {
      Position: 12
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting this bit clears the ACK interrupt%%0AWhen AUTO_ACK or AUTO_MATCH bits are 0, writing to this bit sends a NACK"
    }
    Bits "ACK_DONE" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Setting this bit clears the ACK interrupt%%0AWhen AUTO_ACK or AUTO_MATCH bits are 0, writing to this bit sends a ACK"
    }
    Bits "DATA_DONE" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Writing this bit clears DATA interrupt condition"
    }
    Bits "END_DONE" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Writing this bit clears END interrupt condition"
    }
    Bits "START_DONE" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Writing this bit clears START interrupt condition"
    }
    Bits "TX_FIFO_WATERMARK_DONE" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clear TX_FIFO Watermark interrupt condition"
    }
    Bits "RX_FIFO_WATERMARK_DONE" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Clear RX_FIFO Watermark interrupt condition"
    }
  }

  Register "I2C_SLV_GPIO" {
    Offset:  0x000014
    Description: "CAUTION: The GPIO register controls the pins at the peripheral block only. It does NOT control the ASIC GPIO pins. There is a separate register for that purpose. Both need to be properly configured to allow the peripheral interface to function properly."
    Defines: "skip"
    Read Mask:   0x00006066
    Write Mask:  0x00000066
    Reset Value: 0x00000006

    Bits "SCL_PIN" {
      Position: 14
      Type:     "R"
      Comment:  "Value or SCL pin as seen by I2C Slave"
    }
    Bits "SDA_PIN" {
      Position: 13
      Type:     "R"
      Comment:  "Value of SDA pin as seen by I2C Slave"
    }
    Bits "SCL_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SCL interrupt enable and control"
    }
    Bits "SDA_PIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SDA interrupt enable and control"
    }
    Bits "SCL_OUT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "used to control SCL"
    }
    Bits "SDA_OUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "used to control SDA"
    }
  }

  Register "I2C_SLV_DEV_ADDR" {
    Offset:  0x000018
    Description: "Device Slave Address"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000080

    Bits "ADDR_STRETCH_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable clock stretching during slave address byte"
      Defines:  "skip"
    }
    Bits "AUTO_MODE_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Enable buffer controller mode"
      Defines:  "skip"
    }
    Bits "DEV_ADDR" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Holds the I2C slave device address"
    }
    Bits "AUTO_MATCH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this bit enables hardware address comparison%%0AIf this bit is clear, firmware is responsible for address comparison"
    }
  }

  Register "I2C_SLV_TIMING" {
    Offset:  0x00001C
    Description: "Setup and Hold Time Values in Terms of System Clock Count"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "SETUP_VALUE" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in system clock count to hold SCL low after a SDA transition"
    }
    Bits "HOLD_VALUE" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in system clock count to hold data after falling edge of SCL"
    }
  }

  Register "I2C_SLV_TIMEOUT" {
    Offset:  0x000020
    Description: "Timeout Value"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TO_VALUE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in system clock count before SCL low period timeout"
    }
  }

  Register "I2C_SLV_STS2" {
    Offset:  0x000024
    Description: "Second Status Register"
    Read Mask:   0x0000000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_WATERMARK_FLAG" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Interrupt flag for TX_FIFO watermark. %%0AShows TX_FIFO_DATACOUNT is less than or equal to TX_FIFO_WATERMARK_THR. %%0AThis is for non-DMA mode. FW can use this flag as almost_empty status."
    }
    Bits "RX_FIFO_WATERMARK_FLAG" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Interrupt flag for RX_FIFO watermark. %%0AShows RX_FIFO_DATACOUNT is grater than or equal to RX_FIFO_WATERMARK_THR. %%0AThis is for non-DMA mode. FW can use this flag as almost full status."
    }
    Bits "XFER_ERR_FLAG" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: STOP before byte completed"
    }
    Bits "ADDR_STRETCH_FLAG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SCL is being stretched during the slave address byte after matching; Cleared by clearing ADDR_STRETCH_EN"
    }
  }

  Register "I2C_SLV_CFG2" {
    Offset:  0x000028
    Description: "Second Configuration 2 Register"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "TX_FIFO_WATERMARK_IEN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for TX_FIFO_WATERMARK_FLAG"
    }
    Bits "RX_FIFO_WATERMARK_IEN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for RX_FIFO_WATERMARK_FLAG"
    }
    Bits "SDA_SYNC_SAMPLE" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "2'd0: Sample sync FSM SDA with _d3 delay tap (high-speed setting). Note: legacy-based project may use _d2 tap.%%0A2'd1: Sample sync FSM SDA with _d2 delay tap (legacy low-speed setting). Note: legacy-based project may use _d3 tap.%%0A2'd2: Sample sync FSM SDA with _d4 delay tap (very high-speed setting. %%0A2'd3: Sample sync FSM SDA with scl_thigh delay tap."
    }
    Bits "SCL_DELAY_OVRD" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "2'd0: Use SCL with default delay, HS_MODE_EN uses 2FF, else no delay. %%0A2'd1: Use SCL with 1FF delay.%%0A2'd2: Use SCL with 2FF delay.%%0A2'd3: RESERVED."
    }
    Bits "HW_RST_DET_DIS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Disable of hardware reset detect over I2C"
    }
    Bits "EP0_OUT_DET_DIS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: EP0 OUT detect disable - this logic grabs the DFT word over I2C"
    }
    Bits "XFER_ERR_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Interrupt enable for XFER_ERR_FLAG"
    }
    Bits "ADDR_STRETCH_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for ADDR_STRETCH_FLAG"
    }
  }

  Register "I2C_SLV_HS_DUMMY_DATA" {
    Offset:  0x00002C
    Description: "High-speed-mode dummy data fill value"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "HS_DUMMY_DATA_HOLD_EN" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable extra hold time on High-speed-mode ACK when HSO is off and both HS_DUMMY_DATA_EN and HS_ADDR_STRETCH_EN are also enabled.%%0A3'd0: Default of 0 PCLK hold time; %%0A3'd1: 1 PCLK hold time%%0A3'd2: 2 PCLK hold time%%0A3'd3: 3 PCLK hold time%%0A3'd4-3'd6: RESERVED%%0A3'd7: Use HOLD_VALUE."
    }
    Bits "HS_DUMMY_DATA_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable DUMMY_DATA fill-in data value to be transferred on RX_DATA for the 1st byte of a read transaction."
    }
    Bits "HS_DUMMY_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "8-bit dummy fill-in data value to be transferred on RX_DATA underflow."
    }
  }

  Register "I2C_SLV_HS_STS" {
    Offset:  0x000030
    Description: "High-speed-mode Status Register"
    Read Mask:   0x00000F01
    Write Mask:  0x00000000
    Reset Value: 0x00000100

    Bits "HS_RX_DATA_OF_FLAG" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Sets if RX_DATA is already full and overflows when the load is attempted from the internal de-serializer. Automatically clears when HS_RX_DATA_FLUSH is set."
    }
    Bits "HS_TX_DATA_UF_FLAG" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Sets if TX_DATA is empty and underflows when its invalid value is loaded into the internal serializer. If HS_DUMMY_DATA_EN is set, then this FLAG potentially sets only after the 1st byte. Automatically clears when HS_TX_DATA_FLUSH is set."
    }
    Bits "HS_RX_NOT_EMPTY_FLAG" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "After HS_MODE_EN is set, this FLAG sets if RX_DATA is not empty.  Automatically clears when RX_DATA read causes RX_DATA to be empty."
    }
    Bits "HS_TX_NOT_FULL_FLAG" {
      Position: 8
      Type:     "R"
      Reset:    0x00000001
      Comment:  "After HS_MODE_EN is set, this FLAG sets if TX_DATA is not full. If HS_DUMMY_DATA_EN is set, then this FLAG sets only after the 1st byte. Automatically clears when TX_DATA write causes TX_DATA to be full."
    }
    Bits "HS_MODE_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Sets whenever HS_MODE is detected."
    }
  }

  Register "I2C_SLV_HS_CFG" {
    Offset:  0x000034
    Description: "High-speed-mode Configuration Register"
    Read Mask:   0x000061FF
    Write Mask:  0x00007DFF
    Reset Value: 0x00000000

    Bits "SCL_HS_PAD_DIS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If present, High-speed-mode I/O drive disable for the SCL pin. By the default, the SCL pin has the highest I/O pad drive stength available, unless this field is set. If misc_ctl.A[]_DRV_STR register field is present, the SCL_HS_PAD_DIS is not used nor applicable."
    }
    Bits "SDA_HS_PAD_DIS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If present, High-speed-mode I/O drive disable for the SDA pin. By the default, the SDA pin has the highest I/O pad drive stength available, unless this field is set. If misc_ctl.A[]_DRV_STR register field is present, the SCL_HS_PAD_DIS is not used nor applicable."
    }
    Bits "HS_POP_RX_DATA" {
      Position: 12
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Pop RX_DATA buffer."
    }
    Bits "HS_FLUSH_RX_DATA" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Flush RX_DATA to an empty condition. Automatically clears HS_RX_DATA_OF_FLAG."
    }
    Bits "HS_FLUSH_TX_DATA" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Flush TX_DATA to an empty condition. Automatically clears HS_TX_DATA_UF_FLAG."
    }
    Bits "HS_MODE_RX_TX_DATA_OVRD" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable HS RX/TX DATA and FLAGs even when HS_MODE_EN is disabled."
    }
    Bits "HS_MODE_SLOW_START_DIS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable slow_start feature completely, even if HS_MODE_SLOW_START_OVRD is set."
    }
    Bits "HS_MODE_SLOW_START_OVRD" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Override slow_start feature to always be in use. Usually disabled when hs_mode_en or addr_stretch_en is active."
    }
    Bits "HS_MODE_ASYN_STOP_DIS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable High-speed-mode asynchronous STOP detector."
    }
    Bits "HS_MODE_CLK_GATE_STOP_DIS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable High-speed-mode ability to keep clock gating enabled to main FSM if STOP bit is detected."
    }
    Bits "HS_MODE_DEGLITCH_DIS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable High-speed-mode 10ns de-glitchers on SCL and SDA inputs and use the 50ns de-glitchers."
    }
    Bits "HS_MODE_LEGACY_DIS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable non-High-speed-mode backward compatibility of masking out I2C_SLV_DEV_ADDR bits 15:8 from being read as non-zero. In other words, allow all I2C speeds to read I2C_SLV_STS bits 15:8. Also allow use of to_det_dly instead of to_det for start_hold handshake."
    }
    Bits "HS_MODE_LEGACY_ASE_MODE_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable legacy address stretch enable feature using ADDR_STRETCH_EN."
    }
    Bits "HS_MODE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable High-speed-mode entry/exit detection, transactions and when in High-speed-mode, select the 10ns SCL/SDA input de-glitcher, HS_SETUP_VALUE, HS_HOLD_VALUE and HS_TO_VALUE."
    }
  }

  Register "I2C_SLV_HS_MAS_CODE" {
    Offset:  0x000038
    Description: "High-speed-mode Master Code Register"
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "HS_ADDR_DATA_FLAG_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable IS_ADDR and DATA_FLAG during master code."
    }
    Bits "HS_ADDR_STRETCH_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable clock stretching during High-speed-mode master code."
    }
    Bits "HS_AUTO_MODE_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable High-speed-mode automatic data transfers between RX_DATA buffer from RX de-serializer and TX_DATA buffer to TX serializer. Current RX_DATA must be unloaded prior to the next byte's DATA_FLAG. Current TX_DATA must be pre-loaded prior to the next byte's DATA_FLAG."
    }
    Bits "HS_MAS_CODE_MASK" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Each mask bit enables a corresponding High-speed-mode master code: 0: 0x08; 1: 0x09; 2: 0x0A; and so on; 7: 0x0F. When HS_MODE_EN=1, 0xFF is the only valid value. 0x00-0xFE values are RESERVED."
    }
  }

  Register "I2C_SLV_HS_TIMING" {
    Offset:  0x00003C
    Description: "High-speed-mode setup and hold time values in terms of clock count."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "HS_SETUP_VALUE" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in clock count to hold SCL low after a SDA transistion. HS_SETUP_VALUE is used only during High-speed-mode."
    }
    Bits "HS_HOLD_VALUE" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in clock count to hold data after falling edge of SCL. HS_HOLD_VALUE is used only during High-speed-mode."
    }
  }

  Register "I2C_SLV_HS_TIMEOUT" {
    Offset:  0x000040
    Description: "High-speed-mode timeout value"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "HS_TO_VALUE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Duration in clock count before SCL low period timeout. Value of 0x0000 disables the timeout counter. HS_TO_VALUE is used only during High-speed-mode."
    }
  }

  Register "I2C_SLV_HS_STS2" {
    Offset:  0x000044
    Description: "Second Status Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "HS_ADDR_STRETCH_FLAG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SCL is being stretched during the slave address byte after matching; Cleared by clearing HS_ADDR_STRETCH_EN"
    }
  }

  Register "I2C_SLV_HS_CFG2" {
    Offset:  0x000048
    Description: "High-speed-mode Configuration Register 2"
    Read Mask:   0x00000F01
    Write Mask:  0x00000F01
    Reset Value: 0x00000000

    Bits "HS_RX_DATA_OF_IEN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for HS_RX_DATA_OF_FLAG."
    }
    Bits "HS_TX_DATA_UF_IEN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for HS_TX_DATA_UF_FLAG."
    }
    Bits "HS_RX_DATA_NOT_EMPTY_IEN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for HS_RX_DATA_NOT_EMPTY_FLAG."
    }
    Bits "HS_TX_DATA_NOT_FULL_IEN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for HS_TX_DATA_NOT_FULL_FLAG."
    }
    Bits "HS_ADDR_STRETCH_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for HS_ADDR_STRETCH_FLAG"
    }
  }

  Register "I2C_SLV_DMA_FIFO_CFG" {
    Offset:  0x00004C
    Description: "DMA/FIFO Configuration Register"
    Read Mask:   0x00000341
    Write Mask:  0x00000341
    Reset Value: 0x00000000

    Bits "CRC_LSB_FIRST" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "AUTO_POP_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
    }
    Bits "FIFO_MODE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the FIFO Mode features"
    }
  }

  Register "I2C_SLV_FIFO_CMD" {
    Offset:  0x000050
    Description: "I2C Slave FIFO Command register.  Used for Flushing the FIFOs and Popping the Rx FIFO"
    Read Mask:   0x00000000
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "RX_FIFO_POP" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "RX_FLUSH" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the RX_FIFO"
    }
    Bits "TX_FLUSH" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the TX_FIFO"
    }
  }

  Register "I2C_SLV_TX_FIFO_STS" {
    Offset:  0x000054
    Description: "TX_FIFO Status Register"
    Read Mask:   0x00003F03
    Write Mask:  0x00000000
    Reset Value: 0x00000001

    Bits "TX_FIFO_DATACOUNT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of filled slots in the FIFO"
    }
    Bits "TX_FIFO_FULL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO is full status"
    }
    Bits "TX_FIFO_EMPTY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX_FIFO is empty status"
    }
  }

  Register "I2C_SLV_RX_FIFO_STS" {
    Offset:  0x000058
    Description: "RX_FIFO Status Register"
    Read Mask:   0x00003F03
    Write Mask:  0x00000000
    Reset Value: 0x00000001

    Bits "RX_FIFO_DATACOUNT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of filled slots in the FIFO"
    }
    Bits "RX_FIFO_FULL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO is full status"
    }
    Bits "RX_FIFO_EMPTY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "RX_FIFO is empty status"
    }
  }

  Register "I2C_SLV_FIFO_WATERMARK" {
    Offset:  0x00005C
    Description: "FIFO WATERMARK Threshold"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00001004

    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "TX_FIFO watermark threshold.%%0AThis is used to generate TX_FIFO_WATERMARK_FLAG.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_FIFO_DATACOUNT is greater than or equal to this value."
    }
    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO watermark threshold%%0AThis is used to generate RX_FIFO_WATERMARK_FLAG.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_FIFO_DATACOUNT is greater than or equal to this value."
    }
  }

  Register "I2C_SLV_TX_COUNTER" {
    Offset:  0x000060
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_COUNTER" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of bytes sent. Cleared when TX_COUNTER_CLR is set."
    }
  }

  Register "I2C_SLV_RX_COUNTER" {
    Offset:  0x000064
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_COUNTER" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of bytes received. Cleared when RX_COUNTER_CLR is set."
    }
  }

  Register "I2C_SLV_MISC_CTL" {
    Offset:  0x000068
    Read Mask:   0x00000000
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "TX_COUNTER_CLR" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Reset TX_COUNTER. Cleared automatically."
    }
    Bits "RX_COUNTER_CLR" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Reset RX_COUNTER. Cleared automatically."
    }
  }


}

;; ========= SPIE_SLV_0 =========

Block "SPIE_SLV_0" {

Address: 0x20006000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536830006

  Register "SPIE_SLV_0_TX" {
    Offset:  0x000000
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "TX FIFO data: This 8-bit data will be stored in TX FIFO."
    }
  }

  Register "SPIE_SLV_0_RX" {
    Offset:  0x000004
    Description: "SPI Slave Receive FIFO"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
    }
  }

  Register "SPIE_SLV_0_STS" {
    Offset:  0x000008
    Description: "SPI Slave Status register"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000BF
    Write Mask:  0x00000000
    Reset Value: 0x00000025

    Bits "CLK_DETECTED" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This bit indicates that SCK is toggling when set."
    }
    Bits "TX_LEVEL" {
      Position: 5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
    }
    Bits "RX_LEVEL" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
    }
    Bits "RX_FULL" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
    }
    Bits "RX_EMPTY" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
    }
    Bits "TX_FULL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
    }
    Bits "TX_EMPTY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
    }
  }

  Register "SPIE_SLV_0_CFG" {
    Offset:  0x00000C
    Description: "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources."
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "SRQ_STATE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces the clock on"
    }
    Bits "CPOL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Polarity"
    }
    Bits "CPHA" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Phase"
    }
    Bits "EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI Slave Enable"
    }
  }

  Register "SPIE_SLV_0_CTL" {
    Offset:  0x000010
    Description: "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command."
    Read Mask:   0x00000030
    Write Mask:  0x00000037
    Reset Value: 0x00000000

    Bits "CRC_LSB_FIRST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "RX_FIFO_POP" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "RX_FLUSH" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the RX_FIFO"
    }
    Bits "TX_FLUSH" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the TX_FIFO"
    }
  }

  Register "SPIE_SLV_0_FIFO_CFG" {
    Offset:  0x000014
    Description: "FIFO Config Register"
    Read Mask:   0x0000BF3F
    Write Mask:  0x0000BF3F
    Reset Value: 0x00000410

    Bits "AUTO_POP_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
    }
    Bits "RX_THRESHOLD" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
    }
    Bits "TX_THRESHOLD" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
    }
  }

  Register "SPIE_SLV_0_FIFO_STS" {
    Offset:  0x000018
    Description: "FIFO Status Register"
    Read Mask:   0x00003F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_BYTES" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes available for CPU to read."
    }
    Bits "TX_BYTES" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
    }
  }

  Register "SPIE_SLV_0_UR_DATA" {
    Offset:  0x00001C
    Description: "Underrun Data"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "UR_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Data byte to be sent on MISO pin when TX UnderRun occurs"
    }
  }

  Register "SPIE_SLV_0_COUNT" {
    Offset:  0x000020
    Description: "Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Register is writable. Write '0' to clear the counter."
    }
  }

  Register "SPIE_SLV_0_INTR_EN" {
    Offset:  0x000024
    Description: "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register"
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFURI Enable"
    }
    Bits "TFNEIE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFNEI Enable"
    }
    Bits "TFWMIE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFWMI Enable"
    }
    Bits "TFBSIE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFBSI Enable"
    }
    Bits "RFORIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFORI Enable"
    }
    Bits "RFNEIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNEI Enable"
    }
    Bits "RFNETOIE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNETOI Enable"
    }
    Bits "RFWMIE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFWMI Enable"
    }
    Bits "RFBRIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFBRI Enable"
    }
    Bits "CSLHIE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSLHI Enable"
    }
    Bits "CSHLIE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSHLI Enable"
    }
  }

  Register "SPIE_SLV_0_INTR_CLR" {
    Offset:  0x000028
    Description: "Interrupt Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFNEIC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFWMIC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFBSIC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFORIC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNEIC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNETOIC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFWMIC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFBRIC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSLHIC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSHLIC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
  }

  Register "SPIE_SLV_0_INTR" {
    Offset:  0x00002C
    Description: "Interrupt Register"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TFURI" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
    }
    Bits "TFNEI" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
    }
    Bits "TFWMI" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
    }
    Bits "TFBSI" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
    }
    Bits "RFORI" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
    }
    Bits "RFNEI" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
    }
    Bits "RFNETOI" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
    }
    Bits "RFWMI" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
    }
    Bits "RFBRI" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
    }
    Bits "CSLHI" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
    }
    Bits "CSHLI" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
    }
  }

  Register "SPIE_SLV_0_RFNE_TIMEOUT" {
    Offset:  0x000030
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "RFNE_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
    }
  }

  Register "SPIE_SLV_0_BYTE_COUNT" {
    Offset:  0x000034
    Description: "New Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "BYTE_COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
    }
  }


}

;; ========= SPIE_SLV_1 =========

Block "SPIE_SLV_1" {

Address: 0x20007000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536834102

  Register "SPIE_SLV_1_TX" {
    Offset:  0x000000
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "TX FIFO data: This 8-bit data will be stored in TX FIFO."
    }
  }

  Register "SPIE_SLV_1_RX" {
    Offset:  0x000004
    Description: "SPI Slave Receive FIFO"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
    }
  }

  Register "SPIE_SLV_1_STS" {
    Offset:  0x000008
    Description: "SPI Slave Status register"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000BF
    Write Mask:  0x00000000
    Reset Value: 0x00000025

    Bits "CLK_DETECTED" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This bit indicates that SCK is toggling when set."
    }
    Bits "TX_LEVEL" {
      Position: 5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
    }
    Bits "RX_LEVEL" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
    }
    Bits "RX_FULL" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
    }
    Bits "RX_EMPTY" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
    }
    Bits "TX_FULL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
    }
    Bits "TX_EMPTY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
    }
  }

  Register "SPIE_SLV_1_CFG" {
    Offset:  0x00000C
    Description: "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources."
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "SRQ_STATE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces the clock on"
    }
    Bits "CPOL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Polarity"
    }
    Bits "CPHA" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Phase"
    }
    Bits "EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI Slave Enable"
    }
  }

  Register "SPIE_SLV_1_CTL" {
    Offset:  0x000010
    Description: "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command."
    Read Mask:   0x00000030
    Write Mask:  0x00000037
    Reset Value: 0x00000000

    Bits "CRC_LSB_FIRST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "RX_FIFO_POP" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "RX_FLUSH" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the RX_FIFO"
    }
    Bits "TX_FLUSH" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the TX_FIFO"
    }
  }

  Register "SPIE_SLV_1_FIFO_CFG" {
    Offset:  0x000014
    Description: "FIFO Config Register"
    Read Mask:   0x0000BF3F
    Write Mask:  0x0000BF3F
    Reset Value: 0x00000410

    Bits "AUTO_POP_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
    }
    Bits "RX_THRESHOLD" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
    }
    Bits "TX_THRESHOLD" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
    }
  }

  Register "SPIE_SLV_1_FIFO_STS" {
    Offset:  0x000018
    Description: "FIFO Status Register"
    Read Mask:   0x00003F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_BYTES" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes available for CPU to read."
    }
    Bits "TX_BYTES" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
    }
  }

  Register "SPIE_SLV_1_UR_DATA" {
    Offset:  0x00001C
    Description: "Underrun Data"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "UR_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Data byte to be sent on MISO pin when TX UnderRun occurs"
    }
  }

  Register "SPIE_SLV_1_COUNT" {
    Offset:  0x000020
    Description: "Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Register is writable. Write '0' to clear the counter."
    }
  }

  Register "SPIE_SLV_1_INTR_EN" {
    Offset:  0x000024
    Description: "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register"
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFURI Enable"
    }
    Bits "TFNEIE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFNEI Enable"
    }
    Bits "TFWMIE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFWMI Enable"
    }
    Bits "TFBSIE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFBSI Enable"
    }
    Bits "RFORIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFORI Enable"
    }
    Bits "RFNEIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNEI Enable"
    }
    Bits "RFNETOIE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNETOI Enable"
    }
    Bits "RFWMIE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFWMI Enable"
    }
    Bits "RFBRIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFBRI Enable"
    }
    Bits "CSLHIE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSLHI Enable"
    }
    Bits "CSHLIE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSHLI Enable"
    }
  }

  Register "SPIE_SLV_1_INTR_CLR" {
    Offset:  0x000028
    Description: "Interrupt Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFNEIC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFWMIC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFBSIC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFORIC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNEIC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNETOIC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFWMIC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFBRIC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSLHIC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSHLIC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
  }

  Register "SPIE_SLV_1_INTR" {
    Offset:  0x00002C
    Description: "Interrupt Register"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TFURI" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
    }
    Bits "TFNEI" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
    }
    Bits "TFWMI" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
    }
    Bits "TFBSI" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
    }
    Bits "RFORI" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
    }
    Bits "RFNEI" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
    }
    Bits "RFNETOI" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
    }
    Bits "RFWMI" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
    }
    Bits "RFBRI" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
    }
    Bits "CSLHI" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
    }
    Bits "CSHLI" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
    }
  }

  Register "SPIE_SLV_1_RFNE_TIMEOUT" {
    Offset:  0x000030
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "RFNE_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
    }
  }

  Register "SPIE_SLV_1_BYTE_COUNT" {
    Offset:  0x000034
    Description: "New Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "BYTE_COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
    }
  }


}

;; ========= SPIE_SLV_2 =========

Block "SPIE_SLV_2" {

Address: 0x20008000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536838198

  Register "SPIE_SLV_2_TX" {
    Offset:  0x000000
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "TX FIFO data: This 8-bit data will be stored in TX FIFO."
    }
  }

  Register "SPIE_SLV_2_RX" {
    Offset:  0x000004
    Description: "SPI Slave Receive FIFO"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
    }
  }

  Register "SPIE_SLV_2_STS" {
    Offset:  0x000008
    Description: "SPI Slave Status register"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000BF
    Write Mask:  0x00000000
    Reset Value: 0x00000025

    Bits "CLK_DETECTED" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This bit indicates that SCK is toggling when set."
    }
    Bits "TX_LEVEL" {
      Position: 5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
    }
    Bits "RX_LEVEL" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
    }
    Bits "RX_FULL" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
    }
    Bits "RX_EMPTY" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
    }
    Bits "TX_FULL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
    }
    Bits "TX_EMPTY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
    }
  }

  Register "SPIE_SLV_2_CFG" {
    Offset:  0x00000C
    Description: "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources."
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "SRQ_STATE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces the clock on"
    }
    Bits "CPOL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Polarity"
    }
    Bits "CPHA" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock Phase"
    }
    Bits "EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI Slave Enable"
    }
  }

  Register "SPIE_SLV_2_CTL" {
    Offset:  0x000010
    Description: "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command."
    Read Mask:   0x00000030
    Write Mask:  0x00000037
    Reset Value: 0x00000000

    Bits "CRC_LSB_FIRST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "RX_FIFO_POP" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "RX_FLUSH" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the RX_FIFO"
    }
    Bits "TX_FLUSH" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write to 1 to flush (Reset) the TX_FIFO"
    }
  }

  Register "SPIE_SLV_2_FIFO_CFG" {
    Offset:  0x000014
    Description: "FIFO Config Register"
    Read Mask:   0x0000BF3F
    Write Mask:  0x0000BF3F
    Reset Value: 0x00000410

    Bits "AUTO_POP_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
    }
    Bits "RX_THRESHOLD" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
    }
    Bits "TX_THRESHOLD" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
    }
  }

  Register "SPIE_SLV_2_FIFO_STS" {
    Offset:  0x000018
    Description: "FIFO Status Register"
    Read Mask:   0x00003F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_BYTES" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes available for CPU to read."
    }
    Bits "TX_BYTES" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
    }
  }

  Register "SPIE_SLV_2_UR_DATA" {
    Offset:  0x00001C
    Description: "Underrun Data"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "UR_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Data byte to be sent on MISO pin when TX UnderRun occurs"
    }
  }

  Register "SPIE_SLV_2_COUNT" {
    Offset:  0x000020
    Description: "Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Register is writable. Write '0' to clear the counter."
    }
  }

  Register "SPIE_SLV_2_INTR_EN" {
    Offset:  0x000024
    Description: "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register"
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFURI Enable"
    }
    Bits "TFNEIE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFNEI Enable"
    }
    Bits "TFWMIE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFWMI Enable"
    }
    Bits "TFBSIE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFBSI Enable"
    }
    Bits "RFORIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFORI Enable"
    }
    Bits "RFNEIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNEI Enable"
    }
    Bits "RFNETOIE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNETOI Enable"
    }
    Bits "RFWMIE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFWMI Enable"
    }
    Bits "RFBRIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFBRI Enable"
    }
    Bits "CSLHIE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSLHI Enable"
    }
    Bits "CSHLIE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSHLI Enable"
    }
  }

  Register "SPIE_SLV_2_INTR_CLR" {
    Offset:  0x000028
    Description: "Interrupt Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "TFURIC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFNEIC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFWMIC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFBSIC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFORIC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNEIC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNETOIC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFWMIC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFBRIC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSLHIC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSHLIC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
  }

  Register "SPIE_SLV_2_INTR" {
    Offset:  0x00002C
    Description: "Interrupt Register"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TFURI" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
    }
    Bits "TFNEI" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
    }
    Bits "TFWMI" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
    }
    Bits "TFBSI" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
    }
    Bits "RFORI" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
    }
    Bits "RFNEI" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
    }
    Bits "RFNETOI" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
    }
    Bits "RFWMI" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
    }
    Bits "RFBRI" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
    }
    Bits "CSLHI" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
    }
    Bits "CSHLI" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
    }
  }

  Register "SPIE_SLV_2_RFNE_TIMEOUT" {
    Offset:  0x000030
    Description: "SPI Slave Transmit FIFO"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "RFNE_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
    }
  }

  Register "SPIE_SLV_2_BYTE_COUNT" {
    Offset:  0x000034
    Description: "New Byte Counter"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "BYTE_COUNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
    }
  }


}

;; ========= SPI_MAS_0 =========

Block "SPI_MAS_0" {

Address: 0x20009000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536842306

  Register "SPI_MAS_0_TX" {
    Offset:  0x000000
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_0_RX" {
    Offset:  0x000004
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Receive Register"
    }
  }

  Register "SPI_MAS_0_STS" {
    Offset:  0x000008
    Read Mask:   0x0000F01F
    Write Mask:  0x00000000
    Reset Value: 0x00005005

    Bits "RX_FULL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_FULL"
    }
    Bits "RX_EMPTY" {
      Position: 14
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_RX_EMPTY"
    }
    Bits "TX_FULL" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_TX_FULL"
    }
    Bits "TX_EMPTY" {
      Position: 12
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_EMPTY"
    }
    Bits "COUNT" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_COUNT"
    }
    Bits "ERROR" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_ERROR"
    }
    Bits "STALL" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_STALL"
    }
    Bits "RX_LEVEL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_LEVEL"
    }
    Bits "TX_LEVEL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_LEVEL"
    }
  }

  Register "SPI_MAS_0_CLK" {
    Offset:  0x00000C
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000E07F
    Write Mask:  0x0000E07F
    Reset Value: 0x00000000

    Bits "CPOL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the polarity of the SPI clocking scheme"
    }
    Bits "CPHA" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the phase of the SPI clocking scheme"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
    }
    Bits "CLK_RATIO" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value loaded into down-counter at beginning of clock phase."
    }
  }

  Register "SPI_MAS_0_CNT" {
    Offset:  0x000010
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_0_CTL" {
    Offset:  0x000014
    Description: "Control Register"
    Read Mask:   0x00000FFF
    Write Mask:  0x0000AFFF
    Reset Value: 0x00000000

    Bits "FLUSH" {
      Position: 15
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Flush all entries in the RX and TX FIFOS, clears ERROR bit"
      Defines:  "addr_decode_only"
    }
    Bits "RX_FIFO_POP" {
      Position: 13
      Type:     "W"
      Reset:    0x00000000
      Comment:  "1 = will pop if POP_MODE = 0, does nothing otherwise."
      Defines:  "addr_decode_only"
    }
    Bits "RX_THRESHOLD" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
    }
    Bits "TX_THRESHOLD" {
      Position: 8..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TxLevel will be set if TxThreshold >= TxPointer"
    }
    Bits "TX_STALL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when TxFIFO is empty"
    }
    Bits "RX_STALL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when RxFIFO is full"
    }
  }

  Register "SPI_MAS_0_INT" {
    Offset:  0x000018
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "COUNT_INV" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_INV"
    }
    Bits "ERROR_INV" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_INV"
    }
    Bits "STALL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_INV"
    }
    Bits "RX_LEV_INV" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_INV"
    }
    Bits "TX_LEV_INV" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_INV"
    }
    Bits "COUNT_IEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_IEN"
    }
    Bits "ERROR_IEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_IEN"
    }
    Bits "STALL_IEN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_IEN"
    }
    Bits "RX_LEV_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_IEN"
    }
    Bits "TX_LEV_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_IEN"
    }
  }

  Register "SPI_MAS_0_GPIO" {
    Offset:  0x00001C
    Description: "GPIO Register"
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00007777
    Reset Value: 0x00003000

    Bits "SSB_PIN" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB_PIE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_POUT" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_PDIR" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SCK_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "MOSI_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value seen by the SPI master block"
    }
    Bits "MISO_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_0_CFG" {
    Offset:  0x000020
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "TX_STALL_SETUP_TIME" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
    }
    Bits "STALL_STS_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
    }
    Bits "MOSI_HOLD_TIME" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
    }
    Bits "FC_READ_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
    }
    Bits "SPI_MAS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the SPI Master engine, including local module and chip top shared I/O controls."
    }
  }

  Register "SPI_MAS_0_CLK2" {
    Offset:  0x000024
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000207F
    Write Mask:  0x0000207F
    Reset Value: 0x00000000

    Bits "CLK_RATIO2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
    }
    Bits "CLK_RATIO2" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
    }
  }

  Register "SPI_MAS_0_CRC_CTL" {
    Offset:  0x000028
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "CRC_INS_REQ" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
    }
    Bits "CRC_LSB_FIRST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
    }
  }

  Register "SPI_MAS_0_GPIO_MUX_CTRL" {
    Offset:  0x00002C
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x0FFFFFFF
    Reset Value: 0x0AAAAAAA

    Bits "MUX_CTRL6" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL5" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
  }

  Register "SPI_MAS_0_GPIO_REG_IN_OUT" {
    Offset:  0x000030
    Read Mask:   0x00007F7F
    Write Mask:  0x0000007F
    Reset Value: 0x00000000

    Bits "REG_IN" {
      Position: 14..8
      Type:     "R"
      Comment:  "input from LED GPIO"
    }
    Bits "REG_OUT" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "output to LED GPIO (if selected)"
    }
  }

  Register "SPI_MAS_0_MORE_CSN" {
    Offset:  0x000034
    Read Mask:   0x00000FFF
    Write Mask:  0x00000777
    Reset Value: 0x00000333

    Bits "SSB3_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB3_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB2_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB1_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_0_FIFO_WATERMARKS" {
    Offset:  0x000038
    Read Mask:   0x00037F07
    Write Mask:  0x00037F07
    Reset Value: 0x00007C04

    Bits "TRIM_LAST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
    }
    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "TX_FIFO Watermark threshold level (almost full)"
    }
    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level (almost empty)"
    }
  }

  Register "SPI_MAS_0_TX32" {
    Offset:  0x000040
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TX_DATA32" {
      Position: 31..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register (32 bits)"
      Defines:  "addr_decode_only"
    }
  }


}

;; ========= SPI_MAS_1 =========

Block "SPI_MAS_1" {

Address: 0x2000A000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536846402

  Register "SPI_MAS_1_TX" {
    Offset:  0x000000
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_1_RX" {
    Offset:  0x000004
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Receive Register"
    }
  }

  Register "SPI_MAS_1_STS" {
    Offset:  0x000008
    Read Mask:   0x0000F01F
    Write Mask:  0x00000000
    Reset Value: 0x00005005

    Bits "RX_FULL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_FULL"
    }
    Bits "RX_EMPTY" {
      Position: 14
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_RX_EMPTY"
    }
    Bits "TX_FULL" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_TX_FULL"
    }
    Bits "TX_EMPTY" {
      Position: 12
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_EMPTY"
    }
    Bits "COUNT" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_COUNT"
    }
    Bits "ERROR" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_ERROR"
    }
    Bits "STALL" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_STALL"
    }
    Bits "RX_LEVEL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_LEVEL"
    }
    Bits "TX_LEVEL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_LEVEL"
    }
  }

  Register "SPI_MAS_1_CLK" {
    Offset:  0x00000C
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000E07F
    Write Mask:  0x0000E07F
    Reset Value: 0x00000000

    Bits "CPOL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the polarity of the SPI clocking scheme"
    }
    Bits "CPHA" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the phase of the SPI clocking scheme"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
    }
    Bits "CLK_RATIO" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value loaded into down-counter at beginning of clock phase."
    }
  }

  Register "SPI_MAS_1_CNT" {
    Offset:  0x000010
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_1_CTL" {
    Offset:  0x000014
    Description: "Control Register"
    Read Mask:   0x00000FFF
    Write Mask:  0x0000AFFF
    Reset Value: 0x00000000

    Bits "FLUSH" {
      Position: 15
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Flush all entries in the RX and TX FIFOS, clears ERROR bit"
      Defines:  "addr_decode_only"
    }
    Bits "RX_FIFO_POP" {
      Position: 13
      Type:     "W"
      Reset:    0x00000000
      Comment:  "1 = will pop if POP_MODE = 0, does nothing otherwise."
      Defines:  "addr_decode_only"
    }
    Bits "RX_THRESHOLD" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
    }
    Bits "TX_THRESHOLD" {
      Position: 8..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TxLevel will be set if TxThreshold >= TxPointer"
    }
    Bits "TX_STALL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when TxFIFO is empty"
    }
    Bits "RX_STALL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when RxFIFO is full"
    }
  }

  Register "SPI_MAS_1_INT" {
    Offset:  0x000018
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "COUNT_INV" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_INV"
    }
    Bits "ERROR_INV" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_INV"
    }
    Bits "STALL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_INV"
    }
    Bits "RX_LEV_INV" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_INV"
    }
    Bits "TX_LEV_INV" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_INV"
    }
    Bits "COUNT_IEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_IEN"
    }
    Bits "ERROR_IEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_IEN"
    }
    Bits "STALL_IEN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_IEN"
    }
    Bits "RX_LEV_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_IEN"
    }
    Bits "TX_LEV_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_IEN"
    }
  }

  Register "SPI_MAS_1_GPIO" {
    Offset:  0x00001C
    Description: "GPIO Register"
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00007777
    Reset Value: 0x00003000

    Bits "SSB_PIN" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB_PIE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_POUT" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_PDIR" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SCK_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "MOSI_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value seen by the SPI master block"
    }
    Bits "MISO_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_1_CFG" {
    Offset:  0x000020
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "TX_STALL_SETUP_TIME" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
    }
    Bits "STALL_STS_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
    }
    Bits "MOSI_HOLD_TIME" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
    }
    Bits "FC_READ_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
    }
    Bits "SPI_MAS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the SPI Master engine, including local module and chip top shared I/O controls."
    }
  }

  Register "SPI_MAS_1_CLK2" {
    Offset:  0x000024
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000207F
    Write Mask:  0x0000207F
    Reset Value: 0x00000000

    Bits "CLK_RATIO2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
    }
    Bits "CLK_RATIO2" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
    }
  }

  Register "SPI_MAS_1_CRC_CTL" {
    Offset:  0x000028
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "CRC_INS_REQ" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
    }
    Bits "CRC_LSB_FIRST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
    }
  }

  Register "SPI_MAS_1_GPIO_MUX_CTRL" {
    Offset:  0x00002C
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x0FFFFFFF
    Reset Value: 0x0AAAAAAA

    Bits "MUX_CTRL6" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL5" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
  }

  Register "SPI_MAS_1_GPIO_REG_IN_OUT" {
    Offset:  0x000030
    Read Mask:   0x00007F7F
    Write Mask:  0x0000007F
    Reset Value: 0x00000000

    Bits "REG_IN" {
      Position: 14..8
      Type:     "R"
      Comment:  "input from LED GPIO"
    }
    Bits "REG_OUT" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "output to LED GPIO (if selected)"
    }
  }

  Register "SPI_MAS_1_MORE_CSN" {
    Offset:  0x000034
    Read Mask:   0x00000FFF
    Write Mask:  0x00000777
    Reset Value: 0x00000333

    Bits "SSB3_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB3_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB2_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB1_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_1_FIFO_WATERMARKS" {
    Offset:  0x000038
    Read Mask:   0x00037F07
    Write Mask:  0x00037F07
    Reset Value: 0x00007C04

    Bits "TRIM_LAST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
    }
    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "TX_FIFO Watermark threshold level (almost full)"
    }
    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level (almost empty)"
    }
  }

  Register "SPI_MAS_1_TX32" {
    Offset:  0x000040
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TX_DATA32" {
      Position: 31..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register (32 bits)"
      Defines:  "addr_decode_only"
    }
  }


}

;; ========= SPI_MAS_2 =========

Block "SPI_MAS_2" {

Address: 0x2000B000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536850498

  Register "SPI_MAS_2_TX" {
    Offset:  0x000000
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_2_RX" {
    Offset:  0x000004
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Receive Register"
    }
  }

  Register "SPI_MAS_2_STS" {
    Offset:  0x000008
    Read Mask:   0x0000F01F
    Write Mask:  0x00000000
    Reset Value: 0x00005005

    Bits "RX_FULL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_FULL"
    }
    Bits "RX_EMPTY" {
      Position: 14
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_RX_EMPTY"
    }
    Bits "TX_FULL" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_TX_FULL"
    }
    Bits "TX_EMPTY" {
      Position: 12
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_EMPTY"
    }
    Bits "COUNT" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_COUNT"
    }
    Bits "ERROR" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_ERROR"
    }
    Bits "STALL" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_STALL"
    }
    Bits "RX_LEVEL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_LEVEL"
    }
    Bits "TX_LEVEL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_LEVEL"
    }
  }

  Register "SPI_MAS_2_CLK" {
    Offset:  0x00000C
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000E07F
    Write Mask:  0x0000E07F
    Reset Value: 0x00000000

    Bits "CPOL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the polarity of the SPI clocking scheme"
    }
    Bits "CPHA" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the phase of the SPI clocking scheme"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
    }
    Bits "CLK_RATIO" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value loaded into down-counter at beginning of clock phase."
    }
  }

  Register "SPI_MAS_2_CNT" {
    Offset:  0x000010
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_2_CTL" {
    Offset:  0x000014
    Description: "Control Register"
    Read Mask:   0x00000FFF
    Write Mask:  0x0000AFFF
    Reset Value: 0x00000000

    Bits "FLUSH" {
      Position: 15
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Flush all entries in the RX and TX FIFOS, clears ERROR bit"
      Defines:  "addr_decode_only"
    }
    Bits "RX_FIFO_POP" {
      Position: 13
      Type:     "W"
      Reset:    0x00000000
      Comment:  "1 = will pop if POP_MODE = 0, does nothing otherwise."
      Defines:  "addr_decode_only"
    }
    Bits "RX_THRESHOLD" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
    }
    Bits "TX_THRESHOLD" {
      Position: 8..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TxLevel will be set if TxThreshold >= TxPointer"
    }
    Bits "TX_STALL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when TxFIFO is empty"
    }
    Bits "RX_STALL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when RxFIFO is full"
    }
  }

  Register "SPI_MAS_2_INT" {
    Offset:  0x000018
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "COUNT_INV" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_INV"
    }
    Bits "ERROR_INV" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_INV"
    }
    Bits "STALL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_INV"
    }
    Bits "RX_LEV_INV" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_INV"
    }
    Bits "TX_LEV_INV" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_INV"
    }
    Bits "COUNT_IEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_IEN"
    }
    Bits "ERROR_IEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_IEN"
    }
    Bits "STALL_IEN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_IEN"
    }
    Bits "RX_LEV_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_IEN"
    }
    Bits "TX_LEV_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_IEN"
    }
  }

  Register "SPI_MAS_2_GPIO" {
    Offset:  0x00001C
    Description: "GPIO Register"
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00007777
    Reset Value: 0x00003000

    Bits "SSB_PIN" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB_PIE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_POUT" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_PDIR" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SCK_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "MOSI_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value seen by the SPI master block"
    }
    Bits "MISO_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_2_CFG" {
    Offset:  0x000020
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "TX_STALL_SETUP_TIME" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
    }
    Bits "STALL_STS_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
    }
    Bits "MOSI_HOLD_TIME" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
    }
    Bits "FC_READ_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
    }
    Bits "SPI_MAS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the SPI Master engine, including local module and chip top shared I/O controls."
    }
  }

  Register "SPI_MAS_2_CLK2" {
    Offset:  0x000024
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000207F
    Write Mask:  0x0000207F
    Reset Value: 0x00000000

    Bits "CLK_RATIO2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
    }
    Bits "CLK_RATIO2" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
    }
  }

  Register "SPI_MAS_2_CRC_CTL" {
    Offset:  0x000028
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "CRC_INS_REQ" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
    }
    Bits "CRC_LSB_FIRST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
    }
  }

  Register "SPI_MAS_2_GPIO_MUX_CTRL" {
    Offset:  0x00002C
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x0FFFFFFF
    Reset Value: 0x0AAAAAAA

    Bits "MUX_CTRL6" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL5" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
  }

  Register "SPI_MAS_2_GPIO_REG_IN_OUT" {
    Offset:  0x000030
    Read Mask:   0x00007F7F
    Write Mask:  0x0000007F
    Reset Value: 0x00000000

    Bits "REG_IN" {
      Position: 14..8
      Type:     "R"
      Comment:  "input from LED GPIO"
    }
    Bits "REG_OUT" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "output to LED GPIO (if selected)"
    }
  }

  Register "SPI_MAS_2_MORE_CSN" {
    Offset:  0x000034
    Read Mask:   0x00000FFF
    Write Mask:  0x00000777
    Reset Value: 0x00000333

    Bits "SSB3_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB3_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB2_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB1_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_2_FIFO_WATERMARKS" {
    Offset:  0x000038
    Read Mask:   0x00037F07
    Write Mask:  0x00037F07
    Reset Value: 0x00007C04

    Bits "TRIM_LAST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
    }
    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "TX_FIFO Watermark threshold level (almost full)"
    }
    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level (almost empty)"
    }
  }

  Register "SPI_MAS_2_TX32" {
    Offset:  0x000040
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TX_DATA32" {
      Position: 31..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register (32 bits)"
      Defines:  "addr_decode_only"
    }
  }


}

;; ========= SPI_MAS_3 =========

Block "SPI_MAS_3" {

Address: 0x2000C000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536854594

  Register "SPI_MAS_3_TX" {
    Offset:  0x000000
    Read Mask:   0x00000000
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_DATA" {
      Position: 7..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_3_RX" {
    Offset:  0x000004
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Receive Register"
    }
  }

  Register "SPI_MAS_3_STS" {
    Offset:  0x000008
    Read Mask:   0x0000F01F
    Write Mask:  0x00000000
    Reset Value: 0x00005005

    Bits "RX_FULL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_FULL"
    }
    Bits "RX_EMPTY" {
      Position: 14
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_RX_EMPTY"
    }
    Bits "TX_FULL" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_TX_FULL"
    }
    Bits "TX_EMPTY" {
      Position: 12
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_EMPTY"
    }
    Bits "COUNT" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_COUNT"
    }
    Bits "ERROR" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_ERROR"
    }
    Bits "STALL" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_STALL"
    }
    Bits "RX_LEVEL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STS_RX_LEVEL"
    }
    Bits "TX_LEVEL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "STS_TX_LEVEL"
    }
  }

  Register "SPI_MAS_3_CLK" {
    Offset:  0x00000C
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000E07F
    Write Mask:  0x0000E07F
    Reset Value: 0x00000000

    Bits "CPOL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the polarity of the SPI clocking scheme"
    }
    Bits "CPHA" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls the phase of the SPI clocking scheme"
    }
    Bits "MANUAL_UNGATE_CLK" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
    }
    Bits "CLK_RATIO" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Value loaded into down-counter at beginning of clock phase."
    }
  }

  Register "SPI_MAS_3_CNT" {
    Offset:  0x000010
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transfer Count Register"
      Defines:  "addr_decode_only"
    }
  }

  Register "SPI_MAS_3_CTL" {
    Offset:  0x000014
    Description: "Control Register"
    Read Mask:   0x00000FFF
    Write Mask:  0x0000AFFF
    Reset Value: 0x00000000

    Bits "FLUSH" {
      Position: 15
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Flush all entries in the RX and TX FIFOS, clears ERROR bit"
      Defines:  "addr_decode_only"
    }
    Bits "RX_FIFO_POP" {
      Position: 13
      Type:     "W"
      Reset:    0x00000000
      Comment:  "1 = will pop if POP_MODE = 0, does nothing otherwise."
      Defines:  "addr_decode_only"
    }
    Bits "RX_THRESHOLD" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
    }
    Bits "TX_THRESHOLD" {
      Position: 8..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TxLevel will be set if TxThreshold >= TxPointer"
    }
    Bits "TX_STALL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when TxFIFO is empty"
    }
    Bits "RX_STALL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPI engine will stall when RxFIFO is full"
    }
  }

  Register "SPI_MAS_3_INT" {
    Offset:  0x000018
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "COUNT_INV" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_INV"
    }
    Bits "ERROR_INV" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_INV"
    }
    Bits "STALL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_INV"
    }
    Bits "RX_LEV_INV" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_INV"
    }
    Bits "TX_LEV_INV" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_INV"
    }
    Bits "COUNT_IEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_COUNT_IEN"
    }
    Bits "ERROR_IEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_ERROR_IEN"
    }
    Bits "STALL_IEN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_STALL_IEN"
    }
    Bits "RX_LEV_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_RX_LEV_IEN"
    }
    Bits "TX_LEV_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTL_TX_LEV_IEN"
    }
  }

  Register "SPI_MAS_3_GPIO" {
    Offset:  0x00001C
    Description: "GPIO Register"
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00007777
    Reset Value: 0x00003000

    Bits "SSB_PIN" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB_PIE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_POUT" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB_PDIR" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SCK_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SCK_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "MOSI_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MOSI_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value seen by the SPI master block"
    }
    Bits "MISO_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "MISO_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_3_CFG" {
    Offset:  0x000020
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "TX_STALL_SETUP_TIME" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
    }
    Bits "STALL_STS_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
    }
    Bits "MOSI_HOLD_TIME" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
    }
    Bits "FC_READ_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
    }
    Bits "SPI_MAS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the SPI Master engine, including local module and chip top shared I/O controls."
    }
  }

  Register "SPI_MAS_3_CLK2" {
    Offset:  0x000024
    Description: "Clock (SCK) Control Register"
    Read Mask:   0x0000207F
    Write Mask:  0x0000207F
    Reset Value: 0x00000000

    Bits "CLK_RATIO2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
    }
    Bits "CLK_RATIO2" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
    }
  }

  Register "SPI_MAS_3_CRC_CTL" {
    Offset:  0x000028
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "CRC_INS_REQ" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
    }
    Bits "CRC_LSB_FIRST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
    }
  }

  Register "SPI_MAS_3_GPIO_MUX_CTRL" {
    Offset:  0x00002C
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x0FFFFFFF
    Reset Value: 0x0AAAAAAA

    Bits "MUX_CTRL6" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL5" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
    Bits "MUX_CTRL0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
    }
  }

  Register "SPI_MAS_3_GPIO_REG_IN_OUT" {
    Offset:  0x000030
    Read Mask:   0x00007F7F
    Write Mask:  0x0000007F
    Reset Value: 0x00000000

    Bits "REG_IN" {
      Position: 14..8
      Type:     "R"
      Comment:  "input from LED GPIO"
    }
    Bits "REG_OUT" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "output to LED GPIO (if selected)"
    }
  }

  Register "SPI_MAS_3_MORE_CSN" {
    Offset:  0x000034
    Read Mask:   0x00000FFF
    Write Mask:  0x00000777
    Reset Value: 0x00000333

    Bits "SSB3_PIN" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB3_PIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_POUT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB3_PDIR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PIN" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB2_PIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_POUT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB2_PDIR" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PIN" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Holds the value that the SPI master block is driving"
    }
    Bits "SSB1_PIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_POUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
    Bits "SSB1_PDIR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Used in decoding. See spi_master_spec.docx for more info."
    }
  }

  Register "SPI_MAS_3_FIFO_WATERMARKS" {
    Offset:  0x000038
    Read Mask:   0x00037F07
    Write Mask:  0x00037F07
    Reset Value: 0x00007C04

    Bits "TRIM_LAST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
    }
    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "TX_FIFO Watermark threshold level (almost full)"
    }
    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level (almost empty)"
    }
  }

  Register "SPI_MAS_3_TX32" {
    Offset:  0x000040
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "TX_DATA32" {
      Position: 31..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "Transmit Register (32 bits)"
      Defines:  "addr_decode_only"
    }
  }


}

;; ========= QSPI =========

Block "QSPI" {

Address: 0x2000D000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536858730

  Register "QSPI_CONTROL0" {
    Offset:  0x000000
    Description: "QSPI Control register 0"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x000010CE

    Bits "CRC_LSB_FIRST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "AUTO_POP_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the RX_FIFO read pointer."
    }
    Bits "USE_NOT_INV_MAS_RX_CLK" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Available in master mode only%%0A1: Use non-inverted RX_CLK"
    }
    Bits "MAN_SYS_CLK_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Select QSPI_SYS_CLK_IN"
    }
    Bits "MAN_SYS_CLK_GATE_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Clock gate enable for QSPI_SYS_CLK_IN"
    }
    Bits "INST_MODE" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Controls how instruction is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
    }
    Bits "TIMING_MODE" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "{CPOL, CPHA} controls clock polarity and phase.%%0A00: Default clock polarity is '0' and data is captured at rising edges.%%0A01: Default clock polarity is '0' and data is captured at falling edges.%%0A10: Default clock polarity is '1' and data is captured at falling edges.%%0A11: Default clock polarity is '1' and data is captured at rising edges."
    }
    Bits "IO_MODE" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "00: Reserved%%0A01: Single SPI mode%%0A10: Dual SPI mode%%0A11: Quad SPI mode"
    }
    Bits "MAS_MODE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "QSPI is defult in Master mode"
    }
    Bits "QSPI_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Disable QSPI block, 1: Enable QSPI block"
    }
  }

  Register "QSPI_CONTROL1" {
    Offset:  0x000004
    Description: "QSPI Control register 1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000A08

    Bits "DUMMY_END" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Number of QSPI_CLK cycles before Dummy ends for bus turnaround."
    }
    Bits "DUMMY_START" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Number of QSPI_CLK cycles before Dummy starts for bus turnaround. QSPI_IO0-3 needs to be driven by high-Z during dummy period. Dummy counter starts once the first byte data is sent (in Master) or received (in Slave)."
    }
  }

  Register "QSPI_CONTROL2" {
    Offset:  0x000008
    Description: "QSPI Control register 1"
    Read Mask:   0x00000007
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "RX_FIFO_POP" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "TX_FIFO_RESET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for TX_FIFO, 0: Normal"
    }
    Bits "RX_FIFO_RESET" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for RX_FIFO, 0: Normal"
    }
    Bits "FSM_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for FSM, 0: Normal"
    }
  }

  Register "QSPI_MAS_CONTROL" {
    Offset:  0x00000C
    Description: "QSPI Master Mode Control"
    Read Mask:   0x000000F3
    Write Mask:  0x000000F3
    Reset Value: 0x00000020

    Bits "NUM_EXT_CLK" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Send number of extra QSPI_CLK to SLAVE to store the last captured byte to TX_FIFO. Extra QSPI_CLK and QSPI_CS need to be driven in Master mode."
    }
    Bits "SEND_PKT_IS_READ" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Packet that is being sent is for read, 0: Packet that is being sent is for write."
    }
    Bits "SEND_PKT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Start Master FSM to send byte data stored in TX_FIFO. (Core needs to store byte data before this bit is set to '1')"
    }
  }

  Register "QSPI_SLV_CONTROL" {
    Offset:  0x000010
    Description: "QSPI Slave Mode Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "RCVD_PKT_IS_READ" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Received packet is for read. 0: Received packet is for write."
    }
  }

  Register "QSPI_TX_FIFO_CONTROL" {
    Offset:  0x000014
    Description: "QSPI TX_FIFO Control"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_FIFO_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Byte data stored in this register is transferred to TX_FIFO when TX_FIFO_WR is set."
    }
  }

  Register "QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW" {
    Offset:  0x000018
    Description: "QSPI TX_FIFO number of bytes to send LSB"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000003

    Bits "TX_FIFO_NUM_BYTES_TO_SEND_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LSB number of bytes to send from TX_FIFO"
    }
  }

  Register "QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH" {
    Offset:  0x00001C
    Description: "QSPI TX_FIFO number of bytes to send MSB"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_TO_SEND_HIGH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSB number of bytes to send from TX_FIFO"
    }
  }

  Register "QSPI_TX_FIFO_WATERMARK_THRESHOLD" {
    Offset:  0x000020
    Description: "QSPI TX_FIFO Almost Empty Threshold"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000008

    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TX_FIFO Watermark threshold level for TFWMI interrupt"
    }
  }

  Register "QSPI_TX_FIFO_UNDERRUN_DATA" {
    Offset:  0x000024
    Description: "QSPI TX_FIFO Underrun Data"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x000000A5

    Bits "TX_FIFO_UR_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000A5
      Comment:  "This value is sent if TX_FIFO is underrun."
    }
  }

  Register "QSPI_TX_FIFO_TIMER" {
    Offset:  0x000028
    Description: "QSPI TX_FIFO Full timer"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "TX_FIFO_FULL_TIMER" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Timer value for TX_FIFO_FULL flag"
    }
  }

  Register "QSPI_RX_FIFO_CONTROL" {
    Offset:  0x00002C
    Description: "QSPI RX_FIFO Control"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Byte data read from RX_FIFO is stored in this register when RX_FIFO_RD is set."
    }
  }

  Register "QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW" {
    Offset:  0x000030
    Description: "QSPI RX_FIFO number of bytes to receive LSB"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000001F

    Bits "RX_FIFO_NUM_BYTES_TO_RCV_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "LSB number of bytes to receive from RX_FIFO"
    }
  }

  Register "QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH" {
    Offset:  0x000034
    Description: "QSPI RX_FIFO number of bytes to receive MSB"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_TO_RCV_HIGH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSB number of bytes to receive from RX_FIFO"
    }
  }

  Register "QSPI_RX_FIFO_WATERMARK_THRESHOLD" {
    Offset:  0x000038
    Description: "QSPI TX_FIFO Almost Empty Threshold"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000004

    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level for RFWMI interrupt"
    }
  }

  Register "QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT" {
    Offset:  0x00003C
    Description: "QSPI TX_FIFO Full timer"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "RX_FIFO_NOT_EMPTY_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Timer value for RX_FIFO_NOT_EMPTY_TIMEOUT flag"
    }
  }

  Register "QSPI_INTERRUPT_ENABLE" {
    Offset:  0x000040
    Description: "QSPI Interrupt Enable"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "TFURIE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFURI Enable"
    }
    Bits "TFNEIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFNEI Enable"
    }
    Bits "TFWMIE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFWMI Enable"
    }
    Bits "TFFTOIE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFFTOI Enable"
    }
    Bits "TFBSIE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFBSI Enable"
    }
    Bits "RFORIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFORI Enable"
    }
    Bits "RFNEIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNEI Enable"
    }
    Bits "RFNETOIE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNETOI Enable"
    }
    Bits "RFWMIE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFWMI Enable"
    }
    Bits "RFBRIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFBRI Enable"
    }
    Bits "CSLHIE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSLHI Enable"
    }
    Bits "CSHLIE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSHLI Enable"
    }
  }

  Register "QSPI_INTERRUPT_CLR" {
    Offset:  0x000044
    Description: "QSPI Interrupt Events"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "TFURIC" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFNEIC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFWMIC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFFTOIC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFFTOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFBSIC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFORIC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNEIC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNETOIC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFWMIC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFBRIC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSLHIC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSHLIC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
  }

  Register "QSPI_PAD_CONTROL0" {
    Offset:  0x000048
    Description: "QSPI Pad Control 0"
    Read Mask:   0x00000177
    Write Mask:  0x00000177
    Reset Value: 0x00000000

    Bits "FW_PAD_CTRL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: FW pad control, 0: HW pad control"
    }
    Bits "CLK_IE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad input enable"
    }
    Bits "CLK_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad output enable"
    }
    Bits "CLK_OUT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad output data"
    }
    Bits "CS_IE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad input enable"
    }
    Bits "CS_OE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad output enable"
    }
    Bits "CS_OUT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad output data"
    }
  }

  Register "QSPI_PAD_CONTROL1" {
    Offset:  0x00004C
    Description: "QSPI Pad Control 1"
    Read Mask:   0x00007777
    Write Mask:  0x00007777
    Reset Value: 0x00000000

    Bits "IO3_IE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad input enable"
    }
    Bits "IO3_OE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad output enable"
    }
    Bits "IO3_OUT" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad output data"
    }
    Bits "IO2_IE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad input enable"
    }
    Bits "IO2_OE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad output enable"
    }
    Bits "IO2_OUT" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad output data"
    }
    Bits "IO1_IE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad input enable"
    }
    Bits "IO1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad output enable"
    }
    Bits "IO1_OUT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad output data"
    }
    Bits "IO0_IE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad input enable"
    }
    Bits "IO0_OE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad output enable"
    }
    Bits "IO0_OUT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad output data"
    }
  }

  Register "QSPI_INTERRUPT" {
    Offset:  0x000050
    Description: "QSPI Interrupt Events"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TFURI" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
    }
    Bits "TFNEI" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO is not empty after packet transmission is finished."
    }
    Bits "TFWMI" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO watermark level is reached. Sticky status. Needs to be cleared."
    }
    Bits "TFFTOI" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO full timer is expired. Sticky status. Needs to be cleared."
    }
    Bits "TFBSI" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO byte data is read and last bit is serialized."
    }
    Bits "RFORI" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO is overrun. Sticky status. Needs to be cleared."
    }
    Bits "RFNEI" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO is not empty when a new packet is received. Sticky status. Needs to be cleared."
    }
    Bits "RFNETOI" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO NOT EMPTY timer is expired. Sticky status. Needs to be cleared."
    }
    Bits "RFWMI" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO watermark is reached."
    }
    Bits "RFBRI" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO byte data is received and stored in RX_FIFO."
    }
    Bits "CSLHI" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "QSPI_CS Low-to-High transition"
    }
    Bits "CSHLI" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "QSPI_CS High-to-Low transition"
    }
  }

  Register "QSPI_TX_FIFO_NUM_BYTES_SENT_LOW" {
    Offset:  0x000054
    Description: "QSPI TX_FIFO Number of bytes LSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_SENT_LOW" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
    }
  }

  Register "QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH" {
    Offset:  0x000058
    Description: "QSPI TX_FIFO Number of bytes MSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_SENT_HIGH" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
    }
  }

  Register "QSPI_TX_FIFO_NUM_BYTES_LEFT" {
    Offset:  0x00005C
    Description: "QSPI FIFO Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_LEFT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of bytes in TX_FIFO."
    }
  }

  Register "QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW" {
    Offset:  0x000060
    Description: "QSPI TX_FIFO Number of bytes LSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_RCVD_LOW" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LSB number of bytes received from RX_FIFO"
    }
  }

  Register "QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH" {
    Offset:  0x000064
    Description: "QSPI TX_FIFO Number of bytes MSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_RCVD_HIGH" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MSB number of bytes received from RX_FIFO"
    }
  }

  Register "QSPI_RX_FIFO_NUM_BYTES_LEFT" {
    Offset:  0x000068
    Description: "QSPI FIFO Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_LEFT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of data bytes in RX_FIFO."
    }
  }


}

;; ========= FLASH_QSPI =========

Block "FLASH_QSPI" {

Address: 0x2000E000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536862830

  Register "FLASH_QSPI_CONTROL0" {
    Offset:  0x000000
    Description: "QSPI Control register 0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000D0CE

    Bits "ADDR_MODE" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Controls how address is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
    }
    Bits "CRC_LSB_FIRST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
    }
    Bits "AUTO_CRC_INS_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Automatically insert CRC to TX_FIFO when DMA transfer is done."
    }
    Bits "AUTO_POP_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the RX_FIFO read pointer."
    }
    Bits "USE_NOT_INV_MAS_RX_CLK" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Available in master mode only%%0A1: Use non-inverted RX_CLK"
    }
    Bits "MAN_SYS_CLK_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Select QSPI_SYS_CLK_IN"
    }
    Bits "MAN_SYS_CLK_GATE_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Clock gate enable for QSPI_SYS_CLK_IN"
    }
    Bits "INST_MODE" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Controls how instruction is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
    }
    Bits "TIMING_MODE" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "{CPOL, CPHA} controls clock polarity and phase.%%0A00: Default clock polarity is '0' and data is captured at rising edges.%%0A01: Default clock polarity is '0' and data is captured at falling edges.%%0A10: Default clock polarity is '1' and data is captured at falling edges.%%0A11: Default clock polarity is '1' and data is captured at rising edges."
    }
    Bits "IO_MODE" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "00: Reserved%%0A01: Single SPI mode%%0A10: Dual SPI mode%%0A11: Quad SPI mode"
    }
    Bits "MAS_MODE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "FLASH QSPI is defult in Master mode"
    }
    Bits "QSPI_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Disable QSPI block, 1: Enable QSPI block"
    }
  }

  Register "FLASH_QSPI_CONTROL1" {
    Offset:  0x000004
    Description: "QSPI Control register 1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000A08

    Bits "DUMMY_END" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Number of QSPI_CLK cycles before Dummy ends for bus turnaround."
    }
    Bits "DUMMY_START" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Number of QSPI_CLK cycles before Dummy starts for bus turnaround. QSPI_IO0-3 needs to be driven by high-Z during dummy period. Dummy counter starts once the first byte data is sent (in Master) or received (in Slave)."
    }
  }

  Register "FLASH_QSPI_CONTROL2" {
    Offset:  0x000008
    Description: "QSPI Control register 1"
    Read Mask:   0x00000007
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "RX_FIFO_POP" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
    }
    Bits "TX_FIFO_RESET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for TX_FIFO, 0: Normal"
    }
    Bits "RX_FIFO_RESET" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for RX_FIFO, 0: Normal"
    }
    Bits "FSM_RESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Active high reset for FSM, 0: Normal"
    }
  }

  Register "FLASH_QSPI_MAS_CONTROL" {
    Offset:  0x00000C
    Description: "QSPI Master Mode Control"
    Read Mask:   0x000000F3
    Write Mask:  0x000000F3
    Reset Value: 0x00000020

    Bits "NUM_EXT_CLK" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Send number of extra QSPI_CLK to SLAVE to store the last captured byte to TX_FIFO. Extra QSPI_CLK and QSPI_CS need to be driven in Master mode."
    }
    Bits "SEND_PKT_IS_READ" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Packet that is being sent is for read, 0: Packet that is being sent is for write."
    }
    Bits "SEND_PKT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Start Master FSM to send byte data stored in TX_FIFO. (Core needs to store byte data before this bit is set to '1')"
    }
  }

  Register "FLASH_QSPI_SLV_CONTROL" {
    Offset:  0x000010
    Description: "QSPI Slave Mode Control"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "RCVD_PKT_IS_READ" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Received packet is for read. 0: Received packet is for write."
    }
  }

  Register "FLASH_QSPI_TX_FIFO_CONTROL" {
    Offset:  0x000014
    Description: "QSPI TX_FIFO Control"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "TX_FIFO_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Byte data stored in this register is transferred to TX_FIFO when TX_FIFO_WR is set."
    }
  }

  Register "FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW" {
    Offset:  0x000018
    Description: "QSPI TX_FIFO number of bytes to send LSB"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000003

    Bits "TX_FIFO_NUM_BYTES_TO_SEND_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LSB number of bytes to send from TX_FIFO"
    }
  }

  Register "FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH" {
    Offset:  0x00001C
    Description: "QSPI TX_FIFO number of bytes to send MSB"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_TO_SEND_HIGH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSB number of bytes to send from TX_FIFO"
    }
  }

  Register "FLASH_QSPI_TX_FIFO_WATERMARK_THRESHOLD" {
    Offset:  0x000020
    Description: "QSPI TX_FIFO Almost Empty Threshold"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000008

    Bits "TX_FIFO_WATERMARK_THR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TX_FIFO Watermark threshold level for TFWMI interrupt"
    }
  }

  Register "FLASH_QSPI_TX_FIFO_UNDERRUN_DATA" {
    Offset:  0x000024
    Description: "QSPI TX_FIFO Underrun Data"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x000000A5

    Bits "TX_FIFO_UR_DATA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000A5
      Comment:  "This value is sent if TX_FIFO is underrun."
    }
  }

  Register "FLASH_QSPI_TX_FIFO_TIMER" {
    Offset:  0x000028
    Description: "QSPI TX_FIFO Full timer"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "TX_FIFO_FULL_TIMER" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Timer value for TX_FIFO_FULL flag"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_CONTROL" {
    Offset:  0x00002C
    Description: "QSPI RX_FIFO Control"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Byte data read from RX_FIFO is stored in this register when RX_FIFO_RD is set."
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW" {
    Offset:  0x000030
    Description: "QSPI RX_FIFO number of bytes to receive LSB"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000001F

    Bits "RX_FIFO_NUM_BYTES_TO_RCV_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "LSB number of bytes to receive from RX_FIFO"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH" {
    Offset:  0x000034
    Description: "QSPI RX_FIFO number of bytes to receive MSB"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_TO_RCV_HIGH" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSB number of bytes to receive from RX_FIFO"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_WATERMARK_THRESHOLD" {
    Offset:  0x000038
    Description: "QSPI TX_FIFO Almost Empty Threshold"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000004

    Bits "RX_FIFO_WATERMARK_THR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RX_FIFO Watermark threshold level for RFWMI interrupt"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT" {
    Offset:  0x00003C
    Description: "QSPI TX_FIFO Full timer"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "RX_FIFO_NOT_EMPTY_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Timer value for RX_FIFO_NOT_EMPTY_TIMEOUT flag"
    }
  }

  Register "FLASH_QSPI_INTERRUPT_ENABLE" {
    Offset:  0x000040
    Description: "QSPI Interrupt Enable"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "TFURIE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFURI Enable"
    }
    Bits "TFNEIE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFNEI Enable"
    }
    Bits "TFWMIE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFWMI Enable"
    }
    Bits "TFFTOIE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFFTOI Enable"
    }
    Bits "TFBSIE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TFBSI Enable"
    }
    Bits "RFORIE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFORI Enable"
    }
    Bits "RFNEIE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNEI Enable"
    }
    Bits "RFNETOIE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFNETOI Enable"
    }
    Bits "RFWMIE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFWMI Enable"
    }
    Bits "RFBRIE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RFBRI Enable"
    }
    Bits "CSLHIE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSLHI Enable"
    }
    Bits "CSHLIE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CSHLI Enable"
    }
  }

  Register "FLASH_QSPI_INTERRUPT_CLR" {
    Offset:  0x000044
    Description: "QSPI Interrupt Events"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000000
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "TFURIC" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFNEIC" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFWMIC" {
      Position: 9
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFFTOIC" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFFTOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "TFBSIC" {
      Position: 7
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFORIC" {
      Position: 6
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNEIC" {
      Position: 5
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFNETOIC" {
      Position: 4
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFWMIC" {
      Position: 3
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "RFBRIC" {
      Position: 2
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSLHIC" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
    Bits "CSHLIC" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
    }
  }

  Register "FLASH_QSPI_PAD_CONTROL0" {
    Offset:  0x000048
    Description: "QSPI Pad Control 0"
    Read Mask:   0x00000177
    Write Mask:  0x00000177
    Reset Value: 0x00000000

    Bits "FW_PAD_CTRL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: FW pad control, 0: HW pad control"
    }
    Bits "CLK_IE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad input enable"
    }
    Bits "CLK_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad output enable"
    }
    Bits "CLK_OUT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CLK pad output data"
    }
    Bits "CS_IE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad input enable"
    }
    Bits "CS_OE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad output enable"
    }
    Bits "CS_OUT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: CS pad output data"
    }
  }

  Register "FLASH_QSPI_PAD_CONTROL1" {
    Offset:  0x00004C
    Description: "QSPI Pad Control 1"
    Read Mask:   0x00007777
    Write Mask:  0x00007777
    Reset Value: 0x00000000

    Bits "IO3_IE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad input enable"
    }
    Bits "IO3_OE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad output enable"
    }
    Bits "IO3_OUT" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO3 pad output data"
    }
    Bits "IO2_IE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad input enable"
    }
    Bits "IO2_OE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad output enable"
    }
    Bits "IO2_OUT" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO2 pad output data"
    }
    Bits "IO1_IE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad input enable"
    }
    Bits "IO1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad output enable"
    }
    Bits "IO1_OUT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO1 pad output data"
    }
    Bits "IO0_IE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad input enable"
    }
    Bits "IO0_OE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad output enable"
    }
    Bits "IO0_OUT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: IO0 pad output data"
    }
  }

  Register "FLASH_QSPI_INTERRUPT" {
    Offset:  0x000050
    Description: "QSPI Interrupt Events"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TFURI" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
    }
    Bits "TFNEI" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO is not empty after packet transmission is finished."
    }
    Bits "TFWMI" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO watermark level is reached. Sticky status. Needs to be cleared."
    }
    Bits "TFFTOI" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO full timer is expired. Sticky status. Needs to be cleared."
    }
    Bits "TFBSI" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TX_FIFO byte data is read and last bit is serialized."
    }
    Bits "RFORI" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO is overrun. Sticky status. Needs to be cleared."
    }
    Bits "RFNEI" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO is not empty when a new packet is received. Sticky status. Needs to be cleared."
    }
    Bits "RFNETOI" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO NOT EMPTY timer is expired. Sticky status. Needs to be cleared."
    }
    Bits "RFWMI" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO watermark is reached."
    }
    Bits "RFBRI" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "RX_FIFO byte data is received and stored in RX_FIFO."
    }
    Bits "CSLHI" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "QSPI_CS Low-to-High transition"
    }
    Bits "CSHLI" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "QSPI_CS High-to-Low transition"
    }
  }

  Register "FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_LOW" {
    Offset:  0x000054
    Description: "QSPI TX_FIFO Number of bytes LSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_SENT_LOW" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
    }
  }

  Register "FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH" {
    Offset:  0x000058
    Description: "QSPI TX_FIFO Number of bytes MSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_SENT_HIGH" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
    }
  }

  Register "FLASH_QSPI_TX_FIFO_NUM_BYTES_LEFT" {
    Offset:  0x00005C
    Description: "QSPI FIFO Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TX_FIFO_NUM_BYTES_LEFT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of bytes in TX_FIFO."
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW" {
    Offset:  0x000060
    Description: "QSPI TX_FIFO Number of bytes LSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_RCVD_LOW" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LSB number of bytes received from RX_FIFO"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH" {
    Offset:  0x000064
    Description: "QSPI TX_FIFO Number of bytes MSB"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_RCVD_HIGH" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MSB number of bytes received from RX_FIFO"
    }
  }

  Register "FLASH_QSPI_RX_FIFO_NUM_BYTES_LEFT" {
    Offset:  0x000068
    Description: "QSPI FIFO Status"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RX_FIFO_NUM_BYTES_LEFT" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of data bytes in RX_FIFO."
    }
  }

  Register "FLASH_QSPI_CONTROL3" {
    Offset:  0x00006C
    Description: "QSPI Control register 3"
    Read Mask:   0x0000007F
    Write Mask:  0x0000007F
    Reset Value: 0x0000001E

    Bits "DPROP_SEL" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPROP signal select"
    }
    Bits "W" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Value of this bit get map to W pin in SIG/DUAL mode. W pin shared with IO2. '1' design will drive value 1 on W pin . '0' design will drive value 0 on W pin. Note: W pin on flash is active low, delault W protection disabled."
    }
    Bits "HOLD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Value of this bit get map to HOLD pin in SIG/DUAL mode.HOLD pin shared with IO3. '1' design will drive value 1 on HOLD pin . '0' design will drive value 0 on HOLD pin. Note: HOLD pin on flash is active low., default HOLD operation disabled."
    }
    Bits "W_OE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Output enable for W (write protect) pin in SIG/DUAL mode. This is tri state buf enable which gets map to qspi_io_oe[2]. '1' W pin on flash get driven by Design. '0' HOLD pin not get driven by design"
    }
    Bits "HOLD_OE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Output enable for HOLD pin in SIG/DUAL mode.This is tri state buf enable which gets map to qspi_io_oe[3]. '1' HOLD pin on flash get driven by Design. '0' HOLD pin not get driven by design"
    }
    Bits "NO_ADDR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This bit to take care of special case when address is not there but data is part of package(other than Instruction). 0: TX package has only instruction OR instruction + Addr + Data 1: TX package as Instruction + data(but no address)"
    }
  }


}

;; ========= CRC16 =========

Block "CRC16" {

Address: 0x2000F000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536866882

  Register "CRC_CONTROL_COMMON" {
    Offset:  0x000000
    Read Mask:   0x00000000
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "CRC_RESET_ALL" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Active High reset. This bit is cleared automatically by HW.%%0A1: Reset all CRC blocks"
    }
  }

  Register "CRC_CONTROL_0" {
    Offset:  0x000004
    Read Mask:   0x00000F05
    Write Mask:  0x00000F07
    Reset Value: 0x00000000

    Bits "SEL_CRC_ALG_0" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
    }
    Bits "SEL_CH_0" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Select channel 0%%0A1: Select channel 1"
    }
    Bits "SEL_DELAY_CH1_0" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
    }
    Bits "SEL_DELAY_CH0_0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
    }
    Bits "HOLD_0" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Hold CRC calculation"
    }
    Bits "INIT_0" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
    }
    Bits "CLK_EN_0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable crc clock"
    }
  }

  Register "CRC_INIT_VAL_0" {
    Offset:  0x000008
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "INIT_VAL_0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "This is used to initialize CRC shift register when INIT is set to 1."
    }
  }

  Register "CRC_MAN_0" {
    Offset:  0x00000C
    Read Mask:   0x000000FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "CRC_EN_MAN_0" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
    }
    Bits "DATA_IN_MAN_0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is used to calculate CRC when CRC_EN_MAN is set to 1."
    }
  }

  Register "CRC_OUT_0" {
    Offset:  0x000010
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x0000FFFF

    Bits "CRC_OUT_0" {
      Position: 15..0
      Type:     "R"
      Reset:    0x0000FFFF
      Comment:  "CRC output for either DATA_IN or DATA_IN_MAN."
    }
  }

  Register "CRC_CONTROL_1" {
    Offset:  0x000014
    Read Mask:   0x00000F05
    Write Mask:  0x00000F07
    Reset Value: 0x00000000

    Bits "SEL_CRC_ALG_1" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
    }
    Bits "SEL_CH_1" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Select channel 0%%0A1: Select channel 1"
    }
    Bits "SEL_DELAY_CH1_1" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
    }
    Bits "SEL_DELAY_CH0_1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
    }
    Bits "HOLD_1" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Hold CRC calculation"
    }
    Bits "INIT_1" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
    }
    Bits "CLK_EN_1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable crc clock"
    }
  }

  Register "CRC_INIT_VAL_1" {
    Offset:  0x000018
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "INIT_VAL_1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "This is used to initialize CRC shift register when INIT is set to 1."
    }
  }

  Register "CRC_MAN_1" {
    Offset:  0x00001C
    Read Mask:   0x000000FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "CRC_EN_MAN_1" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
    }
    Bits "DATA_IN_MAN_1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is used to calculate CRC when CRC_EN_MAN is set to 1."
    }
  }

  Register "CRC_OUT_1" {
    Offset:  0x000020
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x0000FFFF

    Bits "CRC_OUT_1" {
      Position: 15..0
      Type:     "R"
      Reset:    0x0000FFFF
      Comment:  "CRC output for either DATA_IN or DATA_IN_MAN."
    }
  }

  Register "CRC_CONTROL_2" {
    Offset:  0x000024
    Read Mask:   0x00000F05
    Write Mask:  0x00000F07
    Reset Value: 0x00000000

    Bits "SEL_CRC_ALG_2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
    }
    Bits "SEL_CH_2" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Select channel 0%%0A1: Select channel 1"
    }
    Bits "SEL_DELAY_CH1_2" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
    }
    Bits "SEL_DELAY_CH0_2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
    }
    Bits "HOLD_2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Hold CRC calculation"
    }
    Bits "INIT_2" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
    }
    Bits "CLK_EN_2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable crc clock"
    }
  }

  Register "CRC_INIT_VAL_2" {
    Offset:  0x000028
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "INIT_VAL_2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "This is used to initialize CRC shift register when INIT is set to 1."
    }
  }

  Register "CRC_MAN_2" {
    Offset:  0x00002C
    Read Mask:   0x000000FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "CRC_EN_MAN_2" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
    }
    Bits "DATA_IN_MAN_2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is used to calculate CRC when CRC_EN_MAN is set to 1."
    }
  }

  Register "CRC_OUT_2" {
    Offset:  0x000030
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x0000FFFF

    Bits "CRC_OUT_2" {
      Position: 15..0
      Type:     "R"
      Reset:    0x0000FFFF
      Comment:  "CRC output for either DATA_IN or DATA_IN_MAN."
    }
  }

  Register "CRC_CONTROL_3" {
    Offset:  0x000034
    Read Mask:   0x00000F05
    Write Mask:  0x00000F07
    Reset Value: 0x00000000

    Bits "SEL_CRC_ALG_3" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
    }
    Bits "SEL_CH_3" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Select channel 0%%0A1: Select channel 1"
    }
    Bits "SEL_DELAY_CH1_3" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
    }
    Bits "SEL_DELAY_CH0_3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
    }
    Bits "HOLD_3" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Hold CRC calculation"
    }
    Bits "INIT_3" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
    }
    Bits "CLK_EN_3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable crc clock"
    }
  }

  Register "CRC_INIT_VAL_3" {
    Offset:  0x000038
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "INIT_VAL_3" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "This is used to initialize CRC shift register when INIT is set to 1."
    }
  }

  Register "CRC_MAN_3" {
    Offset:  0x00003C
    Read Mask:   0x000000FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "CRC_EN_MAN_3" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
    }
    Bits "DATA_IN_MAN_3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is used to calculate CRC when CRC_EN_MAN is set to 1."
    }
  }

  Register "CRC_OUT_3" {
    Offset:  0x000040
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x0000FFFF

    Bits "CRC_OUT_3" {
      Position: 15..0
      Type:     "R"
      Reset:    0x0000FFFF
      Comment:  "CRC output for either DATA_IN or DATA_IN_MAN."
    }
  }


}

;; ========= BLOCK_CIPHER =========

Block "BLOCK_CIPHER" {

Address: 0x20010000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536870946

  Register "XXTEA_CODE0" {
    Offset:  0x000000
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_01" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
    Bits "LSW_00" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
  }

  Register "XXTEA_CODE1" {
    Offset:  0x000004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_03" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
    Bits "LSW_02" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
  }

  Register "XXTEA_CODE2" {
    Offset:  0x000008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_05" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
    Bits "LSW_04" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
  }

  Register "XXTEA_CODE3" {
    Offset:  0x00000C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_07" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
    Bits "LSW_06" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "XXTEA block code word"
    }
  }

  Register "XXTEA_STATUS" {
    Offset:  0x000010
    Defines: "skip"
    Read Mask:   0x00008002
    Write Mask:  0x00008001
    Reset Value: 0x00000000

    Bits "MODE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "[15] - Mode select.  0 for decryption, 1 for encryption.  The value after reset is 0.%%0ACan only be updated when Cipher block is idle"
    }
    Bits "WORKING" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "[1] - WORKING bit, write ignored"
    }
    Bits "START" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "[0] - START bit; always read as 0"
    }
  }

  Register "XXTEA_KEY0" {
    Offset:  0x000014
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_0A" {
      Position: 31..16
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
    Bits "LSW_09" {
      Position: 15..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
  }

  Register "XXTEA_KEY1" {
    Offset:  0x000018
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_0C" {
      Position: 31..16
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
    Bits "LSW_0B" {
      Position: 15..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
  }

  Register "XXTEA_KEY2" {
    Offset:  0x00001C
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_0E" {
      Position: 31..16
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
    Bits "LSW_0D" {
      Position: 15..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
  }

  Register "XXTEA_KEY3" {
    Offset:  0x000020
    Read Mask:   0x00000000
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MSW_10" {
      Position: 31..16
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
    Bits "LSW_0F" {
      Position: 15..0
      Type:     "W"
      Reset:    0x00000000
      Comment:  "XXTEA decryption key"
    }
  }


}

;; ========= OTP =========

Block "OTP" {

Address: 0x20011000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536875058

  Register "OTP_CTRL" {
    Offset:  0x000000
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "SOFTRESTART" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Restart to OTP wrapper"
    }
    Bits "SAFE_MODE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "OTP is in safe mode"
    }
    Bits "PD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Power Down"
    }
    Bits "SP" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Serial Parallel Mode (Serial=1, Parallel=0"
    }
    Bits "SOFRESET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Reset to OPT IP"
    }
  }

  Register "OTP_REG_ADDRESS" {
    Offset:  0x000004
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000030

    Bits "DAP" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DAP=1, PMC=0"
    }
    Bits "NC" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "REG_OFFSET" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000030
      Comment:  "Offset address of the OTP register"
    }
  }

  Register "OTP_WDATA" {
    Offset:  0x000008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "Data" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "data to be written"
    }
  }

  Register "OTP_REG_WR_BYTECOUNT" {
    Offset:  0x00000C
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "BYTECOUNT" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Byte count valid 0=4, 1=1, 2=2, 3=3"
    }
  }

  Register "OTP_ADDRESS" {
    Offset:  0x000010
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "OTP_ADDRESS" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Command to be run"
    }
  }

  Register "OTP_COMMAND" {
    Offset:  0x000014
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "auto_inc" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For otp read"
    }
    Bits "reserved" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "CMD" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BOOT_CMD  0   %%0A BIST_CMD  1%%0A PROG_CMD  2%%0A REGRD_CMD 3%%0A REGWR_CMD 4%%0A OTPRD_CMD 5"
    }
  }

  Register "OTP_INTR_EN" {
    Offset:  0x000018
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "IE_DED" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_DED"
    }
    Bits "IE_SEC" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_SEC"
    }
    Bits "IE_KEYREAD_DONE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_KEYREAD_DONE"
    }
    Bits "IE_RWFSM_WDOG_EXP" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_RWFSM_WDOG_EXP"
    }
    Bits "IE_OTPRD_DONE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_OTPRD_DONE"
    }
    Bits "IE_REGWR_DONE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_REGWR_DONE"
    }
    Bits "IE_REGRD_DONE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_REGRD_DONE"
    }
    Bits "IE_PROG_DONE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_PROG_DONE"
    }
    Bits "IE_BIST_DONE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_BIST_DONE"
    }
    Bits "IE_BOOT_DONE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Interrupt enable for INT_STATUS_BOOT_DONE"
    }
  }

  Register "OTP_INTR_STATUS" {
    Offset:  0x00001C
    Defines: "skip"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "IS_DED" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for Double-bit Error Detect. Set when ECC detects an error during read. Cleared by writing 1 to this bit."
    }
    Bits "IS_SEC" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for Single-bit Error Corrected. Set when ECC detects and corrects an error during read. Cleared by writing 1 to this bit."
    }
    Bits "IS_KEYREAD_DONE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for boot-time key read done. Set when OTP wrapper finishes reading the 128-bit key after CPU reset. Cleared by writing 1 to this bit."
    }
    Bits "IS_RWFSM_WDOG_EXP" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for OTP read/write watchdog timeout. Set when the OTP's internal watchdog times out because a REGRD, REGWR, or OTPRD ran too long. Cleared by writing 1 to this bit."
    }
    Bits "IS_OTPRD_DONE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for OTPRD comman done. Set when an OTPRD_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
    Bits "IS_REGWR_DONE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for REGWR comman done. Set when a REGWR_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
    Bits "IS_REGRD_DONE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for REGRD comman done. Set when a REGRD_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
    Bits "IS_PROG_DONE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for PROG comman done. Set when a PROG_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
    Bits "IS_BIST_DONE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for BIST comman done. Set when a BIST_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
    Bits "IS_BOOT_DONE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flag for BOOT comman done. Set when a BOOT_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
    }
  }

  Register "OTP_STATUS" {
    Offset:  0x000020
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "BUSY" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Busy"
    }
    Bits "rsvd" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "pass_fail_status" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "[5:4]:%%0A2'b00: Pass%%0A2'b01: PROG FAIL, Soak limit Exceeded%%0A            BIST: FAIL%%0A            BOOT: FAIL%%0A2'b10: PROG: FAIL, Compare Mismatch%%0A            BIST, BOOT: Should not occur%%0A2'b11: Should not occur"
    }
    Bits "Soak_Counter" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "[3:0]:%%0APROG: Lower 4 bits of soak counter%%0ABIST: Lower 4 bits of running address counter%%0ABOOT: Not used"
    }
  }

  Register "OTP_RDDATA_STATUS" {
    Offset:  0x000024
    Read Mask:   0x00000FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "SEC_ECC" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Shows whether the most recent OTPRD saw a single-bit error corrected."
    }
    Bits "DED_ECC" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Shows whether the most recent OTPRD saw a double-bit error detected."
    }
    Bits "PARITY" {
      Position: 9..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "The raw ECC and BRP parity bits from the most recent OTPRD"
    }
  }

  Register "OTP_RD_DATA" {
    Offset:  0x000028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "RDATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read data from OTP after OTPRD or from register after REGRD."
    }
  }

  Register "OTP_WDT_VAL" {
    Offset:  0x00002C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80058081

    Bits "VAL" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80058081
      Comment:  "Watchdog timeout value. Bit 31 = 1 enables the watchdog."
    }
  }

  Register "OTP_DEBUG_UNLOCK" {
    Offset:  0x000030
    Defines: "safe=Always"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEBUG_UNLOCK" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ETP debug unlock key"
    }
  }


}

;; ========= ETP =========

Block "ETP" {

Address: 0x20012000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536879158

  Register "ETP_CTL" {
    Offset:  0x000000
    Description: "ETP Control Register"
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000860

    Bits "DBG_OP_MODE" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Debug op mode to chimera_subs"
    }
    Bits "READ_NUM" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Internal read delay ETP clock cycles for read data"
    }
    Bits "SPARE_0" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare bit"
    }
    Bits "DIV_O" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Output divide mode (divide by 1,2,3, or 4)"
    }
    Bits "NO_HALT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "No Halt%%0A1'b0: ETP halts CPU as needed%%0A1'b1: ETP does not halt CPU"
    }
    Bits "DISABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ETP port disable bit"
    }
    Bits "DBG_OP_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED FOR: Debug op enable to chimera_subs"
    }
    Bits "PEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects PMEM/DMEM access mux in NVM space%%0A1'b0: DMEM%%0A1'b1: PMEM"
    }
    Bits "EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ETP port enable bit"
    }
  }

  Register "ETP_BLRD_LEN" {
    Offset:  0x000004
    Description: "Block Read Length Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "NO_INC_R" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address incremental%%0A1'b0:  auto increment%%0A1'b1:  no auto increment"
    }
    Bits "BLK_LEN_R" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of remaining reads to perform.  The value of 0 indicates a single read.  The value is decremented as the block read progresses until 0 is reached.  This is field is only readable if etp clk is present."
    }
  }

  Register "ETP_BLWR_LEN" {
    Offset:  0x000008
    Description: "Block Write Length Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "NO_INC_W" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address incremental%%0A1'b0:  auto increment%%0A1'b1:  no auto increment"
    }
    Bits "BLK_LEN_W" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of remaining writes to perform.  The value of 0 indicates a single write.  The value is decremented as the block write progresses until 0 is reached.  This field is only readable if etp clk is present."
    }
  }

  Register "ETP_IOS" {
    Offset:  0x00000C
    Description: "IO Selection Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000331F
    Write Mask:  0x0000331F
    Reset Value: 0x00001000

    Bits "OUT_SEL1" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Steers internal data out1 to 1 of 4 output pins"
    }
    Bits "OUT_SEL0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Steers internal data out0 to 1 of 4 output pins"
    }
    Bits "IN_MODE" {
      Position: 4..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configures the number of active input pins. 0 to 5. Values can be overriden by mode entry, after that the value becomes read only."
    }
    Bits "OUT_MODE" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configures the number of active output pins.  0 to 2. Values can be overriden by mode entry, after that the value becomes read only."
    }
  }

  Register "ETP_ATTN" {
    Offset:  0x000018
    Description: "Attention Register"
    Defines: "ok_for_testing"
    Read Mask:   0x00008000
    Write Mask:  0x00008000
    Reset Value: 0x00000000

    Bits "VLD" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Indicates data is valid"
    }
  }

  Register "ETP_STATUS" {
    Offset:  0x00001C
    Description: "ETP Status Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000031F
    Write Mask:  0x0000031F
    Reset Value: 0x00000000

    Bits "WR_CMD_ERR" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sets if Wrtie Command FIFO overflows. Can be cleared by writing a 1 to this bit field."
    }
    Bits "RD_CMD_ERR" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sets if Read Command fails have valid Read Data available in the Read Data FIFO in time for the ETP output stream. Can be cleared by writing a 1 to this bit field."
    }
    Bits "WR_TRANS_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1'b0: Single writes to ETP_BLWR_LEN, ETP_BLRD_LEN, and ETP_STATUS always to go the register instead of to the debug port. %%0A1'b1: The next%%0A single write will go to the debug port.%%0ACPU non-0 Write overrides ETP Write."
    }
    Bits "BLWR_TRANS_DISABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1'b0: Block Writes are transparently sent to the debug port until the Block Write is complete (ETP_BWR_LEN = 0). %%0A1'b1: Disable Transparent Writes, such that Writes to ETP_BLWR_LEN, ETP_BLRD_LEN and ETP_STATUS always go the register instead of to the debug port.%%0ACPU non-0 Write overrides ETP Write."
    }
    Bits "INCSZ" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address increment size:%%0A0 for increment by 1%%0A1 for increment by 2%%0A2 for increment by 4%%0ACPU non-0 Write overrides ETP Write."
    }
    Bits "DPA" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Drives debug_program_access for debug_interface%%0ACPU non-0 Write overrides ETP Write."
    }
  }

  Register "ETP_CTL2" {
    Offset:  0x000020
    Description: "ETP Secondary Control Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000007F
    Write Mask:  0x0000007F
    Reset Value: 0x00000000

    Bits "TEST_MODE_SCAN_COMP_SW" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If SCAN switch is enabled, then also switch on SCAN Compression attribute (if SCAN Compression is present)."
    }
    Bits "TEST_MODE_SCAN_MULTICHAIN_SW" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If SCAN switch is enabled, then also switch on SCAN Multiple-Chain attribute (if SCAN Multiple-Chain is present; or ignored if SCAN Single-Chain is not present and thus SCAN Multiple-Chain is always present)."
    }
    Bits "TEST_MODE_SCAN_SW" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to SCAN."
    }
    Bits "TEST_MODE_FLASH_SW" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved For: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to OTP Test Mode (if OTP Test Mode is present)."
    }
    Bits "TEST_MODE_EXT_BCLK_SW" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If MBIST or Ext-MBIST switch is enabled, then also switch on Ext-BCLK attribute (if Ext-BCLK is present)."
    }
    Bits "TEST_MODE_EXT_MBIST_SW" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to Ext-MBIST (if Ext-MBIST is present)."
    }
    Bits "TEST_MODE_MBIST_SW" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to MBIST."
    }
  }

  Register "ETP_CTL3" {
    Offset:  0x000024
    Description: "ETP Tertiary Control Register"
    Defines: "skip_regtest"
    Read Mask:   0x00000013
    Write Mask:  0x00000013
    Reset Value: 0x00000000

    Bits "XTRIG_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug Mode Multi-Core Cross Trigger Enable:%%0A0: Disable%%0A1: Enable"
    }
    Bits "DEBUG_CORE_SEL" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug Mode Multi-Core Cross Trigger Select:%%0A0: Select Core0%%0A1: Select Core1%%0A2: Reserved%%0A3: Reserved"
    }
  }

  Register "ETP_CTL4" {
    Offset:  0x000028
    Description: "ETP 32-bit Mode Control Register"
    Defines: "skip_regtest"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "READ_NUM_EXT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Counter most-significant extention bits for Internal read delay ETP clock cycles for read data."
    }
  }

  Register "ETP_HI_PAGE_ADDR" {
    Offset:  0x00002C
    Description: "ETP High Page Address Register. On ETP Writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x2E, in order to access this register, no matter the value of the HI_PAGE_ADDR."
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00002001

    Bits "HI_PAGE_ADDR_ALIAS" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
    }
    Bits "HI_PAGE_ADDR" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00002001
      Comment:  "ETP Bridge will combine HI_PAGE_ADDR[31:16] as the upper 16-bits with the incoming etp_addr[15:0] as the lower 16-bits to form the address[31:0] to access the CPU-CORE BUS MATRIX."
    }
  }

  Register "ETP_HI_WR_DATA" {
    Offset:  0x000030
    Description: "ETP High Write Data Register. On ETP Writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x32, in order to access this register, no matter the value of the HI_PAGE_ADDR."
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "HI_WR_DATA_ALIAS" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
    }
    Bits "HI_WR_DATA" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ETP/CPU-CORE Bridge on ETP Writes will combine HI_WR_DATA[15:0] as the upper 16-bits with the incoming etp_data[15:0] as the lower 16-bits to form the write data[31:0] to the CORE BUS MATRIX."
    }
  }

  Register "ETP_HI_RD_DATA" {
    Offset:  0x000034
    Description: "ETP High Read Data Register. On ETP Halfword writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x36, in order to access this register, no matter the value of the HI_PAGE_ADDR."
    Defines: "safe=Always, skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "HI_RD_DATA_ALIAS" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
    }
    Bits "HI_RD_DATA" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ETP/CPU-CORE Bridge on ETP Reads will distribute the upper 16-bits of ETP Read Data to HI_RD_DATA[15:0] with the lower 16-bits of outgoing etp_data[15:0] when reading data[31:0] from the CPU-CORE BUS MATRIX."
    }
  }


}

;; ========= SYSMISC =========

Block "SYSMISC" {

Address: 0x20013000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536884478

  Register "SYSMISC_TEST_MODE_STATUS" {
    Offset:  0x000000
    Description: "TEST_MODE Pin Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "TEST_MODE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Reads the value of the TEST_MODE pin."
      Defines:  "iport=test_mode_i"
    }
  }

  Register "SYSMISC_TEST_MODE" {
    Offset:  0x000004
    Description: "Miscellaneous Control and Status Register"
    Read Mask:   0x0000FCFF
    Write Mask:  0x0000C0FF
    Reset Value: 0x00000000

    Bits "SER_PROG_NO_HALT" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Serial Programming No Halt. Note: FW is only allowed to set SER_PROG_NO_HALT. Once set FW may never unset SER_PROG_NO_HALT.%%0A1: Disable Halt-on-Reset to allow the CPU to fetch instructions.%%0A0: Enable Halt-on-Reset to prevent the CPU from fetching its first instructions when SER_PROG Test Mode is activated prior to the CPU coming out of reset."
      Defines:  "skip"
    }
    Bits "SER_PROG_PP_MODE" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Serial Programming Mode SDA Push-Pull Output Mode.%%0A1: Use Push-Pull for SDA output%%0A0: Use Open-Drain or Psuedo-Open-Drain for SDA output."
      Defines:  "skip"
    }
    Bits "DEBUG_SER_PROG_MODE" {
      Position: 13..11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Set when EITHER Serial Programming Mode or Debug Mode are enabled.  See SER_PROG_MODE to distinguish between serial programming and debug modes.%%0A3'b010: GPIO A3/2-MODE ; %%0A3'b100: A6/5-MODE ;%%0AOthers: NA"
      Defines:  "skip_reset_regtest"
    }
    Bits "SER_PROG_MODE" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Set if in ANY serial programming mode via mode-entry"
      Defines:  "skip_reset_regtest"
    }
    Bits "TEST_MODE_SCAN_COMP_SW" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If SCAN switch is enabled, then also switch on SCAN Compression attribute (if SCAN Compression is present)"
      Defines:  "skip"
    }
    Bits "TEST_MODE_SCAN_MULTICHAIN_SW" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If SCAN switch is enabled, then also switch on SCAN Multiple-Chain attribute (if SCAN Multiple-Chain is present; or ignored if SCAN Single-Chain is not present and thus SCAN Multiple-Chain is always present)."
      Defines:  "skip"
    }
    Bits "TEST_MODE_SCAN_SW" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to SCAN Test Mode"
      Defines:  "skip"
    }
    Bits "TEST_MODE_OTP_SW" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to OTP Test Mode (if OTP Test Mode is present)."
      Defines:  "skip"
    }
    Bits "TEST_MODE_EXT_BCLK_SW" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If MBIST or Ext-MBIST switch is enabled, then also switch on Ext-BCLK attribute (if Ext-BCLK is present)."
      Defines:  "skip"
    }
    Bits "TEST_MODE_EXT_MBIST_SW" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP P or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to Ext-MBIST (if Ext-MBIST is present)."
      Defines:  "skip"
    }
    Bits "TEST_MODE_MBIST_SW" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to MBIST Test Mode."
      Defines:  "skip"
    }
    Bits "LFSR_UNLK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit to unlock LFSR to switch mode. This feature is reserved."
    }
  }

  Register "SYSMISC_DEBUG_CFG" {
    Offset:  0x000008
    Description: "Debug Configurations Registers"
    Defines: "skip"
    Read Mask:   0x00000707
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "DEBUG_ACTIVE_THIRD" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "1 if the THIRD debug port is activated"
    }
    Bits "DEBUG_ACTIVE_GPIO" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "1 if the GPIO debug port is activated"
    }
    Bits "DEBUG_ACTIVE_MAIN" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "1 if the MAIN debug port is activated"
    }
    Bits "DEBUG_SENS_THIRD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable run-time activation of the THIRD debug ports"
    }
    Bits "DEBUG_SENS_GPIO" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable run-time activation of the GPIO debug ports"
    }
    Bits "DEBUG_SENS_MAIN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable run-time activation of the MAIN debug ports"
    }
  }

  Register "SYSMISC_DEBUG_BREAK" {
    Offset:  0x00000C
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "DEBUG_SOFT_BREAK_STATE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Legacy Register and Register Field. Not used for RISCV CPU Debug Soft Break Function/Status (use RISCV-JTAG-Debug-Module related registers instead). When this bit is set to '1', it allows RISCV Subsystem WDT to be disabled when WDT_LIMIT is programmed to the freeze value"
    }
  }

  Register "SYSMISC_DPROBE_CTL1" {
    Offset:  0x000014
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "DPROBE_SWAP" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Swap dprobe [7:4] <-> [3:0]"
    }
    Bits "DPROBE_EN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable DPROBE signal output on GPIO[TBD7:TBD0]"
    }
  }

  Register "SYSMISC_DPROBE_CTL2" {
    Offset:  0x000018
    Read Mask:   0x00008F8F
    Write Mask:  0x00008F8F
    Reset Value: 0x00000000

    Bits "DPROBE_MUX_FLIP_HIGH" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flip dprobe [7:6] <-> [5:4]"
    }
    Bits "DPROBE_BLK_SEL_HIGH" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select block for dprobe[7:4]%%0A0000: dprobe_block_aon%%0A0001: dprobe_block_tbd%%0A0010: dprobe_block_tbd%%0A0011: dprobe_block_tbd%%0A0100: dprobe_block_tbd%%0AOthers: Reserved"
    }
    Bits "DPROBE_MUX_FLIP_LOW" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flip dprobe [3:2] <-> [1:0]"
    }
    Bits "DPROBE_BLK_SEL_LOW" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select block for dprobe[3:0]%%0A0000: dprobe_block_aon%%0A0001: dprobe_block_tbd%%0A0010: dprobe_block_tbd%%0A0011: dprobe_block_tbd%%0A0100: dprobe_block_tbd%%0AOthers: Reserved"
    }
  }

  Register "SYSMISC_DMON_CTL" {
    Offset:  0x00001C
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "DMON_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When enabled, the dmon signal will become active on LED1_GPIO4"
    }
  }

  Register "SYSMISC_MEM_CTL1" {
    Offset:  0x000020
    Description: "Memory Control1 Register"
    Read Mask:   0x00007FFF
    Write Mask:  0x00007FFF
    Reset Value: 0x00000800

    Bits "DTIM_MEM_CTL" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for DTIM RAMs; %%0ADTIM_RAM_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
    }
  }

  Register "SYSMISC_MEM_CTL2" {
    Offset:  0x000024
    Description: "Memory Control2 Register"
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x00000800

    Bits "ITIM_ROM_MEM_CTL" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Memory control bits for ITIM ROM;%%0AITIM_ROM_MEM_CTL[14:0] %%0ABit 0 = TEST1; Bit 3 = RME; %%0ABit 7:4= RM;%%0AOther bits not used"
      Defines:  "oport=rom_ctl[14:0], oport_path=i_riscv_cpu_subs.i_itim_mem_wrapper.itim_rom"
    }
    Bits "ITIM_RAM_MEM_CTL" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for ITIM RAMs; %%0AITIM_RAM_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
    }
  }

  Register "SYSMISC_MEM_CTL3" {
    Offset:  0x000028
    Description: "Memory Control3 Register"
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x08000800

    Bits "BRANCH_BASE_MEM_CTL" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for Branch predictor base RAM;%%0ABRANCH_BASE_MEM_CTL[14:0]%%0ASame bit arrangement as ITIM_RAM_MEM_CTL;%%0AECO_03 UPDATE also applies here"
    }
    Bits "BRANCH_TAG_MEM_CTL" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for Branch predictor tag RAM;%%0ABRANCH_TAG_MEM_CTL[14:0]%%0ASame bit arrangement as ITIM_RAM_MEM_CTL%%0AECO_03 UPDATE also applies here"
    }
  }

  Register "SYSMISC_MEM_CTL4" {
    Offset:  0x00002C
    Description: "Memory Control4 Register"
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x08000800

    Bits "DISP_RF1P_MEM_CTL" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for DISPLAY_TOP rf1p;%%0ADISP_RF1P_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM; %%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
    }
    Bits "DISP_SRAM1P_MEM_CTL" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000800
      Comment:  "Memory control bits for DISPLAY_TOP sram1p;%%0ADISP_SRAM1P_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
    }
  }

  Register "SYSMISC_MEM_CTL5" {
    Offset:  0x000030
    Description: "Memory Control5 Register"
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00080000

    Bits "EDP_RF2P_MEM_CTL" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00080000
      Comment:  "Memory control bits for EDP_TOP rf2p %%0A(NOT USED in SB7900 A0)%%0ABit 0 = TEST1A; Bit 1 = TEST1B; Bit 2 = TEST_RNMA; %%0ABit 4 = RMEA; Bit 5 = RMEB; %%0ABit 11:8 = RMA; Bit 15:12 = RMB%%0ABit 17:16 = RA; Bit 19:18 = WA (default '10'); %%0ABit 22:20 = WPULSE;"
    }
  }

  Register "SYSMISC_MEM_CTL6" {
    Offset:  0x000034
    Description: "Memory Control6 Register"
    Read Mask:   0x00007FFF
    Write Mask:  0x00007FFF
    Reset Value: 0x00000400

    Bits "EDP_RF2PU_MEM_CTL" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000400
      Comment:  "Memory control bits for EDP_TOP rf2pu;%%0A(NOT USED in SB7900 A0)%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit2 = TESTRWM; Bit 3 = RME; %%0ABit 7:4= RM; %%0ABit 9:8 = RA; Bit 11:10 = WA (default '01'); %%0ABit 14:12 = WPULSE"
    }
  }

  Register "SYSMISC_WDT_CTL" {
    Offset:  0x000040
    Description: "Watchdog Timer Control Register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000FFFF

    Bits "WDT_LIMIT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "Holds the desired WDT timeout period in number of LSO cycle periods."
      Defines:  "skip_regtest"
    }
  }

  Register "SYSMISC_WDT_CFG" {
    Offset:  0x000044
    Description: "Watchdog Timer Configuration Register"
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x00000000

    Bits "DEBUG_HALT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = clear and pause watchdog when CPU halts for debug%%0A0 = do not pause;"
    }
    Bits "SLEEP_HALT" {
      Position: 27..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0x421B9A6 = clear and pause watchdog when the system is in SLEEP or HIBERNATE mode%%0A0xB9A60B9 = clear and pause watchdog unconditionally%%0AAny other value = do not pause"
    }
  }

  Register "SYSMISC_WDT_CLR" {
    Offset:  0x000048
    Description: "Watchdog Timer Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "WDT_CLR" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write %%E2%%80%%981%%E2%%80%%99 to this bit will clear the watchdog count to 0x0"
    }
  }

  Register "SYSMISC_CFG" {
    Offset:  0x000060
    Description: "SYSMISC Config Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000001

    Bits "SYS_PERMISSION_CHECK_DISABLE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "System permission check disable;%%0AWhen set to '1', it disables permission check on AHB and APB accesses;This should be cleared to '0' during normal operation"
    }
  }

  Register "SYSMISC_INT_STATUS" {
    Offset:  0x000080
    Description: "SYS_MISC Interrupt Status Register"
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "IVMON_INT_FLAG" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IVMON interrupt flag; This is a global combined interrupt status for IVMON. Details are shown in IVMON_INT_STATUS register; interrupt enable and interrupt clear are handled by IVMON_INT_EN and IVMON_INT_STATUS_CLEAR registers"
    }
    Bits "DTIM_STARVE_INT_FLAG" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DTIM starvation interrupt flag"
    }
    Bits "MEM_PARITY_INT_FLAG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Memories parity interrupt flag"
    }
  }

  Register "SYSMISC_INT_CLEAR" {
    Offset:  0x000084
    Description: "SYS_MISC Interrupt Clear Register"
    Read Mask:   0x00000000
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "DTIM_STARVE_INT_CLR" {
      Position: 1
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "DTIM starvation interrupt clear"
    }
    Bits "MEM_PARITY_INT_CLR" {
      Position: 0
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Memories parity interrupt clear"
    }
  }

  Register "SYSMISC_INT_EN" {
    Offset:  0x000088
    Description: "SYS_MISC Interrupt Enables Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "DTIM_STARVE_IEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DTIM starvation interrupt enable"
    }
    Bits "MEM_PARITY_IEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Memories parity interrupt enable"
    }
  }

  Register "SYSMISC_SW0_INT" {
    Offset:  0x000090
    Description: "Software Interrupt 0 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "SW0_INT" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Software interrupt 0;%%0AWriting any non-zero values will trigger the SW0_INT interrupt; Writing 0 will clear the interrupt interrupt."
      Defines:  "skip_regtest"
    }
  }

  Register "SYSMISC_SW1_INT" {
    Offset:  0x000094
    Description: "Software Interrupt 1 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "SW1_INT" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Software interrupt 1; %%0AWriting any non-zero values will trigger the SW1_INT interrupt; Writing 0 will clear the interrupt interrupt."
      Defines:  "skip_regtest"
    }
  }

  Register "SYSMISC_MEM_ERROR_STATUS" {
    Offset:  0x0000A0
    Description: "Memory Error Status Register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "ITIM_PARITY_ERROR" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Indicates if ITIM had parity error"
      Defines:  "addr_decode_only"
    }
    Bits "DTIM_PARITY_ERROR" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Indicates which DTIM bank had parity error"
      Defines:  "addr_decode_only"
    }
  }

  Register "SYSMISC_MEM_CFG" {
    Offset:  0x0000A4
    Description: "Memory Miscellaneous Control Register"
    Defines: "skip_regtest"
    Read Mask:   0xF03F0003
    Write Mask:  0xF03F0003
    Reset Value: 0x00000000

    Bits "DTIM_FAST_WRITE_MODE" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = allow firmware to write to all 8 banks simultaneously; %%0AWhen set to '1' and FW write to a memory location, the same data will be written to all 8 DTIM banks simultaneously"
    }
    Bits "DTIM_BANK_REMAP" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = 2 regions of 4 interleaving banks%%0A0 = 1 region of 8 interleaving banks"
    }
    Bits "DTIM_ARB_MODE" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DTIM arbitration mode:%%0A0 = CPU > DMA_A > DMA_B > Hydra %%0A1 = CPU > DMA_B > DMA_A > Hydra%%0AOther values are reserved for future use"
    }
    Bits "PARITY_BYPASS_MODE_ENABLE" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = bypass parity generation and detection. When in pairty bypass mode, PARITY_WRITE_VAL and PARITY_READ_VAL registers are used"
    }
    Bits "PARITY_BYPASS_MEM" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls which memory is put in parity bypass mode. %%0A0 = DTIM. %%0A1 = ITIM%%0AOther values are reserved for future use"
    }
    Bits "ITIM_PARITY_DETECT_DISABLE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ITIM parity error detection disable%%0A1 = Disable parity error detection"
    }
    Bits "DTIM_PARITY_DETECT_DISABLE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DTIM parity error detection disable%%0A1 = Disable parity error detection"
    }
  }

  Register "SYSMISC_MEM_ERROR_INFO" {
    Offset:  0x0000B0
    Description: "Memory Error Information Register"
    Read Mask:   0xFF07FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ERROR_PARITY_VAL" {
      Position: 31..28
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of RAM parity bits when the first parity error occurred"
    }
    Bits "ERROR_MEM" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates which memory encountered the first parity error;%%0A0 = DTIM%%0A1 = ITIM%%0AOther values are not used"
    }
    Bits "ERROR_ADDR" {
      Position: 18..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates the address that has error when error occurs. If more than 1 bank has error in the same cycle, this signal indicates the address of the lowest numbered bank"
    }
  }

  Register "SYSMISC_MEM_ERROR_DATA1" {
    Offset:  0x0000B4
    Description: "Memory Error Data1 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ERROR_RDATA1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of RAM read data bit 31:0 when the first parity error occurred"
    }
  }

  Register "SYSMISC_MEM_ERROR_DATA2" {
    Offset:  0x0000B8
    Description: "Memory Error Data2 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ERROR_RDATA2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of RAM read data bit 63:32 when the first parity error occurred"
    }
  }

  Register "SYSMISC_PARITY_WRITE_VAL" {
    Offset:  0x0000C0
    Description: "Parity Write Value Register"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "PARITY_WRITE_VAL" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used in parity bypass mode as parity value being written to the RAM. For ITIM, only bit 0 is being used. For DTIM, this 4-bit write value is used for the 4 parity bits of the SRAM bank that is accessed."
    }
  }

  Register "SYSMISC_PARITY_READ_VAL" {
    Offset:  0x0000C4
    Description: "Parity Read Value Register"
    Read Mask:   0x0000000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "PARITY_READ_VAL" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Used in parity bypass mode capturing the parity value being read from SRAM. For ITIM, only bit 0 is used. For DTIM, this 32-bit read value corresponds to 4 parity bit values of the SRAM bank that was most recently accessed"
    }
  }

  Register "SYSMISC_DTIM_STARVE_CFG" {
    Offset:  0x0000C8
    Description: "DTIM Starvation Configurations Register"
    Read Mask:   0x00000071
    Write Mask:  0x00000071
    Reset Value: 0x00000060

    Bits "STARVE_THRESHOLD" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "Threshold value for a starvation event. When a bus master gets NACK continuously for this number of times, it will be counted as starvation event%%0A0 = 16 times%%0A1 = 32 times%%0A2 = 64 times%%0A3 = 128 times%%0A4 = 256 times%%0A5 = 512 times%%0A6 = 1024 times%%0AOther values are reserved"
    }
    Bits "STARVE_DETECT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DTIM starvation detection enable"
    }
  }

  Register "SYSMISC_DTIM_STARVE_STATUS" {
    Offset:  0x0000CC
    Description: "DTIM Starvation Status Register"
    Defines: "skip_regtest"
    Read Mask:   0x03FF00FF
    Write Mask:  0x03FF00FF
    Reset Value: 0x00000000

    Bits "STARVE_MAX_DURATION" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "10-bit value indicating the longest starvation ever occurred. This value is only valid when DTIM_STARVE_DETECT_EN is 1 and when the starvation count ever  exceeds the DTIM_STARVE_THRESHOLD%%0ACounts up to 1023;%%0AAny write to this field will clear the value to 0"
      Defines:  "addr_decode_only"
    }
    Bits "STARVE_EVENT_COUNT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of times that starvation event occurred. This counter is incremented that each time one of the starvation monitor hits the threshold. %%0AAny write to this field will clear the value to 0"
      Defines:  "addr_decode_only"
    }
  }

  Register "SYSMISC_MASK_REV" {
    Offset:  0x000100
    Description: "Mask Revision Register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00005000

    Bits "MASK_REV" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00005000
      Comment:  "Mask Revision"
      Defines:  "iport=mask_rev[15:0]"
    }
  }

  Register "SYSMISC_METAL_OPT" {
    Offset:  0x000104
    Description: "Metal Option Register"
    Read Mask:   0x0000000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "METAL_OPT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Metal Option"
      Defines:  "iport=metal_opt[3:0]"
    }
  }

  Register "SYSMISC_MONITOR" {
    Offset:  0x000108
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DISP_I2C_SEL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "0: Select Display SPI, 1: Select Display I2C"
      Defines:  "iport=disp_i2c_sel"
    }
  }

  Register "SYSMISC_LOTID0" {
    Offset:  0x000110
    Description: "LOT ID 0 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LOTID0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LOT ID 0"
    }
  }

  Register "SYSMISC_LOTID1" {
    Offset:  0x000114
    Description: "LOT ID 1 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LOTID1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LOT ID 1"
    }
  }

  Register "SYSMISC_LOTID2" {
    Offset:  0x000118
    Description: "LOT ID 2 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LOTID2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LOT ID 2"
    }
  }

  Register "SYSMISC_LOTID3" {
    Offset:  0x00011C
    Description: "LOT ID 3 Register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LOTID3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LOT ID 3"
    }
  }

  Register "SYSMISC_SPARE_OUT" {
    Offset:  0x000130
    Description: "Spare Outputs Register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000F0F0

    Bits "SPARE_OUT_VDD08_TO_VDD18" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000F0
      Comment:  "Spare bits coming from VDD08 domain, level shifted to VDD18 on analog side"
      Defines:  "oport=o_reg_spare_out_vdd08_to_vdd18[7:0]"
    }
    Bits "SPARE_OUT_VDD08" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000F0
      Comment:  "spare bits coming from VDD08 domain, buffered 0.8V"
      Defines:  "oport=o_reg_spare_out_vdd08[7:0]"
    }
  }

  Register "SYSMISC_SPARE_IN" {
    Offset:  0x000134
    Description: "Spare Inputs Register"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x000000F0

    Bits "SPARE_IN_VDD08" {
      Position: 7..0
      Type:     "R"
      Reset:    0x000000F0
      Comment:  "Connect to spare_in_vdd08[7:0] input port for spare analog status in VDD08 domain, level shifted from 1.8V"
      Defines:  "iport=i_spare_in_vdd08[7:0]"
    }
  }

  Register "SYSMISC_LVDS_PLL_L_CTRL_0" {
    Offset:  0x000140
    Description: "LVDS PLL Left Control register 0"
    Defines: "alt_reset=pclk_l2_rst_n, skip_regtest"
    Read Mask:   0x0333FF3F
    Write Mask:  0x0333FF3F
    Reset Value: 0x01000034

    Bits "LVDS_PLL_L_OUTDIV" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Output clock divider control (also aplied to feedback path)00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_l_outdiv[1:0]"
    }
    Bits "LVDS_PLL_L_FBDIV" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Additional feedback clock divider control (/7 always present)00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_l_fbdiv[1:0]"
    }
    Bits "LVDS_PLL_L_REFDIV" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reference clock divider control00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_l_refdiv[1:0]"
    }
    Bits "LVDS_PLL_L_TESTSEL" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the outputs that will be sent to test pads0000: No test output0001: FB clock on Vtest digital0010: Vctrl on Vtest analog0100: Vreg on Itest1000: 50uA on Itest"
    }
    Bits "LVDS_PLL_L_VREG_RTRIM" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regulator resistor trim - use main BGR value"
      Defines:  "oport=lvds_pll_l_vreg_rtrim[3:0]"
    }
    Bits "LVDS_PLL_L_BTMCLK_PD" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for bottom-side LVDS TX BITCLK and PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_pll_l_btmclk_pd"
    }
    Bits "LVDS_PLL_L_TOPCLK_PD" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for top-side LVDS TX BITCLK and PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_pll_l_topclk_pd"
    }
    Bits "LVDS_PLL_L_VREG_BYP" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Charge pump regulator bypass0: Enable regulator1: Bypass regualtor"
      Defines:  "oport=lvds_pll_l_vreg_byp"
    }
    Bits "LVDS_PLL_L_QPMP2_PD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for 2nd charge pump1'b0: Power up1'b1: Power down"
      Defines:  "oport=lvds_pll_l_qpmp2_pd"
    }
    Bits "LVDS_PLL_L_RSTB" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL reset - active low1'b0: Reset asserted1'b1: Reset released"
      Defines:  "oport=lvds_pll_l_rstb"
    }
    Bits "LVDS_PLL_L_IREF_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable reference current for PLL. Equivalent to power up signal.0: Power down1: Power up"
      Defines:  "oport=lvds_pll_l_iref_en"
    }
  }

  Register "SYSMISC_LVDS_PLL_L_CTRL_1" {
    Offset:  0x000144
    Description: "LVDS PLL Left Control register 1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0xFFC7FF1F
    Write Mask:  0xFFC7FF1F
    Reset Value: 0x00063213

    Bits "LVDS_PLL_L_DLYCTRL" {
      Position: 31..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CLOCK DELAY control register"
      Defines:  "oport=lvds_pll_l_dlyctrl[9:0]"
    }
    Bits "LVDS_PLL_L_LPF_RSEL" {
      Position: 18..14
      Type:     "RW"
      Reset:    0x00000018
      Comment:  "LPF resistor selection10000: 2.049K01000: 1.858K00001: 1.668K00101: 1.444K00011: 1.232K00111: 1.105K10001: 0.919K10101: 0.847K11110: 0.751K01111: 0.693K11001: 0.615K11111: 0.518K"
      Defines:  "oport=lvds_pll_l_lpf_rsel[4:0]"
    }
    Bits "LVDS_PLL_L_LPF2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Selects cap-mult LPF implmentation"
      Defines:  "oport=lvds_pll_l_lpf2_en"
    }
    Bits "LVDS_PLL_L_QPMP2_CTRL" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000012
      Comment:  "Qpump2 current - see table for Qpump current"
      Defines:  "oport=lvds_pll_l_qpmp2_ctrl[4:0]"
    }
    Bits "LVDS_PLL_L_QPMP_CTRL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000013
      Comment:  "Qpump currentValues below for bit[4]=0For bit[4]=1, scale by 0.8xbit[3:0]: Iqp0000: 0.00uA0001: 6.25uA0010: 12.5uA0011: 18.75uA0100: 25.00uA0101: 31.25uA0110: 37.50uA0111: 43.75uA1000: 50.00uA1001: 56.25uA1010: 62.50uA1011: 68.75uA1100: 70.00uA1101: 81.25uA1110: 87.50uA1111: 93.75uA"
      Defines:  "oport=lvds_pll_l_qpmp_ctrl[4:0]"
    }
  }

  Register "SYSMISC_LVDS_PLL_R_CTRL_0" {
    Offset:  0x000148
    Description: "LVDS PLL Left Control register 0"
    Defines: "alt_reset=pclk_l2_rst_n, skip_regtest"
    Read Mask:   0x0333FF3F
    Write Mask:  0x0333FF3F
    Reset Value: 0x01000034

    Bits "LVDS_PLL_R_OUTDIV" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Output clock divider control (also aplied to feedback path)00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_r_outdiv[1:0]"
    }
    Bits "LVDS_PLL_R_FBDIV" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Additional feedback clock divider control (/7 always present)00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_r_fbdiv[1:0]"
    }
    Bits "LVDS_PLL_R_REFDIV" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reference clock divider control00: /101: /210: /411: /8"
      Defines:  "oport=lvds_pll_r_refdiv[1:0]"
    }
    Bits "LVDS_PLL_R_TESTSEL" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the outputs that will be sent to test pads0000: No test output0001: FB clock on Vtest digital0010: Vctrl on Vtest analog0100: Vreg on Itest1000: 50uA on Itest"
    }
    Bits "LVDS_PLL_R_VREG_RTRIM" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regulator resistor trim - use main BGR value"
      Defines:  "oport=lvds_pll_r_vreg_rtrim[3:0]"
    }
    Bits "LVDS_PLL_R_BTMCLK_PD" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for bottom-side LVDS TX BITCLK and PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_pll_r_btmclk_pd"
    }
    Bits "LVDS_PLL_R_TOPCLK_PD" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for top-side LVDS TX BITCLK and PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_pll_r_topclk_pd"
    }
    Bits "LVDS_PLL_R_VREG_BYP" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Charge pump regulator bypass0: Enable regulator1: Bypass regualtor"
      Defines:  "oport=lvds_pll_r_vreg_byp"
    }
    Bits "LVDS_PLL_R_QPMP2_PD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for 2nd charge pump1'b0: Power up1'b1: Power down"
      Defines:  "oport=lvds_pll_r_qpmp2_pd"
    }
    Bits "LVDS_PLL_R_RSTB" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL reset - active low1'b0: Reset asserted1'b1: Reset released"
      Defines:  "oport=lvds_pll_r_rstb"
    }
    Bits "LVDS_PLL_R_IREF_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable reference current for PLL. Equivalent to power up signal.0: Power down1: Power up"
      Defines:  "oport=lvds_pll_r_iref_en"
    }
  }

  Register "SYSMISC_LVDS_PLL_R_CTRL_1" {
    Offset:  0x00014C
    Description: "LVDS PLL Left Control register 1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0xFFC7FF1F
    Write Mask:  0xFFC7FF1F
    Reset Value: 0x00063213

    Bits "LVDS_PLL_R_DLYCTRL" {
      Position: 31..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CLOCK DELAY control register"
      Defines:  "oport=lvds_pll_r_dlyctrl[9:0]"
    }
    Bits "LVDS_PLL_R_LPF_RSEL" {
      Position: 18..14
      Type:     "RW"
      Reset:    0x00000018
      Comment:  "LPF resistor selection10000: 2.049K01000: 1.858K00001: 1.668K00101: 1.444K00011: 1.232K00111: 1.105K10001: 0.919K10101: 0.847K11110: 0.751K01111: 0.693K11001: 0.615K11111: 0.518K"
      Defines:  "oport=lvds_pll_r_lpf_rsel[4:0]"
    }
    Bits "LVDS_PLL_R_LPF2_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Selects cap-mult LPF implmentation"
      Defines:  "oport=lvds_pll_r_lpf2_en"
    }
    Bits "LVDS_PLL_R_QPMP2_CTRL" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000012
      Comment:  "Qpump2 current - see table for Qpump current"
      Defines:  "oport=lvds_pll_r_qpmp2_ctrl[4:0]"
    }
    Bits "LVDS_PLL_R_QPMP_CTRL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000013
      Comment:  "Qpump currentValues below for bit[4]=0For bit[4]=1, scale by 0.8xbit[3:0]: Iqp0000: 0.00uA0001: 6.25uA0010: 12.5uA0011: 18.75uA0100: 25.00uA0101: 31.25uA0110: 37.50uA0111: 43.75uA1000: 50.00uA1001: 56.25uA1010: 62.50uA1011: 68.75uA1100: 70.00uA1101: 81.25uA1110: 87.50uA1111: 93.75uA"
      Defines:  "oport=lvds_pll_r_qpmp_ctrl[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_PD_CTRL" {
    Offset:  0x000150
    Description: "LVDS TX A powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXA_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txa_lane4_oe"
    }
    Bits "LVDS_TXA_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txa_lane3_oe"
    }
    Bits "LVDS_TXA_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txa_lane2_oe"
    }
    Bits "LVDS_TXA_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txa_lane1_oe"
    }
    Bits "LVDS_TXA_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txa_lane0_oe"
    }
    Bits "LVDS_TXA_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txa_clkpt_pd"
    }
    Bits "LVDS_TXA_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txa_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXA_TX_CTRL" {
    Offset:  0x000154
    Description: "LVDS TX A port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXA_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXA_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXA_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXA_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXA_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXA_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXA_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXA_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXA_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txa_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_0" {
    Offset:  0x000158
    Description: "LVDS TX A Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXA_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txa_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXA_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txa_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXA_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txa_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXA_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txa_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_1" {
    Offset:  0x00015C
    Description: "LVDS TX A Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txa_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_2" {
    Offset:  0x000160
    Description: "LVDS TX A Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txa_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_0" {
    Offset:  0x000164
    Description: "LVDS TX A Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXA_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txa_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXA_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txa_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXA_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txa_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXA_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txa_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_1" {
    Offset:  0x000168
    Description: "LVDS TX A Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txa_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_2" {
    Offset:  0x00016C
    Description: "LVDS TX A Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txa_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_0" {
    Offset:  0x000170
    Description: "LVDS TX A Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXA_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txa_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXA_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txa_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXA_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txa_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXA_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txa_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_1" {
    Offset:  0x000174
    Description: "LVDS TX A Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txa_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_2" {
    Offset:  0x000178
    Description: "LVDS TX A Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txa_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_0" {
    Offset:  0x00017C
    Description: "LVDS TX A Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXA_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txa_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXA_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txa_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXA_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txa_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXA_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txa_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_1" {
    Offset:  0x000180
    Description: "LVDS TX A Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txa_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_2" {
    Offset:  0x000184
    Description: "LVDS TX A Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txa_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_0" {
    Offset:  0x000188
    Description: "LVDS TX A Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXA_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txa_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXA_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txa_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXA_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txa_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXA_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txa_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_1" {
    Offset:  0x00018C
    Description: "LVDS TX A Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txa_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_2" {
    Offset:  0x000190
    Description: "LVDS TX A Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXA_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txa_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_PD_CTRL" {
    Offset:  0x0001A0
    Description: "LVDS TX B powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXB_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txb_lane4_oe"
    }
    Bits "LVDS_TXB_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txb_lane3_oe"
    }
    Bits "LVDS_TXB_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txb_lane2_oe"
    }
    Bits "LVDS_TXB_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txb_lane1_oe"
    }
    Bits "LVDS_TXB_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txb_lane0_oe"
    }
    Bits "LVDS_TXB_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txb_clkpt_pd"
    }
    Bits "LVDS_TXB_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txb_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXB_TX_CTRL" {
    Offset:  0x0001A4
    Description: "LVDS TX B port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXB_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXB_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXB_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXB_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXB_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXB_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXB_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXB_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXB_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txb_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_0" {
    Offset:  0x0001A8
    Description: "LVDS TX B Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXB_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txb_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXB_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txb_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXB_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txb_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXB_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txb_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_1" {
    Offset:  0x0001AC
    Description: "LVDS TX B Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txb_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_2" {
    Offset:  0x0001B0
    Description: "LVDS TX B Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txb_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_0" {
    Offset:  0x0001B4
    Description: "LVDS TX B Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXB_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txb_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXB_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txb_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXB_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txb_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXB_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txb_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_1" {
    Offset:  0x0001B8
    Description: "LVDS TX B Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txb_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_2" {
    Offset:  0x0001BC
    Description: "LVDS TX B Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txb_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_0" {
    Offset:  0x0001C0
    Description: "LVDS TX B Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXB_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txb_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXB_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txb_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXB_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txb_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXB_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txb_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_1" {
    Offset:  0x0001C4
    Description: "LVDS TX B Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txb_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_2" {
    Offset:  0x0001C8
    Description: "LVDS TX B Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txb_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_0" {
    Offset:  0x0001CC
    Description: "LVDS TX B Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXB_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txb_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXB_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txb_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXB_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txb_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXB_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txb_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_1" {
    Offset:  0x0001D0
    Description: "LVDS TX B Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txb_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_2" {
    Offset:  0x0001D4
    Description: "LVDS TX B Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txb_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_0" {
    Offset:  0x0001D8
    Description: "LVDS TX B Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXB_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txb_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXB_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txb_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXB_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txb_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXB_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txb_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_1" {
    Offset:  0x0001DC
    Description: "LVDS TX B Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txb_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_2" {
    Offset:  0x0001E0
    Description: "LVDS TX B Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXB_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txb_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_PD_CTRL" {
    Offset:  0x0001F0
    Description: "LVDS TX C powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXC_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txc_lane4_oe"
    }
    Bits "LVDS_TXC_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txc_lane3_oe"
    }
    Bits "LVDS_TXC_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txc_lane2_oe"
    }
    Bits "LVDS_TXC_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txc_lane1_oe"
    }
    Bits "LVDS_TXC_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txc_lane0_oe"
    }
    Bits "LVDS_TXC_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txc_clkpt_pd"
    }
    Bits "LVDS_TXC_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txc_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXC_TX_CTRL" {
    Offset:  0x0001F4
    Description: "LVDS TX C port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXC_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXC_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXC_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXC_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXC_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXC_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXC_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXC_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXC_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txc_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_0" {
    Offset:  0x0001F8
    Description: "LVDS TX C Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXC_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txc_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXC_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txc_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXC_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txc_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXC_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txc_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_1" {
    Offset:  0x0001FC
    Description: "LVDS TX C Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txc_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_2" {
    Offset:  0x000200
    Description: "LVDS TX C Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txc_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_0" {
    Offset:  0x000204
    Description: "LVDS TX C Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXC_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txc_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXC_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txc_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXC_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txc_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXC_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txc_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_1" {
    Offset:  0x000208
    Description: "LVDS TX C Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txc_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_2" {
    Offset:  0x00020C
    Description: "LVDS TX C Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txc_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_0" {
    Offset:  0x000210
    Description: "LVDS TX C Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXC_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txc_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXC_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txc_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXC_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txc_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXC_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txc_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_1" {
    Offset:  0x000214
    Description: "LVDS TX C Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txc_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_2" {
    Offset:  0x000218
    Description: "LVDS TX C Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txc_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_0" {
    Offset:  0x00021C
    Description: "LVDS TX C Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXC_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txc_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXC_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txc_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXC_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txc_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXC_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txc_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_1" {
    Offset:  0x000220
    Description: "LVDS TX C Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txc_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_2" {
    Offset:  0x000224
    Description: "LVDS TX C Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txc_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_0" {
    Offset:  0x000228
    Description: "LVDS TX C Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXC_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txc_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXC_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txc_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXC_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txc_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXC_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txc_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_1" {
    Offset:  0x00022C
    Description: "LVDS TX C Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txc_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_2" {
    Offset:  0x000230
    Description: "LVDS TX C Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXC_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txc_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_PD_CTRL" {
    Offset:  0x000240
    Description: "LVDS TX D powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXD_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txd_lane4_oe"
    }
    Bits "LVDS_TXD_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txd_lane3_oe"
    }
    Bits "LVDS_TXD_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txd_lane2_oe"
    }
    Bits "LVDS_TXD_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txd_lane1_oe"
    }
    Bits "LVDS_TXD_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txd_lane0_oe"
    }
    Bits "LVDS_TXD_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txd_clkpt_pd"
    }
    Bits "LVDS_TXD_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txd_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXD_TX_CTRL" {
    Offset:  0x000244
    Description: "LVDS TX D port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXD_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXD_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXD_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXD_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXD_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXD_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXD_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXD_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXD_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txd_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_0" {
    Offset:  0x000248
    Description: "LVDS TX D Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXD_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txd_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXD_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txd_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXD_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txd_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXD_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txd_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_1" {
    Offset:  0x00024C
    Description: "LVDS TX D Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txd_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_2" {
    Offset:  0x000250
    Description: "LVDS TX D Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txd_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_0" {
    Offset:  0x000254
    Description: "LVDS TX D Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXD_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txd_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXD_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txd_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXD_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txd_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXD_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txd_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_1" {
    Offset:  0x000258
    Description: "LVDS TX D Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txd_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_2" {
    Offset:  0x00025C
    Description: "LVDS TX D Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txd_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_0" {
    Offset:  0x000260
    Description: "LVDS TX D Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXD_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txd_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXD_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txd_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXD_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txd_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXD_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txd_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_1" {
    Offset:  0x000264
    Description: "LVDS TX D Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txd_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_2" {
    Offset:  0x000268
    Description: "LVDS TX D Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txd_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_0" {
    Offset:  0x00026C
    Description: "LVDS TX D Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXD_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txd_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXD_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txd_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXD_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txd_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXD_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txd_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_1" {
    Offset:  0x000270
    Description: "LVDS TX D Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txd_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_2" {
    Offset:  0x000274
    Description: "LVDS TX D Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txd_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_0" {
    Offset:  0x000278
    Description: "LVDS TX D Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXD_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txd_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXD_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txd_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXD_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txd_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXD_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txd_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_1" {
    Offset:  0x00027C
    Description: "LVDS TX D Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txd_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_2" {
    Offset:  0x000280
    Description: "LVDS TX D Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXD_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txd_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_PD_CTRL" {
    Offset:  0x000290
    Description: "LVDS TX E powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXE_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txe_lane4_oe"
    }
    Bits "LVDS_TXE_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txe_lane3_oe"
    }
    Bits "LVDS_TXE_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txe_lane2_oe"
    }
    Bits "LVDS_TXE_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txe_lane1_oe"
    }
    Bits "LVDS_TXE_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txe_lane0_oe"
    }
    Bits "LVDS_TXE_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txe_clkpt_pd"
    }
    Bits "LVDS_TXE_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txe_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXE_TX_CTRL" {
    Offset:  0x000294
    Description: "LVDS TX E port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXE_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXE_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXE_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXE_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXE_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXE_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXE_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXE_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXE_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txe_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_0" {
    Offset:  0x000298
    Description: "LVDS TX E Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXE_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txe_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXE_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txe_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXE_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txe_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXE_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txe_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_1" {
    Offset:  0x00029C
    Description: "LVDS TX E Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txe_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_2" {
    Offset:  0x0002A0
    Description: "LVDS TX E Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txe_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_0" {
    Offset:  0x0002A4
    Description: "LVDS TX E Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXE_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txe_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXE_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txe_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXE_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txe_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXE_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txe_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_1" {
    Offset:  0x0002A8
    Description: "LVDS TX E Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txe_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_2" {
    Offset:  0x0002AC
    Description: "LVDS TX E Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txe_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_0" {
    Offset:  0x0002B0
    Description: "LVDS TX E Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXE_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txe_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXE_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txe_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXE_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txe_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXE_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txe_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_1" {
    Offset:  0x0002B4
    Description: "LVDS TX E Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txe_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_2" {
    Offset:  0x0002B8
    Description: "LVDS TX E Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txe_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_0" {
    Offset:  0x0002BC
    Description: "LVDS TX E Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXE_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txe_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXE_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txe_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXE_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txe_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXE_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txe_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_1" {
    Offset:  0x0002C0
    Description: "LVDS TX E Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txe_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_2" {
    Offset:  0x0002C4
    Description: "LVDS TX E Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txe_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_0" {
    Offset:  0x0002C8
    Description: "LVDS TX E Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXE_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txe_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXE_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txe_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXE_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txe_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXE_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txe_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_1" {
    Offset:  0x0002CC
    Description: "LVDS TX E Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txe_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_2" {
    Offset:  0x0002D0
    Description: "LVDS TX E Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXE_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txe_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_PD_CTRL" {
    Offset:  0x0002E0
    Description: "LVDS TX F powerdown / output enable control"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001F3
    Write Mask:  0x000001F3
    Reset Value: 0x00000003

    Bits "LVDS_TXF_LANE4_OE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 4"
      Defines:  "oport=lvds_txf_lane4_oe"
    }
    Bits "LVDS_TXF_LANE3_OE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 3"
      Defines:  "oport=lvds_txf_lane3_oe"
    }
    Bits "LVDS_TXF_LANE2_OE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 2"
      Defines:  "oport=lvds_txf_lane2_oe"
    }
    Bits "LVDS_TXF_LANE1_OE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 1"
      Defines:  "oport=lvds_txf_lane1_oe"
    }
    Bits "LVDS_TXF_LANE0_OE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output enable (active high) for LVDS TX Lane 0"
      Defines:  "oport=lvds_txf_lane0_oe"
    }
    Bits "LVDS_TXF_CLKPT_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txf_clkpt_pd"
    }
    Bits "LVDS_TXF_CLK_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Power down for TX Port BITCLK/PCLK0: Power up1: Power down"
      Defines:  "oport=lvds_txf_clk_pd"
    }
  }

  Register "SYSMISC_LVDS_TXF_TX_CTRL" {
    Offset:  0x0002E4
    Description: "LVDS TX F port clock control register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00001F1F
    Write Mask:  0x00001F1F
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE4_BITCLKEDGE_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane4_bitclkedge_sel"
    }
    Bits "LVDS_TXF_LANE3_BITCLKEDGE_SEL" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane3_bitclkedge_sel"
    }
    Bits "LVDS_TXF_LANE2_BITCLKEDGE_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane2_bitclkedge_sel"
    }
    Bits "LVDS_TXF_LANE1_BITCLKEDGE_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane1_bitclkedge_sel"
    }
    Bits "LVDS_TXF_LANE0_BITCLKEDGE_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane0_bitclkedge_sel"
    }
    Bits "LVDS_TXF_LANE4_PCLKEDGE_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 4: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane4_pclkedge_sel"
    }
    Bits "LVDS_TXF_LANE3_PCLKEDGE_SEL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 3: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane3_pclkedge_sel"
    }
    Bits "LVDS_TXF_LANE2_PCLKEDGE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 2: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane2_pclkedge_sel"
    }
    Bits "LVDS_TXF_LANE1_PCLKEDGE_SEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 1: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane1_pclkedge_sel"
    }
    Bits "LVDS_TXF_LANE0_PCLKEDGE_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PCLK edge select, Lane 0: Nominal1: Inverted"
      Defines:  "oport=lvds_txf_lane0_pclkedge_sel"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_0" {
    Offset:  0x0002E8
    Description: "LVDS TX F Lane CTRL 0, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXF_LANE0_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txf_lane0_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXF_LANE0_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txf_lane0_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXF_LANE0_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txf_lane0_termctl_p[4:0]"
    }
    Bits "LVDS_TXF_LANE0_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txf_lane0_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_1" {
    Offset:  0x0002EC
    Description: "LVDS TX F Lane CTRL 1, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE0_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txf_lane0_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_2" {
    Offset:  0x0002F0
    Description: "LVDS TX F Lane CTRL 2, LVDS TX Lane0"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE0_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txf_lane0_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_0" {
    Offset:  0x0002F4
    Description: "LVDS TX F Lane CTRL 0, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXF_LANE1_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txf_lane1_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXF_LANE1_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txf_lane1_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXF_LANE1_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txf_lane1_termctl_p[4:0]"
    }
    Bits "LVDS_TXF_LANE1_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txf_lane1_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_1" {
    Offset:  0x0002F8
    Description: "LVDS TX F Lane CTRL 1, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE1_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txf_lane1_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_2" {
    Offset:  0x0002FC
    Description: "LVDS TX F Lane CTRL 2, LVDS TX Lane1"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE1_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txf_lane1_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_0" {
    Offset:  0x000300
    Description: "LVDS TX F Lane CTRL 0, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXF_LANE2_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txf_lane2_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXF_LANE2_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txf_lane2_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXF_LANE2_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txf_lane2_termctl_p[4:0]"
    }
    Bits "LVDS_TXF_LANE2_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txf_lane2_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_1" {
    Offset:  0x000304
    Description: "LVDS TX F Lane CTRL 1, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE2_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txf_lane2_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_2" {
    Offset:  0x000308
    Description: "LVDS TX F Lane CTRL 2, LVDS TX Lane2"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE2_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txf_lane2_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_0" {
    Offset:  0x00030C
    Description: "LVDS TX F Lane CTRL 0, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXF_LANE3_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txf_lane3_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXF_LANE3_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txf_lane3_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXF_LANE3_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txf_lane3_termctl_p[4:0]"
    }
    Bits "LVDS_TXF_LANE3_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txf_lane3_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_1" {
    Offset:  0x000310
    Description: "LVDS TX F Lane CTRL 1, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE3_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txf_lane3_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_2" {
    Offset:  0x000314
    Description: "LVDS TX F Lane CTRL 2, LVDS TX Lane3"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE3_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txf_lane3_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_0" {
    Offset:  0x000318
    Description: "LVDS TX F Lane CTRL 0, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x1FFF1F1F
    Write Mask:  0x1FFF1F1F
    Reset Value: 0x00FF0C0C

    Bits "LVDS_TXF_LANE4_CTRL_SPARE" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare register bits"
      Defines:  "oport=lvds_txf_lane4_ctrl_spare[4:0]"
    }
    Bits "LVDS_TXF_LANE4_BB_CTRL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused"
      Defines:  "oport=lvds_txf_lane4_bb_ctrl[7:0]"
    }
    Bits "LVDS_TXF_LANE4_TERMCTL_P" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for P side"
      Defines:  "oport=lvds_txf_lane4_termctl_p[4:0]"
    }
    Bits "LVDS_TXF_LANE4_TERMCTL_N" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Termination resistor control for N side"
      Defines:  "oport=lvds_txf_lane4_termctl_n[4:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_1" {
    Offset:  0x00031C
    Description: "LVDS TX F Lane CTRL 1, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE4_TXTRIM_POST" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for PRE-emphasis stage"
      Defines:  "oport=lvds_txf_lane4_txtrim_post[8:0]"
    }
  }

  Register "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_2" {
    Offset:  0x000320
    Description: "LVDS TX F Lane CTRL 2, LVDS TX Lane4"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x07FFFFFF
    Write Mask:  0x07FFFFFF
    Reset Value: 0x00000000

    Bits "LVDS_TXF_LANE4_TXTRIM_MAIN" {
      Position: 26..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tx TRIM for Main cursor"
      Defines:  "oport=lvds_txf_lane4_txtrim_main[26:0]"
    }
  }

  Register "SYSMISC_IVMON_LED_18B_33" {
    Offset:  0x000400
    Description: "LED_18B_33 Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000003

    Bits "LED2_18B_33" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V"
      Defines:  "oport=o_reg_ivmon_led2_18b_33"
    }
    Bits "LED1_18B_33" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V"
      Defines:  "oport=o_reg_ivmon_led1_18b_33"
    }
  }

  Register "SYSMISC_IVMON_AUTO_MON_MODE" {
    Offset:  0x000404
    Description: "IVMON_AUTO_MON_MODE Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "IVMON_AUTO_MON_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Automatic Calibration/Monitor/Gap Mode Enable. On each CAL/MON/GAP iteration, automatically sequences through Quiet/Calibration/Wait Phases, Monitor Measurement Phase which indexes through Channels 0-31 and a Gap Phase which waits until the IVMON_AUTO_MON_PERIOD completes prior to automatically re-starting the next CAL/MON/GAP iteration. %%0A1: Enable Automatic Monitor Mode (Disable Manual Monitor Mode)%%0A0: Disable Automatic Monitor Mode (Enable Manual Monitor Mode)"
      Defines:  "oport=auto_mon_mode, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_AUTO_MON_PERIOD" {
    Offset:  0x000408
    Description: "IVMON_AUTO_MON_PERIOD Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "IVMON_AUTO_MON_PERIOD" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Automatic Monitor Mode Period. Number of milliseconds (assuming 24MHz IVMON_CLK) between AUTO_MON_MODE iterations.%%0A4'd15 - 4'd1: Number of milliseconds%%0A4'd0: 16 milliseconds"
      Defines:  "oport=auto_mon_period, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_CH_STATUS_READ" {
    Offset:  0x00040C
    Description: "IVMON_CH_STATUS_READ Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000000

    Bits "IVMON_CH_STATUS_READ" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Channel Status Read. Set the Monitor to use the selected channel number. The selected channel comparator result can be read via the IVMON_CH_STATUS register field. IVMON_CH_STATUS_READ is also used by the IVMON Test Mode to select a fixed channel number.%%0A5'd31 - 5'd0: Monitor Channel Number."
      Defines:  "oport=ch_status_read, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_MSTART" {
    Offset:  0x000410
    Description: "IVMON_MSTART Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "IVMON_MSTART" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Manual Start Trigger. FW toggles IVMON_MSTART from low to high to set the IVMON Manual Start Triggger. Note: IVMON_MSTART must be cleared prior to set. Also IVMON_MSTART must be asserted while the IVMON is IDLE or DONE.%%0A1'b1: Set Start Trigger%%0A1'b0: Clear Trigger"
      Defines:  "oport=ivmon_mstart, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_ISENS_HI_THR" {
    Offset:  0x000414
    Description: "ISENS_HI_THR Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000010

    Bits "ISENS_HI_THR" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Current sense high threshold Reference voltage.%%0AIref_hi = 800mV + 5mV*code%%0AIREF_HI setting: 0x10 = 0.88V  (0.8V+10%%)"
      Defines:  "oport=o_reg_ivmon_isens_hi_thr[4:0]"
    }
  }

  Register "SYSMISC_IVMON_ISENS_OFFSET" {
    Offset:  0x000418
    Description: "ISENS_OFFSET Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x00000010

    Bits "ISENS_OFFSET" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "PGA common mode Reference voltage (for Reference Buffer). Vref_vcm = 500mV + 5mV*code%%0AVREF_VCM setting: 0x10 = 0.58V"
      Defines:  "oport=o_reg_ivmon_isens_offset[4:0]"
    }
  }

  Register "SYSMISC_IVMON_TM" {
    Offset:  0x00041C
    Description: "IVMON_TM Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000FF03
    Write Mask:  0x0000FF03
    Reset Value: 0x00000000

    Bits "IVMON_TM_SEL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Test Mode Select between AMON and DMON.%%0AAMON Bits [5:0] are one-hot encoded. FW must only set 1-bit on/high at any time including other AMON related register fields.%%0ADMON Bits [7:6] are one-hot encoded. FW must only set 1-bit on/high at any time including other DMON related register fields.%%0ABit 7: comp_hi_out %%E2%%80%%93 high comparator output%%0ABit 6: comp_low_out %%E2%%80%%93 low comparator output%%0ABit 5: vsens_mux - Common sense bus for muxes & PGA%%0ABit 4: PGA_Amp1_out - PGA amplifier 1 output%%0ABit 3: dac_out_hi %%E2%%80%%93 RDAC output voltages for high comparator%%0ABit 2: dac_out_lo %%E2%%80%%93 RDAC output voltages for low comparator%%0ABit 1: vref_low %%E2%%80%%93 RDAC output for Reference Buffer (PGA Vcm)%%0ABit 0: PGA_Amp2_out - PGA amplifier 2 output%%0ASee CLKRST CORE_PLL_CTRL_0 CORE_PLL_TM_PLL register field for other AMON and DMON related register fields."
    }
    Bits "IVMON_TM_OVRD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1'b1: RESERVED FOR MANUFACTURING USE ONLY. Set to allow any TM_SEL value to override and propagate to DMON/AMON whether valid or not.%%0A1'b0: TM_SEL values are HW decoded for validity prior to propagating to AMON/DMON so that at most, only one AMON source is selected at a time and separately, at most, one DMON source is selected at a time."
    }
    Bits "IVMON_TM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Test Mode. Monitors one selected channel rather than indexing through all channels. Note the either Manual MSTART Mode or Automatic AUTO_MON_MODE may be used.%%0A1'b1: Set the internal monitor array counter to the IVMON_CH_STATUS_READ value and constantly stays at the selected channel.%%0A1'b0: internal monitor array counter increments automatically and indexes through all channels."
      Defines:  "oport=ivmon_tm, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_COMP_HI_THR" {
    Offset:  0x000420
    Description: "COMP_HI_THR Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x0000000A

    Bits "COMP_HI_THR" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "High Comparator Reference voltage for 1.8V & 0.8V signals%%0AVref_hi = 800mV + 5mV*code%%0AVREF_HI setting: 0x0A = 0.85V (0.8V+6%%)"
      Defines:  "oport=o_reg_ivmon_comp_hi_thr[4:0]"
    }
  }

  Register "SYSMISC_IVMON_COMP_LO_THR" {
    Offset:  0x000424
    Description: "COMP_LO_THR Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x0000001E

    Bits "COMP_LO_THR" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Low Comparator Reference voltage for 1.8V & 0.8V signals%%0AVref_lo = 600mV + 5mV*code%%0AVREF_LO setting: 0x1E = 0.75V (0.8V-6%%)"
      Defines:  "oport=o_reg_ivmon_comp_lo_thr[4:0]"
    }
  }

  Register "SYSMISC_IVMON_HOST_18B_33" {
    Offset:  0x000428
    Description: "HOST_18B_33 Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000001

    Bits "HOST_18B_33" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V"
      Defines:  "oport=o_reg_ivmon_host_18b_33"
    }
  }

  Register "SYSMISC_IVMON_IVMON_INT_STATUS_CLEAR" {
    Offset:  0x00042C
    Description: "IVMON_INT_STATUS_CLEAR Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "IVMON_INT_STATUS_CLEAR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to clear the interrupt condition and the IVMON interrupt status register. Note that this field is R/W not W1C (not Write 1 to Clear) and thus must be set back low after setting high. This register field must be held high for at least 2 IVMON_CLK periods.%%0A1'b1: Clear interrupt condition if held high for at least 2 OSC_CLK periods.%%0A1'b0: Do not clear interrupt condition."
      Defines:  "oport=ivmon_int_status_clear, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
    }
  }

  Register "SYSMISC_IVMON_IVMON_INT_ENABLE" {
    Offset:  0x000430
    Description: "IVMON_INT_EN Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "IVMON_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "IVMON Interrupt Enable%%0A1'b1: Enable%%0A1'b0: Disable"
    }
  }

  Register "SYSMISC_IVMON_COMP_LO_33_THR" {
    Offset:  0x000434
    Description: "COMP_LO_33_THR Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x0000001E

    Bits "COMP_LO_33_THR" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Low Comparator Reference voltage for 3.3V signals.%%0Avref_lo = 600mV + 5mV*code%%0AVREF_LO setting: 0x1E = 0.75V (0.8V-6%%)"
      Defines:  "oport=o_reg_ivmon_comp_lo_33_thr[4:0]"
    }
  }

  Register "SYSMISC_IVMON_COMP_HI_33_THR" {
    Offset:  0x000438
    Description: "COMP_HI_33_THR Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x0000000A

    Bits "COMP_HI_33_THR" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "High Comparator Reference voltage for 3.3V signals.%%0Avref_hi = 600mV + 5mV*code.%%0AVREF_HI setting: 0x0A = 0.85V (0.8V+6%%)"
      Defines:  "oport=o_reg_ivmon_comp_hi_33_thr[4:0]"
    }
  }

  Register "SYSMISC_IVMON_GPIO_18B_33" {
    Offset:  0x00043C
    Description: "GPIO_18B_33 Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000001

    Bits "GPIO_18B_33" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V"
      Defines:  "oport=o_reg_ivmon_gpio_18b_33"
    }
  }

  Register "SYSMISC_IVMON_MON_DONE" {
    Offset:  0x000440
    Description: "MON_DONE Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "MON_DONE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IVMON CAL or MON operation is done."
    }
  }

  Register "SYSMISC_IVMON_IVMON_BUSY" {
    Offset:  0x000444
    Description: "IVMON_BUSY Register"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "IVMON_BUSY" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IVMON CAL Phase operation busy/in-progress. -A0 Silicon: not asserted for MON Phase operation."
    }
  }

  Register "SYSMISC_IVMON_IVMON_CH_STATUS" {
    Offset:  0x000448
    Description: "IVMON_CH_STATUS Register"
    Read Mask:   0x00000003
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "IVMON_CH_STATUS" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Note this register must wait for at least 2 IVMON_CLK periods after the CH_STATUS_READ register is set, prior to reading.%%0ABit 1: compout_hi (set if comparator output is too high)%%0ABit 0: compout_lo (set if comparator output is too low)"
    }
  }

  Register "SYSMISC_IVMON_IVMON_INT_STS" {
    Offset:  0x00044C
    Description: "IVMON_INT_STATUS Register"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "IVMON_INT_STATUS" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IVMON Interrupt Status. Reflects the last IVMON interrupt cause. If possible multiple causes matter, FW may want to manually loop and read each individual channel number status. Note that FW must wait at least 2 IVMON_CLK periods before all field values settle. FW may also read this register twice consecutively and compare to confirm the value of the first read.%%0ABit 7: Interrupt Line Status%%0ABit 6: compout_hi%%0ABit 5: compout_lo%%0ABits 4:0: IVMON counter (channel number)"
    }
  }

  Register "SYSMISC_ANA_TEST_CTL" {
    Offset:  0x000450
    Description: "ANA_TEST control register"
    Defines: "skip"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000D
    Reset Value: 0x00000000

    Bits "SEL_VRR_ATEST" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "mux sel bit to monitor 1.2V VRR (OTP) supply"
    }
    Bits "SEL_VPP_ATEST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To send out one-tenth of VPP (typ 5.2V) to ana_test amon_atest"
    }
    Bits "ANA_TEST_I" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "ANA_TEST pad read value"
      Defines:  "iport=ana_test_i"
    }
    Bits "ANA_TEST_IE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To enable the schmitt trigger to drive ANA_TEST to digital, during amon monitoring thru ANA_TEST pad, ANA_TEST_IE must be set LOW"
    }
  }

  Register "SYSMISC_PWRMON_CTL" {
    Offset:  0x000454
    Description: "Power Monitor Control Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "PM_TEST" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1 selects bg2, if 0 selects bg1 (simpler bg) for Vrefs to PM block."
    }
  }

  Register "SYSMISC_BG_CTL" {
    Offset:  0x000458
    Description: "Bandgap Control Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x73000FF0
    Write Mask:  0x73000FF0
    Reset Value: 0x00000000

    Bits "BG_IREF_TEST_SEL" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Current Reference Test Select. FW/ATE must program to be one hot. Brings out various internal test voltages.%%0A3'b100: itest_10uA_0v80: Copy of 10uA mirror current from the same circuit which creates 50uA for LVDS. VDD08 referenced.%%0A3'b010: iptat_18uA: Copy of iptat 18uA to core PLL is brought out. VDD18 referenced.%%0A3'b001: Vbg_iref: Iref_amp output. Buffered VBG 1.23V Nominal Untrimmed.%%0A3'b000: none selected: Not connected.%%0AOther: All other settings are invalid and shall not be used. No two bits should be high at any time."
    }
    Bits "BG_IREF_VTEST_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Current Reference Voltage Test Enable. Brings outs Vref 1.27V. This output voltage can be trimmed by i_reg_bg_vref_trim.%%0A1'b1: vreg_test_1v27%%0A1'b0: none selected"
    }
    Bits "BG_IREF_ITEST_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Current Reference Current Test Enable. Brings out ibias test 2.5uA .%%0A1'b1: bg2_itest_2p5uA%%0A1'b0: none selected"
    }
    Bits "BG_VREF_TRIM" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BG_IREF vref(s) trim. See i_reg_bg_iref_vtest_en test bit which can bring out 1.27 reference voltage on AMON pad. All voltage references are affected by this trim. Target Voltage is 1.27 V. Note that for -A0 Silicon Bit3 is internally inverted and thus forms two separate Trim Table Sections.%%0ATrim Table Section B (Bit3=0)%%0AValue: Voltage%%0A4'd0: 1.2636 (default)%%0A4'd1: 1.2689%%0A4'd2: 1.2743%%0A4'd3: 1.2797%%0A4'd4: 1.2852%%0A4'd5: 1.2907%%0A4'd6: 1.2963%%0A4'd7: 1.3019%%0A-----------------%%0ATrim Table Section A (Bit3=1)%%0AValue: Voltage%%0A4'd8: 1.2225%%0A4'd9: 1.2275%%0A4'd10: 1.2325%%0A4'd11: 1.2376%%0A4'd12: 1.2427%%0A4'd13: 1.2479%%0A4'd14: 1.2531%%0A4'd15: 1.2583"
      Defines:  "oport=o_reg_bg_vref_trim[3:0]"
    }
    Bits "BG_IBIAS_TRIM" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RESERVED: -SB7900: Has no effect. Trim circuit disabled."
      Defines:  "oport=o_reg_bg_ibias_trim[3:0]"
    }
  }

  Register "SYSMISC_LVDS_IBIAS_CTL" {
    Offset:  0x00045C
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "LVDS_IBIAS_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: selects 50uA Ibias for LVDS from BG2                                                                     1: selects 50uA Ibias for LVDS from BG1"
      Defines:  "oport=o_reg_lvds_ibias_sel"
    }
  }

  Register "SYSMISC_EDP_DBG_STATUS" {
    Offset:  0x000480
    Description: "EDP Debug Status Register"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DBG_RX_DAT" {
      Position: 19..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "20-bit EDP internal debug bus"
      Defines:  "iport=i_edp_dbg_rx_dat[19:0]"
    }
  }

  Register "SYSMISC_EDP_MISC_CTL" {
    Offset:  0x000484
    Description: "EDP Misc Control Register"
    Defines: "alt_reset=pclk_l2_rst_n"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "TEST_VOUTP_MODE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vout test for HPD pad IO"
      Defines:  "oport=o_edp_test_voutp_mode"
    }
    Bits "TEST_VINP_MODE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vin test for HPD pad IO"
      Defines:  "oport=o_edp_test_vinp_mode"
    }
    Bits "APB_POST_WRITE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable APB post-write functionality. Setting to '1' allows APB to returns ready sooner without waiting for the register actually being written."
      Defines:  "oport=o_edp_apb_post_write_en"
    }
  }

  Register "SYSMISC_DMA_STATUS" {
    Offset:  0x000488
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DMA_TRANS_DONE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "All 4 DMA controller interrupt sources. There are 4 interrupt sources for each DMA controller. It indicates 'transfer done' status of each channel%%0Abit 3:0       DMA controller 0%%0Abit 7:4       DMA controller 1%%0Abit 11:8     DMA controller 2%%0Abit 15:12   DMA controller 3"
    }
  }

  Register "SYSMISC_FWDATA0" {
    Offset:  0x0004E0
    Description: "Firmware Data 0 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA1" {
    Offset:  0x0004E4
    Description: "Firmware Data 1 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA2" {
    Offset:  0x0004E8
    Description: "Firmware Data 2 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA3" {
    Offset:  0x0004EC
    Description: "Firmware Data 3 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA4" {
    Offset:  0x0004F0
    Description: "Firmware Data 4 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA4" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA5" {
    Offset:  0x0004F4
    Description: "Firmware Data 5 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA5" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA6" {
    Offset:  0x0004F8
    Description: "Firmware Data 6 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA6" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }

  Register "SYSMISC_FWDATA7" {
    Offset:  0x0004FC
    Description: "Firmware Data 7 Register"
    Defines: "alt_reset=pclk_l1_rst_n"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FWDATA7" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "32-bit register for firmware to store data. This register is preserved through any soft resets"
    }
  }


}

;; ========= SIMCTL =========

Block "SIMCTL" {

Address: 0x2001F000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    536932578

  Register "SIMCTL_VERSION" {
    Offset:  0x000000
    Description: "simctl version control register - if simctl block is not connected to the bench, the register will read $0000 and FW can be written accordingly."
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000001

    Bits "VERSION" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "current sim_ctl version number"
    }
  }

  Register "SIMCTL_START" {
    Offset:  0x000004
    Description: "simctl_start address register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "START" {
      Position: 15..0
      Type:     "RW"
      Comment:  "initializes to $0000 at time zero and does NOT reset.  Tests can use this to distinguish 'cold starts' & 'warm restarts'."
    }
  }

  Register "SIMCTL_TACSIM_CTL0" {
    Offset:  0x000008
    Description: "TAC model ctl bits 0"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TACSIM_CTL0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_TACSIM_CTL1" {
    Offset:  0x00000C
    Description: "TAC model ctl bits 1"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TACSIM_CTL1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_EXT_POUT" {
    Offset:  0x000010
    Description: "ext pout register"
    Defines: "safe=Always, skip"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "EXT_POUT" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives a value on the GPIO"
    }
  }

  Register "SIMCTL_EXT_PDIR" {
    Offset:  0x000014
    Description: "ext pdir control register"
    Defines: "safe=Always, skip"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "EXT_PDIR" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "control signal for the pout driver"
    }
  }

  Register "SIMCTL_EXT_PWEAK" {
    Offset:  0x000018
    Description: "ext pweak register"
    Defines: "safe=Always, skip"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "EXT_PWEAK" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives a weak value on the GPIO"
    }
  }

  Register "SIMCTL_EXT_GPIO_CTL" {
    Offset:  0x00001C
    Description: "external gpio ctl register"
    Defines: "safe=Always, skip"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "EXT_GPIO_CTL" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "checks for a gpio ctl signal"
    }
  }

  Register "SIMCTL_REBOOT" {
    Offset:  0x000020
    Description: "Used to check the number of reboots"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "REBOOT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used to check the number of reboots"
    }
  }

  Register "SIMCTL_CHK_RCOSC" {
    Offset:  0x000024
    Description: "RC OSC check register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CHK_RCOSC" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "triggers hso checkers"
    }
  }

  Register "SIMCTL_ADC_LOG" {
    Offset:  0x000028
    Description: "adc log trigger register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ADC_LOG" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "dumps adc register values"
    }
  }

  Register "SIMCTL_TX_EN0" {
    Offset:  0x00002C
    Description: "TX IO driver enable registers"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_EN0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable signal for TX_VAL0"
    }
  }

  Register "SIMCTL_TX_EN1" {
    Offset:  0x000030
    Description: "TX IO driver enable registers"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_EN1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable signal for TX_VAL1"
    }
  }

  Register "SIMCTL_TX_EN2" {
    Offset:  0x000034
    Description: "TX IO driver enable registers"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_EN2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable signal for TX_VAL2"
    }
  }

  Register "SIMCTL_TX_EN3" {
    Offset:  0x000038
    Description: "TX IO driver enable registers"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_EN3" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable signal for TX_VAL3"
    }
  }

  Register "SIMCTL_TX_EN4" {
    Offset:  0x00003C
    Description: "TX IO driver enable registers"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_EN4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable signal for TX_VAL4"
    }
  }

  Register "SIMCTL_TX_VAL0" {
    Offset:  0x000040
    Description: "TX Value0 register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_VAL0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives the values to TX IO"
    }
  }

  Register "SIMCTL_TX_VAL1" {
    Offset:  0x000044
    Description: "TX Value1 register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_VAL1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives the values to TX IO"
    }
  }

  Register "SIMCTL_TX_VAL2" {
    Offset:  0x000048
    Description: "TX Value2 register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_VAL2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives the values to TX IO"
    }
  }

  Register "SIMCTL_TX_VAL3" {
    Offset:  0x00004C
    Description: "TX Value3 register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_VAL3" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives the values to TX IO"
    }
  }

  Register "SIMCTL_TX_VAL4" {
    Offset:  0x000050
    Description: "TX Value4 register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TX_VAL4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "drives the values to TX IO"
    }
  }

  Register "SIMCTL_PRINTF_ARG_0_LOW" {
    Offset:  0x000054
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_0_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_0_HIGH" {
    Offset:  0x000058
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_0_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_1_LOW" {
    Offset:  0x00005C
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_1_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SICMTL_PRINTF_ARG_1_HIGH" {
    Offset:  0x000060
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_1_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_2_LOW" {
    Offset:  0x000064
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_2_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_2_HIGH" {
    Offset:  0x000068
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_2_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_3_LOW" {
    Offset:  0x00006C
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_3_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_3_HIGH" {
    Offset:  0x000070
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_3_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_4_LOW" {
    Offset:  0x000074
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_4_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_4_HIGH" {
    Offset:  0x000078
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_4_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_5_LOW" {
    Offset:  0x00007C
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_5_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_5_HIGH" {
    Offset:  0x000080
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_5_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_6_LOW" {
    Offset:  0x000084
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_6_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_6_HIGH" {
    Offset:  0x000088
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_6_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_7_LOW" {
    Offset:  0x00008C
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_7_LOW" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_PRINTF_ARG_7_HIGH" {
    Offset:  0x000090
    Description: "printf argument register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_ARG_7_HIGH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "place holder for printf argument"
    }
  }

  Register "SIMCTL_CORE_INFO" {
    Offset:  0x000094
    Description: "SIMCTL core information register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "INFO" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only information"
    }
  }

  Register "SIMCTL_CORE_MODES" {
    Offset:  0x000098
    Description: "testbench mode register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "MODES" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mode bits for core testbench"
    }
  }

  Register "SIMCTL_CORE_TARGET" {
    Offset:  0x00009C
    Description: "Target register for addressing tests"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TARGET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_CORE_PC" {
    Offset:  0x0000A0
    Description: "PC of failing test"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PC" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_CORE_ID" {
    Offset:  0x0000A4
    Description: "ID of current test"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ID" {
      Position: 15..0
      Type:     "RW"
    }
  }

  Register "SIMCTL_CORE_IDLE_CYCLES" {
    Offset:  0x0000A8
    Description: "Cycle counter"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "IDLE_CYCLE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_CORE_INT_REQ" {
    Offset:  0x0000AC
    Description: "Force an interrupt"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "INT_REQ" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_CORE_TIMING" {
    Offset:  0x0000B0
    Description: "Timing of interrupt pulse"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TIMING" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_CORE_RST_REQ" {
    Offset:  0x0000B4
    Description: "Force a reset"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "RST_REQ" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SIMCTL_TCH_RST_REQ" {
    Offset:  0x0000B8
    Description: "Force a reset"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "TCH_RST_REQ" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force a touch-only reset"
    }
  }

  Register "SIMCTL_CPU_IN" {
    Offset:  0x0000BC
    Description: "Used for handshaking between transactors"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "CPU_IN_ADDR" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used for handshaking between transactors"
    }
  }

  Register "SIMCTL_PRINTF_GO" {
    Offset:  0x0000C0
    Description: "Execute a printf w/ the values in PRINTF_ARG_*"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF_GO" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Execute a printf w/ the values in PRINTF_ARG_*"
    }
  }

  Register "SIMCTL_RESULT" {
    Offset:  0x0000C4
    Description: "SIMCTL_RESULT register"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "RESULT" {
      Position: 15..0
      Type:     "RW"
      Comment:  "FW writes the test result to this register.                                         $FFxx-PASS                                                                                                $FExx-FAIL                                                                                                           $FDxx-TIMEOUT"
    }
  }

  Register "SIMCTL_PRINTF" {
    Offset:  0x0000C8
    Description: "Add a char to the printf array"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "PRINTF" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Add a char to the printf array and assert PRINTF_GO if <CR/LF>"
    }
  }

  Register "SIMCTL_SEND_SIGNAL" {
    Offset:  0x0000CC
    Description: "Pulse the send_signal flag"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "SEND_SIGNAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pulse the send_signal flag"
    }
  }

  Register "SIMCTL_START_TIMER" {
    Offset:  0x0000D0
    Description: "START_TIMER"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "START_TIMER" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Start the cycle Timer"
    }
  }

  Register "SIMCTL_STOP_TIMER" {
    Offset:  0x0000D4
    Description: "STOP_TIMER"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "STOP_TIMER" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Stop the cycle timer and print the delta"
    }
  }

  Register "SIMCTL_KILL" {
    Offset:  0x0000D8
    Description: "Kill the Simulation"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "KILL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Kill the Simulation"
    }
  }

  Register "SIMCTL_APB_TIMEOUT" {
    Offset:  0x0000DC
    Description: "Force an APB_TIMEOUT"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "APB_TIMEOUT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force an APB TIMEOUT (not implemented)"
    }
  }

  Register "SIMCTL_MON_APB" {
    Offset:  0x0000E0
    Description: "Turn on/off the APB Monitor"
    Defines: "safe=Always, skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "MON_APB" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1=enable APB Monitor, 0=disable"
    }
  }


}

;; ========= EDP_REG =========

Block "EDP_REG" {

Address: 0x21000000
;; Declared size of region in words (integer)
Size:    8192

;; Words of actual registers (integer)
;; Actual Size:    553587078

  Register "MISC_INIT_DONE" {
    Offset:  0x000000
    Description: "Initialization Done flags for sub-blocks.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x80000017
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "MISC_INT_INIT_DONE" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Interrupt CDC/MUX sub-block initialization done"
    }
    Bits "MISC_PHY_INIT_DONE" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "PHY sub-block initialization done"
    }
    Bits "MISC_AFE_INIT_DONE" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AFE interrupt sub-block initialization done"
    }
    Bits "MISC_AUX_INIT_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AUX sub-block initialization done"
    }
    Bits "MISC_HPD_INIT_DONE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HPD sub-block initialization done"
    }
  }

  Register "MISC_LS_CLK_CTRL_0" {
    Offset:  0x000004
    Description: "DP Rx LS clock control, register 0. Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F3F77
    Write Mask:  0x7F7F3F77
    Reset Value: 0x64081F04

    Bits "MISC_LS_CLK_MUX_WATCHDOG_TIMER" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000064
      Comment:  "LS clock mux watchdog timer (in clocks).  Timer will reset MUX to clear a dead clock after TIMER clocks, then check for the new clock being dead after another TIMER clocks."
    }
    Bits "MISC_LS_CLK_DIV" {
      Position: 22..21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock divider ratio to support downsampling of AFE output data.0 = No clock divide1 = Divide selected clock by 22 = Divide selected clock by 43 = Divide selected clock by 8"
    }
    Bits "MISC_LS_CLK_STABLE_CNT" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "# of consecutive stable (or unstable) check periods before changing lock state"
    }
    Bits "MISC_LS_CLK_MARGIN" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "NOTE:  make wide enough for SSC profile"
    }
    Bits "MISC_LS_CLK_MUX_SOFT_RST" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "soft-reset for LS_clk mux"
    }
    Bits "MISC_LS_CLK_FREQ_DET_SOFT_RST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft-reset for LS_clk lock detect ckt"
    }
    Bits "MISC_LS_CLK_NO_CHECK_AFTER_STABLE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Do not check for LS clock stability once it's declared stable"
    }
    Bits "MISC_LS_CLK_LANE_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RWX, Selected clock for LS_CLK domain that clocks mainlink PHY, Framer, and Audio logic.0 = afe_ml_lane0_clk1 = afe_ml_lane1_clk2 = afe_ml_lane2_clk3 = afe_ml_lane3_clk4 = reg_clk5-7 = no clock"
    }
  }

  Register "MISC_LS_CLK_CTRL_1" {
    Offset:  0x000008
    Description: "DP Rx LS clock control, register 1. Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip_regtest"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00001B43

    Bits "MISC_LS_CLK_MON_CLK_CNT" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000001B
      Comment:  "Monitored clock counter.    Try dividing by 3, this makes a good starting point.27 - RBR  ( 81MHz LS_CLK)42 - HBR  (135MHz LS_CLK)84 - HBR2 (270MHz LS_CLK)"
    }
    Bits "MISC_LS_CLK_REF_CLK_CNT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000043
      Comment:  "Reference clock is reg_clk (27MHz - 270MHz).  Try dividing by 3, this makes a good starting point."
    }
  }

  Register "MISC_LS_CLK_STATUS" {
    Offset:  0x00000C
    Description: "DP Rx LS clock status.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x00001F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "MISC_LS_CLK_MUX_OUTPUT_EN" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "selected clock as seen by the output of the clock-mux"
    }
    Bits "MISC_LS_CLK_MUX_NEW_CLK_IS_DEAD" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "currently-selectedd clock is dead.  Deal with it."
    }
    Bits "MISC_LS_CLK_MUX_OLD_CLK_WAS_DEAD" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "previously-selected clock was dead, and watchdog timer had to asynchronously reset the MUX."
    }
    Bits "MISC_LS_CLK_MUX_CHANGE_IN_PROGRESS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LS_CLK MUX is currently in process of being switched to a new clock"
    }
    Bits "MISC_LS_CLK_IS_STABLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LS clock is stable"
    }
  }

  Register "MISC_SPARE0" {
    Offset:  0x000018
    Description: "Spare RW registers.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MISC_SPARE0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO."
    }
  }

  Register "MISC_SPARE1" {
    Offset:  0x00001C
    Description: "Spare RW registers.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "MISC_SPARE1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO."
    }
  }

  Register "MISC_DEBUG" {
    Offset:  0x000020
    Description: "DP Rx top-level debug-bus MUX control.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00010007
    Write Mask:  0x00010007
    Reset Value: 0x00000000

    Bits "MISC_REG_RBIF_FORCE_CLK_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force reg_clk register bus clock enable.  Only for backup in case register events are broken."
    }
    Bits "MISC_DBG_TAP_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug-bus tap select.  Reference debug configuration registers in each sub-domain for further selection.0 = Mainlink1 = Audio/SDP2 = RxAFE4 = AUX/GTC5 = RxAFE HW CTRL6 = LTTPR UFP RX7 = HDCP22"
    }
  }

  Register "MISC_HPD_PAD_CTRL" {
    Offset:  0x00002C
    Description: "HPD pad configuration. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000027

    Bits "MISC_HPD_SCHMT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "HPD Schmitt enable."
    }
    Bits "MISC_HPD_SLEW" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD slew enable."
    }
    Bits "MISC_HPD_PUEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD pull up enable."
    }
    Bits "MISC_HPD_PDEN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "HPD pull down enable."
    }
    Bits "MISC_HPD_DRV" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "HPD drive strength."
    }
  }

  Register "INTR_HPD_INT_STATUS" {
    Offset:  0x000100
    Description: "HPD interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "2ms IRQ holdoff period completion interrupt"
    }
    Bits "INTR_HPD_IRQ_CMPLT_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Transmission of HPD IRQ is complete"
    }
    Bits "INTR_HPD_SRC_DET_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source detect (AUX- biased to ~3.0V) interrupt"
    }
    Bits "INTR_HPD_IRQ_DET_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD IRQ detection interrupt"
    }
    Bits "INTR_HPD_UNPLUG_DET_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD unplug detection interrupt"
    }
    Bits "INTR_HPD_PLUG_DET_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD plug detection interrupt"
    }
  }

  Register "INTR_AFE_INT_STATUS" {
    Offset:  0x000108
    Description: "AFE interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x007C0FF7
    Write Mask:  0x007C0FF7
    Reset Value: 0x00000000

    Bits "INTR_AFE_AEQ_DONE_INT_STATUS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE3_AEQ_DONE_INT_STATUS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE2_AEQ_DONE_INT_STATUS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE1_AEQ_DONE_INT_STATUS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE0_AEQ_DONE_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE3_DATAVALID_EDGE_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE2_DATAVALID_EDGE_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE1_DATAVALID_EDGE_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE0_DATAVALID_EDGE_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE3_AEQ_TB_EVENT_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE2_AEQ_TB_EVENT_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE1_AEQ_TB_EVENT_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LANE0_AEQ_TB_EVENT_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_DATAVALID_EDGE_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_AEQ_TB_EVENT_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_AFE_LS_CLK_LOCK_LOSS_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "INTR_PHY_INT_STATUS" {
    Offset:  0x000110
    Description: "Mainlink PHY interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0xF1FFFFFF
    Write Mask:  0xF1FFFFFF
    Reset Value: 0x00000000

    Bits "INTR_PHY_MANY_CURR_ERRS_LANE3_INT_STATUS" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY too-many current errors detected for lane3"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE2_INT_STATUS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY too-many current errors detected for lane2"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE1_INT_STATUS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY too-many current errors detected for lane1"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE0_INT_STATUS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY too-many current errors detected for lane0"
    }
    Bits "INTR_PHY_TP4_UNLOCK_INT_STATUS" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP4 lock lost"
    }
    Bits "INTR_PHY_TP4_LOCK_INT_STATUS" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP4 lock aqcuired"
    }
    Bits "INTR_PHY_FEC_UNCORR_BLOCK_INT_STATUS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FEC could not correct block"
    }
    Bits "INTR_PHY_FEC_CORR_BLOCK_INT_STATUS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FEC corrected block"
    }
    Bits "INTR_PHY_FEC_UNEXP_PM_INT_STATUS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FEC detected unexpected parity marker"
    }
    Bits "INTR_PHY_FEC_DECODE_DIS_INT_STATUS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FEC_DECODE_DIS sequence detected"
    }
    Bits "INTR_PHY_FEC_DECODE_EN_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FEC_DECODE_EN sequence detected"
    }
    Bits "INTR_PHY_FAST_TRAINING_DONE_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY Fast training done"
    }
    Bits "INTR_PHY_ALPM_STANDBY_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY ALPM Standby detected"
    }
    Bits "INTR_PHY_ALPM_SLEEP_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY ALPM Sleep detected"
    }
    Bits "INTR_PHY_MANY_ERRS_INT_STATUS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY too-many errors detected"
    }
    Bits "INTR_PHY_UPAT_UNLOCK_INT_STATUS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY UPAT lock lost"
    }
    Bits "INTR_PHY_UPAT_LOCK_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY UPAT lock aqcuired"
    }
    Bits "INTR_PHY_PRBS_UNLOCK_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY PRBS lock lost"
    }
    Bits "INTR_PHY_PRBS_LOCK_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY PRBS lock aqcuired"
    }
    Bits "INTR_PHY_LANE_ALIGN_UNLOCK_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY lane alignment lock lost"
    }
    Bits "INTR_PHY_LANE_ALIGN_LOCK_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY lane alignment lock aqcuired"
    }
    Bits "INTR_PHY_SYM_ALIGN_UNLOCK_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY symbol alignment lock lost"
    }
    Bits "INTR_PHY_SYM_ALIGN_LOCK_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY symbol alignment lock aqcuired"
    }
    Bits "INTR_PHY_TP3_UNLOCK_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP3 lock lost"
    }
    Bits "INTR_PHY_TP3_LOCK_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP3 lock aqcuired"
    }
    Bits "INTR_PHY_TP2_UNLOCK_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP2 lock lost"
    }
    Bits "INTR_PHY_TP2_LOCK_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP2 lock aqcuired"
    }
    Bits "INTR_PHY_TP1_UNLOCK_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP1 lock lost"
    }
    Bits "INTR_PHY_TP1_LOCK_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PHY TP1 lock aqcuired"
    }
  }

  Register "INTR_HPD_INT_EN" {
    Offset:  0x000140
    Description: "HPD interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for IRQ_HOLDOFF_CMPLT_INT_STATUS"
    }
    Bits "INTR_HPD_IRQ_CMPLT_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for IRQ_CMPLT_INT_STATUS"
    }
    Bits "INTR_HPD_SRC_DET_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for SRC_DET_INT_STATUS"
    }
    Bits "INTR_HPD_IRQ_DET_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for IRQ_DET_INT_STATUS"
    }
    Bits "INTR_HPD_UNPLUG_DET_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for UNPLUG_DET_INT_STATUS"
    }
    Bits "INTR_HPD_PLUG_DET_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PLUG_DET_INT_STATUS"
    }
  }

  Register "INTR_AFE_INT_EN" {
    Offset:  0x000148
    Description: "AFE interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x007C0FF7
    Write Mask:  0x007C0FF7
    Reset Value: 0x00000000

    Bits "INTR_AFE_AEQ_DONE_INT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AEQ_DONE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE3_AEQ_DONE_INT_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE3_AEQ_DONE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE2_AEQ_DONE_INT_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE2_AEQ_DONE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE1_AEQ_DONE_INT_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE1_AEQ_DONE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE0_AEQ_DONE_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE0_AEQ_DONE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE3_DATAVALID_EDGE_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE3_DATAVALID_EDGE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE2_DATAVALID_EDGE_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE2_DATAVALID_EDGE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE1_DATAVALID_EDGE_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE1_DATAVALID_EDGE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE0_DATAVALID_EDGE_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE0_DATAVALID_EDGE_INT_STATUS"
    }
    Bits "INTR_AFE_LANE3_AEQ_TB_EVENT_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE3_AEQ_TB_EVENT_INT_STATUS"
    }
    Bits "INTR_AFE_LANE2_AEQ_TB_EVENT_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE2_AEQ_TB_EVENT_INT_STATUS"
    }
    Bits "INTR_AFE_LANE1_AEQ_TB_EVENT_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE1_AEQ_TB_EVENT_INT_STATUS"
    }
    Bits "INTR_AFE_LANE0_AEQ_TB_EVENT_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE0_AEQ_TB_EVENT_INT_STATUS"
    }
    Bits "INTR_AFE_DATAVALID_EDGE_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DATAVALID_EDGE_INT_STATUS"
    }
    Bits "INTR_AFE_AEQ_TB_EVENT_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AEQ_TB_EVENT_INT_STATUS"
    }
    Bits "INTR_AFE_LS_CLK_LOCK_LOSS_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LS_CLK_LOCK_LOSS_INT_STATUS"
    }
  }

  Register "INTR_PHY_INT_EN" {
    Offset:  0x000150
    Description: "Mainlink PHY interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0xF1FFFFFF
    Write Mask:  0xF1FFFFFF
    Reset Value: 0x00000000

    Bits "INTR_PHY_MANY_CURR_ERRS_LANE3_INT_EN" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MANY_CURR_ERRS_LANE3_INT_STATUS"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE2_INT_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MANY_CURR_ERRS_LANE2_INT_STATUS"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE1_INT_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MANY_CURR_ERRS_LANE1_INT_STATUS"
    }
    Bits "INTR_PHY_MANY_CURR_ERRS_LANE0_INT_EN" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MANY_CURR_ERRS_LANE0_INT_STATUS"
    }
    Bits "INTR_PHY_TP4_UNLOCK_INT_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP4_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP4_LOCK_INT_EN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP4_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_FEC_UNCORR_BLOCK_INT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FEC_UNCORR_BLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_FEC_CORR_BLOCK_INT_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FEC_CORR_BLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_FEC_UNEXP_PM_INT_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FEC_UNEXP_PM_INT_STATUS"
    }
    Bits "INTR_PHY_FEC_DECODE_DIS_INT_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FEC_DECODE_DIS_INT_STATUS"
    }
    Bits "INTR_PHY_FEC_DECODE_EN_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FEC_DECODE_EN_INT_STATUS"
    }
    Bits "INTR_PHY_FAST_TRAINING_DONE_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAST_TRAINING_DONE_INT_STATUS"
    }
    Bits "INTR_PHY_ALPM_STANDBY_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ALPM_STANDBY_INT_STATUS"
    }
    Bits "INTR_PHY_ALPM_SLEEP_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ALPM_SLEEP_INT_STATUS"
    }
    Bits "INTR_PHY_MANY_ERRS_INT_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MANY_ERRS_INT_STATUS"
    }
    Bits "INTR_PHY_UPAT_UNLOCK_INT_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for UPAT_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_UPAT_LOCK_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for UPAT_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_PRBS_UNLOCK_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PRBS_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_PRBS_LOCK_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PRBS_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_LANE_ALIGN_UNLOCK_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE_ALIGN_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_LANE_ALIGN_LOCK_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for LANE_ALIGN_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_SYM_ALIGN_UNLOCK_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for SYM_ALIGN_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_SYM_ALIGN_LOCK_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for SYM_ALIGN_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP3_UNLOCK_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP3_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP3_LOCK_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP3_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP2_UNLOCK_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP2_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP2_LOCK_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP2_LOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP1_UNLOCK_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP1_UNLOCK_INT_STATUS"
    }
    Bits "INTR_PHY_TP1_LOCK_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TP1_LOCK_INT_STATUS"
    }
  }

  Register "INTR_INT0_MASK" {
    Offset:  0x000180
    Description: "top-level interrupt mask"
    Read Mask:   0x00000017
    Write Mask:  0x00000017
    Reset Value: 0x00000000

    Bits "INTR_INT0_PHY_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_AFE_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_AUX_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_HPD_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "INTR_INT0_STATUS" {
    Offset:  0x000184
    Description: "top-level interrupt status"
    Read Mask:   0x00000017
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "INTR_INT0_PHY_STS" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_AFE_STS" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_AUX_STS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT0_HPD_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "INTR_INT1_MASK" {
    Offset:  0x000188
    Description: "top-level interrupt mask"
    Read Mask:   0x00000017
    Write Mask:  0x00000017
    Reset Value: 0x00000000

    Bits "INTR_INT1_PHY_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_AFE_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_AUX_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_HPD_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "INTR_INT1_STATUS" {
    Offset:  0x00018C
    Description: "top-level interrupt status"
    Read Mask:   0x00000017
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "INTR_INT1_PHY_STS" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_AFE_STS" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_AUX_STS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "INTR_INT1_HPD_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "INTR_CTRL" {
    Offset:  0x000190
    Description: "Interrupt control.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "INTR_IGNORE_INIT_DONES" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore INIT_DONE signals in the event something terrible happens in silicon."
    }
  }

  Register "AFE_ML_BG_CTRL_0" {
    Offset:  0x000200
    Description: "Band-Gap Control register 0. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000001

    Bits "AFE_ML_BG_ITEST_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Bandgap ITEST option"
    }
    Bits "AFE_ML_BG_VTEST_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Bandgap VTEST option"
    }
    Bits "AFE_ML_BG_RES_TRIM" {
      Position: 6..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Resistor Trim"
    }
    Bits "AFE_ML_BG_REF_CTRL" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Reference Control"
    }
    Bits "AFE_ML_BG_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bandgap Enable0: Disable bandgap reference to select CYA"
    }
  }

  Register "AFE_ML_DPPLL_CTRL_0" {
    Offset:  0x00023C
    Description: "HSPLL CTRL 0"
    Read Mask:   0x1F3F7F0F
    Write Mask:  0x1F3F7F0F
    Reset Value: 0x00000008

    Bits "AFE_ML_DPPLL_REGBYP" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "QP regulator bypass"
    }
    Bits "AFE_ML_DPPLL_RESTRIM" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regulator resistor trim - use main BGR value"
    }
    Bits "AFE_ML_DPPLL_RESERVED_0" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved"
    }
    Bits "AFE_ML_DPPLL_VCTRL_TEST" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local enable for VCTRL test node"
    }
    Bits "AFE_ML_DPPLL_TESTDRV_DIG" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital test output enable"
    }
    Bits "AFE_ML_DPPLL_TESTDRV_ANA" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Need to update - Test output select: resistor grounding, n-p=R=4.43k: vdd/vss noise testing, p-vss, n-vdd: standard vt ring osc: pll refclk (270MHz): pll fbclk (270MHz): pll vc testing, p-vc, n-vdd: bg 50uA (outp), p-pll bias, n-TCI test current: TCI PLL analog test out"
    }
    Bits "AFE_ML_DPPLL_QPREF" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "QP bias control for HSPLL: Igm bias: Ir bias"
    }
    Bits "AFE_ML_DPPLL_REFDIV_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Ref input clock divider: 1'b0 = Div1"
    }
    Bits "AFE_ML_DPPLL_REFSEL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Reference clock selectPLL only: Ref clock from system PLL: Ref clock from Vid PLL"
    }
    Bits "AFE_ML_DPPLL_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Power down"
    }
  }

  Register "AFE_ML_DPPLL_CTRL_1" {
    Offset:  0x000240
    Description: "HSPLL CTRL 1"
    Read Mask:   0xBFFFF3FF
    Write Mask:  0xBFFFF3FF
    Reset Value: 0x24C1D154

    Bits "AFE_ML_DPPLL_PLL_PDN_INT" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL powerdown control"
    }
    Bits "AFE_ML_DPPLL_CKGEN_INT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL Clkgen module enable"
    }
    Bits "AFE_ML_DPPLL_PLL_RST_INT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force PLL open loop for VCO testing. QP off."
    }
    Bits "AFE_ML_DPPLL_CMLMUX_CTRL" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Increase current from 1mA default to 1.4mA"
    }
    Bits "AFE_ML_DPPLL_PLL_QP_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL charge pump enable"
    }
    Bits "AFE_ML_DPPLL_LPFR_DN_INT" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LPF resistor setting. Refer to LPFR_UP_INT."
    }
    Bits "AFE_ML_DPPLL_LPFR_UP_INT" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LPFR_ADJ LPFR_DN_INT LPFR_UP_INT Resistance         00          11     500ohm         01          11     600ohm         00          01     700ohm         00          01     800ohm"
    }
    Bits "AFE_ML_DPPLL_VCTRL" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL Vc setting. LSB 5b binary, MSB thermo.PLL reset, PLL Vc forced to this value.testing, configuring this reg and measuring Vc fromdriver gives the fosc-Vc"
    }
    Bits "AFE_ML_DPPLL_LPFR_ADJ" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LPF Resistor value adjust"
    }
    Bits "AFE_ML_DPPLL_IPREDRVCTRL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL final main driver current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
    }
    Bits "AFE_ML_DPPLL_ICMLMUXCTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL clkgen current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
    }
    Bits "AFE_ML_DPPLL_ICMLDIVCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL d2s current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
    }
    Bits "AFE_ML_DPPLL_ICMLBUFCTRL" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "PLL osc buffer current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
    }
    Bits "AFE_ML_DPPLL_PULL_VC" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset PLL"
    }
    Bits "AFE_ML_DPPLL_IPLLCTRL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "PLL global bias control: 50%%, 001: 62.5%%, 010: 75%%, 011: 87.5%%: 100%%, 101: 112.5%%, 110: 125%%, 111: 137.5%%"
    }
  }

  Register "AFE_ML_DPPLL_CTRL_2" {
    Offset:  0x000244
    Description: "HSPLL CTRL 2"
    Read Mask:   0x17F7FFFF
    Write Mask:  0x17F7FFFF
    Reset Value: 0x038400F0

    Bits "AFE_ML_DPPLL_MODE" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mode sel for PLL post-divider, 0: PLLDIVEXT, 1: OUTDIVINT"
    }
    Bits "AFE_ML_DPPLL_PLLDIVEXT" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.external mode to work: MODE=0: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
    }
    Bits "AFE_ML_DPPLL_REFCLK_DIV" {
      Position: 23..21
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "HSPLL RefClk Input Divide Selection'b100 : /2, 3'b110 : /3, 3'b010 : /4, 3'b011 : /5"
    }
    Bits "AFE_ML_DPPLL_IGM_BIAS_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HSPLL Igm bias enable"
    }
    Bits "AFE_ML_DPPLL_CMLBUF_CTRL" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CML buffer swing setting:: 100, 001: 150, 010: 200, 011: 250: 300, 101: 350, 110: 400, 111: 450"
    }
    Bits "AFE_ML_DPPLL_QP2_LOWBIAS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 low bias option: 100%%: 80%%"
    }
    Bits "AFE_ML_DPPLL_QP_LOWBIAS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump1 low bias option: 100%%: 80%%"
    }
    Bits "AFE_ML_DPPLL_IQP2IN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 input current: 50uA, 1: 25uA"
    }
    Bits "AFE_ML_DPPLL_IQPIN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump1 input current: 50uA, 1: 25uA"
    }
    Bits "AFE_ML_DPPLL_QP2_CTRL" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL charge pump2 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
    }
    Bits "AFE_ML_DPPLL_QP_CTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "PLL charge pump1 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
    }
    Bits "AFE_ML_DPPLL_QP2ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "2nd charge pump enable"
    }
    Bits "AFE_ML_DPPLL_OUTDIVINT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.internal mode to work: MODE=1: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
    }
  }

  Register "AFE_ML_DPPLL_CTRL_3" {
    Offset:  0x000248
    Description: "HSPLL CTRL 3"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x000002DB

    Bits "AFE_ML_DPPLL_FBDIV" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x000002DB
      Comment:  "HSPLL feedback divider select[2:0] 3rd Divider :'h4 : /2, 3'h6: /3, 3'h2: /4, 3'h3 : /5[5:3] 2nd Divider[8:6] 1st Divider[9] 1'b0: No 3rd Divider, 1'b1: Yes 3rd Dividerx110: /8x118: /10x336: /18x3b6: /27x31c: /20x332: /24x0d8: /25x31a: /40x2db: /125"
    }
  }

  Register "AFE_ML_PD_CTRL" {
    Offset:  0x00025C
    Description: "ML Lane powerdown"
    Read Mask:   0x00000F0F
    Write Mask:  0x00000F0F
    Reset Value: 0x00000F0F

    Bits "AFE_ML_LANE3_TERMCMPD" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Lane 3 RX Vcm gen power down"
    }
    Bits "AFE_ML_LANE2_TERMCMPD" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Lane 2 RX Vcm gen power down"
    }
    Bits "AFE_ML_LANE1_TERMCMPD" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Lane 1 RX Vcm gen power down"
    }
    Bits "AFE_ML_LANE0_TERMCMPD" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Lane 0 RX Vcm gen power down"
    }
    Bits "AFE_ML_LANE3_PD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RX Lane 3 power down"
    }
    Bits "AFE_ML_LANE2_PD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RX Lane 2 power down"
    }
    Bits "AFE_ML_LANE1_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RX Lane 1 power down"
    }
    Bits "AFE_ML_LANE0_PD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RX Lane 0 power down"
    }
  }

  Register "AFE_ML_COMMON_CTRL_0" {
    Offset:  0x0002E8
    Description: "ML common control 0"
    Read Mask:   0xFE7F0770
    Write Mask:  0xFE7F0770
    Reset Value: 0x02440000

    Bits "AFE_ML_DEBUG_STATE" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ state to advance to in debug mode"
    }
    Bits "AFE_ML_DEBUG_CLK" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ debug clock"
    }
    Bits "AFE_ML_DEBUG_MODE" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ debug mode"
    }
    Bits "AFE_ML_AEQ_INVCLK_SEL" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Invert AEQ clock - Default=1 to allow margin in timing at aeq_top"
    }
    Bits "AFE_ML_RESET_AEQ_EACH_TPS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables Re-eqlock with new TPS w/o bw change/lane cnt change."
    }
    Bits "AFE_ML_RESET_AEQ_IN_TP0" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for resetting the AEQ when entering TP0 in HW LT."
    }
    Bits "AFE_ML_RESET_AEQ_IN_TP23" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for resetting the AEQ when entering TP2/TP3 in HW LT."
    }
    Bits "AFE_ML_RESET_CDR_IN_TP23" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for resetting the CDR when entering TP2/TP3 in HW LT."
    }
    Bits "AFE_ML_HW_AEQ_MODE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for full AEQ for HW LT mode."
    }
    Bits "AFE_ML_HWLT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for RxAFE portion of Hardware link training module."
    }
    Bits "AFE_ML_PM_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables RxAFE PM Hardware control module"
    }
    Bits "AFE_ML_EI_SAMPLE_LIMIT_STDBY" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Standby Mode EI Sample counts - in ls_clk units.'b000: 12'h1F'b001: 12'h7F'b010: 12'hFF'b011: 12'h1FF'b100: 12'h7FF'b101: 12'hFFF'b110: 12'h1FFF'b111: 12'h3FFF"
    }
    Bits "AFE_ML_EI_SAMPLE_LIMIT_NOM" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sample counts used only in the IDLE checking state - in ls_clk units.'b000: 12'h1F'b001: 12'h7F'b010: 12'hFF'b011: 12'h1FF'b100: 12'h7FF'b101: 12'hFFF'b110: 12'h1FFF'b111: 12'h3FFF"
    }
  }

  Register "AFE_ML_DPCD_COPY" {
    Offset:  0x0002F4
    Description: "DPCD register copy"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "AFE_ML_USB_DS_MISC_TRAINING_PATTERN_SET" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD Training pattern set copy for USB DS Rx"
    }
    Bits "AFE_ML_LANE3_MISC_TRAINING_PATTERN_SET" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD Training pattern set copy for Lane3"
    }
    Bits "AFE_ML_LANE2_MISC_TRAINING_PATTERN_SET" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD Training pattern set copy for Lane2"
    }
    Bits "AFE_ML_LANE1_MISC_TRAINING_PATTERN_SET" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD Training pattern set copy for Lane1"
    }
    Bits "AFE_ML_LANE0_MISC_TRAINING_PATTERN_SET" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD Training pattern set copy for Lane02'b00 - No training2'b01 - Training pattern 12'b10 - Training pattern 22'b11 - Training pattern 3"
    }
  }

  Register "AFE_ML_RESET_CTRL" {
    Offset:  0x0002F8
    Description: "Main link reset control"
    Read Mask:   0x003D3DEF
    Write Mask:  0x003D3DEF
    Reset Value: 0x00010000

    Bits "AFE_ML_LANE3_DP_USB_PLLSEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LANE0 DP/USB pll select 1=DP,0=USB"
    }
    Bits "AFE_ML_LANE2_DP_USB_PLLSEL" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LANE0 DP/USB pll select 1=DP,0=USB"
    }
    Bits "AFE_ML_LANE1_DP_USB_PLLSEL" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LANE0 DP/USB pll select 1=DP,0=USB"
    }
    Bits "AFE_ML_LANE0_DP_USB_PLLSEL" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LANE0 DP/USB pll select 1=DP,0=USB"
    }
    Bits "AFE_ML_DPPLL_RST" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "HSPLL reset, active high"
    }
    Bits "AFE_ML_LANE3_BITCDR_RST_N" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCDR FSM reset - Lane3, active low"
    }
    Bits "AFE_ML_LANE2_BITCDR_RST_N" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCDR FSM reset - Lane2, active low"
    }
    Bits "AFE_ML_LANE1_BITCDR_RST_N" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCDR FSM reset - Lane1, active low"
    }
    Bits "AFE_ML_LANE0_BITCDR_RST_N" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BITCDR FSM reset - Lane0, active low"
    }
    Bits "AFE_ML_LANE3_CDR_RST_N" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CDR FSM reset - Lane3, active low"
    }
    Bits "AFE_ML_LANE2_CDR_RST_N" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CDR FSM reset - Lane2, active low"
    }
    Bits "AFE_ML_LANE1_CDR_RST_N" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CDR FSM reset - Lane1, active low"
    }
    Bits "AFE_ML_LANE0_CDR_RST_N" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CDR FSM reset - Lane0, active low"
    }
    Bits "AFE_ML_LANE3_ADAPTEQ_RST_N" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM reset - Lane3, active low"
    }
    Bits "AFE_ML_LANE2_ADAPTEQ_RST_N" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM reset - Lane2, active low"
    }
    Bits "AFE_ML_LANE1_ADAPTEQ_RST_N" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM reset - Lane1, active low"
    }
    Bits "AFE_ML_LANE0_ADAPTEQ_RST_N" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM reset - Lane0, active low"
    }
  }

  Register "AFE_ML_INTERRUPT_CTRL_0" {
    Offset:  0x0002FC
    Description: "Main link Interrupt control 0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_AEQ_TB_SEL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select bit(s) of AEQ Testbus"
    }
  }

  Register "AFE_ML_INTERRUPT_CTRL_1" {
    Offset:  0x000300
    Description: "Main link Interrupt control 1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_AEQ_TB_INV" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert bit(s) of AEQ Testbus"
    }
  }

  Register "AFE_ML_INTERRUPT_CTRL_2" {
    Offset:  0x000304
    Description: "Mainlink Interrupt control 2"
    Read Mask:   0x0000001F
    Write Mask:  0x0000001F
    Reset Value: 0x0000001E

    Bits "AFE_ML_IGNORE_USB_DS_PD" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Ignore downstream USB signals when it is power down"
    }
    Bits "AFE_ML_IGNORE_PD_LANES" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Ignore signals from lanes that are powered down"
    }
    Bits "AFE_ML_DATAVALID_INT_SEL" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "selects rising or falling edge of DATAVALID status for interrupt:2'b00 - neither edge selected2'b01 - falling edge selected2'b10 - rising edge selected2'b11 - both edges selected"
    }
    Bits "AFE_ML_AEQ_TB_ANDORX" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select AND(1) or OR(0) operation for creatingAEQ Testbus related interrupt"
    }
  }

  Register "AFE_ML_PM_CTRL_0" {
    Offset:  0x000308
    Description: "RxAFE Power Management Control 0"
    Read Mask:   0xFFFF7FFF
    Write Mask:  0xFFFF7FFF
    Reset Value: 0x00FF3FE5

    Bits "AFE_ML_HW_CNT_CDR_PU" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "RxAFE Time given in reg_clk cycles for CDR to lock during HWLT power-upnot HW_AEQ_MODE is low (instead of using HW_CNT_TP1 duration)"
    }
    Bits "AFE_ML_HW_CNT_LN_RST" {
      Position: 14..10
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Lane Reset period during startup in reg_clk cyclesgiven between Lanex CDR reset assertion and de-assertion duringlane bringup/reset"
    }
    Bits "AFE_ML_LP_CNT_LN_PD" {
      Position: 9..6
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Lane PowerDown Count Value for PM modes in reg_clk cyclesgiven between Lane PD and Reset assertion until PLL power down"
    }
    Bits "AFE_ML_PM_EISAMP_STDBY_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for using EI_SAMPLE_STDBY for PM STANDBY mode"
    }
    Bits "AFE_ML_PM_USE_STDBY_FOR_SLEEP" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for using FW_STANDBY in place of FW_SLEEP"
    }
    Bits "AFE_ML_RESET_CDR_FWSTDBY" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables CDR reset in FW_STANDBY"
    }
    Bits "AFE_ML_DATAVALID_CHECK" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for checking datavalid for tp*ready signals to PHY"
    }
    Bits "AFE_ML_PI_LP_OPT" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "CDR PI power management controls[0] - Enables the Freeze Control during STANDBY[1] - Enables the Integral Force during STANDBY"
    }
  }

  Register "AFE_ML_PM_CTRL_1" {
    Offset:  0x00030C
    Description: "RxAFE Hardware Power Management Control 1"
    Read Mask:   0xFFFF0FFF
    Write Mask:  0xFFFF0FFF
    Reset Value: 0x700000FF

    Bits "AFE_ML_HW_CNT_PLL_PU" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00007000
      Comment:  "RxAFE Time given for PLL PowerUp  for ALPM in RegClks"
    }
    Bits "AFE_ML_HW_CNT_PLL_RST" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "RxAFE Time given for holding PLL in reset during powerup in reg_clk cycles"
    }
  }

  Register "AFE_ML_PM_CTRL_2" {
    Offset:  0x000310
    Description: "RxAFE Hardware Power Management Control 2"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x0FFFFFFF
    Reset Value: 0x00FF00FF

    Bits "AFE_ML_HW_CNT_AEQ_RST" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "RxAFE Time given for holding AEQ reset while cdr re-locks in TP23 - define"
    }
    Bits "AFE_ML_HW_CNT_LN_PU" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "RxAFE Time given for Lane PowerUp for ALPM in RegClks"
    }
  }

  Register "AFE_ML_PM_CTRL_3" {
    Offset:  0x000314
    Description: "RxAFE Hardware Power Management Control 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x05C600D3

    Bits "AFE_ML_HW_CNT_TP23" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000005C6
      Comment:  "RxAFE TP23 Duration counter for AEQ_MODE in 64*RegClks"
    }
    Bits "AFE_ML_HW_CNT_TP1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000D3
      Comment:  "RxAFE TP1 Duration counter for AEQ_MODE in 64*RegClks"
    }
  }

  Register "AFE_ML_PM_CTRL_4" {
    Offset:  0x000318
    Description: "RxAFE Hardware Power Management Control 4"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0FFF05C6

    Bits "AFE_ML_HW_CNT_DPCD_DONE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "DPCD 100/101/102 write done wait times in RegClks"
    }
    Bits "AFE_ML_HW_CNT_TP0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000005C6
      Comment:  "RxAFE TP0 Duration counter for AEQ_MODE in 64*RegClks"
    }
  }

  Register "AFE_ML_PM_CTRL_5" {
    Offset:  0x00031C
    Description: "RxAFE HW Power Management Control 5- Hardware Writable"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AFE_ML_EI_SAMPLE_STDBY_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select between Normal(0) and STDBY mode for EI-SAMPLE"
    }
  }

  Register "AFE_ML_MISC_CTRL" {
    Offset:  0x000320
    Description: "TYPEC Cal & Test Control register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_ANALOG_TEST_SEL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RX analog test select register"
    }
    Bits "AFE_ML_RES_CAL_HI" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Upper two bits of Resistor Calibration configuration"
    }
    Bits "AFE_ML_TYPEC_DEBUG_BUS_SEL" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AFE_ML_VTEST_CTRL" {
      Position: 10..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TypeC Test V Control Sel2'b00 : BandGap Test Out2'b01 : RCAL Vref2'b1X : RCAL Vtune"
    }
    Bits "AFE_ML_RES_CAL" {
      Position: 8..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Resistor Calibraton configuration"
    }
    Bits "AFE_ML_RCAL_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Resistor Calib enable"
    }
    Bits "AFE_ML_RCAL_CTRL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bandgap Resitor Calibration Control"
    }
  }

  Register "AFE_ML_RCAL_STATUS" {
    Offset:  0x000324
    Description: "Resistor Calibration Status register"
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_RCAL_OUT" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bandgap Resistor Calib enable"
      Defines:  "skip_reset_regtest"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_0" {
    Offset:  0x000328
    Description: "Lane CTRL 0, Lane0"
    Read Mask:   0xFF3F7FFF
    Write Mask:  0xFF3F7FFF
    Reset Value: 0xFF3B0A45

    Bits "AFE_ML_LANE0_EYE_F_BYPASS" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for FINE Eye Cal"
    }
    Bits "AFE_ML_LANE0_EYE_BYPASS" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for Eye Measure"
    }
    Bits "AFE_ML_LANE0_PIOFFS_BYPASS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for PI-Offset calibration"
    }
    Bits "AFE_ML_LANE0_DC_BYPASS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for DC Measure"
    }
    Bits "AFE_ML_LANE0_AC_BYPASS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for AC Measure"
    }
    Bits "AFE_ML_LANE0_REFCTL_BYPASS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
    }
    Bits "AFE_ML_LANE0_OFFC_TPS1_BYPASS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Offset Taps during TPS1"
    }
    Bits "AFE_ML_LANE0_OFFC_BYPASS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Adder Offset Cancellation"
    }
    Bits "AFE_ML_LANE0_AEQ_SOFT_RESET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
    }
    Bits "AFE_ML_LANE0_CLKEDGE_SEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
    }
    Bits "AFE_ML_LANE0_CONF_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM config load. Pulse high to load."
    }
    Bits "AFE_ML_LANE0_CMCNTL" {
      Position: 10..9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
    }
    Bits "AFE_ML_LANE0_RXTAPCNTL" {
      Position: 8..7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE bias control: 94%%: 75%%: 63%%: 54%%"
    }
    Bits "AFE_ML_LANE0_TERMHIGHZ" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Rterm HighZ enable"
    }
    Bits "AFE_ML_LANE0_TERMCMHIGH" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set input Common Mode to Vdd"
    }
    Bits "AFE_ML_LANE0_TERMCNTL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Rterm control - typical"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_1" {
    Offset:  0x00032C
    Description: "Lane CTRL 1, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_SATRANGE_SEL" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Integral loop saturation range.value represents highest saturation"
    }
    Bits "AFE_ML_LANE0_TAP4_SEL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP4_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAP4_CONF" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP4_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP4 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE0_TAP3_POLARITY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP3 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE0_TAP3_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP3_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAP3_CONF" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP2_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP2 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE0_TAP2_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP2_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAP2_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP1_POLARITY" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP1 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE0_TAP1_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP1_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAP1_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_2" {
    Offset:  0x000330
    Description: "Lane CTRL 2, Lane0"
    Read Mask:   0xFF6FFF7F
    Write Mask:  0xFF6FFF7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_PI_CTRL_Q_OFFS" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
    }
    Bits "AFE_ML_LANE0_PI_CTRL_SEL" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
    }
    Bits "AFE_ML_LANE0_CTLE_CURVE_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects CTLE_CURVE_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_CTLE_CURVE_CONF" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve# - Programmed value"
    }
    Bits "AFE_ML_LANE0_TAPOS_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAPOS Polarity because of design changes"
    }
    Bits "AFE_ML_LANE0_TAPOS_O_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_O_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAPOS_O_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE0_TAPOS_E_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_E_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE0_TAPOS_E_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_3" {
    Offset:  0x000334
    Description: "Lane CTRL 3, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CTLE_PK2_CCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK1_CCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_VGA_CCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA CapCTRL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN2_BWE_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN1_BWE_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK2_BWE_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK1_BWE_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_VGA_BWE_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA BWE Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_4" {
    Offset:  0x000338
    Description: "Lane CTRL 4, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CTLE_VGA_ICTL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA ICTL Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN2_RCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN1_RCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK2_RCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RSE Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK1_RCTRL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_VGA_RCTRL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN2_CCTRL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN1_CCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_5" {
    Offset:  0x00033C
    Description: "Lane CTRL 5, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CTLE_GAIN1_RSCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK2_RSCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK1_RSCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_VGA_RSCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN2_ICTL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN1_ICTL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK2_ICTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_PK1_ICTL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 ICTL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_6" {
    Offset:  0x000340
    Description: "Lane CTRL 6, Lane0"
    Read Mask:   0xFFFF77FF
    Write Mask:  0xFFFF77FF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_RXDFE_ADDOCTL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Output Stage Ctrl"
    }
    Bits "AFE_ML_LANE0_RXDFE_ADDICTL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Input Stage Ctrl"
    }
    Bits "AFE_ML_LANE0_RXDFE_OUTGAIN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Out buffer DC gain enable"
    }
    Bits "AFE_ML_LANE0_RXDFE_DCGAIN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE buffer DC gain enable"
    }
    Bits "AFE_ML_LANE0_CTLEBIASCTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the CTLEBIASCTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE0_CTLE_GAIN2_RSCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 RS CTRL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_7" {
    Offset:  0x000344
    Description: "Lane CTRL 7, Lane0"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000040

    Bits "AFE_ML_LANE0_PI_PROP_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_8" {
    Offset:  0x000348
    Description: "Lane CTRL 8, Lane0"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000010

    Bits "AFE_ML_LANE0_PI_INTEGRAL_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_9" {
    Offset:  0x00034C
    Description: "Lane CTRL 9, Lane0"
    Read Mask:   0xF7FFFFFF
    Write Mask:  0xF7FFFFFF
    Reset Value: 0x00000086

    Bits "AFE_ML_LANE0_RBIAS_TRIM" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE bias circuit Rtrim settings"
    }
    Bits "AFE_ML_LANE0_GAIN_RLOAD_TRIM" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE0_GAIN_RLOAD_CTRL" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load rtrim control"
    }
    Bits "AFE_ML_LANE0_PK2_RLOAD_CTRL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load rtrim control"
    }
    Bits "AFE_ML_LANE0_PK2_RLOAD_TRIM" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE0_DCCPD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC PowerDown for ODS Clock network"
    }
    Bits "AFE_ML_LANE0_DCCCNTL" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC Control Configuration"
    }
    Bits "AFE_ML_LANE0_VGAPK_RLOAD_TRIM" {
      Position: 12..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE0_VGAPK_RLOAD_CTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load rtrim control"
    }
    Bits "AFE_ML_LANE0_EI_HYST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
    }
    Bits "AFE_ML_LANE0_VAC_TARGET" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "EI threshold setting for reference generator-310mV with ~10mV steps"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_10" {
    Offset:  0x000350
    Description: "Lane CTRL 10, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x3FE00005

    Bits "AFE_ML_LANE0_BB_CTRL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00003FE0
      Comment:  "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
    }
    Bits "AFE_ML_LANE0_ATEST_CTRL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Analog Test Ctrl for TYPEC RX"
    }
    Bits "AFE_ML_LANE0_TERMVCMRCTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TERMination VCM Resistor control"
    }
    Bits "AFE_ML_LANE0_REG_HIGHBIASCUR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bias control for DFE"
    }
    Bits "AFE_ML_LANE0_BITCDR_GATEX_DV_CTRL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE0_BITCDR_GATEX_HW_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for HW to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE0_BITCDR_CLK_GATEX" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "BitCDR Clk Gate Function Added for LFPS mode"
    }
  }

  Register "AFE_ML_LANE0_LANE_CTRL_11" {
    Offset:  0x000354
    Description: "Lane CTRL 11, Lane0"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_ALT_DATAVALID_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
    }
  }

  Register "AFE_ML_LANE0_CDR_CTRL_0" {
    Offset:  0x000358
    Description: "ML CDR Control register 0"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_PI_INT_FILT_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI Integral loop filter select: 0-Titan, 1-Tesla"
    }
    Bits "AFE_ML_LANE0_INTBLOCK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables integral loop to be disabled"
    }
    Bits "AFE_ML_LANE0_PI_FREEZE_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Freeze the PI control output"
    }
    Bits "AFE_ML_LANE0_CDR_TESTBUS_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX CDR testbus select, controls cdr_testbusoutput"
    }
  }

  Register "AFE_ML_LANE0_ODS_CTRL" {
    Offset:  0x00035C
    Description: "Control for ODS"
    Read Mask:   0x00FF300A
    Write Mask:  0x00FF300A
    Reset Value: 0x00000008

    Bits "AFE_ML_LANE0_ODS_PI_CTRL_ADJ" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase adjustment for ODS PI code"
    }
    Bits "AFE_ML_LANE0_ERRDATASEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
    }
    Bits "AFE_ML_LANE0_ODS_SYNC_ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock synchronization enable, should be highERRCLKEN=1"
    }
    Bits "AFE_ML_LANE0_ODS_ENABLE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Overall ODS mode enable"
    }
  }

  Register "AFE_ML_LANE0_AFE_CTRL_0" {
    Offset:  0x000360
    Description: "AFE Control 0"
    Read Mask:   0x7FFFFFFF
    Write Mask:  0x7FFFFFFF
    Reset Value: 0x003F0C00

    Bits "AFE_ML_LANE0_PICAPCNTL" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
    }
    Bits "AFE_ML_LANE0_PIBIASCNTL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
    }
    Bits "AFE_ML_LANE0_PIICNTL" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "PI pre-buffer current control - data rate dependent"
    }
    Bits "AFE_ML_LANE0_CTLEOFFSETAMPGAIN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset AMP Gain configuration"
    }
    Bits "AFE_ML_LANE0_CTLEOFFSETCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Control"
    }
    Bits "AFE_ML_LANE0_CTLEOFFSETSEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Select"
    }
    Bits "AFE_ML_LANE0_CTLEOFFSETAMPEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Amp Enable"
    }
    Bits "AFE_ML_LANE0_CTLELOWBIAS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
    }
    Bits "AFE_ML_LANE0_PIPRELOADHI" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
    }
    Bits "AFE_ML_LANE0_BITCDR_DIV2ENX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit CDR clock divider; 0=2, 1=4"
    }
    Bits "AFE_ML_LANE0_CDR_INVCLK_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CDR clock"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_0" {
    Offset:  0x000364
    Description: "Equalizer Control Min-Max 0"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04C81000

    Bits "AFE_ML_LANE0_TAPOS_MIN" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE0_TAP4_MIN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
    }
    Bits "AFE_ML_LANE0_TAP3_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE0_TAP2_MIN" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE0_TAP1_MIN" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_1" {
    Offset:  0x000368
    Description: "Equalizer Control Min-Max 1"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04481030

    Bits "AFE_ML_LANE0_TAPOS_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE0_TAP4_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
    }
    Bits "AFE_ML_LANE0_TAP3_MAX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE0_TAP2_MAX" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE0_TAP1_MAX" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000030
      Comment:  "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_2" {
    Offset:  0x00036C
    Description: "Equalizer Control Min-Max 2"
    Read Mask:   0x60FF0000
    Write Mask:  0x60FF0000
    Reset Value: 0x60F00000

    Bits "AFE_ML_LANE0_CTLE_CURVE_REFINE_CNT" {
      Position: 30..29
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "# of CURVEs that can proceed in the Curve/REFINE mode."
    }
    Bits "AFE_ML_LANE0_CTLE_CURVE_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "CTLE Curves Max Value"
    }
    Bits "AFE_ML_LANE0_CTLE_CURVE_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Curves Min Value"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_3" {
    Offset:  0x000370
    Description: "Equalizer Control Min-Max 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF00FF00

    Bits "AFE_ML_LANE0_BW_EN_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE0_BW_EN_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE0_PK_RC_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "PK RC Composite Max"
    }
    Bits "AFE_ML_LANE0_PK_RC_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PK RC Composite Min"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_4" {
    Offset:  0x000374
    Description: "Equalizer Control Min-Max 4"
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x1F00FF00

    Bits "AFE_ML_LANE0_RS_CTRL_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "CTLE RS CTRL Max"
    }
    Bits "AFE_ML_LANE0_RS_CTRL_MIN" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE RS CTRL Min"
    }
    Bits "AFE_ML_LANE0_ICTL_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "VGA and PK ICTL Composite Max"
    }
    Bits "AFE_ML_LANE0_ICTL_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VGA and PK ICTL Composite Min"
    }
  }

  Register "AFE_ML_LANE0_EQ_MINMAX_5" {
    Offset:  0x000378
    Description: "Equalizer Control Min-Max 5"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80088020

    Bits "AFE_ML_LANE0_PI_INTEGRAL_STEP_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Integral Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE0_PI_INTEGRAL_STEP_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
    Bits "AFE_ML_LANE0_PI_PROP_STEP_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Prop Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE0_PI_PROP_STEP_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_0" {
    Offset:  0x00037C
    Description: "Equalizer Control register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00D5A2C0

    Bits "AFE_ML_LANE0_ODSSYNC_WAIT_CFG" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
    }
    Bits "AFE_ML_LANE0_ODSDIV_SYNC_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
    }
    Bits "AFE_ML_LANE0_ADAPT_PI_OFFS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
    }
    Bits "AFE_ML_LANE0_PI_SHIFT_RIGHT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for getting finer PI-offset by dividing by 2"
    }
    Bits "AFE_ML_LANE0_LOOP_SUM_PI" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Loop and sum mode for PI-ADAPT"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT_PI" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum PI option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_DCMEAS_OPT" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option for DC Measure"
    }
    Bits "AFE_ML_LANE0_PIADAPT_SAMPLE_LIMIT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for PI-ADAPT"
    }
    Bits "AFE_ML_LANE0_CONSEC_CNT_DC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Configuration for DC Measure, how many consecutive bits for DCMEAS"
    }
    Bits "AFE_ML_LANE0_PI_ERR_OFFS_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
    }
    Bits "AFE_ML_LANE0_PI_CTRL_ERR_AEQ" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
    }
    Bits "AFE_ML_LANE0_AC_SAMPLE_LIMIT" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE0_PI_Q_ERR_CODE_SWAP" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
    }
    Bits "AFE_ML_LANE0_ERRCLK_PWROPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
    }
    Bits "AFE_ML_LANE0_EI_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE0_ERRCLK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
    }
    Bits "AFE_ML_LANE0_OFFS_CANC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable offset cancellation"
    }
    Bits "AFE_ML_LANE0_LPBKEN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
    }
    Bits "AFE_ML_LANE0_FORCE_EI_VAL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "data_valid value to be forced when FORCE_EIEN=1"
    }
    Bits "AFE_ML_LANE0_FORCE_EIEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable register force for data_valid"
    }
    Bits "AFE_ML_LANE0_EIX_DC_COMPARE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare dc measurement during check for idle"
    }
    Bits "AFE_ML_LANE0_EIX_AC_COMPARE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare ac measurement during check for idle"
    }
    Bits "AFE_ML_LANE0_EIX_MEAS_OPT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to perform ac/dc measurement during check for idle"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_1" {
    Offset:  0x000380
    Description: "Equalizer Control register 1"
    Read Mask:   0x00DFFFFF
    Write Mask:  0x00DFFFFF
    Reset Value: 0x001C8000

    Bits "AFE_ML_LANE0_OFFS_AEQ_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls OFFS AEQ stage influence polarity"
    }
    Bits "AFE_ML_LANE0_AEQ_BYPASS_SECONDARY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
    }
    Bits "AFE_ML_LANE0_CLKPAT6_ERR_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
    }
    Bits "AFE_ML_LANE0_CONSEC6_ERR_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
    }
    Bits "AFE_ML_LANE0_OFFC_ENGINE_MODE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to use engine vote tally for OFFC optimization"
    }
    Bits "AFE_ML_LANE0_EYE_MEAS_RG_OFFC" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Separate enable for Return-to-Gold for OFFC TPS1"
    }
    Bits "AFE_ML_LANE0_OFFC_TPS1_DO_MEAS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Just Measuring during OFFC_TPS1"
    }
    Bits "AFE_ML_LANE0_AEQ_WAIT_LIMIT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Wait counter programming inside FSM"
    }
    Bits "AFE_ML_LANE0_ENGINE_WAIT_CDR" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
    }
    Bits "AFE_ML_LANE0_PITRANS_WAIT_CFG" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI_TRANS wait period between individual PI changes"
    }
    Bits "AFE_ML_LANE0_ENGINE_PWAIT_CFG" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine extra wait period for patter check mode"
    }
    Bits "AFE_ML_LANE0_ENGINE_WAIT_CFG2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for Sweep CTLE variable"
    }
    Bits "AFE_ML_LANE0_ENGINE_WAIT_CFG1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for PI offs changes"
    }
    Bits "AFE_ML_LANE0_EISWEEP_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Idle Exit process to sweep variables."
    }
    Bits "AFE_ML_LANE0_IDLE_CHECK_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Idle detector check frequency in normal mode"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_2" {
    Offset:  0x000384
    Description: "Equalizer Control register 2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x29442200

    Bits "AFE_ML_LANE0_EYE_MEAS_RG" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to start at gold for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE0_EYE_MEAS_RZ" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to return to zero for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE0_EYE_DATA_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
    }
    Bits "AFE_ML_LANE0_PIADAPT_REFTGT_OPT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If Enabled, forces the REFTGT to 0 for PIADAPT"
    }
    Bits "AFE_ML_LANE0_DFESMPLFORCE" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
    }
    Bits "AFE_ML_LANE0_FORCE_CANCEL" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Cancels current AEQ sweep upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE0_FORCE_VADAPT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
    }
    Bits "AFE_ML_LANE0_TIME_LIMIT_OPT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to double the timeout limit when timeout enabled"
    }
    Bits "AFE_ML_LANE0_TIMEOUT_EN_IN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
    }
    Bits "AFE_ML_LANE0_FLT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable FLT modeis needed  when idle exit is needed outside of TP1."
    }
    Bits "AFE_ML_LANE0_PI_TRANS" {
      Position: 21..19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
    }
    Bits "AFE_ML_LANE0_PI_TRANS_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for careful transition of PI code to avoid jumps"
    }
    Bits "AFE_ML_LANE0_VIDEO_ADAPT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
    }
    Bits "AFE_ML_LANE0_VIDEO_ADAPT_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
    }
    Bits "AFE_ML_LANE0_REFINE_REF_TGT_F" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements in Fine Eye Measure"
    }
    Bits "AFE_ML_LANE0_REFINE_REF_TGT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT_F" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT_AC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_EYEMEAS_LOOP_LIMIT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop count (default 0 = 1 loop)"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_3" {
    Offset:  0x000388
    Description: "Equalizer Control register 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x144080A0

    Bits "AFE_ML_LANE0_LOOP_SUM_MEAS_AC" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the amplitude measure"
    }
    Bits "AFE_ML_LANE0_LOOP_SUM_MEAS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the eye measure"
    }
    Bits "AFE_ML_LANE0_CHECK_PI_PN_MEAS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for checking both sides of the eye for force-meaure"
    }
    Bits "AFE_ML_LANE0_SAMPLE_LIMIT_MEAS" {
      Position: 28..26
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for FORCE-MEASURE for the eye measure"
    }
    Bits "AFE_ML_LANE0_EYEMEAS_LOOP_EN_MEAS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eyemeas Loop Mode enable for FORCE-MEASURE"
    }
    Bits "AFE_ML_LANE0_FORCE_MEASURE" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AC/DC measure upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE0_REFINE_MODE_MEAS" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT_MEAS" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_EYE_ERR_THR_MEAS" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE0_OFFC_DATA_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
    }
    Bits "AFE_ML_LANE0_CHECK_PI_PN_OFFC" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Check both plus and minus sides of eye."
    }
    Bits "AFE_ML_LANE0_OFFC_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sample limit for OFFC"
    }
    Bits "AFE_ML_LANE0_REFINE_REF_TGT_OFFC" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE0_OFFC_TP1_SAMPLE_LIMIT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for OFFC_TPS1"
    }
    Bits "AFE_ML_LANE0_REFINE_MODE_OFFC" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT_OFFC" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum total for OFFC"
    }
    Bits "AFE_ML_LANE0_LOOP_SUM_OFFC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum option for OFFC during TPS1"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_4" {
    Offset:  0x00038C
    Description: "Equalizer Control register 4"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5555F000

    Bits "AFE_ML_LANE0_AEQ3_REFINE_MODE_F_IN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage3:"
    }
    Bits "AFE_ML_LANE0_AEQ2_REFINE_MODE_F_IN" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage2:"
    }
    Bits "AFE_ML_LANE0_AEQ1_REFINE_MODE_F_IN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage1:"
    }
    Bits "AFE_ML_LANE0_AEQ0_REFINE_MODE_F_IN" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage0:"
    }
    Bits "AFE_ML_LANE0_AEQ3_REFINE_MODE_IN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage3:"
    }
    Bits "AFE_ML_LANE0_AEQ2_REFINE_MODE_IN" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage2:"
    }
    Bits "AFE_ML_LANE0_AEQ1_REFINE_MODE_IN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage1:"
    }
    Bits "AFE_ML_LANE0_AEQ0_REFINE_MODE_IN" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE0_CHECK_PI_PN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Enables pos+neg pi offset check, Per AEQ Flow Stage."
    }
    Bits "AFE_ML_LANE0_LOOP_SUM_EN_F" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE0_LOOP_SUM_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE0_EYEMEAS_LOOP_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop enable Per AEQ Flow Stage."
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_5" {
    Offset:  0x000390
    Description: "Equalizer Control register 5"
    Read Mask:   0xFFFF3F3F
    Write Mask:  0xFFFF3F3F
    Reset Value: 0xFF000000

    Bits "AFE_ML_LANE0_AEQ3_FS_MAX" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
    }
    Bits "AFE_ML_LANE0_AEQ2_FS_MAX" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
    }
    Bits "AFE_ML_LANE0_AEQ1_FS_MAX" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
    }
    Bits "AFE_ML_LANE0_AEQ0_FS_MAX" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_LOOPSUM_LIMIT0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE0_EYE_ERR_THR3" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE0_EYE_ERR_THR2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE0_EYE_ERR_THR1" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE0_EYE_ERR_THR0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_6" {
    Offset:  0x000394
    Description: "Equalizer Control register 6"
    Read Mask:   0xFFFF7777
    Write Mask:  0xFFFF7777
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_SAMPLE_FINE_LIMIT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE0_AEQ2_SAMPLE_FINE_LIMIT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE0_AEQ1_SAMPLE_FINE_LIMIT" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE0_AEQ0_SAMPLE_FINE_LIMIT" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE0_AEQ3_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE0_AEQ2_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE0_AEQ1_SAMPLE_LIMIT" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE0_AEQ0_SAMPLE_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_7" {
    Offset:  0x000398
    Description: "Equalizer Control register 7"
    Read Mask:   0xFFFFF7FF
    Write Mask:  0xFFFFF7FF
    Reset Value: 0x00FFF023

    Bits "AFE_ML_LANE0_AEQ_PK_RC_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PKRC"
    }
    Bits "AFE_ML_LANE0_AEQ_PK_RC_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PKRC"
    }
    Bits "AFE_ML_LANE0_AEQ3_REFINE_RANGE" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE0_AEQ2_REFINE_RANGE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE0_AEQ1_REFINE_RANGE" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE0_AEQ_REFINE_SW_EN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
    }
    Bits "AFE_ML_LANE0_AEQ_CURVE_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "AEQ Sweep2 Variable Curve Select per stage"
    }
    Bits "AFE_ML_LANE0_AEQ_CURVE_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Sweep1 Variable Curve select per stage"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_8" {
    Offset:  0x00039C
    Description: "Equalizer Control register 8"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_GAIN1BW_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN1BW_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_PK2BW_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_PK2BW_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_PK1BW_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_PK1BW_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_VGABW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_VGABW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_9" {
    Offset:  0x0003A0
    Description: "Equalizer Control register 9"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_PK2ICTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_PK2ICTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_PK1ICTL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_PK1ICTL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_VGAICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_VGAICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN2BW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN2BW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_10" {
    Offset:  0x0003A4
    Description: "Equalizer Control register 10"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE0_AEQ_RS_CTRL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE0_AEQ_RS_CTRL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN2ICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN2ICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN1ICTL_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
    }
    Bits "AFE_ML_LANE0_AEQ_GAIN1ICTL_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_11" {
    Offset:  0x0003A8
    Description: "Equalizer Control register 11"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
    }
    Bits "AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_12" {
    Offset:  0x0003AC
    Description: "Equalizer Control register 12"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_SW1_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW1_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW1_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW1_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_13" {
    Offset:  0x0003B0
    Description: "Equalizer Control register 13"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_SW2_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW2_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW2_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW2_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_14" {
    Offset:  0x0003B4
    Description: "Equalizer Control register 14"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_SW2_SPLIT_INC" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_SPLIT_INC" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW2_SPLIT_INC" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_SPLIT_INC" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW1_SPLIT_INC" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_SPLIT_INC" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW1_SPLIT_INC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_SPLIT_INC" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW2_INC" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_INC" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW2_INC" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_INC" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW1_INC" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_INC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW1_INC" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_INC" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_15" {
    Offset:  0x0003B8
    Description: "Equalizer Control register 15"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ1_SW1_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW1_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW1_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ_SW2_SPLIT44" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE0_AEQ_SW1_SPLIT44" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE0_AEQ_SW2_SPLIT53" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
    }
    Bits "AFE_ML_LANE0_AEQ_SW1_SPLIT53" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_16" {
    Offset:  0x0003BC
    Description: "Equalizer Control register 16"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ1_SW2_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ1_SW2_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ0_SW2_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW1_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW1_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW1_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_17" {
    Offset:  0x0003C0
    Description: "Equalizer Control register 17"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x04300000

    Bits "AFE_ML_LANE0_AEQ_TAP2_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap2"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP2_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap2"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP1_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap1"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP1_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap1"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW2_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ3_SW2_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE0_AEQ2_SW2_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_18" {
    Offset:  0x0003C4
    Description: "Equalizer Control register 18"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000808

    Bits "AFE_ML_LANE0_AEQ_TAPOS_O_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE0_AEQ_TAPOS_O_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE0_AEQ_TAPOS_E_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE0_AEQ_TAPOS_E_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP4_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap4"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP4_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap4"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP3_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap3"
    }
    Bits "AFE_ML_LANE0_AEQ_TAP3_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap3"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_23" {
    Offset:  0x0003D8
    Description: "Equalizer Control register 23"
    Read Mask:   0x0F3F0F00
    Write Mask:  0x0F3F0F00
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_CDR_RST_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
    }
    Bits "AFE_ML_LANE0_AEQ_SAVED_STATUS_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select the AEQ stage for reporting the 'saved' status"
    }
    Bits "AFE_ML_LANE0_AEQ_TESTBUS_SEL" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
    }
    Bits "AFE_ML_LANE0_EYEMEAS_NOERR_CNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Disable of Error Counting for speed"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_24" {
    Offset:  0x0003DC
    Description: "Equalizer Control register 24"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x100F07F1

    Bits "AFE_ML_LANE0_LMS_REFCTL_CFG" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
    }
    Bits "AFE_ML_LANE0_LMS_REFCTL" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Err Refctl value to use for LMS DFE adaptation"
    }
    Bits "AFE_ML_LANE0_LMS_DURATION_CFG" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
    }
    Bits "AFE_ML_LANE0_LMS_ACDC_MEAS_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for allowing LMS state to get new AC/DCMeas values"
    }
    Bits "AFE_ML_LANE0_LMS_FILTER_ODD" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects which side is filtered out if the filter enabled"
    }
    Bits "AFE_ML_LANE0_LMS_EVENODD_FILTER_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for filtering half of the samples"
    }
    Bits "AFE_ML_LANE0_LMS_FORCE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AEQ State to stay in LMS mode for debug"
    }
    Bits "AFE_ML_LANE0_LMS_VIDEO_OPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to allow LMS DFE process to run during VIDEO"
    }
    Bits "AFE_ML_LANE0_LMS_TAPOS_O_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Odd stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAPOS_E_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Even stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAP4_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T4 DFE Tap4 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAP3_SEL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T3 DFE Tap3 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAP2_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T2 DFE Tap2 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAP1_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T1 DFE Tap1 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_TAP0_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0 (gain) stage of DFE LMS"
    }
    Bits "AFE_ML_LANE0_LMS_FLOW_POS" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
    }
    Bits "AFE_ML_LANE0_LMS_BYPASS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS Adaptation bypass.  1=No DFE LMS"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_25" {
    Offset:  0x0003E0
    Description: "Equalizer Control register 25"
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10111111

    Bits "AFE_ML_LANE0_LMS_TOS_POLARITY" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS TOS influence polarity"
    }
    Bits "AFE_ML_LANE0_LMS_T4_POLARITY" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T4 influence polarity"
    }
    Bits "AFE_ML_LANE0_LMS_T3_POLARITY" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T3 influence polarity"
    }
    Bits "AFE_ML_LANE0_LMS_T2_POLARITY" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T2 influence polarity"
    }
    Bits "AFE_ML_LANE0_LMS_T1_POLARITY" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T1 influence polarity"
    }
    Bits "AFE_ML_LANE0_LMS_TOS_STEP" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE0_LMS_T4_STEP" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE0_LMS_T3_STEP" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE0_LMS_T2_STEP" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE0_LMS_T1_STEP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE0_LMS_T0_STEP" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
  }

  Register "AFE_ML_LANE0_EQ_CTRL_26" {
    Offset:  0x0003E4
    Description: "Equalizer Control register 26"
    Read Mask:   0x1F77377F
    Write Mask:  0x1F77377F
    Reset Value: 0x01112224

    Bits "AFE_ML_LANE0_ALTDV_SAMPLE_LIMIT" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
    }
    Bits "AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_N" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
    }
    Bits "AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_P" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
    }
    Bits "AFE_ML_LANE0_LMS_T4_HALF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE0_LMS_T3_HALF_RANGE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE0_LMS_T2_HALF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE0_LMS_T1_HALF_RANGE" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE0_LMS_AUTO_RANGE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable LMS result to auto re-define Tap search range"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE0_0" {
    Offset:  0x0003E8
    Description: "CTLE CURVE0_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE0" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE0" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE0" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE0" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE0" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE0" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE0" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE0" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE0" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE0" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE0" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE0_1" {
    Offset:  0x0003EC
    Description: "CTLE CURVE0_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE0" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE0" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE0" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE0" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE0_2" {
    Offset:  0x0003F0
    Description: "CTLE CURVE0_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE0" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE0" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE0" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE0" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE0" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE1_0" {
    Offset:  0x0003F4
    Description: "CTLE CURVE1_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE1" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE1" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE1" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE1" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE1" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE1" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE1" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE1" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE1" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE1_1" {
    Offset:  0x0003F8
    Description: "CTLE CURVE1_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE1" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE1_2" {
    Offset:  0x0003FC
    Description: "CTLE CURVE1_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE1" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE1" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE1" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE1" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE2_0" {
    Offset:  0x000400
    Description: "CTLE CURVE2_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE2" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE2" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE2" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE2" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE2" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE2" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE2" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE2" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE2" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE2" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE2" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE2_1" {
    Offset:  0x000404
    Description: "CTLE CURVE2_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE2" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE2" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE2" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE2_2" {
    Offset:  0x000408
    Description: "CTLE CURVE2_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE2" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE2" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE2" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE2" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE3_0" {
    Offset:  0x00040C
    Description: "CTLE CURVE3_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE3" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE3" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE3" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE3" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE3" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE3" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE3" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE3" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE3" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE3" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE3" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE3" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE3" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE3_1" {
    Offset:  0x000410
    Description: "CTLE CURVE3_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE3" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE3" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE3" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE3_2" {
    Offset:  0x000414
    Description: "CTLE CURVE3_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE3" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE3" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE3" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE3" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE4_0" {
    Offset:  0x000418
    Description: "CTLE CURVE4_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE4" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE4" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE4" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE4" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE4" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE4" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE4" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE4" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE4" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE4" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE4" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE4" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE4" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE4_1" {
    Offset:  0x00041C
    Description: "CTLE CURVE4_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE4" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE4" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE4" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE4_2" {
    Offset:  0x000420
    Description: "CTLE CURVE4_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE4" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE4" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE4" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE4" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE5_0" {
    Offset:  0x000424
    Description: "CTLE CURVE5_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE5" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE5" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE5" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE5" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE5" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE5" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE5" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE5" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE5" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE5" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE5" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE5" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE5" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE5_1" {
    Offset:  0x000428
    Description: "CTLE CURVE5_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE5" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE5" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE5" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE5" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE5_2" {
    Offset:  0x00042C
    Description: "CTLE CURVE5_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE5" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE5" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE5" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE5" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE5" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE6_0" {
    Offset:  0x000430
    Description: "CTLE CURVE6_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE6" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE6" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE6" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE6" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE6" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE6" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE6" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE6" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE6" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE6" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE6" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE6" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE6" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE6_1" {
    Offset:  0x000434
    Description: "CTLE CURVE6_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE6" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE6" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE6" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE6" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE6_2" {
    Offset:  0x000438
    Description: "CTLE CURVE6_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE6" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE6" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE6" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE6" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE6" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE7_0" {
    Offset:  0x00043C
    Description: "CTLE CURVE7_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE7" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE7" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE7" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE7" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE7" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE7" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE7" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE7" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE7" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE7" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE7" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE7" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE7" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE7_1" {
    Offset:  0x000440
    Description: "CTLE CURVE7_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE7" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE7" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE7" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE7" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE7_2" {
    Offset:  0x000444
    Description: "CTLE CURVE7_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE7" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE7" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE7" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE7" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE7" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE8_0" {
    Offset:  0x000448
    Description: "CTLE CURVE8_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE8" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE8" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE8" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE8" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE8" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE8" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE8" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE8" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE8" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE8" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE8" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE8" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE8" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE8" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE8_1" {
    Offset:  0x00044C
    Description: "CTLE CURVE8_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE8" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE8" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE8_2" {
    Offset:  0x000450
    Description: "CTLE CURVE8_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE8" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE8" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE8" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE8" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE8" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE9_0" {
    Offset:  0x000454
    Description: "CTLE CURVE9_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE9" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE9" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE9" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE9" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE9" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE9" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE9" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE9" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE9" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE9" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE9" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE9" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE9" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE9" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE9_1" {
    Offset:  0x000458
    Description: "CTLE CURVE9_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE9" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE9" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE9" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE9" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE9_2" {
    Offset:  0x00045C
    Description: "CTLE CURVE9_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE9" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE9" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE9" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE9" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE9" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE10_0" {
    Offset:  0x000460
    Description: "CTLE CURVE10_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE10" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE10" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE10" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE10" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE10" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE10" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE10" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE10" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE10" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE10" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE10" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE10" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE10" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE10" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE10_1" {
    Offset:  0x000464
    Description: "CTLE CURVE10_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE10" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE10" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE10" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE10" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE10_2" {
    Offset:  0x000468
    Description: "CTLE CURVE10_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE10" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE10" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE10" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE10" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE10" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE11_0" {
    Offset:  0x00046C
    Description: "CTLE CURVE11_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE11" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE11" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE11" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE11" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE11" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE11" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE11" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE11" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE11" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE11" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE11" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE11" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE11" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE11" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE11" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE11_1" {
    Offset:  0x000474
    Description: "CTLE CURVE11_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE11" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE11" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE11" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE11" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE11_2" {
    Offset:  0x000478
    Description: "CTLE CURVE11_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE11" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE11" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE11" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE11" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE11" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE12_0" {
    Offset:  0x00047C
    Description: "CTLE CURVE12_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE12" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE12" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE12" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE12" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE12" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE12" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE12" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE12" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE12" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE12" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE12" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE12" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE12" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE12" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE12" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE12_1" {
    Offset:  0x000480
    Description: "CTLE CURVE12_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE12" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE12" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE12" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE12" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE12_2" {
    Offset:  0x000484
    Description: "CTLE CURVE12_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE12" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE12" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE12" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE12" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE12" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE13_0" {
    Offset:  0x000488
    Description: "CTLE CURVE13_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE13" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE13" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE13" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE13" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE13" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE13" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE13" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE13" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE13" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE13" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE13" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE13" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE13" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE13" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE13" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE13_1" {
    Offset:  0x00048C
    Description: "CTLE CURVE13_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE13" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE13" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE13" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE13" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE13_2" {
    Offset:  0x000490
    Description: "CTLE CURVE13_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE13" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE13" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE13" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE13" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE13" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE14_0" {
    Offset:  0x000494
    Description: "CTLE CURVE14_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE14" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE14" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE14" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE14" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE14" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE14" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE14" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE14" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE14" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE14" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE14" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE14" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE14" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE14" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE14" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE14_1" {
    Offset:  0x000498
    Description: "CTLE CURVE14_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE14" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE14" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE14" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE14" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE14_2" {
    Offset:  0x00049C
    Description: "CTLE CURVE14_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE14" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE14" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE14" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE14" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE14" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE15_0" {
    Offset:  0x0004A0
    Description: "CTLE CURVE15_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE15" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE15" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE15" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE15" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE15" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE15" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE15" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE15" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE15" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE15" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE15" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE15" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE15" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE15" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE15" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE15_1" {
    Offset:  0x0004A4
    Description: "CTLE CURVE15_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE15" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE15" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE15" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE15" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE15_2" {
    Offset:  0x0004A8
    Description: "CTLE CURVE15_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE15" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE15" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE15" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE15" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE15" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE_RST_0" {
    Offset:  0x0004AC
    Description: "CTLE CURVE_RST_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE_RST" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE_RST" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_CURVE_RST" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_CURVE_RST" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_CURVE_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_CURVE_RST" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_CURVE_RST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_CURVE_RST" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_CURVE_RST" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_CURVE_RST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_CURVE_RST" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_CURVE_RST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_CURVE_RST" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_CURVE_RST" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_CURVE_RST" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE_RST_1" {
    Offset:  0x0004B0
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE_RST" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE_RST" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE_RST" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE_RST" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_CTLE_CURVE_RST_2" {
    Offset:  0x0004B4
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_CURVE_RST" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE_RST" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE_RST" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_CURVE_RST" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_CURVE_RST" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_0" {
    Offset:  0x0004B8
    Description: "Lane CTRL 0, Lane1"
    Read Mask:   0xFF3F7FFF
    Write Mask:  0xFF3F7FFF
    Reset Value: 0xFF3B0A45

    Bits "AFE_ML_LANE1_EYE_F_BYPASS" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for FINE Eye Cal"
    }
    Bits "AFE_ML_LANE1_EYE_BYPASS" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for Eye Measure"
    }
    Bits "AFE_ML_LANE1_PIOFFS_BYPASS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for PI-Offset calibration"
    }
    Bits "AFE_ML_LANE1_DC_BYPASS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for DC Measure"
    }
    Bits "AFE_ML_LANE1_AC_BYPASS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for AC Measure"
    }
    Bits "AFE_ML_LANE1_REFCTL_BYPASS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
    }
    Bits "AFE_ML_LANE1_OFFC_TPS1_BYPASS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Offset Taps during TPS1"
    }
    Bits "AFE_ML_LANE1_OFFC_BYPASS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Adder Offset Cancellation"
    }
    Bits "AFE_ML_LANE1_AEQ_SOFT_RESET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
    }
    Bits "AFE_ML_LANE1_CLKEDGE_SEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
    }
    Bits "AFE_ML_LANE1_CONF_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM config load. Pulse high to load."
    }
    Bits "AFE_ML_LANE1_CMCNTL" {
      Position: 10..9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
    }
    Bits "AFE_ML_LANE1_RXTAPCNTL" {
      Position: 8..7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE bias control: 94%%: 75%%: 63%%: 54%%"
    }
    Bits "AFE_ML_LANE1_TERMHIGHZ" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Rterm HighZ enable"
    }
    Bits "AFE_ML_LANE1_TERMCMHIGH" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set input Common Mode to Vdd"
    }
    Bits "AFE_ML_LANE1_TERMCNTL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Rterm control - typical"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_1" {
    Offset:  0x0004BC
    Description: "Lane CTRL 1, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_SATRANGE_SEL" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Integral loop saturation range.value represents highest saturation"
    }
    Bits "AFE_ML_LANE1_TAP4_SEL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP4_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAP4_CONF" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP4_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP4 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE1_TAP3_POLARITY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP3 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE1_TAP3_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP3_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAP3_CONF" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP2_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP2 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE1_TAP2_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP2_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAP2_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP1_POLARITY" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP1 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE1_TAP1_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP1_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAP1_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_2" {
    Offset:  0x0004C0
    Description: "Lane CTRL 2, Lane1"
    Read Mask:   0xFF6FFF7F
    Write Mask:  0xFF6FFF7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_PI_CTRL_Q_OFFS" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
    }
    Bits "AFE_ML_LANE1_PI_CTRL_SEL" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
    }
    Bits "AFE_ML_LANE1_CTLE_CURVE_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects CTLE_CURVE_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_CTLE_CURVE_CONF" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve# - Programmed value"
    }
    Bits "AFE_ML_LANE1_TAPOS_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAPOS Polarity because of design changes"
    }
    Bits "AFE_ML_LANE1_TAPOS_O_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_O_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAPOS_O_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE1_TAPOS_E_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_E_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE1_TAPOS_E_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_3" {
    Offset:  0x0004C4
    Description: "Lane CTRL 3, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CTLE_PK2_CCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK1_CCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_VGA_CCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA CapCTRL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN2_BWE_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN1_BWE_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK2_BWE_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK1_BWE_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_VGA_BWE_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA BWE Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_4" {
    Offset:  0x0004C8
    Description: "Lane CTRL 4, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CTLE_VGA_ICTL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA ICTL Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN2_RCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN1_RCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK2_RCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RSE Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK1_RCTRL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_VGA_RCTRL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN2_CCTRL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN1_CCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_5" {
    Offset:  0x0004CC
    Description: "Lane CTRL 5, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CTLE_GAIN1_RSCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK2_RSCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK1_RSCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_VGA_RSCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN2_ICTL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN1_ICTL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK2_ICTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_PK1_ICTL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 ICTL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_6" {
    Offset:  0x0004D0
    Description: "Lane CTRL 6, Lane1"
    Read Mask:   0xFFFF77FF
    Write Mask:  0xFFFF77FF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_RXDFE_ADDOCTL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Output Stage Ctrl"
    }
    Bits "AFE_ML_LANE1_RXDFE_ADDICTL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Input Stage Ctrl"
    }
    Bits "AFE_ML_LANE1_RXDFE_OUTGAIN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Out buffer DC gain enable"
    }
    Bits "AFE_ML_LANE1_RXDFE_DCGAIN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE buffer DC gain enable"
    }
    Bits "AFE_ML_LANE1_CTLEBIASCTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the CTLEBIASCTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE1_CTLE_GAIN2_RSCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 RS CTRL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_7" {
    Offset:  0x0004D4
    Description: "Lane CTRL 7, Lane1"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000040

    Bits "AFE_ML_LANE1_PI_PROP_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_8" {
    Offset:  0x0004D8
    Description: "Lane CTRL 8, Lane1"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000010

    Bits "AFE_ML_LANE1_PI_INTEGRAL_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_9" {
    Offset:  0x0004DC
    Description: "Lane CTRL 9, Lane1"
    Read Mask:   0xF7FFFFFF
    Write Mask:  0xF7FFFFFF
    Reset Value: 0x00000086

    Bits "AFE_ML_LANE1_RBIAS_TRIM" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE bias circuit Rtrim settings"
    }
    Bits "AFE_ML_LANE1_GAIN_RLOAD_TRIM" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE1_GAIN_RLOAD_CTRL" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load rtrim control"
    }
    Bits "AFE_ML_LANE1_PK2_RLOAD_CTRL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load rtrim control"
    }
    Bits "AFE_ML_LANE1_PK2_RLOAD_TRIM" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE1_DCCPD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC PowerDown for ODS Clock network"
    }
    Bits "AFE_ML_LANE1_DCCCNTL" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC Control Configuration"
    }
    Bits "AFE_ML_LANE1_VGAPK_RLOAD_TRIM" {
      Position: 12..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE1_VGAPK_RLOAD_CTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load rtrim control"
    }
    Bits "AFE_ML_LANE1_EI_HYST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
    }
    Bits "AFE_ML_LANE1_VAC_TARGET" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "EI threshold setting for reference generator-310mV with ~10mV steps"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_10" {
    Offset:  0x0004E0
    Description: "Lane CTRL 10, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x3FE00005

    Bits "AFE_ML_LANE1_BB_CTRL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00003FE0
      Comment:  "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
    }
    Bits "AFE_ML_LANE1_ATEST_CTRL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Analog Test Ctrl for TYPEC RX"
    }
    Bits "AFE_ML_LANE1_TERMVCMRCTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TERMination VCM Resistor control"
    }
    Bits "AFE_ML_LANE1_REG_HIGHBIASCUR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bias control for DFE"
    }
    Bits "AFE_ML_LANE1_BITCDR_GATEX_DV_CTRL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE1_BITCDR_GATEX_HW_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for HW to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE1_BITCDR_CLK_GATEX" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "BitCDR Clk Gate Function Added for LFPS mode"
    }
  }

  Register "AFE_ML_LANE1_LANE_CTRL_11" {
    Offset:  0x0004E4
    Description: "Lane CTRL 11, Lane1"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_ALT_DATAVALID_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
    }
  }

  Register "AFE_ML_LANE1_CDR_CTRL_0" {
    Offset:  0x0004E8
    Description: "ML CDR Control register 0"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_PI_INT_FILT_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI Integral loop filter select: 0-Titan, 1-Tesla"
    }
    Bits "AFE_ML_LANE1_INTBLOCK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables integral loop to be disabled"
    }
    Bits "AFE_ML_LANE1_PI_FREEZE_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Freeze the PI control output"
    }
    Bits "AFE_ML_LANE1_CDR_TESTBUS_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX CDR testbus select, controls cdr_testbusoutput"
    }
  }

  Register "AFE_ML_LANE1_ODS_CTRL" {
    Offset:  0x0004EC
    Description: "Control for ODS"
    Read Mask:   0x00FF300A
    Write Mask:  0x00FF300A
    Reset Value: 0x00000008

    Bits "AFE_ML_LANE1_ODS_PI_CTRL_ADJ" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase adjustment for ODS PI code"
    }
    Bits "AFE_ML_LANE1_ERRDATASEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
    }
    Bits "AFE_ML_LANE1_ODS_SYNC_ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock synchronization enable, should be highERRCLKEN=1"
    }
    Bits "AFE_ML_LANE1_ODS_ENABLE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Overall ODS mode enable"
    }
  }

  Register "AFE_ML_LANE1_AFE_CTRL_0" {
    Offset:  0x0004F0
    Description: "AFE Control 0"
    Read Mask:   0x7FFFFFFF
    Write Mask:  0x7FFFFFFF
    Reset Value: 0x003F0C00

    Bits "AFE_ML_LANE1_PICAPCNTL" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
    }
    Bits "AFE_ML_LANE1_PIBIASCNTL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
    }
    Bits "AFE_ML_LANE1_PIICNTL" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "PI pre-buffer current control - data rate dependent"
    }
    Bits "AFE_ML_LANE1_CTLEOFFSETAMPGAIN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset AMP Gain configuration"
    }
    Bits "AFE_ML_LANE1_CTLEOFFSETCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Control"
    }
    Bits "AFE_ML_LANE1_CTLEOFFSETSEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Select"
    }
    Bits "AFE_ML_LANE1_CTLEOFFSETAMPEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Amp Enable"
    }
    Bits "AFE_ML_LANE1_CTLELOWBIAS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
    }
    Bits "AFE_ML_LANE1_PIPRELOADHI" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
    }
    Bits "AFE_ML_LANE1_BITCDR_DIV2ENX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit CDR clock divider; 0=2, 1=4"
    }
    Bits "AFE_ML_LANE1_CDR_INVCLK_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CDR clock"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_0" {
    Offset:  0x0004F4
    Description: "Equalizer Control Min-Max 0"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04C81000

    Bits "AFE_ML_LANE1_TAPOS_MIN" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE1_TAP4_MIN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
    }
    Bits "AFE_ML_LANE1_TAP3_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE1_TAP2_MIN" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE1_TAP1_MIN" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_1" {
    Offset:  0x0004F8
    Description: "Equalizer Control Min-Max 1"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04481030

    Bits "AFE_ML_LANE1_TAPOS_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE1_TAP4_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
    }
    Bits "AFE_ML_LANE1_TAP3_MAX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE1_TAP2_MAX" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE1_TAP1_MAX" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000030
      Comment:  "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_2" {
    Offset:  0x0004FC
    Description: "Equalizer Control Min-Max 2"
    Read Mask:   0x60FF0000
    Write Mask:  0x60FF0000
    Reset Value: 0x60F00000

    Bits "AFE_ML_LANE1_CTLE_CURVE_REFINE_CNT" {
      Position: 30..29
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "# of CURVEs that can proceed in the Curve/REFINE mode."
    }
    Bits "AFE_ML_LANE1_CTLE_CURVE_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "CTLE Curves Max Value"
    }
    Bits "AFE_ML_LANE1_CTLE_CURVE_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Curves Min Value"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_3" {
    Offset:  0x000500
    Description: "Equalizer Control Min-Max 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF00FF00

    Bits "AFE_ML_LANE1_BW_EN_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE1_BW_EN_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE1_PK_RC_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "PK RC Composite Max"
    }
    Bits "AFE_ML_LANE1_PK_RC_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PK RC Composite Min"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_4" {
    Offset:  0x000504
    Description: "Equalizer Control Min-Max 4"
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x1F00FF00

    Bits "AFE_ML_LANE1_RS_CTRL_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "CTLE RS CTRL Max"
    }
    Bits "AFE_ML_LANE1_RS_CTRL_MIN" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE RS CTRL Min"
    }
    Bits "AFE_ML_LANE1_ICTL_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "VGA and PK ICTL Composite Max"
    }
    Bits "AFE_ML_LANE1_ICTL_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VGA and PK ICTL Composite Min"
    }
  }

  Register "AFE_ML_LANE1_EQ_MINMAX_5" {
    Offset:  0x000508
    Description: "Equalizer Control Min-Max 5"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80088020

    Bits "AFE_ML_LANE1_PI_INTEGRAL_STEP_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Integral Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE1_PI_INTEGRAL_STEP_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
    Bits "AFE_ML_LANE1_PI_PROP_STEP_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Prop Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE1_PI_PROP_STEP_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_0" {
    Offset:  0x00050C
    Description: "Equalizer Control register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00D5A2C0

    Bits "AFE_ML_LANE1_ODSSYNC_WAIT_CFG" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
    }
    Bits "AFE_ML_LANE1_ODSDIV_SYNC_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
    }
    Bits "AFE_ML_LANE1_ADAPT_PI_OFFS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
    }
    Bits "AFE_ML_LANE1_PI_SHIFT_RIGHT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for getting finer PI-offset by dividing by 2"
    }
    Bits "AFE_ML_LANE1_LOOP_SUM_PI" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Loop and sum mode for PI-ADAPT"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT_PI" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum PI option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_DCMEAS_OPT" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option for DC Measure"
    }
    Bits "AFE_ML_LANE1_PIADAPT_SAMPLE_LIMIT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for PI-ADAPT"
    }
    Bits "AFE_ML_LANE1_CONSEC_CNT_DC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Configuration for DC Measure, how many consecutive bits for DCMEAS"
    }
    Bits "AFE_ML_LANE1_PI_ERR_OFFS_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
    }
    Bits "AFE_ML_LANE1_PI_CTRL_ERR_AEQ" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
    }
    Bits "AFE_ML_LANE1_AC_SAMPLE_LIMIT" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE1_PI_Q_ERR_CODE_SWAP" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
    }
    Bits "AFE_ML_LANE1_ERRCLK_PWROPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
    }
    Bits "AFE_ML_LANE1_EI_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE1_ERRCLK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
    }
    Bits "AFE_ML_LANE1_OFFS_CANC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable offset cancellation"
    }
    Bits "AFE_ML_LANE1_LPBKEN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
    }
    Bits "AFE_ML_LANE1_FORCE_EI_VAL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "data_valid value to be forced when FORCE_EIEN=1"
    }
    Bits "AFE_ML_LANE1_FORCE_EIEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable register force for data_valid"
    }
    Bits "AFE_ML_LANE1_EIX_DC_COMPARE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare dc measurement during check for idle"
    }
    Bits "AFE_ML_LANE1_EIX_AC_COMPARE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare ac measurement during check for idle"
    }
    Bits "AFE_ML_LANE1_EIX_MEAS_OPT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to perform ac/dc measurement during check for idle"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_1" {
    Offset:  0x000510
    Description: "Equalizer Control register 1"
    Read Mask:   0x00DFFFFF
    Write Mask:  0x00DFFFFF
    Reset Value: 0x001C8000

    Bits "AFE_ML_LANE1_OFFS_AEQ_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls OFFS AEQ stage influence polarity"
    }
    Bits "AFE_ML_LANE1_AEQ_BYPASS_SECONDARY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
    }
    Bits "AFE_ML_LANE1_CLKPAT6_ERR_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
    }
    Bits "AFE_ML_LANE1_CONSEC6_ERR_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
    }
    Bits "AFE_ML_LANE1_OFFC_ENGINE_MODE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to use engine vote tally for OFFC optimization"
    }
    Bits "AFE_ML_LANE1_EYE_MEAS_RG_OFFC" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Separate enable for Return-to-Gold for OFFC TPS1"
    }
    Bits "AFE_ML_LANE1_OFFC_TPS1_DO_MEAS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Just Measuring during OFFC_TPS1"
    }
    Bits "AFE_ML_LANE1_AEQ_WAIT_LIMIT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Wait counter programming inside FSM"
    }
    Bits "AFE_ML_LANE1_ENGINE_WAIT_CDR" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
    }
    Bits "AFE_ML_LANE1_PITRANS_WAIT_CFG" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI_TRANS wait period between individual PI changes"
    }
    Bits "AFE_ML_LANE1_ENGINE_PWAIT_CFG" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine extra wait period for patter check mode"
    }
    Bits "AFE_ML_LANE1_ENGINE_WAIT_CFG2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for Sweep CTLE variable"
    }
    Bits "AFE_ML_LANE1_ENGINE_WAIT_CFG1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for PI offs changes"
    }
    Bits "AFE_ML_LANE1_EISWEEP_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Idle Exit process to sweep variables."
    }
    Bits "AFE_ML_LANE1_IDLE_CHECK_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Idle detector check frequency in normal mode"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_2" {
    Offset:  0x000514
    Description: "Equalizer Control register 2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x29442200

    Bits "AFE_ML_LANE1_EYE_MEAS_RG" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to start at gold for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE1_EYE_MEAS_RZ" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to return to zero for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE1_EYE_DATA_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
    }
    Bits "AFE_ML_LANE1_PIADAPT_REFTGT_OPT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If Enabled, forces the REFTGT to 0 for PIADAPT"
    }
    Bits "AFE_ML_LANE1_DFESMPLFORCE" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
    }
    Bits "AFE_ML_LANE1_FORCE_CANCEL" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Cancels current AEQ sweep upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE1_FORCE_VADAPT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
    }
    Bits "AFE_ML_LANE1_TIME_LIMIT_OPT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to double the timeout limit when timeout enabled"
    }
    Bits "AFE_ML_LANE1_TIMEOUT_EN_IN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
    }
    Bits "AFE_ML_LANE1_FLT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable FLT modeis needed  when idle exit is needed outside of TP1."
    }
    Bits "AFE_ML_LANE1_PI_TRANS" {
      Position: 21..19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
    }
    Bits "AFE_ML_LANE1_PI_TRANS_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for careful transition of PI code to avoid jumps"
    }
    Bits "AFE_ML_LANE1_VIDEO_ADAPT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
    }
    Bits "AFE_ML_LANE1_VIDEO_ADAPT_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
    }
    Bits "AFE_ML_LANE1_REFINE_REF_TGT_F" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements in Fine Eye Measure"
    }
    Bits "AFE_ML_LANE1_REFINE_REF_TGT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT_F" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT_AC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_EYEMEAS_LOOP_LIMIT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop count (default 0 = 1 loop)"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_3" {
    Offset:  0x000518
    Description: "Equalizer Control register 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x144080A0

    Bits "AFE_ML_LANE1_LOOP_SUM_MEAS_AC" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the amplitude measure"
    }
    Bits "AFE_ML_LANE1_LOOP_SUM_MEAS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the eye measure"
    }
    Bits "AFE_ML_LANE1_CHECK_PI_PN_MEAS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for checking both sides of the eye for force-meaure"
    }
    Bits "AFE_ML_LANE1_SAMPLE_LIMIT_MEAS" {
      Position: 28..26
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for FORCE-MEASURE for the eye measure"
    }
    Bits "AFE_ML_LANE1_EYEMEAS_LOOP_EN_MEAS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eyemeas Loop Mode enable for FORCE-MEASURE"
    }
    Bits "AFE_ML_LANE1_FORCE_MEASURE" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AC/DC measure upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE1_REFINE_MODE_MEAS" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT_MEAS" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_EYE_ERR_THR_MEAS" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE1_OFFC_DATA_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
    }
    Bits "AFE_ML_LANE1_CHECK_PI_PN_OFFC" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Check both plus and minus sides of eye."
    }
    Bits "AFE_ML_LANE1_OFFC_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sample limit for OFFC"
    }
    Bits "AFE_ML_LANE1_REFINE_REF_TGT_OFFC" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE1_OFFC_TP1_SAMPLE_LIMIT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for OFFC_TPS1"
    }
    Bits "AFE_ML_LANE1_REFINE_MODE_OFFC" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT_OFFC" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum total for OFFC"
    }
    Bits "AFE_ML_LANE1_LOOP_SUM_OFFC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum option for OFFC during TPS1"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_4" {
    Offset:  0x00051C
    Description: "Equalizer Control register 4"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5555F000

    Bits "AFE_ML_LANE1_AEQ3_REFINE_MODE_F_IN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage3:"
    }
    Bits "AFE_ML_LANE1_AEQ2_REFINE_MODE_F_IN" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage2:"
    }
    Bits "AFE_ML_LANE1_AEQ1_REFINE_MODE_F_IN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage1:"
    }
    Bits "AFE_ML_LANE1_AEQ0_REFINE_MODE_F_IN" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage0:"
    }
    Bits "AFE_ML_LANE1_AEQ3_REFINE_MODE_IN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage3:"
    }
    Bits "AFE_ML_LANE1_AEQ2_REFINE_MODE_IN" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage2:"
    }
    Bits "AFE_ML_LANE1_AEQ1_REFINE_MODE_IN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage1:"
    }
    Bits "AFE_ML_LANE1_AEQ0_REFINE_MODE_IN" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE1_CHECK_PI_PN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Enables pos+neg pi offset check, Per AEQ Flow Stage."
    }
    Bits "AFE_ML_LANE1_LOOP_SUM_EN_F" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE1_LOOP_SUM_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE1_EYEMEAS_LOOP_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop enable Per AEQ Flow Stage."
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_5" {
    Offset:  0x000520
    Description: "Equalizer Control register 5"
    Read Mask:   0xFFFF3F3F
    Write Mask:  0xFFFF3F3F
    Reset Value: 0xFF000000

    Bits "AFE_ML_LANE1_AEQ3_FS_MAX" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
    }
    Bits "AFE_ML_LANE1_AEQ2_FS_MAX" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
    }
    Bits "AFE_ML_LANE1_AEQ1_FS_MAX" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
    }
    Bits "AFE_ML_LANE1_AEQ0_FS_MAX" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_LOOPSUM_LIMIT0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE1_EYE_ERR_THR3" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE1_EYE_ERR_THR2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE1_EYE_ERR_THR1" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE1_EYE_ERR_THR0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_6" {
    Offset:  0x000524
    Description: "Equalizer Control register 6"
    Read Mask:   0xFFFF7777
    Write Mask:  0xFFFF7777
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_SAMPLE_FINE_LIMIT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE1_AEQ2_SAMPLE_FINE_LIMIT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE1_AEQ1_SAMPLE_FINE_LIMIT" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE1_AEQ0_SAMPLE_FINE_LIMIT" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE1_AEQ3_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE1_AEQ2_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE1_AEQ1_SAMPLE_LIMIT" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE1_AEQ0_SAMPLE_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_7" {
    Offset:  0x000528
    Description: "Equalizer Control register 7"
    Read Mask:   0xFFFFF7FF
    Write Mask:  0xFFFFF7FF
    Reset Value: 0x00FFF023

    Bits "AFE_ML_LANE1_AEQ_PK_RC_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PKRC"
    }
    Bits "AFE_ML_LANE1_AEQ_PK_RC_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PKRC"
    }
    Bits "AFE_ML_LANE1_AEQ3_REFINE_RANGE" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE1_AEQ2_REFINE_RANGE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE1_AEQ1_REFINE_RANGE" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE1_AEQ_REFINE_SW_EN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
    }
    Bits "AFE_ML_LANE1_AEQ_CURVE_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "AEQ Sweep2 Variable Curve Select per stage"
    }
    Bits "AFE_ML_LANE1_AEQ_CURVE_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Sweep1 Variable Curve select per stage"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_8" {
    Offset:  0x00052C
    Description: "Equalizer Control register 8"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_GAIN1BW_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN1BW_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_PK2BW_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_PK2BW_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_PK1BW_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_PK1BW_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_VGABW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_VGABW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_9" {
    Offset:  0x000530
    Description: "Equalizer Control register 9"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_PK2ICTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_PK2ICTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_PK1ICTL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_PK1ICTL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_VGAICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_VGAICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN2BW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN2BW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_10" {
    Offset:  0x000534
    Description: "Equalizer Control register 10"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE1_AEQ_RS_CTRL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE1_AEQ_RS_CTRL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN2ICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN2ICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN1ICTL_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
    }
    Bits "AFE_ML_LANE1_AEQ_GAIN1ICTL_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_11" {
    Offset:  0x000538
    Description: "Equalizer Control register 11"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
    }
    Bits "AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_12" {
    Offset:  0x00053C
    Description: "Equalizer Control register 12"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_SW1_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW1_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW1_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW1_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_13" {
    Offset:  0x000540
    Description: "Equalizer Control register 13"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_SW2_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW2_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW2_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW2_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_14" {
    Offset:  0x000544
    Description: "Equalizer Control register 14"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_SW2_SPLIT_INC" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_SPLIT_INC" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW2_SPLIT_INC" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_SPLIT_INC" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW1_SPLIT_INC" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_SPLIT_INC" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW1_SPLIT_INC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_SPLIT_INC" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW2_INC" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_INC" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW2_INC" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_INC" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW1_INC" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_INC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW1_INC" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_INC" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_15" {
    Offset:  0x000548
    Description: "Equalizer Control register 15"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ1_SW1_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW1_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW1_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ_SW2_SPLIT44" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE1_AEQ_SW1_SPLIT44" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE1_AEQ_SW2_SPLIT53" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
    }
    Bits "AFE_ML_LANE1_AEQ_SW1_SPLIT53" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_16" {
    Offset:  0x00054C
    Description: "Equalizer Control register 16"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ1_SW2_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ1_SW2_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ0_SW2_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW1_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW1_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW1_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_17" {
    Offset:  0x000550
    Description: "Equalizer Control register 17"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x04300000

    Bits "AFE_ML_LANE1_AEQ_TAP2_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap2"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP2_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap2"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP1_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap1"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP1_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap1"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW2_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ3_SW2_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE1_AEQ2_SW2_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_18" {
    Offset:  0x000554
    Description: "Equalizer Control register 18"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000808

    Bits "AFE_ML_LANE1_AEQ_TAPOS_O_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE1_AEQ_TAPOS_O_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE1_AEQ_TAPOS_E_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE1_AEQ_TAPOS_E_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP4_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap4"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP4_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap4"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP3_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap3"
    }
    Bits "AFE_ML_LANE1_AEQ_TAP3_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap3"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_23" {
    Offset:  0x000568
    Description: "Equalizer Control register 23"
    Read Mask:   0x0F3F0F00
    Write Mask:  0x0F3F0F00
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_CDR_RST_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
    }
    Bits "AFE_ML_LANE1_AEQ_SAVED_STATUS_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select the AEQ stage for reporting the 'saved' status"
    }
    Bits "AFE_ML_LANE1_AEQ_TESTBUS_SEL" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
    }
    Bits "AFE_ML_LANE1_EYEMEAS_NOERR_CNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Disable of Error Counting for speed"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_24" {
    Offset:  0x00056C
    Description: "Equalizer Control register 24"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x100F07F1

    Bits "AFE_ML_LANE1_LMS_REFCTL_CFG" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
    }
    Bits "AFE_ML_LANE1_LMS_REFCTL" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Err Refctl value to use for LMS DFE adaptation"
    }
    Bits "AFE_ML_LANE1_LMS_DURATION_CFG" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
    }
    Bits "AFE_ML_LANE1_LMS_ACDC_MEAS_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for allowing LMS state to get new AC/DCMeas values"
    }
    Bits "AFE_ML_LANE1_LMS_FILTER_ODD" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects which side is filtered out if the filter enabled"
    }
    Bits "AFE_ML_LANE1_LMS_EVENODD_FILTER_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for filtering half of the samples"
    }
    Bits "AFE_ML_LANE1_LMS_FORCE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AEQ State to stay in LMS mode for debug"
    }
    Bits "AFE_ML_LANE1_LMS_VIDEO_OPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to allow LMS DFE process to run during VIDEO"
    }
    Bits "AFE_ML_LANE1_LMS_TAPOS_O_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Odd stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAPOS_E_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Even stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAP4_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T4 DFE Tap4 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAP3_SEL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T3 DFE Tap3 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAP2_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T2 DFE Tap2 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAP1_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T1 DFE Tap1 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_TAP0_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0 (gain) stage of DFE LMS"
    }
    Bits "AFE_ML_LANE1_LMS_FLOW_POS" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
    }
    Bits "AFE_ML_LANE1_LMS_BYPASS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS Adaptation bypass.  1=No DFE LMS"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_25" {
    Offset:  0x000570
    Description: "Equalizer Control register 25"
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10111111

    Bits "AFE_ML_LANE1_LMS_TOS_POLARITY" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS TOS influence polarity"
    }
    Bits "AFE_ML_LANE1_LMS_T4_POLARITY" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T4 influence polarity"
    }
    Bits "AFE_ML_LANE1_LMS_T3_POLARITY" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T3 influence polarity"
    }
    Bits "AFE_ML_LANE1_LMS_T2_POLARITY" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T2 influence polarity"
    }
    Bits "AFE_ML_LANE1_LMS_T1_POLARITY" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T1 influence polarity"
    }
    Bits "AFE_ML_LANE1_LMS_TOS_STEP" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE1_LMS_T4_STEP" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE1_LMS_T3_STEP" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE1_LMS_T2_STEP" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE1_LMS_T1_STEP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE1_LMS_T0_STEP" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
  }

  Register "AFE_ML_LANE1_EQ_CTRL_26" {
    Offset:  0x000574
    Description: "Equalizer Control register 26"
    Read Mask:   0x1F77377F
    Write Mask:  0x1F77377F
    Reset Value: 0x01112224

    Bits "AFE_ML_LANE1_ALTDV_SAMPLE_LIMIT" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
    }
    Bits "AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_N" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
    }
    Bits "AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_P" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
    }
    Bits "AFE_ML_LANE1_LMS_T4_HALF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE1_LMS_T3_HALF_RANGE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE1_LMS_T2_HALF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE1_LMS_T1_HALF_RANGE" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE1_LMS_AUTO_RANGE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable LMS result to auto re-define Tap search range"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE0_0" {
    Offset:  0x000578
    Description: "CTLE CURVE0_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE0" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE0" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE0" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE0" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE0" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE0" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE0" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE0" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE0" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE0" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE0" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE0_1" {
    Offset:  0x00057C
    Description: "CTLE CURVE0_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE0" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE0" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE0" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE0" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE0_2" {
    Offset:  0x000580
    Description: "CTLE CURVE0_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE0" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE0" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE0" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE0" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE0" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE1_0" {
    Offset:  0x000584
    Description: "CTLE CURVE1_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE1" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE1" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE1" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE1" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE1" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE1" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE1" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE1" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE1" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE1_1" {
    Offset:  0x000588
    Description: "CTLE CURVE1_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE1" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE1_2" {
    Offset:  0x00058C
    Description: "CTLE CURVE1_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE1" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE1" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE1" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE1" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE2_0" {
    Offset:  0x000590
    Description: "CTLE CURVE2_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE2" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE2" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE2" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE2" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE2" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE2" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE2" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE2" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE2" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE2" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE2" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE2_1" {
    Offset:  0x000594
    Description: "CTLE CURVE2_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE2" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE2" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE2" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE2_2" {
    Offset:  0x000598
    Description: "CTLE CURVE2_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE2" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE2" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE2" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE2" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE3_0" {
    Offset:  0x00059C
    Description: "CTLE CURVE3_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE3" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE3" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE3" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE3" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE3" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE3" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE3" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE3" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE3" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE3" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE3" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE3" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE3" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE3_1" {
    Offset:  0x0005A0
    Description: "CTLE CURVE3_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE3" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE3" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE3" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE3_2" {
    Offset:  0x0005A4
    Description: "CTLE CURVE3_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE3" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE3" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE3" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE3" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE4_0" {
    Offset:  0x0005A8
    Description: "CTLE CURVE4_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE4" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE4" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE4" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE4" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE4" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE4" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE4" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE4" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE4" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE4" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE4" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE4" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE4" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE4_1" {
    Offset:  0x0005AC
    Description: "CTLE CURVE4_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE4" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE4" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE4" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE4_2" {
    Offset:  0x0005B0
    Description: "CTLE CURVE4_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE4" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE4" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE4" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE4" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE5_0" {
    Offset:  0x0005B4
    Description: "CTLE CURVE5_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE5" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE5" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE5" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE5" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE5" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE5" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE5" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE5" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE5" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE5" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE5" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE5" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE5" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE5_1" {
    Offset:  0x0005B8
    Description: "CTLE CURVE5_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE5" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE5" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE5" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE5" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE5_2" {
    Offset:  0x0005BC
    Description: "CTLE CURVE5_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE5" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE5" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE5" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE5" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE5" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE6_0" {
    Offset:  0x0005C0
    Description: "CTLE CURVE6_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE6" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE6" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE6" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE6" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE6" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE6" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE6" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE6" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE6" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE6" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE6" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE6" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE6" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE6_1" {
    Offset:  0x0005C4
    Description: "CTLE CURVE6_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE6" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE6" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE6" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE6" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE6_2" {
    Offset:  0x0005C8
    Description: "CTLE CURVE6_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE6" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE6" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE6" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE6" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE6" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE7_0" {
    Offset:  0x0005CC
    Description: "CTLE CURVE7_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE7" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE7" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE7" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE7" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE7" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE7" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE7" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE7" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE7" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE7" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE7" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE7" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE7" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE7_1" {
    Offset:  0x0005D0
    Description: "CTLE CURVE7_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE7" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE7" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE7" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE7" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE7_2" {
    Offset:  0x0005D4
    Description: "CTLE CURVE7_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE7" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE7" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE7" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE7" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE7" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE8_0" {
    Offset:  0x0005D8
    Description: "CTLE CURVE8_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE8" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE8" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE8" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE8" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE8" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE8" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE8" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE8" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE8" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE8" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE8" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE8" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE8" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE8" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE8_1" {
    Offset:  0x0005DC
    Description: "CTLE CURVE8_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE8" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE8" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE8_2" {
    Offset:  0x0005E0
    Description: "CTLE CURVE8_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE8" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE8" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE8" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE8" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE8" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE9_0" {
    Offset:  0x0005E4
    Description: "CTLE CURVE9_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE9" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE9" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE9" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE9" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE9" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE9" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE9" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE9" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE9" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE9" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE9" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE9" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE9" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE9" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE9_1" {
    Offset:  0x0005E8
    Description: "CTLE CURVE9_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE9" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE9" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE9" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE9" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE9_2" {
    Offset:  0x0005EC
    Description: "CTLE CURVE9_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE9" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE9" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE9" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE9" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE9" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE10_0" {
    Offset:  0x0005F0
    Description: "CTLE CURVE10_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE10" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE10" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE10" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE10" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE10" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE10" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE10" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE10" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE10" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE10" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE10" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE10" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE10" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE10" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE10_1" {
    Offset:  0x0005F4
    Description: "CTLE CURVE10_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE10" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE10" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE10" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE10" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE10_2" {
    Offset:  0x0005F8
    Description: "CTLE CURVE10_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE10" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE10" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE10" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE10" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE10" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE11_0" {
    Offset:  0x0005FC
    Description: "CTLE CURVE11_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE11" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE11" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE11" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE11" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE11" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE11" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE11" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE11" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE11" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE11" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE11" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE11" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE11" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE11" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE11" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE11_1" {
    Offset:  0x000604
    Description: "CTLE CURVE11_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE11" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE11" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE11" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE11" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE11_2" {
    Offset:  0x000608
    Description: "CTLE CURVE11_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE11" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE11" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE11" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE11" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE11" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE12_0" {
    Offset:  0x00060C
    Description: "CTLE CURVE12_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE12" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE12" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE12" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE12" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE12" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE12" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE12" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE12" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE12" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE12" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE12" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE12" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE12" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE12" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE12" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE12_1" {
    Offset:  0x000610
    Description: "CTLE CURVE12_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE12" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE12" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE12" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE12" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE12_2" {
    Offset:  0x000614
    Description: "CTLE CURVE12_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE12" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE12" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE12" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE12" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE12" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE13_0" {
    Offset:  0x000618
    Description: "CTLE CURVE13_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE13" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE13" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE13" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE13" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE13" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE13" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE13" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE13" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE13" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE13" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE13" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE13" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE13" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE13" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE13" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE13_1" {
    Offset:  0x00061C
    Description: "CTLE CURVE13_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE13" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE13" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE13" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE13" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE13_2" {
    Offset:  0x000620
    Description: "CTLE CURVE13_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE13" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE13" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE13" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE13" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE13" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE14_0" {
    Offset:  0x000624
    Description: "CTLE CURVE14_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE14" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE14" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE14" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE14" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE14" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE14" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE14" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE14" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE14" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE14" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE14" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE14" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE14" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE14" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE14" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE14_1" {
    Offset:  0x000628
    Description: "CTLE CURVE14_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE14" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE14" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE14" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE14" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE14_2" {
    Offset:  0x00062C
    Description: "CTLE CURVE14_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE14" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE14" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE14" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE14" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE14" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE15_0" {
    Offset:  0x000630
    Description: "CTLE CURVE15_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE15" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE15" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE15" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE15" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE15" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE15" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE15" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE15" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE15" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE15" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE15" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE15" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE15" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE15" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE15" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE15_1" {
    Offset:  0x000634
    Description: "CTLE CURVE15_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE15" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE15" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE15" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE15" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE15_2" {
    Offset:  0x000638
    Description: "CTLE CURVE15_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE15" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE15" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE15" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE15" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE15" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE_RST_0" {
    Offset:  0x00063C
    Description: "CTLE CURVE_RST_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE_RST" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE_RST" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_CURVE_RST" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_CURVE_RST" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_CURVE_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_CURVE_RST" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_CURVE_RST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_CURVE_RST" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_CURVE_RST" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_CURVE_RST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_CURVE_RST" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_CURVE_RST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_CURVE_RST" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_CURVE_RST" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_CURVE_RST" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE_RST_1" {
    Offset:  0x000640
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE_RST" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE_RST" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE_RST" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE_RST" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_CTLE_CURVE_RST_2" {
    Offset:  0x000644
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_CURVE_RST" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE_RST" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE_RST" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_CURVE_RST" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_CURVE_RST" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_0" {
    Offset:  0x000648
    Description: "Lane CTRL 0, Lane2"
    Read Mask:   0xFF3F7FFF
    Write Mask:  0xFF3F7FFF
    Reset Value: 0xFF3B0A45

    Bits "AFE_ML_LANE2_EYE_F_BYPASS" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for FINE Eye Cal"
    }
    Bits "AFE_ML_LANE2_EYE_BYPASS" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for Eye Measure"
    }
    Bits "AFE_ML_LANE2_PIOFFS_BYPASS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for PI-Offset calibration"
    }
    Bits "AFE_ML_LANE2_DC_BYPASS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for DC Measure"
    }
    Bits "AFE_ML_LANE2_AC_BYPASS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for AC Measure"
    }
    Bits "AFE_ML_LANE2_REFCTL_BYPASS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
    }
    Bits "AFE_ML_LANE2_OFFC_TPS1_BYPASS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Offset Taps during TPS1"
    }
    Bits "AFE_ML_LANE2_OFFC_BYPASS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Adder Offset Cancellation"
    }
    Bits "AFE_ML_LANE2_AEQ_SOFT_RESET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
    }
    Bits "AFE_ML_LANE2_CLKEDGE_SEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
    }
    Bits "AFE_ML_LANE2_CONF_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM config load. Pulse high to load."
    }
    Bits "AFE_ML_LANE2_CMCNTL" {
      Position: 10..9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
    }
    Bits "AFE_ML_LANE2_RXTAPCNTL" {
      Position: 8..7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE bias control: 94%%: 75%%: 63%%: 54%%"
    }
    Bits "AFE_ML_LANE2_TERMHIGHZ" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Rterm HighZ enable"
    }
    Bits "AFE_ML_LANE2_TERMCMHIGH" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set input Common Mode to Vdd"
    }
    Bits "AFE_ML_LANE2_TERMCNTL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Rterm control - typical"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_1" {
    Offset:  0x00064C
    Description: "Lane CTRL 1, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_SATRANGE_SEL" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Integral loop saturation range.value represents highest saturation"
    }
    Bits "AFE_ML_LANE2_TAP4_SEL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP4_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAP4_CONF" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP4_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP4 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE2_TAP3_POLARITY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP3 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE2_TAP3_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP3_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAP3_CONF" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP2_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP2 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE2_TAP2_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP2_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAP2_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP1_POLARITY" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP1 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE2_TAP1_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP1_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAP1_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_2" {
    Offset:  0x000650
    Description: "Lane CTRL 2, Lane2"
    Read Mask:   0xFF6FFF7F
    Write Mask:  0xFF6FFF7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_PI_CTRL_Q_OFFS" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
    }
    Bits "AFE_ML_LANE2_PI_CTRL_SEL" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
    }
    Bits "AFE_ML_LANE2_CTLE_CURVE_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects CTLE_CURVE_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_CTLE_CURVE_CONF" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve# - Programmed value"
    }
    Bits "AFE_ML_LANE2_TAPOS_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAPOS Polarity because of design changes"
    }
    Bits "AFE_ML_LANE2_TAPOS_O_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_O_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAPOS_O_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE2_TAPOS_E_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_E_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE2_TAPOS_E_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_3" {
    Offset:  0x000654
    Description: "Lane CTRL 3, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CTLE_PK2_CCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK1_CCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_VGA_CCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA CapCTRL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN2_BWE_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN1_BWE_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK2_BWE_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK1_BWE_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_VGA_BWE_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA BWE Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_4" {
    Offset:  0x000658
    Description: "Lane CTRL 4, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CTLE_VGA_ICTL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA ICTL Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN2_RCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN1_RCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK2_RCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RSE Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK1_RCTRL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_VGA_RCTRL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN2_CCTRL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN1_CCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_5" {
    Offset:  0x00065C
    Description: "Lane CTRL 5, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CTLE_GAIN1_RSCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK2_RSCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK1_RSCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_VGA_RSCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN2_ICTL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN1_ICTL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK2_ICTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_PK1_ICTL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 ICTL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_6" {
    Offset:  0x000660
    Description: "Lane CTRL 6, Lane2"
    Read Mask:   0xFFFF77FF
    Write Mask:  0xFFFF77FF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_RXDFE_ADDOCTL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Output Stage Ctrl"
    }
    Bits "AFE_ML_LANE2_RXDFE_ADDICTL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Input Stage Ctrl"
    }
    Bits "AFE_ML_LANE2_RXDFE_OUTGAIN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Out buffer DC gain enable"
    }
    Bits "AFE_ML_LANE2_RXDFE_DCGAIN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE buffer DC gain enable"
    }
    Bits "AFE_ML_LANE2_CTLEBIASCTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the CTLEBIASCTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE2_CTLE_GAIN2_RSCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 RS CTRL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_7" {
    Offset:  0x000664
    Description: "Lane CTRL 7, Lane2"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000040

    Bits "AFE_ML_LANE2_PI_PROP_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_8" {
    Offset:  0x000668
    Description: "Lane CTRL 8, Lane2"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000010

    Bits "AFE_ML_LANE2_PI_INTEGRAL_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_9" {
    Offset:  0x00066C
    Description: "Lane CTRL 9, Lane2"
    Read Mask:   0xF7FFFFFF
    Write Mask:  0xF7FFFFFF
    Reset Value: 0x00000086

    Bits "AFE_ML_LANE2_RBIAS_TRIM" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE bias circuit Rtrim settings"
    }
    Bits "AFE_ML_LANE2_GAIN_RLOAD_TRIM" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE2_GAIN_RLOAD_CTRL" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load rtrim control"
    }
    Bits "AFE_ML_LANE2_PK2_RLOAD_CTRL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load rtrim control"
    }
    Bits "AFE_ML_LANE2_PK2_RLOAD_TRIM" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE2_DCCPD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC PowerDown for ODS Clock network"
    }
    Bits "AFE_ML_LANE2_DCCCNTL" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC Control Configuration"
    }
    Bits "AFE_ML_LANE2_VGAPK_RLOAD_TRIM" {
      Position: 12..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE2_VGAPK_RLOAD_CTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load rtrim control"
    }
    Bits "AFE_ML_LANE2_EI_HYST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
    }
    Bits "AFE_ML_LANE2_VAC_TARGET" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "EI threshold setting for reference generator-310mV with ~10mV steps"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_10" {
    Offset:  0x000670
    Description: "Lane CTRL 10, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x3FE00005

    Bits "AFE_ML_LANE2_BB_CTRL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00003FE0
      Comment:  "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
    }
    Bits "AFE_ML_LANE2_ATEST_CTRL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Analog Test Ctrl for TYPEC RX"
    }
    Bits "AFE_ML_LANE2_TERMVCMRCTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TERMination VCM Resistor control"
    }
    Bits "AFE_ML_LANE2_REG_HIGHBIASCUR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bias control for DFE"
    }
    Bits "AFE_ML_LANE2_BITCDR_GATEX_DV_CTRL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE2_BITCDR_GATEX_HW_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for HW to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE2_BITCDR_CLK_GATEX" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "BitCDR Clk Gate Function Added for LFPS mode"
    }
  }

  Register "AFE_ML_LANE2_LANE_CTRL_11" {
    Offset:  0x000674
    Description: "Lane CTRL 11, Lane2"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_ALT_DATAVALID_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
    }
  }

  Register "AFE_ML_LANE2_CDR_CTRL_0" {
    Offset:  0x000678
    Description: "ML CDR Control register 0"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_PI_INT_FILT_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI Integral loop filter select: 0-Titan, 1-Tesla"
    }
    Bits "AFE_ML_LANE2_INTBLOCK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables integral loop to be disabled"
    }
    Bits "AFE_ML_LANE2_PI_FREEZE_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Freeze the PI control output"
    }
    Bits "AFE_ML_LANE2_CDR_TESTBUS_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX CDR testbus select, controls cdr_testbusoutput"
    }
  }

  Register "AFE_ML_LANE2_ODS_CTRL" {
    Offset:  0x00067C
    Description: "Control for ODS"
    Read Mask:   0x00FF300A
    Write Mask:  0x00FF300A
    Reset Value: 0x00000008

    Bits "AFE_ML_LANE2_ODS_PI_CTRL_ADJ" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase adjustment for ODS PI code"
    }
    Bits "AFE_ML_LANE2_ERRDATASEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
    }
    Bits "AFE_ML_LANE2_ODS_SYNC_ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock synchronization enable, should be highERRCLKEN=1"
    }
    Bits "AFE_ML_LANE2_ODS_ENABLE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Overall ODS mode enable"
    }
  }

  Register "AFE_ML_LANE2_AFE_CTRL_0" {
    Offset:  0x000680
    Description: "AFE Control 0"
    Read Mask:   0x7FFFFFFF
    Write Mask:  0x7FFFFFFF
    Reset Value: 0x003F0C00

    Bits "AFE_ML_LANE2_PICAPCNTL" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
    }
    Bits "AFE_ML_LANE2_PIBIASCNTL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
    }
    Bits "AFE_ML_LANE2_PIICNTL" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "PI pre-buffer current control - data rate dependent"
    }
    Bits "AFE_ML_LANE2_CTLEOFFSETAMPGAIN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset AMP Gain configuration"
    }
    Bits "AFE_ML_LANE2_CTLEOFFSETCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Control"
    }
    Bits "AFE_ML_LANE2_CTLEOFFSETSEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Select"
    }
    Bits "AFE_ML_LANE2_CTLEOFFSETAMPEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Amp Enable"
    }
    Bits "AFE_ML_LANE2_CTLELOWBIAS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
    }
    Bits "AFE_ML_LANE2_PIPRELOADHI" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
    }
    Bits "AFE_ML_LANE2_BITCDR_DIV2ENX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit CDR clock divider; 0=2, 1=4"
    }
    Bits "AFE_ML_LANE2_CDR_INVCLK_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CDR clock"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_0" {
    Offset:  0x000684
    Description: "Equalizer Control Min-Max 0"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04C81000

    Bits "AFE_ML_LANE2_TAPOS_MIN" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE2_TAP4_MIN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
    }
    Bits "AFE_ML_LANE2_TAP3_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE2_TAP2_MIN" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE2_TAP1_MIN" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_1" {
    Offset:  0x000688
    Description: "Equalizer Control Min-Max 1"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04481030

    Bits "AFE_ML_LANE2_TAPOS_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE2_TAP4_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
    }
    Bits "AFE_ML_LANE2_TAP3_MAX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE2_TAP2_MAX" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE2_TAP1_MAX" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000030
      Comment:  "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_2" {
    Offset:  0x00068C
    Description: "Equalizer Control Min-Max 2"
    Read Mask:   0x60FF0000
    Write Mask:  0x60FF0000
    Reset Value: 0x60F00000

    Bits "AFE_ML_LANE2_CTLE_CURVE_REFINE_CNT" {
      Position: 30..29
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "# of CURVEs that can proceed in the Curve/REFINE mode."
    }
    Bits "AFE_ML_LANE2_CTLE_CURVE_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "CTLE Curves Max Value"
    }
    Bits "AFE_ML_LANE2_CTLE_CURVE_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Curves Min Value"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_3" {
    Offset:  0x000690
    Description: "Equalizer Control Min-Max 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF00FF00

    Bits "AFE_ML_LANE2_BW_EN_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE2_BW_EN_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE2_PK_RC_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "PK RC Composite Max"
    }
    Bits "AFE_ML_LANE2_PK_RC_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PK RC Composite Min"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_4" {
    Offset:  0x000694
    Description: "Equalizer Control Min-Max 4"
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x1F00FF00

    Bits "AFE_ML_LANE2_RS_CTRL_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "CTLE RS CTRL Max"
    }
    Bits "AFE_ML_LANE2_RS_CTRL_MIN" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE RS CTRL Min"
    }
    Bits "AFE_ML_LANE2_ICTL_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "VGA and PK ICTL Composite Max"
    }
    Bits "AFE_ML_LANE2_ICTL_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VGA and PK ICTL Composite Min"
    }
  }

  Register "AFE_ML_LANE2_EQ_MINMAX_5" {
    Offset:  0x000698
    Description: "Equalizer Control Min-Max 5"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80088020

    Bits "AFE_ML_LANE2_PI_INTEGRAL_STEP_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Integral Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE2_PI_INTEGRAL_STEP_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
    Bits "AFE_ML_LANE2_PI_PROP_STEP_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Prop Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE2_PI_PROP_STEP_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_0" {
    Offset:  0x00069C
    Description: "Equalizer Control register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00D5A2C0

    Bits "AFE_ML_LANE2_ODSSYNC_WAIT_CFG" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
    }
    Bits "AFE_ML_LANE2_ODSDIV_SYNC_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
    }
    Bits "AFE_ML_LANE2_ADAPT_PI_OFFS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
    }
    Bits "AFE_ML_LANE2_PI_SHIFT_RIGHT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for getting finer PI-offset by dividing by 2"
    }
    Bits "AFE_ML_LANE2_LOOP_SUM_PI" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Loop and sum mode for PI-ADAPT"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT_PI" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum PI option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_DCMEAS_OPT" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option for DC Measure"
    }
    Bits "AFE_ML_LANE2_PIADAPT_SAMPLE_LIMIT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for PI-ADAPT"
    }
    Bits "AFE_ML_LANE2_CONSEC_CNT_DC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Configuration for DC Measure, how many consecutive bits for DCMEAS"
    }
    Bits "AFE_ML_LANE2_PI_ERR_OFFS_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
    }
    Bits "AFE_ML_LANE2_PI_CTRL_ERR_AEQ" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
    }
    Bits "AFE_ML_LANE2_AC_SAMPLE_LIMIT" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE2_PI_Q_ERR_CODE_SWAP" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
    }
    Bits "AFE_ML_LANE2_ERRCLK_PWROPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
    }
    Bits "AFE_ML_LANE2_EI_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE2_ERRCLK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
    }
    Bits "AFE_ML_LANE2_OFFS_CANC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable offset cancellation"
    }
    Bits "AFE_ML_LANE2_LPBKEN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
    }
    Bits "AFE_ML_LANE2_FORCE_EI_VAL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "data_valid value to be forced when FORCE_EIEN=1"
    }
    Bits "AFE_ML_LANE2_FORCE_EIEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable register force for data_valid"
    }
    Bits "AFE_ML_LANE2_EIX_DC_COMPARE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare dc measurement during check for idle"
    }
    Bits "AFE_ML_LANE2_EIX_AC_COMPARE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare ac measurement during check for idle"
    }
    Bits "AFE_ML_LANE2_EIX_MEAS_OPT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to perform ac/dc measurement during check for idle"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_1" {
    Offset:  0x0006A0
    Description: "Equalizer Control register 1"
    Read Mask:   0x00DFFFFF
    Write Mask:  0x00DFFFFF
    Reset Value: 0x001C8000

    Bits "AFE_ML_LANE2_OFFS_AEQ_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls OFFS AEQ stage influence polarity"
    }
    Bits "AFE_ML_LANE2_AEQ_BYPASS_SECONDARY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
    }
    Bits "AFE_ML_LANE2_CLKPAT6_ERR_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
    }
    Bits "AFE_ML_LANE2_CONSEC6_ERR_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
    }
    Bits "AFE_ML_LANE2_OFFC_ENGINE_MODE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to use engine vote tally for OFFC optimization"
    }
    Bits "AFE_ML_LANE2_EYE_MEAS_RG_OFFC" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Separate enable for Return-to-Gold for OFFC TPS1"
    }
    Bits "AFE_ML_LANE2_OFFC_TPS1_DO_MEAS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Just Measuring during OFFC_TPS1"
    }
    Bits "AFE_ML_LANE2_AEQ_WAIT_LIMIT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Wait counter programming inside FSM"
    }
    Bits "AFE_ML_LANE2_ENGINE_WAIT_CDR" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
    }
    Bits "AFE_ML_LANE2_PITRANS_WAIT_CFG" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI_TRANS wait period between individual PI changes"
    }
    Bits "AFE_ML_LANE2_ENGINE_PWAIT_CFG" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine extra wait period for patter check mode"
    }
    Bits "AFE_ML_LANE2_ENGINE_WAIT_CFG2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for Sweep CTLE variable"
    }
    Bits "AFE_ML_LANE2_ENGINE_WAIT_CFG1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for PI offs changes"
    }
    Bits "AFE_ML_LANE2_EISWEEP_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Idle Exit process to sweep variables."
    }
    Bits "AFE_ML_LANE2_IDLE_CHECK_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Idle detector check frequency in normal mode"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_2" {
    Offset:  0x0006A4
    Description: "Equalizer Control register 2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x29442200

    Bits "AFE_ML_LANE2_EYE_MEAS_RG" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to start at gold for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE2_EYE_MEAS_RZ" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to return to zero for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE2_EYE_DATA_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
    }
    Bits "AFE_ML_LANE2_PIADAPT_REFTGT_OPT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If Enabled, forces the REFTGT to 0 for PIADAPT"
    }
    Bits "AFE_ML_LANE2_DFESMPLFORCE" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
    }
    Bits "AFE_ML_LANE2_FORCE_CANCEL" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Cancels current AEQ sweep upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE2_FORCE_VADAPT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
    }
    Bits "AFE_ML_LANE2_TIME_LIMIT_OPT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to double the timeout limit when timeout enabled"
    }
    Bits "AFE_ML_LANE2_TIMEOUT_EN_IN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
    }
    Bits "AFE_ML_LANE2_FLT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable FLT modeis needed  when idle exit is needed outside of TP1."
    }
    Bits "AFE_ML_LANE2_PI_TRANS" {
      Position: 21..19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
    }
    Bits "AFE_ML_LANE2_PI_TRANS_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for careful transition of PI code to avoid jumps"
    }
    Bits "AFE_ML_LANE2_VIDEO_ADAPT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
    }
    Bits "AFE_ML_LANE2_VIDEO_ADAPT_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
    }
    Bits "AFE_ML_LANE2_REFINE_REF_TGT_F" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements in Fine Eye Measure"
    }
    Bits "AFE_ML_LANE2_REFINE_REF_TGT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT_F" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT_AC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_EYEMEAS_LOOP_LIMIT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop count (default 0 = 1 loop)"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_3" {
    Offset:  0x0006A8
    Description: "Equalizer Control register 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x144080A0

    Bits "AFE_ML_LANE2_LOOP_SUM_MEAS_AC" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the amplitude measure"
    }
    Bits "AFE_ML_LANE2_LOOP_SUM_MEAS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the eye measure"
    }
    Bits "AFE_ML_LANE2_CHECK_PI_PN_MEAS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for checking both sides of the eye for force-meaure"
    }
    Bits "AFE_ML_LANE2_SAMPLE_LIMIT_MEAS" {
      Position: 28..26
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for FORCE-MEASURE for the eye measure"
    }
    Bits "AFE_ML_LANE2_EYEMEAS_LOOP_EN_MEAS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eyemeas Loop Mode enable for FORCE-MEASURE"
    }
    Bits "AFE_ML_LANE2_FORCE_MEASURE" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AC/DC measure upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE2_REFINE_MODE_MEAS" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT_MEAS" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_EYE_ERR_THR_MEAS" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE2_OFFC_DATA_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
    }
    Bits "AFE_ML_LANE2_CHECK_PI_PN_OFFC" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Check both plus and minus sides of eye."
    }
    Bits "AFE_ML_LANE2_OFFC_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sample limit for OFFC"
    }
    Bits "AFE_ML_LANE2_REFINE_REF_TGT_OFFC" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE2_OFFC_TP1_SAMPLE_LIMIT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for OFFC_TPS1"
    }
    Bits "AFE_ML_LANE2_REFINE_MODE_OFFC" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT_OFFC" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum total for OFFC"
    }
    Bits "AFE_ML_LANE2_LOOP_SUM_OFFC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum option for OFFC during TPS1"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_4" {
    Offset:  0x0006AC
    Description: "Equalizer Control register 4"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5555F000

    Bits "AFE_ML_LANE2_AEQ3_REFINE_MODE_F_IN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage3:"
    }
    Bits "AFE_ML_LANE2_AEQ2_REFINE_MODE_F_IN" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage2:"
    }
    Bits "AFE_ML_LANE2_AEQ1_REFINE_MODE_F_IN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage1:"
    }
    Bits "AFE_ML_LANE2_AEQ0_REFINE_MODE_F_IN" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage0:"
    }
    Bits "AFE_ML_LANE2_AEQ3_REFINE_MODE_IN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage3:"
    }
    Bits "AFE_ML_LANE2_AEQ2_REFINE_MODE_IN" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage2:"
    }
    Bits "AFE_ML_LANE2_AEQ1_REFINE_MODE_IN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage1:"
    }
    Bits "AFE_ML_LANE2_AEQ0_REFINE_MODE_IN" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE2_CHECK_PI_PN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Enables pos+neg pi offset check, Per AEQ Flow Stage."
    }
    Bits "AFE_ML_LANE2_LOOP_SUM_EN_F" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE2_LOOP_SUM_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE2_EYEMEAS_LOOP_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop enable Per AEQ Flow Stage."
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_5" {
    Offset:  0x0006B0
    Description: "Equalizer Control register 5"
    Read Mask:   0xFFFF3F3F
    Write Mask:  0xFFFF3F3F
    Reset Value: 0xFF000000

    Bits "AFE_ML_LANE2_AEQ3_FS_MAX" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
    }
    Bits "AFE_ML_LANE2_AEQ2_FS_MAX" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
    }
    Bits "AFE_ML_LANE2_AEQ1_FS_MAX" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
    }
    Bits "AFE_ML_LANE2_AEQ0_FS_MAX" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_LOOPSUM_LIMIT0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE2_EYE_ERR_THR3" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE2_EYE_ERR_THR2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE2_EYE_ERR_THR1" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE2_EYE_ERR_THR0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_6" {
    Offset:  0x0006B4
    Description: "Equalizer Control register 6"
    Read Mask:   0xFFFF7777
    Write Mask:  0xFFFF7777
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_SAMPLE_FINE_LIMIT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE2_AEQ2_SAMPLE_FINE_LIMIT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE2_AEQ1_SAMPLE_FINE_LIMIT" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE2_AEQ0_SAMPLE_FINE_LIMIT" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE2_AEQ3_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE2_AEQ2_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE2_AEQ1_SAMPLE_LIMIT" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE2_AEQ0_SAMPLE_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_7" {
    Offset:  0x0006B8
    Description: "Equalizer Control register 7"
    Read Mask:   0xFFFFF7FF
    Write Mask:  0xFFFFF7FF
    Reset Value: 0x00FFF023

    Bits "AFE_ML_LANE2_AEQ_PK_RC_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PKRC"
    }
    Bits "AFE_ML_LANE2_AEQ_PK_RC_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PKRC"
    }
    Bits "AFE_ML_LANE2_AEQ3_REFINE_RANGE" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE2_AEQ2_REFINE_RANGE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE2_AEQ1_REFINE_RANGE" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE2_AEQ_REFINE_SW_EN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
    }
    Bits "AFE_ML_LANE2_AEQ_CURVE_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "AEQ Sweep2 Variable Curve Select per stage"
    }
    Bits "AFE_ML_LANE2_AEQ_CURVE_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Sweep1 Variable Curve select per stage"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_8" {
    Offset:  0x0006BC
    Description: "Equalizer Control register 8"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_GAIN1BW_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN1BW_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_PK2BW_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_PK2BW_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_PK1BW_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_PK1BW_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_VGABW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_VGABW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_9" {
    Offset:  0x0006C0
    Description: "Equalizer Control register 9"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_PK2ICTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_PK2ICTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_PK1ICTL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_PK1ICTL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_VGAICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_VGAICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN2BW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN2BW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_10" {
    Offset:  0x0006C4
    Description: "Equalizer Control register 10"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE2_AEQ_RS_CTRL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE2_AEQ_RS_CTRL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN2ICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN2ICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN1ICTL_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
    }
    Bits "AFE_ML_LANE2_AEQ_GAIN1ICTL_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_11" {
    Offset:  0x0006C8
    Description: "Equalizer Control register 11"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
    }
    Bits "AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_12" {
    Offset:  0x0006CC
    Description: "Equalizer Control register 12"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_SW1_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW1_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW1_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW1_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_13" {
    Offset:  0x0006D0
    Description: "Equalizer Control register 13"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_SW2_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW2_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW2_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW2_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_14" {
    Offset:  0x0006D4
    Description: "Equalizer Control register 14"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_SW2_SPLIT_INC" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_SPLIT_INC" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW2_SPLIT_INC" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_SPLIT_INC" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW1_SPLIT_INC" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_SPLIT_INC" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW1_SPLIT_INC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_SPLIT_INC" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW2_INC" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_INC" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW2_INC" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_INC" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW1_INC" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_INC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW1_INC" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_INC" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_15" {
    Offset:  0x0006D8
    Description: "Equalizer Control register 15"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ1_SW1_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW1_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW1_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ_SW2_SPLIT44" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE2_AEQ_SW1_SPLIT44" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE2_AEQ_SW2_SPLIT53" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
    }
    Bits "AFE_ML_LANE2_AEQ_SW1_SPLIT53" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_16" {
    Offset:  0x0006DC
    Description: "Equalizer Control register 16"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ1_SW2_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ1_SW2_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ0_SW2_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW1_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW1_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW1_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_17" {
    Offset:  0x0006E0
    Description: "Equalizer Control register 17"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x04300000

    Bits "AFE_ML_LANE2_AEQ_TAP2_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap2"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP2_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap2"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP1_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap1"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP1_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap1"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW2_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ3_SW2_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE2_AEQ2_SW2_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_18" {
    Offset:  0x0006E4
    Description: "Equalizer Control register 18"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000808

    Bits "AFE_ML_LANE2_AEQ_TAPOS_O_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE2_AEQ_TAPOS_O_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE2_AEQ_TAPOS_E_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE2_AEQ_TAPOS_E_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP4_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap4"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP4_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap4"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP3_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap3"
    }
    Bits "AFE_ML_LANE2_AEQ_TAP3_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap3"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_23" {
    Offset:  0x0006F8
    Description: "Equalizer Control register 23"
    Read Mask:   0x0F3F0F00
    Write Mask:  0x0F3F0F00
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_CDR_RST_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
    }
    Bits "AFE_ML_LANE2_AEQ_SAVED_STATUS_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select the AEQ stage for reporting the 'saved' status"
    }
    Bits "AFE_ML_LANE2_AEQ_TESTBUS_SEL" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
    }
    Bits "AFE_ML_LANE2_EYEMEAS_NOERR_CNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Disable of Error Counting for speed"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_24" {
    Offset:  0x0006FC
    Description: "Equalizer Control register 24"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x100F07F1

    Bits "AFE_ML_LANE2_LMS_REFCTL_CFG" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
    }
    Bits "AFE_ML_LANE2_LMS_REFCTL" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Err Refctl value to use for LMS DFE adaptation"
    }
    Bits "AFE_ML_LANE2_LMS_DURATION_CFG" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
    }
    Bits "AFE_ML_LANE2_LMS_ACDC_MEAS_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for allowing LMS state to get new AC/DCMeas values"
    }
    Bits "AFE_ML_LANE2_LMS_FILTER_ODD" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects which side is filtered out if the filter enabled"
    }
    Bits "AFE_ML_LANE2_LMS_EVENODD_FILTER_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for filtering half of the samples"
    }
    Bits "AFE_ML_LANE2_LMS_FORCE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AEQ State to stay in LMS mode for debug"
    }
    Bits "AFE_ML_LANE2_LMS_VIDEO_OPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to allow LMS DFE process to run during VIDEO"
    }
    Bits "AFE_ML_LANE2_LMS_TAPOS_O_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Odd stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAPOS_E_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Even stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAP4_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T4 DFE Tap4 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAP3_SEL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T3 DFE Tap3 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAP2_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T2 DFE Tap2 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAP1_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T1 DFE Tap1 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_TAP0_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0 (gain) stage of DFE LMS"
    }
    Bits "AFE_ML_LANE2_LMS_FLOW_POS" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
    }
    Bits "AFE_ML_LANE2_LMS_BYPASS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS Adaptation bypass.  1=No DFE LMS"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_25" {
    Offset:  0x000700
    Description: "Equalizer Control register 25"
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10111111

    Bits "AFE_ML_LANE2_LMS_TOS_POLARITY" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS TOS influence polarity"
    }
    Bits "AFE_ML_LANE2_LMS_T4_POLARITY" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T4 influence polarity"
    }
    Bits "AFE_ML_LANE2_LMS_T3_POLARITY" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T3 influence polarity"
    }
    Bits "AFE_ML_LANE2_LMS_T2_POLARITY" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T2 influence polarity"
    }
    Bits "AFE_ML_LANE2_LMS_T1_POLARITY" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T1 influence polarity"
    }
    Bits "AFE_ML_LANE2_LMS_TOS_STEP" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE2_LMS_T4_STEP" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE2_LMS_T3_STEP" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE2_LMS_T2_STEP" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE2_LMS_T1_STEP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE2_LMS_T0_STEP" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
  }

  Register "AFE_ML_LANE2_EQ_CTRL_26" {
    Offset:  0x000704
    Description: "Equalizer Control register 26"
    Read Mask:   0x1F77377F
    Write Mask:  0x1F77377F
    Reset Value: 0x01112224

    Bits "AFE_ML_LANE2_ALTDV_SAMPLE_LIMIT" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
    }
    Bits "AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_N" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
    }
    Bits "AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_P" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
    }
    Bits "AFE_ML_LANE2_LMS_T4_HALF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE2_LMS_T3_HALF_RANGE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE2_LMS_T2_HALF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE2_LMS_T1_HALF_RANGE" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE2_LMS_AUTO_RANGE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable LMS result to auto re-define Tap search range"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE0_0" {
    Offset:  0x000708
    Description: "CTLE CURVE0_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE0" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE0" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE0" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE0" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE0" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE0" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE0" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE0" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE0" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE0" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE0" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE0_1" {
    Offset:  0x00070C
    Description: "CTLE CURVE0_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE0" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE0" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE0" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE0" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE0_2" {
    Offset:  0x000710
    Description: "CTLE CURVE0_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE0" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE0" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE0" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE0" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE0" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE1_0" {
    Offset:  0x000714
    Description: "CTLE CURVE1_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE1" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE1" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE1" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE1" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE1" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE1" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE1" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE1" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE1" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE1_1" {
    Offset:  0x000718
    Description: "CTLE CURVE1_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE1" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE1_2" {
    Offset:  0x00071C
    Description: "CTLE CURVE1_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE1" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE1" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE1" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE1" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE2_0" {
    Offset:  0x000720
    Description: "CTLE CURVE2_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE2" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE2" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE2" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE2" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE2" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE2" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE2" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE2" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE2" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE2" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE2" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE2_1" {
    Offset:  0x000724
    Description: "CTLE CURVE2_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE2" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE2" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE2" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE2_2" {
    Offset:  0x000728
    Description: "CTLE CURVE2_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE2" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE2" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE2" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE2" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE3_0" {
    Offset:  0x00072C
    Description: "CTLE CURVE3_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE3" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE3" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE3" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE3" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE3" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE3" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE3" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE3" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE3" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE3" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE3" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE3" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE3" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE3_1" {
    Offset:  0x000730
    Description: "CTLE CURVE3_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE3" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE3" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE3" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE3_2" {
    Offset:  0x000734
    Description: "CTLE CURVE3_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE3" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE3" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE3" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE3" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE4_0" {
    Offset:  0x000738
    Description: "CTLE CURVE4_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE4" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE4" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE4" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE4" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE4" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE4" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE4" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE4" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE4" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE4" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE4" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE4" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE4" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE4_1" {
    Offset:  0x00073C
    Description: "CTLE CURVE4_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE4" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE4" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE4" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE4_2" {
    Offset:  0x000740
    Description: "CTLE CURVE4_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE4" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE4" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE4" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE4" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE5_0" {
    Offset:  0x000744
    Description: "CTLE CURVE5_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE5" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE5" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE5" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE5" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE5" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE5" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE5" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE5" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE5" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE5" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE5" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE5" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE5" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE5_1" {
    Offset:  0x000748
    Description: "CTLE CURVE5_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE5" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE5" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE5" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE5" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE5_2" {
    Offset:  0x00074C
    Description: "CTLE CURVE5_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE5" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE5" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE5" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE5" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE5" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE6_0" {
    Offset:  0x000750
    Description: "CTLE CURVE6_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE6" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE6" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE6" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE6" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE6" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE6" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE6" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE6" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE6" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE6" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE6" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE6" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE6" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE6_1" {
    Offset:  0x000754
    Description: "CTLE CURVE6_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE6" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE6" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE6" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE6" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE6_2" {
    Offset:  0x000758
    Description: "CTLE CURVE6_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE6" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE6" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE6" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE6" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE6" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE7_0" {
    Offset:  0x00075C
    Description: "CTLE CURVE7_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE7" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE7" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE7" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE7" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE7" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE7" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE7" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE7" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE7" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE7" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE7" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE7" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE7" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE7_1" {
    Offset:  0x000760
    Description: "CTLE CURVE7_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE7" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE7" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE7" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE7" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE7_2" {
    Offset:  0x000764
    Description: "CTLE CURVE7_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE7" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE7" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE7" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE7" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE7" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE8_0" {
    Offset:  0x000768
    Description: "CTLE CURVE8_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE8" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE8" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE8" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE8" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE8" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE8" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE8" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE8" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE8" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE8" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE8" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE8" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE8" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE8" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE8_1" {
    Offset:  0x00076C
    Description: "CTLE CURVE8_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE8" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE8" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE8_2" {
    Offset:  0x000770
    Description: "CTLE CURVE8_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE8" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE8" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE8" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE8" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE8" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE9_0" {
    Offset:  0x000774
    Description: "CTLE CURVE9_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE9" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE9" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE9" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE9" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE9" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE9" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE9" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE9" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE9" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE9" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE9" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE9" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE9" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE9" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE9_1" {
    Offset:  0x000778
    Description: "CTLE CURVE9_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE9" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE9" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE9" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE9" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE9_2" {
    Offset:  0x00077C
    Description: "CTLE CURVE9_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE9" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE9" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE9" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE9" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE9" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE10_0" {
    Offset:  0x000780
    Description: "CTLE CURVE10_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE10" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE10" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE10" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE10" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE10" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE10" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE10" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE10" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE10" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE10" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE10" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE10" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE10" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE10" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE10_1" {
    Offset:  0x000784
    Description: "CTLE CURVE10_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE10" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE10" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE10" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE10" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE10_2" {
    Offset:  0x000788
    Description: "CTLE CURVE10_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE10" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE10" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE10" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE10" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE10" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE11_0" {
    Offset:  0x00078C
    Description: "CTLE CURVE11_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE11" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE11" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE11" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE11" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE11" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE11" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE11" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE11" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE11" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE11" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE11" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE11" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE11" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE11" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE11" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE11_1" {
    Offset:  0x000794
    Description: "CTLE CURVE11_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE11" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE11" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE11" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE11" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE11_2" {
    Offset:  0x000798
    Description: "CTLE CURVE11_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE11" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE11" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE11" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE11" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE11" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE12_0" {
    Offset:  0x00079C
    Description: "CTLE CURVE12_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE12" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE12" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE12" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE12" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE12" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE12" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE12" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE12" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE12" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE12" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE12" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE12" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE12" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE12" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE12" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE12_1" {
    Offset:  0x0007A0
    Description: "CTLE CURVE12_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE12" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE12" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE12" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE12" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE12_2" {
    Offset:  0x0007A4
    Description: "CTLE CURVE12_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE12" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE12" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE12" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE12" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE12" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE13_0" {
    Offset:  0x0007A8
    Description: "CTLE CURVE13_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE13" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE13" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE13" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE13" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE13" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE13" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE13" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE13" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE13" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE13" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE13" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE13" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE13" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE13" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE13" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE13_1" {
    Offset:  0x0007AC
    Description: "CTLE CURVE13_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE13" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE13" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE13" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE13" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE13_2" {
    Offset:  0x0007B0
    Description: "CTLE CURVE13_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE13" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE13" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE13" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE13" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE13" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE14_0" {
    Offset:  0x0007B4
    Description: "CTLE CURVE14_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE14" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE14" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE14" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE14" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE14" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE14" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE14" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE14" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE14" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE14" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE14" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE14" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE14" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE14" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE14" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE14_1" {
    Offset:  0x0007B8
    Description: "CTLE CURVE14_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE14" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE14" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE14" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE14" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE14_2" {
    Offset:  0x0007BC
    Description: "CTLE CURVE14_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE14" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE14" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE14" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE14" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE14" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE15_0" {
    Offset:  0x0007C0
    Description: "CTLE CURVE15_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE15" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE15" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE15" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE15" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE15" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE15" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE15" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE15" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE15" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE15" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE15" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE15" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE15" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE15" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE15" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE15_1" {
    Offset:  0x0007C4
    Description: "CTLE CURVE15_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE15" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE15" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE15" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE15" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE15_2" {
    Offset:  0x0007C8
    Description: "CTLE CURVE15_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE15" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE15" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE15" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE15" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE15" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE_RST_0" {
    Offset:  0x0007CC
    Description: "CTLE CURVE_RST_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE_RST" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE_RST" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_CURVE_RST" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_CURVE_RST" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_CURVE_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_CURVE_RST" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_CURVE_RST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_CURVE_RST" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_CURVE_RST" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_CURVE_RST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_CURVE_RST" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_CURVE_RST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_CURVE_RST" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_CURVE_RST" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_CURVE_RST" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE_RST_1" {
    Offset:  0x0007D0
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE_RST" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE_RST" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE_RST" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE_RST" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_CTLE_CURVE_RST_2" {
    Offset:  0x0007D4
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_CURVE_RST" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE_RST" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE_RST" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_CURVE_RST" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_CURVE_RST" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_0" {
    Offset:  0x0007D8
    Description: "Lane CTRL 0, Lane3"
    Read Mask:   0xFF3F7FFF
    Write Mask:  0xFF3F7FFF
    Reset Value: 0xFF3B0A45

    Bits "AFE_ML_LANE3_EYE_F_BYPASS" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for FINE Eye Cal"
    }
    Bits "AFE_ML_LANE3_EYE_BYPASS" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ FSM Bypass for Eye Measure"
    }
    Bits "AFE_ML_LANE3_PIOFFS_BYPASS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for PI-Offset calibration"
    }
    Bits "AFE_ML_LANE3_DC_BYPASS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for DC Measure"
    }
    Bits "AFE_ML_LANE3_AC_BYPASS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for AC Measure"
    }
    Bits "AFE_ML_LANE3_REFCTL_BYPASS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
    }
    Bits "AFE_ML_LANE3_OFFC_TPS1_BYPASS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Offset Taps during TPS1"
    }
    Bits "AFE_ML_LANE3_OFFC_BYPASS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM Bypass for Adder Offset Cancellation"
    }
    Bits "AFE_ML_LANE3_AEQ_SOFT_RESET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
    }
    Bits "AFE_ML_LANE3_CLKEDGE_SEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
    }
    Bits "AFE_ML_LANE3_CONF_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ FSM config load. Pulse high to load."
    }
    Bits "AFE_ML_LANE3_CMCNTL" {
      Position: 10..9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
    }
    Bits "AFE_ML_LANE3_RXTAPCNTL" {
      Position: 8..7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE bias control: 94%%: 75%%: 63%%: 54%%"
    }
    Bits "AFE_ML_LANE3_TERMHIGHZ" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Rterm HighZ enable"
    }
    Bits "AFE_ML_LANE3_TERMCMHIGH" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set input Common Mode to Vdd"
    }
    Bits "AFE_ML_LANE3_TERMCNTL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Rterm control - typical"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_1" {
    Offset:  0x0007DC
    Description: "Lane CTRL 1, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_SATRANGE_SEL" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Integral loop saturation range.value represents highest saturation"
    }
    Bits "AFE_ML_LANE3_TAP4_SEL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP4_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAP4_CONF" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP4_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP4 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE3_TAP3_POLARITY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP3 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE3_TAP3_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP3_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAP3_CONF" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP2_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP2 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE3_TAP2_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP2_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAP2_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP1_POLARITY" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAP1 Polarity because of design changes"
    }
    Bits "AFE_ML_LANE3_TAP1_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAP1_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAP1_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_2" {
    Offset:  0x0007E0
    Description: "Lane CTRL 2, Lane3"
    Read Mask:   0xFF6FFF7F
    Write Mask:  0xFF6FFF7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_PI_CTRL_Q_OFFS" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
    }
    Bits "AFE_ML_LANE3_PI_CTRL_SEL" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
    }
    Bits "AFE_ML_LANE3_CTLE_CURVE_SEL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects CTLE_CURVE_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_CTLE_CURVE_CONF" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve# - Programmed value"
    }
    Bits "AFE_ML_LANE3_TAPOS_POLARITY" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA for TAPOS Polarity because of design changes"
    }
    Bits "AFE_ML_LANE3_TAPOS_O_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_O_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAPOS_O_CONF" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE3_TAPOS_E_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects TAPOS_E_CONF permanently when set high"
    }
    Bits "AFE_ML_LANE3_TAPOS_E_CONF" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_3" {
    Offset:  0x0007E4
    Description: "Lane CTRL 3, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CTLE_PK2_CCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK1_CCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_VGA_CCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA CapCTRL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN2_BWE_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN1_BWE_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK2_BWE_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK1_BWE_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 BWE Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_VGA_BWE_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA BWE Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_4" {
    Offset:  0x0007E8
    Description: "Lane CTRL 4, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CTLE_VGA_ICTL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA ICTL Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN2_RCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN1_RCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK2_RCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RSE Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK1_RCTRL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_VGA_RCTRL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA Res Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN2_CCTRL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN1_CCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_5" {
    Offset:  0x0007EC
    Description: "Lane CTRL 5, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CTLE_GAIN1_RSCTRL_FIX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK2_RSCTRL_FIX" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 RS Ctrl Static  per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK1_RSCTRL_FIX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_VGA_RSCTRL_FIX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the VGA RS Ctrl per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN2_ICTL_FIX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN1_ICTL_FIX" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN1 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK2_ICTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK2 ICTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_PK1_ICTL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the PK1 ICTL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_6" {
    Offset:  0x0007F0
    Description: "Lane CTRL 6, Lane3"
    Read Mask:   0xFFFF77FF
    Write Mask:  0xFFFF77FF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_RXDFE_ADDOCTL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Output Stage Ctrl"
    }
    Bits "AFE_ML_LANE3_RXDFE_ADDICTL" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adder Input Stage Ctrl"
    }
    Bits "AFE_ML_LANE3_RXDFE_OUTGAIN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Out buffer DC gain enable"
    }
    Bits "AFE_ML_LANE3_RXDFE_DCGAIN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE buffer DC gain enable"
    }
    Bits "AFE_ML_LANE3_CTLEBIASCTL_FIX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the CTLEBIASCTL Static per AEQ stage"
    }
    Bits "AFE_ML_LANE3_CTLE_GAIN2_RSCTRL_FIX" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fix the GAIN2 RS CTRL Static per AEQ stage"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_7" {
    Offset:  0x0007F4
    Description: "Lane CTRL 7, Lane3"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000040

    Bits "AFE_ML_LANE3_PI_PROP_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_8" {
    Offset:  0x0007F8
    Description: "Lane CTRL 8, Lane3"
    Read Mask:   0x00003FFF
    Write Mask:  0x00003FFF
    Reset Value: 0x00000010

    Bits "AFE_ML_LANE3_PI_INTEGRAL_STEP" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_9" {
    Offset:  0x0007FC
    Description: "Lane CTRL 9, Lane3"
    Read Mask:   0xF7FFFFFF
    Write Mask:  0xF7FFFFFF
    Reset Value: 0x00000086

    Bits "AFE_ML_LANE3_RBIAS_TRIM" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE bias circuit Rtrim settings"
    }
    Bits "AFE_ML_LANE3_GAIN_RLOAD_TRIM" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE3_GAIN_RLOAD_CTRL" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE GAIN AMP load rtrim control"
    }
    Bits "AFE_ML_LANE3_PK2_RLOAD_CTRL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load rtrim control"
    }
    Bits "AFE_ML_LANE3_PK2_RLOAD_TRIM" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Peaking AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE3_DCCPD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC PowerDown for ODS Clock network"
    }
    Bits "AFE_ML_LANE3_DCCCNTL" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DCC Control Configuration"
    }
    Bits "AFE_ML_LANE3_VGAPK_RLOAD_TRIM" {
      Position: 12..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load resistor trim setting"
    }
    Bits "AFE_ML_LANE3_VGAPK_RLOAD_CTRL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE VGA/PK AMP load rtrim control"
    }
    Bits "AFE_ML_LANE3_EI_HYST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
    }
    Bits "AFE_ML_LANE3_VAC_TARGET" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "EI threshold setting for reference generator-310mV with ~10mV steps"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_10" {
    Offset:  0x000800
    Description: "Lane CTRL 10, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x3FE00005

    Bits "AFE_ML_LANE3_BB_CTRL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00003FE0
      Comment:  "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
    }
    Bits "AFE_ML_LANE3_ATEST_CTRL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Analog Test Ctrl for TYPEC RX"
    }
    Bits "AFE_ML_LANE3_TERMVCMRCTRL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TERMination VCM Resistor control"
    }
    Bits "AFE_ML_LANE3_REG_HIGHBIASCUR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bias control for DFE"
    }
    Bits "AFE_ML_LANE3_BITCDR_GATEX_DV_CTRL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE3_BITCDR_GATEX_HW_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for HW to control directly the BiTCDR_CLk_GATEX"
    }
    Bits "AFE_ML_LANE3_BITCDR_CLK_GATEX" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "BitCDR Clk Gate Function Added for LFPS mode"
    }
  }

  Register "AFE_ML_LANE3_LANE_CTRL_11" {
    Offset:  0x000804
    Description: "Lane CTRL 11, Lane3"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_ALT_DATAVALID_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
    }
  }

  Register "AFE_ML_LANE3_CDR_CTRL_0" {
    Offset:  0x000808
    Description: "ML CDR Control register 0"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_PI_INT_FILT_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI Integral loop filter select: 0-Titan, 1-Tesla"
    }
    Bits "AFE_ML_LANE3_INTBLOCK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables integral loop to be disabled"
    }
    Bits "AFE_ML_LANE3_PI_FREEZE_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Freeze the PI control output"
    }
    Bits "AFE_ML_LANE3_CDR_TESTBUS_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX CDR testbus select, controls cdr_testbusoutput"
    }
  }

  Register "AFE_ML_LANE3_ODS_CTRL" {
    Offset:  0x00080C
    Description: "Control for ODS"
    Read Mask:   0x00FF300A
    Write Mask:  0x00FF300A
    Reset Value: 0x00000008

    Bits "AFE_ML_LANE3_ODS_PI_CTRL_ADJ" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase adjustment for ODS PI code"
    }
    Bits "AFE_ML_LANE3_ERRDATASEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
    }
    Bits "AFE_ML_LANE3_ODS_SYNC_ENABLE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock synchronization enable, should be highERRCLKEN=1"
    }
    Bits "AFE_ML_LANE3_ODS_ENABLE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Overall ODS mode enable"
    }
  }

  Register "AFE_ML_LANE3_AFE_CTRL_0" {
    Offset:  0x000810
    Description: "AFE Control 0"
    Read Mask:   0x7FFFFFFF
    Write Mask:  0x7FFFFFFF
    Reset Value: 0x003F0C00

    Bits "AFE_ML_LANE3_PICAPCNTL" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
    }
    Bits "AFE_ML_LANE3_PIBIASCNTL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
    }
    Bits "AFE_ML_LANE3_PIICNTL" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "PI pre-buffer current control - data rate dependent"
    }
    Bits "AFE_ML_LANE3_CTLEOFFSETAMPGAIN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset AMP Gain configuration"
    }
    Bits "AFE_ML_LANE3_CTLEOFFSETCTRL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Control"
    }
    Bits "AFE_ML_LANE3_CTLEOFFSETSEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Select"
    }
    Bits "AFE_ML_LANE3_CTLEOFFSETAMPEN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Offset Amp Enable"
    }
    Bits "AFE_ML_LANE3_CTLELOWBIAS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
    }
    Bits "AFE_ML_LANE3_PIPRELOADHI" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
    }
    Bits "AFE_ML_LANE3_BITCDR_DIV2ENX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit CDR clock divider; 0=2, 1=4"
    }
    Bits "AFE_ML_LANE3_CDR_INVCLK_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Invert CDR clock"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_0" {
    Offset:  0x000814
    Description: "Equalizer Control Min-Max 0"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04C81000

    Bits "AFE_ML_LANE3_TAPOS_MIN" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE3_TAP4_MIN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
    }
    Bits "AFE_ML_LANE3_TAP3_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE3_TAP2_MIN" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
    }
    Bits "AFE_ML_LANE3_TAP1_MIN" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_1" {
    Offset:  0x000818
    Description: "Equalizer Control Min-Max 1"
    Read Mask:   0x1FFF1F3F
    Write Mask:  0x1FFF1F3F
    Reset Value: 0x04481030

    Bits "AFE_ML_LANE3_TAPOS_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE3_TAP4_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
    }
    Bits "AFE_ML_LANE3_TAP3_MAX" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
    }
    Bits "AFE_ML_LANE3_TAP2_MAX" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
    }
    Bits "AFE_ML_LANE3_TAP1_MAX" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000030
      Comment:  "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_2" {
    Offset:  0x00081C
    Description: "Equalizer Control Min-Max 2"
    Read Mask:   0x60FF0000
    Write Mask:  0x60FF0000
    Reset Value: 0x60F00000

    Bits "AFE_ML_LANE3_CTLE_CURVE_REFINE_CNT" {
      Position: 30..29
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "# of CURVEs that can proceed in the Curve/REFINE mode."
    }
    Bits "AFE_ML_LANE3_CTLE_CURVE_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "CTLE Curves Max Value"
    }
    Bits "AFE_ML_LANE3_CTLE_CURVE_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE Curves Min Value"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_3" {
    Offset:  0x000820
    Description: "Equalizer Control Min-Max 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF00FF00

    Bits "AFE_ML_LANE3_BW_EN_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE3_BW_EN_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
    }
    Bits "AFE_ML_LANE3_PK_RC_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "PK RC Composite Max"
    }
    Bits "AFE_ML_LANE3_PK_RC_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PK RC Composite Min"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_4" {
    Offset:  0x000824
    Description: "Equalizer Control Min-Max 4"
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x1F00FF00

    Bits "AFE_ML_LANE3_RS_CTRL_MAX" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "CTLE RS CTRL Max"
    }
    Bits "AFE_ML_LANE3_RS_CTRL_MIN" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CTLE RS CTRL Min"
    }
    Bits "AFE_ML_LANE3_ICTL_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "VGA and PK ICTL Composite Max"
    }
    Bits "AFE_ML_LANE3_ICTL_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VGA and PK ICTL Composite Min"
    }
  }

  Register "AFE_ML_LANE3_EQ_MINMAX_5" {
    Offset:  0x000828
    Description: "Equalizer Control Min-Max 5"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80088020

    Bits "AFE_ML_LANE3_PI_INTEGRAL_STEP_MAX" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Integral Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE3_PI_INTEGRAL_STEP_MIN" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
    Bits "AFE_ML_LANE3_PI_PROP_STEP_MAX" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "PI Prop Step Max - applied as a range added to the min"
    }
    Bits "AFE_ML_LANE3_PI_PROP_STEP_MIN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_0" {
    Offset:  0x00082C
    Description: "Equalizer Control register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00D5A2C0

    Bits "AFE_ML_LANE3_ODSSYNC_WAIT_CFG" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
    }
    Bits "AFE_ML_LANE3_ODSDIV_SYNC_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
    }
    Bits "AFE_ML_LANE3_ADAPT_PI_OFFS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
    }
    Bits "AFE_ML_LANE3_PI_SHIFT_RIGHT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for getting finer PI-offset by dividing by 2"
    }
    Bits "AFE_ML_LANE3_LOOP_SUM_PI" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Loop and sum mode for PI-ADAPT"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT_PI" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum PI option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_DCMEAS_OPT" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option for DC Measure"
    }
    Bits "AFE_ML_LANE3_PIADAPT_SAMPLE_LIMIT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for PI-ADAPT"
    }
    Bits "AFE_ML_LANE3_CONSEC_CNT_DC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Configuration for DC Measure, how many consecutive bits for DCMEAS"
    }
    Bits "AFE_ML_LANE3_PI_ERR_OFFS_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
    }
    Bits "AFE_ML_LANE3_PI_CTRL_ERR_AEQ" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
    }
    Bits "AFE_ML_LANE3_AC_SAMPLE_LIMIT" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE3_PI_Q_ERR_CODE_SWAP" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
    }
    Bits "AFE_ML_LANE3_ERRCLK_PWROPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
    }
    Bits "AFE_ML_LANE3_EI_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
    }
    Bits "AFE_ML_LANE3_ERRCLK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
    }
    Bits "AFE_ML_LANE3_OFFS_CANC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable offset cancellation"
    }
    Bits "AFE_ML_LANE3_LPBKEN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
    }
    Bits "AFE_ML_LANE3_FORCE_EI_VAL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "data_valid value to be forced when FORCE_EIEN=1"
    }
    Bits "AFE_ML_LANE3_FORCE_EIEN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable register force for data_valid"
    }
    Bits "AFE_ML_LANE3_EIX_DC_COMPARE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare dc measurement during check for idle"
    }
    Bits "AFE_ML_LANE3_EIX_AC_COMPARE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to compare ac measurement during check for idle"
    }
    Bits "AFE_ML_LANE3_EIX_MEAS_OPT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to perform ac/dc measurement during check for idle"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_1" {
    Offset:  0x000830
    Description: "Equalizer Control register 1"
    Read Mask:   0x00DFFFFF
    Write Mask:  0x00DFFFFF
    Reset Value: 0x001C8000

    Bits "AFE_ML_LANE3_OFFS_AEQ_POLARITY" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Controls OFFS AEQ stage influence polarity"
    }
    Bits "AFE_ML_LANE3_AEQ_BYPASS_SECONDARY" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
    }
    Bits "AFE_ML_LANE3_CLKPAT6_ERR_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
    }
    Bits "AFE_ML_LANE3_CONSEC6_ERR_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
    }
    Bits "AFE_ML_LANE3_OFFC_ENGINE_MODE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to use engine vote tally for OFFC optimization"
    }
    Bits "AFE_ML_LANE3_EYE_MEAS_RG_OFFC" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Separate enable for Return-to-Gold for OFFC TPS1"
    }
    Bits "AFE_ML_LANE3_OFFC_TPS1_DO_MEAS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables Just Measuring during OFFC_TPS1"
    }
    Bits "AFE_ML_LANE3_AEQ_WAIT_LIMIT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Wait counter programming inside FSM"
    }
    Bits "AFE_ML_LANE3_ENGINE_WAIT_CDR" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
    }
    Bits "AFE_ML_LANE3_PITRANS_WAIT_CFG" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PI_TRANS wait period between individual PI changes"
    }
    Bits "AFE_ML_LANE3_ENGINE_PWAIT_CFG" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine extra wait period for patter check mode"
    }
    Bits "AFE_ML_LANE3_ENGINE_WAIT_CFG2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for Sweep CTLE variable"
    }
    Bits "AFE_ML_LANE3_ENGINE_WAIT_CFG1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Engine Wait period for PI offs changes"
    }
    Bits "AFE_ML_LANE3_EISWEEP_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for Idle Exit process to sweep variables."
    }
    Bits "AFE_ML_LANE3_IDLE_CHECK_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Idle detector check frequency in normal mode"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_2" {
    Offset:  0x000834
    Description: "Equalizer Control register 2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x29442200

    Bits "AFE_ML_LANE3_EYE_MEAS_RG" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to start at gold for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE3_EYE_MEAS_RZ" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to return to zero for PI during eye-measurement."
    }
    Bits "AFE_ML_LANE3_EYE_DATA_OPT" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
    }
    Bits "AFE_ML_LANE3_PIADAPT_REFTGT_OPT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If Enabled, forces the REFTGT to 0 for PIADAPT"
    }
    Bits "AFE_ML_LANE3_DFESMPLFORCE" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
    }
    Bits "AFE_ML_LANE3_FORCE_CANCEL" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Cancels current AEQ sweep upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE3_FORCE_VADAPT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
    }
    Bits "AFE_ML_LANE3_TIME_LIMIT_OPT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Option to double the timeout limit when timeout enabled"
    }
    Bits "AFE_ML_LANE3_TIMEOUT_EN_IN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
    }
    Bits "AFE_ML_LANE3_FLT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable FLT modeis needed  when idle exit is needed outside of TP1."
    }
    Bits "AFE_ML_LANE3_PI_TRANS" {
      Position: 21..19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
    }
    Bits "AFE_ML_LANE3_PI_TRANS_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable for careful transition of PI code to avoid jumps"
    }
    Bits "AFE_ML_LANE3_VIDEO_ADAPT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
    }
    Bits "AFE_ML_LANE3_VIDEO_ADAPT_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
    }
    Bits "AFE_ML_LANE3_REFINE_REF_TGT_F" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements in Fine Eye Measure"
    }
    Bits "AFE_ML_LANE3_REFINE_REF_TGT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT_F" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT_AC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_EYEMEAS_LOOP_LIMIT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop count (default 0 = 1 loop)"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_3" {
    Offset:  0x000838
    Description: "Equalizer Control register 3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x144080A0

    Bits "AFE_ML_LANE3_LOOP_SUM_MEAS_AC" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the amplitude measure"
    }
    Bits "AFE_ML_LANE3_LOOP_SUM_MEAS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum enable for Force-Measure for the eye measure"
    }
    Bits "AFE_ML_LANE3_CHECK_PI_PN_MEAS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for checking both sides of the eye for force-meaure"
    }
    Bits "AFE_ML_LANE3_SAMPLE_LIMIT_MEAS" {
      Position: 28..26
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for FORCE-MEASURE for the eye measure"
    }
    Bits "AFE_ML_LANE3_EYEMEAS_LOOP_EN_MEAS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eyemeas Loop Mode enable for FORCE-MEASURE"
    }
    Bits "AFE_ML_LANE3_FORCE_MEASURE" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AC/DC measure upon 0 to 1 transition"
    }
    Bits "AFE_ML_LANE3_REFINE_MODE_MEAS" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT_MEAS" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_EYE_ERR_THR_MEAS" {
      Position: 19..17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE3_OFFC_DATA_OPT" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
    }
    Bits "AFE_ML_LANE3_CHECK_PI_PN_OFFC" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Check both plus and minus sides of eye."
    }
    Bits "AFE_ML_LANE3_OFFC_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Sample limit for OFFC"
    }
    Bits "AFE_ML_LANE3_REFINE_REF_TGT_OFFC" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "REF control for doing eye height measurements"
    }
    Bits "AFE_ML_LANE3_OFFC_TP1_SAMPLE_LIMIT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Sample limit for OFFC_TPS1"
    }
    Bits "AFE_ML_LANE3_REFINE_MODE_OFFC" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT_OFFC" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum total for OFFC"
    }
    Bits "AFE_ML_LANE3_LOOP_SUM_OFFC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop and sum option for OFFC during TPS1"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_4" {
    Offset:  0x00083C
    Description: "Equalizer Control register 4"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5555F000

    Bits "AFE_ML_LANE3_AEQ3_REFINE_MODE_F_IN" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage3:"
    }
    Bits "AFE_ML_LANE3_AEQ2_REFINE_MODE_F_IN" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage2:"
    }
    Bits "AFE_ML_LANE3_AEQ1_REFINE_MODE_F_IN" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage1:"
    }
    Bits "AFE_ML_LANE3_AEQ0_REFINE_MODE_F_IN" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement FINE, Stage0:"
    }
    Bits "AFE_ML_LANE3_AEQ3_REFINE_MODE_IN" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage3:"
    }
    Bits "AFE_ML_LANE3_AEQ2_REFINE_MODE_IN" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage2:"
    }
    Bits "AFE_ML_LANE3_AEQ1_REFINE_MODE_IN" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage1:"
    }
    Bits "AFE_ML_LANE3_AEQ0_REFINE_MODE_IN" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
    }
    Bits "AFE_ML_LANE3_CHECK_PI_PN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Enables pos+neg pi offset check, Per AEQ Flow Stage."
    }
    Bits "AFE_ML_LANE3_LOOP_SUM_EN_F" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE3_LOOP_SUM_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
    }
    Bits "AFE_ML_LANE3_EYEMEAS_LOOP_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Eye Measure sample loop enable Per AEQ Flow Stage."
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_5" {
    Offset:  0x000840
    Description: "Equalizer Control register 5"
    Read Mask:   0xFFFF3F3F
    Write Mask:  0xFFFF3F3F
    Reset Value: 0xFF000000

    Bits "AFE_ML_LANE3_AEQ3_FS_MAX" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
    }
    Bits "AFE_ML_LANE3_AEQ2_FS_MAX" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
    }
    Bits "AFE_ML_LANE3_AEQ1_FS_MAX" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
    }
    Bits "AFE_ML_LANE3_AEQ0_FS_MAX" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT3" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT2" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_LOOPSUM_LIMIT0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
    }
    Bits "AFE_ML_LANE3_EYE_ERR_THR3" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE3_EYE_ERR_THR2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE3_EYE_ERR_THR1" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Threshold for Declaring a sample set as having an error."
    }
    Bits "AFE_ML_LANE3_EYE_ERR_THR0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_6" {
    Offset:  0x000844
    Description: "Equalizer Control register 6"
    Read Mask:   0xFFFF7777
    Write Mask:  0xFFFF7777
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_SAMPLE_FINE_LIMIT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE3_AEQ2_SAMPLE_FINE_LIMIT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE3_AEQ1_SAMPLE_FINE_LIMIT" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE3_AEQ0_SAMPLE_FINE_LIMIT" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
    }
    Bits "AFE_ML_LANE3_AEQ3_SAMPLE_LIMIT" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE3_AEQ2_SAMPLE_LIMIT" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE3_AEQ1_SAMPLE_LIMIT" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sample Limit for EYE_MEASURE"
    }
    Bits "AFE_ML_LANE3_AEQ0_SAMPLE_LIMIT" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sample Limit for EYE_MEASURE"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_7" {
    Offset:  0x000848
    Description: "Equalizer Control register 7"
    Read Mask:   0xFFFFF7FF
    Write Mask:  0xFFFFF7FF
    Reset Value: 0x00FFF023

    Bits "AFE_ML_LANE3_AEQ_PK_RC_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PKRC"
    }
    Bits "AFE_ML_LANE3_AEQ_PK_RC_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PKRC"
    }
    Bits "AFE_ML_LANE3_AEQ3_REFINE_RANGE" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE3_AEQ2_REFINE_RANGE" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE3_AEQ1_REFINE_RANGE" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
    }
    Bits "AFE_ML_LANE3_AEQ_REFINE_SW_EN" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
    }
    Bits "AFE_ML_LANE3_AEQ_CURVE_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "AEQ Sweep2 Variable Curve Select per stage"
    }
    Bits "AFE_ML_LANE3_AEQ_CURVE_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Sweep1 Variable Curve select per stage"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_8" {
    Offset:  0x00084C
    Description: "Equalizer Control register 8"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_GAIN1BW_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN1BW_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_PK2BW_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_PK2BW_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_PK1BW_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_PK1BW_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_VGABW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_VGABW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_9" {
    Offset:  0x000850
    Description: "Equalizer Control register 9"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_PK2ICTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_PK2ICTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_PK1ICTL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_PK1ICTL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_VGAICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_VGAICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN2BW_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN2BW_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_10" {
    Offset:  0x000854
    Description: "Equalizer Control register 10"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
    }
    Bits "AFE_ML_LANE3_AEQ_RS_CTRL_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE3_AEQ_RS_CTRL_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN2ICTL_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN2ICTL_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN1ICTL_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
    }
    Bits "AFE_ML_LANE3_AEQ_GAIN1ICTL_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_11" {
    Offset:  0x000858
    Description: "Equalizer Control register 11"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
    }
    Bits "AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
    }
    Bits "AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_12" {
    Offset:  0x00085C
    Description: "Equalizer Control register 12"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_SW1_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW1_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW1_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW1_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_13" {
    Offset:  0x000860
    Description: "Equalizer Control register 13"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_SW2_DFE_THR_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW2_DFE_THR" {
      Position: 29..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_DFE_THR_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_DFE_THR" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW2_DFE_THR_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW2_DFE_THR" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_DFE_THR_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_DFE_THR" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_14" {
    Offset:  0x000864
    Description: "Equalizer Control register 14"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_SW2_SPLIT_INC" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_SPLIT_INC" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW2_SPLIT_INC" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_SPLIT_INC" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW1_SPLIT_INC" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_SPLIT_INC" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW1_SPLIT_INC" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_SPLIT_INC" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW2_INC" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_INC" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW2_INC" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_INC" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW1_INC" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_INC" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW1_INC" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_INC" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_15" {
    Offset:  0x000868
    Description: "Equalizer Control register 15"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ1_SW1_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW1_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW1_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ_SW2_SPLIT44" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE3_AEQ_SW1_SPLIT44" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
    }
    Bits "AFE_ML_LANE3_AEQ_SW2_SPLIT53" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
    }
    Bits "AFE_ML_LANE3_AEQ_SW1_SPLIT53" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_16" {
    Offset:  0x00086C
    Description: "Equalizer Control register 16"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ1_SW2_SPLIT_MAX" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ1_SW2_SPLIT_MIN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_SPLIT_MAX" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ0_SW2_SPLIT_MIN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW1_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW1_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW1_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_17" {
    Offset:  0x000870
    Description: "Equalizer Control register 17"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x04300000

    Bits "AFE_ML_LANE3_AEQ_TAP2_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap2"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP2_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap2"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP1_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap1"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP1_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap1"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW2_SPLIT_MAX" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ3_SW2_SPLIT_MIN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_SPLIT_MAX" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
    }
    Bits "AFE_ML_LANE3_AEQ2_SW2_SPLIT_MIN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_18" {
    Offset:  0x000874
    Description: "Equalizer Control register 18"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000808

    Bits "AFE_ML_LANE3_AEQ_TAPOS_O_SW2_EN" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE3_AEQ_TAPOS_O_SW1_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
    }
    Bits "AFE_ML_LANE3_AEQ_TAPOS_E_SW2_EN" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE3_AEQ_TAPOS_E_SW1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP4_SW2_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap4"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP4_SW1_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap4"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP3_SW2_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Sweep Variable2 Enable for Tap3"
    }
    Bits "AFE_ML_LANE3_AEQ_TAP3_SW1_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AEQ Per Stage Sweep Variable1 Enable for Tap3"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_23" {
    Offset:  0x000888
    Description: "Equalizer Control register 23"
    Read Mask:   0x0F3F0F00
    Write Mask:  0x0F3F0F00
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_CDR_RST_EN" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
    }
    Bits "AFE_ML_LANE3_AEQ_SAVED_STATUS_SEL" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select the AEQ stage for reporting the 'saved' status"
    }
    Bits "AFE_ML_LANE3_AEQ_TESTBUS_SEL" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
    }
    Bits "AFE_ML_LANE3_EYEMEAS_NOERR_CNT" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AEQ Per Stage Disable of Error Counting for speed"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_24" {
    Offset:  0x00088C
    Description: "Equalizer Control register 24"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x100F07F1

    Bits "AFE_ML_LANE3_LMS_REFCTL_CFG" {
      Position: 31..29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
    }
    Bits "AFE_ML_LANE3_LMS_REFCTL" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Err Refctl value to use for LMS DFE adaptation"
    }
    Bits "AFE_ML_LANE3_LMS_DURATION_CFG" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
    }
    Bits "AFE_ML_LANE3_LMS_ACDC_MEAS_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for allowing LMS state to get new AC/DCMeas values"
    }
    Bits "AFE_ML_LANE3_LMS_FILTER_ODD" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Selects which side is filtered out if the filter enabled"
    }
    Bits "AFE_ML_LANE3_LMS_EVENODD_FILTER_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for filtering half of the samples"
    }
    Bits "AFE_ML_LANE3_LMS_FORCE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces AEQ State to stay in LMS mode for debug"
    }
    Bits "AFE_ML_LANE3_LMS_VIDEO_OPT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Option to allow LMS DFE process to run during VIDEO"
    }
    Bits "AFE_ML_LANE3_LMS_TAPOS_O_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Odd stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAPOS_E_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0S DFE offset Even stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAP4_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T4 DFE Tap4 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAP3_SEL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T3 DFE Tap3 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAP2_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T2 DFE Tap2 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAP1_SEL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T1 DFE Tap1 stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_TAP0_SEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass the T0 (gain) stage of DFE LMS"
    }
    Bits "AFE_ML_LANE3_LMS_FLOW_POS" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
    }
    Bits "AFE_ML_LANE3_LMS_BYPASS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS Adaptation bypass.  1=No DFE LMS"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_25" {
    Offset:  0x000890
    Description: "Equalizer Control register 25"
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10111111

    Bits "AFE_ML_LANE3_LMS_TOS_POLARITY" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS TOS influence polarity"
    }
    Bits "AFE_ML_LANE3_LMS_T4_POLARITY" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T4 influence polarity"
    }
    Bits "AFE_ML_LANE3_LMS_T3_POLARITY" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T3 influence polarity"
    }
    Bits "AFE_ML_LANE3_LMS_T2_POLARITY" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T2 influence polarity"
    }
    Bits "AFE_ML_LANE3_LMS_T1_POLARITY" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DFE LMS T1 influence polarity"
    }
    Bits "AFE_ML_LANE3_LMS_TOS_STEP" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE3_LMS_T4_STEP" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE3_LMS_T3_STEP" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE3_LMS_T2_STEP" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE3_LMS_T1_STEP" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
    Bits "AFE_ML_LANE3_LMS_T0_STEP" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DFE LMS T0 step size"
    }
  }

  Register "AFE_ML_LANE3_EQ_CTRL_26" {
    Offset:  0x000894
    Description: "Equalizer Control register 26"
    Read Mask:   0x1F77377F
    Write Mask:  0x1F77377F
    Reset Value: 0x01112224

    Bits "AFE_ML_LANE3_ALTDV_SAMPLE_LIMIT" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
    }
    Bits "AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_N" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
    }
    Bits "AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_P" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
    }
    Bits "AFE_ML_LANE3_LMS_T4_HALF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE3_LMS_T3_HALF_RANGE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE3_LMS_T2_HALF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE3_LMS_T1_HALF_RANGE" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
    }
    Bits "AFE_ML_LANE3_LMS_AUTO_RANGE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable LMS result to auto re-define Tap search range"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE0_0" {
    Offset:  0x000898
    Description: "CTLE CURVE0_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE0" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE0" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE0" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE0" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE0" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE0" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE0" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE0" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE0" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE0" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE0" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE0" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE0" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE0" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE0_1" {
    Offset:  0x00089C
    Description: "CTLE CURVE0_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE0" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE0" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE0" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE0" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE0_2" {
    Offset:  0x0008A0
    Description: "CTLE CURVE0_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE0" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE0" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE0" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE0" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE0" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE0" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE1_0" {
    Offset:  0x0008A4
    Description: "CTLE CURVE1_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE1" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE1" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE1" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE1" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE1" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE1" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE1" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE1" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE1" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE1" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE1" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE1" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE1" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE1_1" {
    Offset:  0x0008A8
    Description: "CTLE CURVE1_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE1" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE1_2" {
    Offset:  0x0008AC
    Description: "CTLE CURVE1_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE1" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE1" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE1" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE1" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE1" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE2_0" {
    Offset:  0x0008B0
    Description: "CTLE CURVE2_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE2" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE2" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE2" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE2" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE2" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE2" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE2" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE2" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE2" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE2" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE2" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE2" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE2" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE2" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE2_1" {
    Offset:  0x0008B4
    Description: "CTLE CURVE2_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE2" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE2" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE2" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE2" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE2_2" {
    Offset:  0x0008B8
    Description: "CTLE CURVE2_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE2" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE2" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE2" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE2" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE2" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE3_0" {
    Offset:  0x0008BC
    Description: "CTLE CURVE3_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE3" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE3" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE3" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE3" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE3" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE3" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE3" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE3" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE3" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE3" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE3" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE3" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE3" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE3" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE3" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE3_1" {
    Offset:  0x0008C0
    Description: "CTLE CURVE3_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE3" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE3" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE3" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE3" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE3_2" {
    Offset:  0x0008C4
    Description: "CTLE CURVE3_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE3" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE3" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE3" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE3" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE3" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE4_0" {
    Offset:  0x0008C8
    Description: "CTLE CURVE4_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE4" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE4" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE4" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE4" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE4" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE4" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE4" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE4" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE4" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE4" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE4" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE4" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE4" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE4" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE4_1" {
    Offset:  0x0008CC
    Description: "CTLE CURVE4_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE4" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE4" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE4" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE4" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE4_2" {
    Offset:  0x0008D0
    Description: "CTLE CURVE4_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE4" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE4" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE4" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE4" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE4" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE5_0" {
    Offset:  0x0008D4
    Description: "CTLE CURVE5_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE5" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE5" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE5" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE5" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE5" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE5" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE5" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE5" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE5" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE5" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE5" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE5" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE5" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE5" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE5_1" {
    Offset:  0x0008D8
    Description: "CTLE CURVE5_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE5" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE5" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE5" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE5" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE5_2" {
    Offset:  0x0008DC
    Description: "CTLE CURVE5_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE5" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE5" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE5" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE5" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE5" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE5" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE6_0" {
    Offset:  0x0008E0
    Description: "CTLE CURVE6_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE6" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE6" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE6" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE6" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE6" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE6" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE6" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE6" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE6" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE6" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE6" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE6" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE6" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE6" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE6_1" {
    Offset:  0x0008E4
    Description: "CTLE CURVE6_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE6" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE6" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE6" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE6" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE6_2" {
    Offset:  0x0008E8
    Description: "CTLE CURVE6_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE6" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE6" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE6" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE6" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE6" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE6" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE7_0" {
    Offset:  0x0008EC
    Description: "CTLE CURVE7_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE7" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE7" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE7" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE7" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE7" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE7" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE7" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE7" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE7" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE7" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE7" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE7" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE7" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE7" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE7_1" {
    Offset:  0x0008F0
    Description: "CTLE CURVE7_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE7" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE7" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE7" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE7" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE7_2" {
    Offset:  0x0008F4
    Description: "CTLE CURVE7_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE7" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE7" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE7" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE7" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE7" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE7" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE8_0" {
    Offset:  0x0008F8
    Description: "CTLE CURVE8_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE8" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE8" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE8" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE8" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE8" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE8" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE8" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE8" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE8" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE8" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE8" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE8" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE8" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE8" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE8" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE8_1" {
    Offset:  0x0008FC
    Description: "CTLE CURVE8_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE8" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE8" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE8_2" {
    Offset:  0x000900
    Description: "CTLE CURVE8_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE8" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE8" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE8" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE8" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE8" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE8" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE9_0" {
    Offset:  0x000904
    Description: "CTLE CURVE9_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE9" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE9" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE9" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE9" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE9" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE9" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE9" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE9" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE9" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE9" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE9" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE9" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE9" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE9" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE9" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE9_1" {
    Offset:  0x000908
    Description: "CTLE CURVE9_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE9" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE9" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE9" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE9" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE9_2" {
    Offset:  0x00090C
    Description: "CTLE CURVE9_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE9" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE9" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE9" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE9" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE9" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE9" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE10_0" {
    Offset:  0x000910
    Description: "CTLE CURVE10_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE10" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE10" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE10" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE10" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE10" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE10" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE10" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE10" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE10" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE10" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE10" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE10" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE10" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE10" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE10_1" {
    Offset:  0x000914
    Description: "CTLE CURVE10_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE10" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE10" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE10" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE10" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE10_2" {
    Offset:  0x000918
    Description: "CTLE CURVE10_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE10" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE10" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE10" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE10" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE10" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE10" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE11_0" {
    Offset:  0x00091C
    Description: "CTLE CURVE11_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE11" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE11" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE11" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE11" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE11" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE11" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE11" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE11" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE11" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE11" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE11" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE11" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE11" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE11" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE11" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE11_1" {
    Offset:  0x000924
    Description: "CTLE CURVE11_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE11" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE11" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE11" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE11" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE11_2" {
    Offset:  0x000928
    Description: "CTLE CURVE11_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE11" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE11" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE11" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE11" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE11" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE11" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE12_0" {
    Offset:  0x00092C
    Description: "CTLE CURVE12_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE12" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE12" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE12" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE12" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE12" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE12" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE12" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE12" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE12" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE12" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE12" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE12" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE12" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE12" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE12" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE12_1" {
    Offset:  0x000930
    Description: "CTLE CURVE12_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE12" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE12" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE12" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE12" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE12_2" {
    Offset:  0x000934
    Description: "CTLE CURVE12_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE12" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE12" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE12" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE12" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE12" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE12" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE13_0" {
    Offset:  0x000938
    Description: "CTLE CURVE13_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE13" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE13" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE13" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE13" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE13" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE13" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE13" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE13" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE13" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE13" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE13" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE13" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE13" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE13" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE13" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE13_1" {
    Offset:  0x00093C
    Description: "CTLE CURVE13_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE13" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE13" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE13" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE13" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE13_2" {
    Offset:  0x000940
    Description: "CTLE CURVE13_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE13" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE13" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE13" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE13" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE13" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE13" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE14_0" {
    Offset:  0x000944
    Description: "CTLE CURVE14_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE14" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE14" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE14" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE14" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE14" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE14" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE14" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE14" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE14" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE14" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE14" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE14" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE14" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE14" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE14" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE14_1" {
    Offset:  0x000948
    Description: "CTLE CURVE14_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE14" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE14" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE14" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE14" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE14_2" {
    Offset:  0x00094C
    Description: "CTLE CURVE14_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE14" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE14" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE14" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE14" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE14" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE14" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE15_0" {
    Offset:  0x000950
    Description: "CTLE CURVE15_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE15" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE15" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE15" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE15" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE15" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE15" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE15" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE15" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE15" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE15" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE15" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE15" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE15" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE15" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE15" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE15_1" {
    Offset:  0x000954
    Description: "CTLE CURVE15_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE15" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE15" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE15" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE15" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE15_2" {
    Offset:  0x000958
    Description: "CTLE CURVE15_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE15" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE15" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE15" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE15" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE15" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE15" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE_RST_0" {
    Offset:  0x00095C
    Description: "CTLE CURVE_RST_0"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE_RST" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE_RST" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_CURVE_RST" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_CURVE_RST" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_CURVE_RST" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_CURVE_RST" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_CURVE_RST" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_CURVE_RST" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_CURVE_RST" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_CURVE_RST" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_CURVE_RST" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_CURVE_RST" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_CURVE_RST" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_CURVE_RST" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_CURVE_RST" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE_RST_1" {
    Offset:  0x000960
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE_RST" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE_RST" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE_RST" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE_RST" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_CTLE_CURVE_RST_2" {
    Offset:  0x000964
    Description: "CTLE CURVE_RST_1"
    Read Mask:   0x0077777F
    Write Mask:  0x0077777F
    Reset Value: 0x00400000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_CURVE_RST" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE_RST" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE_RST" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_CURVE_RST" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_CURVE_RST" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_CURVE_RST" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_0" {
    Offset:  0x000AF8
    Description: "Base status 0, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF3FF3
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_PI_CTRL_ERR_OUT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Err Slicer PI Offset"
    }
    Bits "AFE_ML_LANE0_PI_CTRL_Q_OUT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Q Slicer PI Offset"
    }
    Bits "AFE_ML_LANE0_ERRCLK_EN_OUT" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ ERRCLKEN output"
    }
    Bits "AFE_ML_LANE0_ERR_REFCTL" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Error reference control output"
    }
    Bits "AFE_ML_LANE0_ADAPT_STATE" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Adapt FSM State"
    }
    Bits "AFE_ML_LANE0_AEQ_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Done status"
    }
    Bits "AFE_ML_LANE0_DATAVALID" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Main link data valid"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_1" {
    Offset:  0x000AFC
    Description: "Base status 1, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_RS_CTRL_OUT" {
      Position: 24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_RS_CTRL_OUT" {
      Position: 23
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_RS_CTRL_OUT" {
      Position: 22
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_RS_CTRL_OUT" {
      Position: 21
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_RS_CTRL_OUT" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_ICTL_OUT" {
      Position: 19..18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_GAIN1_ICTL_OUT" {
      Position: 17..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_PK2_ICTL_OUT" {
      Position: 15..14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE0_PK1_ICTL_OUT" {
      Position: 13..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE0_VGA_ICTL_OUT" {
      Position: 11..10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE0_GAIN2_BW_EN_OUT" {
      Position: 9..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_GAIN1_BW_EN_OUT" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK2_BW_EN_OUT" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_PK1_BW_EN_OUT" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE0_VGA_BW_EN_OUT" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_2" {
    Offset:  0x000B00
    Description: "Base status 2, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_GAIN2_CAP_CTRL_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_GAIN1_CAP_CTRL_OUT" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK2_CAP_CTRL_OUT" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_PK1_CAP_CTRL_OUT" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE0_VGA_CAP_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_3" {
    Offset:  0x000B04
    Description: "Base Status 3, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0077777F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CTLEBIASCTL_OUT" {
      Position: 22..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE0_GAIN2_RES_CTRL_OUT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE0_GAIN1_RES_CTRL_OUT" {
      Position: 14..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE0_PK2_RES_CTRL_OUT" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE0_PK1_RES_CTRL_OUT" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE0_VGA_RES_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_4" {
    Offset:  0x000B08
    Description: "Base status 4, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0F1F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_TAP4_OUT" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP3_OUT" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP2_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE0_TAP1_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_5" {
    Offset:  0x000B0C
    Description: "Base status 5, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CTLE_CURVE_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve Output #"
    }
    Bits "AFE_ML_LANE0_TAPOS_O_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE0_TAPOS_E_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_6" {
    Offset:  0x000B10
    Description: "Base Status 6, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_PI_PROP_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for proportional step"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_7" {
    Offset:  0x000B14
    Description: "Base Status 7, Lane0"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_PI_INTEGRAL_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for integral step"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_8" {
    Offset:  0x000B18
    Description: "Base status 8, Lane0"
    Read Mask:   0x1F1F1F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_VDC_MEAS_AEQ" {
      Position: 28..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE0_VAC_MEAS_AEQ" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE0_VDC_MEAS_INIT" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting IDLE"
    }
    Bits "AFE_ML_LANE0_VAC_MEAS_INIT" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting IDLE"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_9" {
    Offset:  0x000B1C
    Description: "Base status 9, Lane0"
    Read Mask:   0x00001F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_VDC_MEAS_NOW" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Consecutive bits Amplitude measurement"
    }
    Bits "AFE_ML_LANE0_VAC_MEAS_NOW" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Clock Pattern Amplitude measurement"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_10" {
    Offset:  0x000B20
    Description: "Base status 10, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_EYE_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_11" {
    Offset:  0x000B24
    Description: "Base status 11, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_EYE_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_12" {
    Offset:  0x000B28
    Description: "Base status 12, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_OFFC_TP1_E_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_13" {
    Offset:  0x000B2C
    Description: "Base status 13, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_OFFC_TP1_E_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_14" {
    Offset:  0x000B30
    Description: "Base status 14, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_OFFC_TP1_O_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE0_BASE_STATUS_15" {
    Offset:  0x000B34
    Description: "Base status 15, Lane0"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_OFFC_TP1_O_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_0" {
    Offset:  0x000B38
    Description: "AEQ status 0, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_FAIL_STATUS" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_1" {
    Offset:  0x000B3C
    Description: "AEQ status 1, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_FAIL_DIR_TO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_2" {
    Offset:  0x000B40
    Description: "AEQ status 2, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ1_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ1_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable1 Result"
    }
    Bits "AFE_ML_LANE0_AEQ0_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ0_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_3" {
    Offset:  0x000B44
    Description: "AEQ status 3, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ3_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable1 Result"
    }
    Bits "AFE_ML_LANE0_AEQ2_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ2_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_4" {
    Offset:  0x000B48
    Description: "AEQ status 4, Lane0"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_EYEF_VAR" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE0_AEQ2_EYEF_VAR" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE0_AEQ1_EYEF_VAR" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE0_AEQ0_EYEF_VAR" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasureFine Result"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_5" {
    Offset:  0x000B4C
    Description: "AEQ status 5, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ0_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_6" {
    Offset:  0x000B50
    Description: "AEQ status 6, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ1_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_7" {
    Offset:  0x000B54
    Description: "AEQ status 7, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ2_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_8" {
    Offset:  0x000B58
    Description: "AEQ status 8, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_9" {
    Offset:  0x000B5C
    Description: "AEQ status 5, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ0_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_10" {
    Offset:  0x000B60
    Description: "AEQ status 6, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ1_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_11" {
    Offset:  0x000B64
    Description: "AEQ status 7, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ2_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_12" {
    Offset:  0x000B68
    Description: "AEQ status 8, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ3_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_13" {
    Offset:  0x000B6C
    Description: "AEQ status 13, Lane0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYE_VAR2_SV2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ_EYE_VAR1_SV2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
    }
    Bits "AFE_ML_LANE0_AEQ_EYE_VAR2_SV1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved1 Result"
    }
    Bits "AFE_ML_LANE0_AEQ_EYE_VAR1_SV1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_14" {
    Offset:  0x000B70
    Description: "AEQ status 14, Lane0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYE_VAR2_SV3" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved3 Result"
    }
    Bits "AFE_ML_LANE0_AEQ_EYE_VAR1_SV3" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_15" {
    Offset:  0x000B74
    Description: "AEQ status 15, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYE_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_16" {
    Offset:  0x000B78
    Description: "AEQ status 16, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYE_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_17" {
    Offset:  0x000B7C
    Description: "AEQ status 17, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYE_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_18" {
    Offset:  0x000B80
    Description: "AEQ status 18, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV0" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_19" {
    Offset:  0x000B84
    Description: "AEQ status 19, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_20" {
    Offset:  0x000B88
    Description: "AEQ status 20, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_21" {
    Offset:  0x000B8C
    Description: "AEQ status 21, Lane0"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_22" {
    Offset:  0x000B90
    Description: "AEQ status 22, Lane0"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_TIME" {
      Position: 27..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Time from EIX to AEQ-DONE"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_23" {
    Offset:  0x000B94
    Description: "AEQ status 23, Lane0"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_LMS_T2_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap2 Control Variable Status"
    }
    Bits "AFE_ML_LANE0_LMS_T1_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap1 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_24" {
    Offset:  0x000B98
    Description: "AEQ status 23, Lane0"
    Read Mask:   0x03FF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_LMS_T4_CTRL_OUT" {
      Position: 25..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap4 Control Variable Status"
    }
    Bits "AFE_ML_LANE0_LMS_T3_CTRL_OUT" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap3 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE0_AEQ_STATUS_25" {
    Offset:  0x000B9C
    Description: "AEQ status 23, Lane0"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_LMS_TOS_O_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS O Control Variable Status"
    }
    Bits "AFE_ML_LANE0_LMS_TOS_E_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS E Control Variable Status"
    }
  }

  Register "AFE_ML_LANE0_TESTBUS_STATUS_0" {
    Offset:  0x000BA4
    Description: "Testbus status0, Lane0"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_AEQ_TESTBUS" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ FSM output"
    }
  }

  Register "AFE_ML_LANE0_TESTBUS_STATUS_1" {
    Offset:  0x000BA8
    Description: "Testbus status1, Lane0"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE0_CDR_TESTBUS" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CDR FSM output"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_0" {
    Offset:  0x000BAC
    Description: "Base status 0, Lane1"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF3FF3
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_PI_CTRL_ERR_OUT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Err Slicer PI Offset"
    }
    Bits "AFE_ML_LANE1_PI_CTRL_Q_OUT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Q Slicer PI Offset"
    }
    Bits "AFE_ML_LANE1_ERRCLK_EN_OUT" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ ERRCLKEN output"
    }
    Bits "AFE_ML_LANE1_ERR_REFCTL" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Error reference control output"
    }
    Bits "AFE_ML_LANE1_ADAPT_STATE" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Adapt FSM State"
    }
    Bits "AFE_ML_LANE1_AEQ_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Done status"
    }
    Bits "AFE_ML_LANE1_DATAVALID" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Main link data valid"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_1" {
    Offset:  0x000BB0
    Description: "Base status 1, Lane1"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_RS_CTRL_OUT" {
      Position: 24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_RS_CTRL_OUT" {
      Position: 23
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_RS_CTRL_OUT" {
      Position: 22
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_RS_CTRL_OUT" {
      Position: 21
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_RS_CTRL_OUT" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_ICTL_OUT" {
      Position: 19..18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_GAIN1_ICTL_OUT" {
      Position: 17..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_PK2_ICTL_OUT" {
      Position: 15..14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE1_PK1_ICTL_OUT" {
      Position: 13..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE1_VGA_ICTL_OUT" {
      Position: 11..10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE1_GAIN2_BW_EN_OUT" {
      Position: 9..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_GAIN1_BW_EN_OUT" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK2_BW_EN_OUT" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_PK1_BW_EN_OUT" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE1_VGA_BW_EN_OUT" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_2" {
    Offset:  0x000BB4
    Description: "Base status 2, Lane1"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_GAIN2_CAP_CTRL_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_GAIN1_CAP_CTRL_OUT" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK2_CAP_CTRL_OUT" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_PK1_CAP_CTRL_OUT" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE1_VGA_CAP_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_3" {
    Offset:  0x000BB8
    Description: "Base Status 3, Lane1"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0077777F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CTLEBIASCTL_OUT" {
      Position: 22..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE1_GAIN2_RES_CTRL_OUT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE1_GAIN1_RES_CTRL_OUT" {
      Position: 14..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE1_PK2_RES_CTRL_OUT" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE1_PK1_RES_CTRL_OUT" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE1_VGA_RES_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_4" {
    Offset:  0x000BBC
    Description: "Base status 4, Lane1"
    Read Mask:   0x0F1F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_TAP4_OUT" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP3_OUT" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP2_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE1_TAP1_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_5" {
    Offset:  0x000BC0
    Description: "Base status 5, Lane1"
    Read Mask:   0x000F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CTLE_CURVE_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve Output #"
    }
    Bits "AFE_ML_LANE1_TAPOS_O_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE1_TAPOS_E_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_6" {
    Offset:  0x000BC4
    Description: "Base Status 6, Lane1"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_PI_PROP_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for proportional step"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_7" {
    Offset:  0x000BC8
    Description: "Base Status 7, Lane1"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_PI_INTEGRAL_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for integral step"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_8" {
    Offset:  0x000BCC
    Description: "Base status 8, Lane1"
    Read Mask:   0x1F1F1F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_VDC_MEAS_AEQ" {
      Position: 28..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE1_VAC_MEAS_AEQ" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE1_VDC_MEAS_INIT" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting IDLE"
    }
    Bits "AFE_ML_LANE1_VAC_MEAS_INIT" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting IDLE"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_9" {
    Offset:  0x000BD0
    Description: "Base status 9, Lane1"
    Read Mask:   0x00001F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_VDC_MEAS_NOW" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Consecutive bits Amplitude measurement"
    }
    Bits "AFE_ML_LANE1_VAC_MEAS_NOW" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Clock Pattern Amplitude measurement"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_10" {
    Offset:  0x000BD4
    Description: "Base status 10, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_EYE_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_11" {
    Offset:  0x000BD8
    Description: "Base status 11, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_EYE_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_12" {
    Offset:  0x000BDC
    Description: "Base status 12, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_OFFC_TP1_E_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_13" {
    Offset:  0x000BE0
    Description: "Base status 13, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_OFFC_TP1_E_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_14" {
    Offset:  0x000BE4
    Description: "Base status 14, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_OFFC_TP1_O_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE1_BASE_STATUS_15" {
    Offset:  0x000BE8
    Description: "Base status 15, Lane1"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_OFFC_TP1_O_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_0" {
    Offset:  0x000BEC
    Description: "AEQ status 0, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_FAIL_STATUS" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_1" {
    Offset:  0x000BF0
    Description: "AEQ status 1, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_FAIL_DIR_TO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_2" {
    Offset:  0x000BF4
    Description: "AEQ status 2, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ1_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ1_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable1 Result"
    }
    Bits "AFE_ML_LANE1_AEQ0_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ0_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_3" {
    Offset:  0x000BF8
    Description: "AEQ status 3, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ3_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable1 Result"
    }
    Bits "AFE_ML_LANE1_AEQ2_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ2_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_4" {
    Offset:  0x000BFC
    Description: "AEQ status 4, Lane1"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_EYEF_VAR" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE1_AEQ2_EYEF_VAR" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE1_AEQ1_EYEF_VAR" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE1_AEQ0_EYEF_VAR" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasureFine Result"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_5" {
    Offset:  0x000C00
    Description: "AEQ status 5, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ0_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_6" {
    Offset:  0x000C04
    Description: "AEQ status 6, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ1_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_7" {
    Offset:  0x000C08
    Description: "AEQ status 7, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ2_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_8" {
    Offset:  0x000C0C
    Description: "AEQ status 8, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_9" {
    Offset:  0x000C10
    Description: "AEQ status 5, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ0_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_10" {
    Offset:  0x000C14
    Description: "AEQ status 6, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ1_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_11" {
    Offset:  0x000C18
    Description: "AEQ status 7, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ2_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_12" {
    Offset:  0x000C1C
    Description: "AEQ status 8, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ3_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_13" {
    Offset:  0x000C20
    Description: "AEQ status 13, Lane1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYE_VAR2_SV2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ_EYE_VAR1_SV2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
    }
    Bits "AFE_ML_LANE1_AEQ_EYE_VAR2_SV1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved1 Result"
    }
    Bits "AFE_ML_LANE1_AEQ_EYE_VAR1_SV1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_14" {
    Offset:  0x000C24
    Description: "AEQ status 14, Lane1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYE_VAR2_SV3" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved3 Result"
    }
    Bits "AFE_ML_LANE1_AEQ_EYE_VAR1_SV3" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_15" {
    Offset:  0x000C28
    Description: "AEQ status 15, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYE_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_16" {
    Offset:  0x000C2C
    Description: "AEQ status 16, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYE_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_17" {
    Offset:  0x000C30
    Description: "AEQ status 17, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYE_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_18" {
    Offset:  0x000C34
    Description: "AEQ status 18, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV0" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_19" {
    Offset:  0x000C38
    Description: "AEQ status 19, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_20" {
    Offset:  0x000C3C
    Description: "AEQ status 20, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_21" {
    Offset:  0x000C40
    Description: "AEQ status 21, Lane1"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_22" {
    Offset:  0x000C44
    Description: "AEQ status 22, Lane1"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_TIME" {
      Position: 27..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Time from EIX to AEQ-DONE"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_23" {
    Offset:  0x000C48
    Description: "AEQ status 23, Lane1"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_LMS_T2_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap2 Control Variable Status"
    }
    Bits "AFE_ML_LANE1_LMS_T1_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap1 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_24" {
    Offset:  0x000C4C
    Description: "AEQ status 23, Lane1"
    Read Mask:   0x03FF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_LMS_T4_CTRL_OUT" {
      Position: 25..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap4 Control Variable Status"
    }
    Bits "AFE_ML_LANE1_LMS_T3_CTRL_OUT" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap3 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE1_AEQ_STATUS_25" {
    Offset:  0x000C50
    Description: "AEQ status 23, Lane1"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_LMS_TOS_O_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS O Control Variable Status"
    }
    Bits "AFE_ML_LANE1_LMS_TOS_E_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS E Control Variable Status"
    }
  }

  Register "AFE_ML_LANE1_TESTBUS_STATUS_0" {
    Offset:  0x000C58
    Description: "Testbus status0, Lane1"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_AEQ_TESTBUS" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ FSM output"
    }
  }

  Register "AFE_ML_LANE1_TESTBUS_STATUS_1" {
    Offset:  0x000C5C
    Description: "Testbus status1, Lane1"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE1_CDR_TESTBUS" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CDR FSM output"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_0" {
    Offset:  0x000C60
    Description: "Base status 0, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF3FF3
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_PI_CTRL_ERR_OUT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Err Slicer PI Offset"
    }
    Bits "AFE_ML_LANE2_PI_CTRL_Q_OUT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Q Slicer PI Offset"
    }
    Bits "AFE_ML_LANE2_ERRCLK_EN_OUT" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ ERRCLKEN output"
    }
    Bits "AFE_ML_LANE2_ERR_REFCTL" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Error reference control output"
    }
    Bits "AFE_ML_LANE2_ADAPT_STATE" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Adapt FSM State"
    }
    Bits "AFE_ML_LANE2_AEQ_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Done status"
    }
    Bits "AFE_ML_LANE2_DATAVALID" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Main link data valid"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_1" {
    Offset:  0x000C64
    Description: "Base status 1, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_RS_CTRL_OUT" {
      Position: 24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_RS_CTRL_OUT" {
      Position: 23
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_RS_CTRL_OUT" {
      Position: 22
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_RS_CTRL_OUT" {
      Position: 21
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_RS_CTRL_OUT" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_ICTL_OUT" {
      Position: 19..18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_GAIN1_ICTL_OUT" {
      Position: 17..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_PK2_ICTL_OUT" {
      Position: 15..14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE2_PK1_ICTL_OUT" {
      Position: 13..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE2_VGA_ICTL_OUT" {
      Position: 11..10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE2_GAIN2_BW_EN_OUT" {
      Position: 9..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_GAIN1_BW_EN_OUT" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK2_BW_EN_OUT" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_PK1_BW_EN_OUT" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE2_VGA_BW_EN_OUT" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_2" {
    Offset:  0x000C68
    Description: "Base status 2, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_GAIN2_CAP_CTRL_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_GAIN1_CAP_CTRL_OUT" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK2_CAP_CTRL_OUT" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_PK1_CAP_CTRL_OUT" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE2_VGA_CAP_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_3" {
    Offset:  0x000C6C
    Description: "Base Status 3, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0077777F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CTLEBIASCTL_OUT" {
      Position: 22..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE2_GAIN2_RES_CTRL_OUT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE2_GAIN1_RES_CTRL_OUT" {
      Position: 14..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE2_PK2_RES_CTRL_OUT" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE2_PK1_RES_CTRL_OUT" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE2_VGA_RES_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_4" {
    Offset:  0x000C70
    Description: "Base status 4, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0F1F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_TAP4_OUT" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP3_OUT" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP2_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE2_TAP1_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_5" {
    Offset:  0x000C74
    Description: "Base status 5, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CTLE_CURVE_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve Output #"
    }
    Bits "AFE_ML_LANE2_TAPOS_O_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE2_TAPOS_E_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_6" {
    Offset:  0x000C78
    Description: "Base Status 6, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_PI_PROP_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for proportional step"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_7" {
    Offset:  0x000C7C
    Description: "Base Status 7, Lane2"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_PI_INTEGRAL_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for integral step"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_8" {
    Offset:  0x000C80
    Description: "Base status 8, Lane2"
    Read Mask:   0x1F1F1F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_VDC_MEAS_AEQ" {
      Position: 28..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE2_VAC_MEAS_AEQ" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE2_VDC_MEAS_INIT" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting IDLE"
    }
    Bits "AFE_ML_LANE2_VAC_MEAS_INIT" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting IDLE"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_9" {
    Offset:  0x000C84
    Description: "Base status 9, Lane2"
    Read Mask:   0x00001F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_VDC_MEAS_NOW" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Consecutive bits Amplitude measurement"
    }
    Bits "AFE_ML_LANE2_VAC_MEAS_NOW" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Clock Pattern Amplitude measurement"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_10" {
    Offset:  0x000C88
    Description: "Base status 10, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_EYE_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_11" {
    Offset:  0x000C8C
    Description: "Base status 11, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_EYE_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_12" {
    Offset:  0x000C90
    Description: "Base status 12, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_OFFC_TP1_E_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_13" {
    Offset:  0x000C94
    Description: "Base status 13, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_OFFC_TP1_E_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_14" {
    Offset:  0x000C98
    Description: "Base status 14, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_OFFC_TP1_O_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE2_BASE_STATUS_15" {
    Offset:  0x000C9C
    Description: "Base status 15, Lane2"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_OFFC_TP1_O_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_0" {
    Offset:  0x000CA0
    Description: "AEQ status 0, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_FAIL_STATUS" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_1" {
    Offset:  0x000CA4
    Description: "AEQ status 1, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_FAIL_DIR_TO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_2" {
    Offset:  0x000CA8
    Description: "AEQ status 2, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ1_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ1_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable1 Result"
    }
    Bits "AFE_ML_LANE2_AEQ0_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ0_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_3" {
    Offset:  0x000CAC
    Description: "AEQ status 3, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ3_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable1 Result"
    }
    Bits "AFE_ML_LANE2_AEQ2_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ2_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_4" {
    Offset:  0x000CB0
    Description: "AEQ status 4, Lane2"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_EYEF_VAR" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE2_AEQ2_EYEF_VAR" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE2_AEQ1_EYEF_VAR" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE2_AEQ0_EYEF_VAR" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasureFine Result"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_5" {
    Offset:  0x000CB4
    Description: "AEQ status 5, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ0_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_6" {
    Offset:  0x000CB8
    Description: "AEQ status 6, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ1_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_7" {
    Offset:  0x000CBC
    Description: "AEQ status 7, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ2_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_8" {
    Offset:  0x000CC0
    Description: "AEQ status 8, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_9" {
    Offset:  0x000CC4
    Description: "AEQ status 5, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ0_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_10" {
    Offset:  0x000CC8
    Description: "AEQ status 6, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ1_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_11" {
    Offset:  0x000CCC
    Description: "AEQ status 7, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ2_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_12" {
    Offset:  0x000CD0
    Description: "AEQ status 8, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ3_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_13" {
    Offset:  0x000CD4
    Description: "AEQ status 13, Lane2"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYE_VAR2_SV2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ_EYE_VAR1_SV2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
    }
    Bits "AFE_ML_LANE2_AEQ_EYE_VAR2_SV1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved1 Result"
    }
    Bits "AFE_ML_LANE2_AEQ_EYE_VAR1_SV1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_14" {
    Offset:  0x000CD8
    Description: "AEQ status 14, Lane2"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYE_VAR2_SV3" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved3 Result"
    }
    Bits "AFE_ML_LANE2_AEQ_EYE_VAR1_SV3" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_15" {
    Offset:  0x000CDC
    Description: "AEQ status 15, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYE_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_16" {
    Offset:  0x000CE0
    Description: "AEQ status 16, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYE_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_17" {
    Offset:  0x000CE4
    Description: "AEQ status 17, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYE_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_18" {
    Offset:  0x000CE8
    Description: "AEQ status 18, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV0" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_19" {
    Offset:  0x000CEC
    Description: "AEQ status 19, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_20" {
    Offset:  0x000CF0
    Description: "AEQ status 20, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_21" {
    Offset:  0x000CF4
    Description: "AEQ status 21, Lane2"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_22" {
    Offset:  0x000CF8
    Description: "AEQ status 22, Lane2"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_TIME" {
      Position: 27..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Time from EIX to AEQ-DONE"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_23" {
    Offset:  0x000CFC
    Description: "AEQ status 23, Lane2"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_LMS_T2_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap2 Control Variable Status"
    }
    Bits "AFE_ML_LANE2_LMS_T1_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap1 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_24" {
    Offset:  0x000D00
    Description: "AEQ status 23, Lane2"
    Read Mask:   0x03FF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_LMS_T4_CTRL_OUT" {
      Position: 25..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap4 Control Variable Status"
    }
    Bits "AFE_ML_LANE2_LMS_T3_CTRL_OUT" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap3 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE2_AEQ_STATUS_25" {
    Offset:  0x000D04
    Description: "AEQ status 23, Lane2"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_LMS_TOS_O_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS O Control Variable Status"
    }
    Bits "AFE_ML_LANE2_LMS_TOS_E_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS E Control Variable Status"
    }
  }

  Register "AFE_ML_LANE2_TESTBUS_STATUS_0" {
    Offset:  0x000D0C
    Description: "Testbus status0, Lane2"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_AEQ_TESTBUS" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ FSM output"
    }
  }

  Register "AFE_ML_LANE2_TESTBUS_STATUS_1" {
    Offset:  0x000D10
    Description: "Testbus status1, Lane2"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE2_CDR_TESTBUS" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CDR FSM output"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_0" {
    Offset:  0x000D14
    Description: "Base status 0, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF3FF3
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_PI_CTRL_ERR_OUT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Err Slicer PI Offset"
    }
    Bits "AFE_ML_LANE3_PI_CTRL_Q_OUT" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Q Slicer PI Offset"
    }
    Bits "AFE_ML_LANE3_ERRCLK_EN_OUT" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ ERRCLKEN output"
    }
    Bits "AFE_ML_LANE3_ERR_REFCTL" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Error reference control output"
    }
    Bits "AFE_ML_LANE3_ADAPT_STATE" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Adapt FSM State"
    }
    Bits "AFE_ML_LANE3_AEQ_DONE" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Done status"
    }
    Bits "AFE_ML_LANE3_DATAVALID" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Main link data valid"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_1" {
    Offset:  0x000D18
    Description: "Base status 1, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_RS_CTRL_OUT" {
      Position: 24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_RS_CTRL_OUT" {
      Position: 23
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_RS_CTRL_OUT" {
      Position: 22
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_RS_CTRL_OUT" {
      Position: 21
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_RS_CTRL_OUT" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_ICTL_OUT" {
      Position: 19..18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_GAIN1_ICTL_OUT" {
      Position: 17..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_PK2_ICTL_OUT" {
      Position: 15..14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Current control"
    }
    Bits "AFE_ML_LANE3_PK1_ICTL_OUT" {
      Position: 13..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Current control"
    }
    Bits "AFE_ML_LANE3_VGA_ICTL_OUT" {
      Position: 11..10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Current Control"
    }
    Bits "AFE_ML_LANE3_GAIN2_BW_EN_OUT" {
      Position: 9..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_GAIN1_BW_EN_OUT" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK2_BW_EN_OUT" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_PK1_BW_EN_OUT" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st STage Bandwidth control"
    }
    Bits "AFE_ML_LANE3_VGA_BW_EN_OUT" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Bandwidth control"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_2" {
    Offset:  0x000D1C
    Description: "Base status 2, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_GAIN2_CAP_CTRL_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_GAIN1_CAP_CTRL_OUT" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Gain 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK2_CAP_CTRL_OUT" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 2nd stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_PK1_CAP_CTRL_OUT" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking 1st stage Cap CTRL Prog Value"
    }
    Bits "AFE_ML_LANE3_VGA_CAP_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx VGA Stage Cap CTRL Prog Value"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_3" {
    Offset:  0x000D20
    Description: "Base Status 3, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0077777F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CTLEBIASCTL_OUT" {
      Position: 22..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CTLE overall bias control"
    }
    Bits "AFE_ML_LANE3_GAIN2_RES_CTRL_OUT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
    }
    Bits "AFE_ML_LANE3_GAIN1_RES_CTRL_OUT" {
      Position: 14..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
    }
    Bits "AFE_ML_LANE3_PK2_RES_CTRL_OUT" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
    }
    Bits "AFE_ML_LANE3_PK1_RES_CTRL_OUT" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
    }
    Bits "AFE_ML_LANE3_VGA_RES_CTRL_OUT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx Peaking RES CTRL Prog Value for VGA Stage"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_4" {
    Offset:  0x000D24
    Description: "Base status 4, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x0F1F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_TAP4_OUT" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP3_OUT" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP2_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
    }
    Bits "AFE_ML_LANE3_TAP1_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE tap1 configuration -Unidirectional (no sign)"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_5" {
    Offset:  0x000D28
    Description: "Base status 5, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x000F3F3F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CTLE_CURVE_OUT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Rx CTLE Curve Output #"
    }
    Bits "AFE_ML_LANE3_TAPOS_O_OUT" {
      Position: 13..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
    }
    Bits "AFE_ML_LANE3_TAPOS_E_OUT" {
      Position: 5..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DFE even side offset config[4:0] is magnitude, [5] is direction"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_6" {
    Offset:  0x000D2C
    Description: "Base Status 6, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_PI_PROP_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for proportional step"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_7" {
    Offset:  0x000D30
    Description: "Base Status 7, Lane3"
    Defines: "skip_reset_regtest"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_PI_INTEGRAL_STEP_OUT" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value for integral step"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_8" {
    Offset:  0x000D34
    Description: "Base status 8, Lane3"
    Read Mask:   0x1F1F1F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_VDC_MEAS_AEQ" {
      Position: 28..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE3_VAC_MEAS_AEQ" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting AEQ"
    }
    Bits "AFE_ML_LANE3_VDC_MEAS_INIT" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Consecutive bits Amplitude upon exiting IDLE"
    }
    Bits "AFE_ML_LANE3_VAC_MEAS_INIT" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Clock Pattern Amplitude upon exiting IDLE"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_9" {
    Offset:  0x000D38
    Description: "Base status 9, Lane3"
    Read Mask:   0x00001F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_VDC_MEAS_NOW" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Consecutive bits Amplitude measurement"
    }
    Bits "AFE_ML_LANE3_VAC_MEAS_NOW" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last Clock Pattern Amplitude measurement"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_10" {
    Offset:  0x000D3C
    Description: "Base status 10, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_EYE_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_11" {
    Offset:  0x000D40
    Description: "Base status 11, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_EYE_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Latest EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_12" {
    Offset:  0x000D44
    Description: "Base status 12, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_OFFC_TP1_E_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_13" {
    Offset:  0x000D48
    Description: "Base status 13, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_OFFC_TP1_E_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Even branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_14" {
    Offset:  0x000D4C
    Description: "Base status 14, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_OFFC_TP1_O_MEAS1" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement + side"
    }
  }

  Register "AFE_ML_LANE3_BASE_STATUS_15" {
    Offset:  0x000D50
    Description: "Base status 15, Lane3"
    Read Mask:   0x000007FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_OFFC_TP1_O_MEAS2" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "OFFC TP1 Odd branch EYE Measurement - side"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_0" {
    Offset:  0x000D54
    Description: "AEQ status 0, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_FAIL_STATUS" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_1" {
    Offset:  0x000D58
    Description: "AEQ status 1, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_FAIL_DIR_TO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_2" {
    Offset:  0x000D5C
    Description: "AEQ status 2, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ1_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ1_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 Variable1 Result"
    }
    Bits "AFE_ML_LANE3_AEQ0_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ0_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_3" {
    Offset:  0x000D60
    Description: "AEQ status 3, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_EYE_VAR2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ3_EYE_VAR1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 Variable1 Result"
    }
    Bits "AFE_ML_LANE3_AEQ2_EYE_VAR2" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ2_EYE_VAR1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 Variable1 Result"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_4" {
    Offset:  0x000D64
    Description: "AEQ status 4, Lane3"
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_EYEF_VAR" {
      Position: 7..6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE3_AEQ2_EYEF_VAR" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE3_AEQ1_EYEF_VAR" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasureFine Result"
    }
    Bits "AFE_ML_LANE3_AEQ0_EYEF_VAR" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasureFine Result"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_5" {
    Offset:  0x000D68
    Description: "AEQ status 5, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ0_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_6" {
    Offset:  0x000D6C
    Description: "AEQ status 6, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ1_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_7" {
    Offset:  0x000D70
    Description: "AEQ status 7, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ2_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_8" {
    Offset:  0x000D74
    Description: "AEQ status 8, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_EYE_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_9" {
    Offset:  0x000D78
    Description: "AEQ status 5, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ0_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_10" {
    Offset:  0x000D7C
    Description: "AEQ status 6, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ1_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_11" {
    Offset:  0x000D80
    Description: "AEQ status 7, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ2_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_12" {
    Offset:  0x000D84
    Description: "AEQ status 8, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ3_EYEF_MEAS" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_13" {
    Offset:  0x000D88
    Description: "AEQ status 13, Lane3"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYE_VAR2_SV2" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ_EYE_VAR1_SV2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
    }
    Bits "AFE_ML_LANE3_AEQ_EYE_VAR2_SV1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved1 Result"
    }
    Bits "AFE_ML_LANE3_AEQ_EYE_VAR1_SV1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_14" {
    Offset:  0x000D8C
    Description: "AEQ status 14, Lane3"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYE_VAR2_SV3" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Variable2 Saved3 Result"
    }
    Bits "AFE_ML_LANE3_AEQ_EYE_VAR1_SV3" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_15" {
    Offset:  0x000D90
    Description: "AEQ status 15, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYE_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_16" {
    Offset:  0x000D94
    Description: "AEQ status 16, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYE_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_17" {
    Offset:  0x000D98
    Description: "AEQ status 17, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYE_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_18" {
    Offset:  0x000D9C
    Description: "AEQ status 18, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV0" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_19" {
    Offset:  0x000DA0
    Description: "AEQ status 19, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV1" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_20" {
    Offset:  0x000DA4
    Description: "AEQ status 20, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV2" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_21" {
    Offset:  0x000DA8
    Description: "AEQ status 21, Lane3"
    Read Mask:   0x00001FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV3" {
      Position: 12..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_22" {
    Offset:  0x000DAC
    Description: "AEQ status 22, Lane3"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_TIME" {
      Position: 27..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ Time from EIX to AEQ-DONE"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_23" {
    Offset:  0x000DB0
    Description: "AEQ status 23, Lane3"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_LMS_T2_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap2 Control Variable Status"
    }
    Bits "AFE_ML_LANE3_LMS_T1_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap1 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_24" {
    Offset:  0x000DB4
    Description: "AEQ status 23, Lane3"
    Read Mask:   0x03FF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_LMS_T4_CTRL_OUT" {
      Position: 25..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap4 Control Variable Status"
    }
    Bits "AFE_ML_LANE3_LMS_T3_CTRL_OUT" {
      Position: 10..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS Tap3 Control Variable Status"
    }
  }

  Register "AFE_ML_LANE3_AEQ_STATUS_25" {
    Offset:  0x000DB8
    Description: "AEQ status 23, Lane3"
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_LMS_TOS_O_CTRL_OUT" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS O Control Variable Status"
    }
    Bits "AFE_ML_LANE3_LMS_TOS_E_CTRL_OUT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LMS TapOS E Control Variable Status"
    }
  }

  Register "AFE_ML_LANE3_TESTBUS_STATUS_0" {
    Offset:  0x000DC0
    Description: "Testbus status0, Lane3"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_AEQ_TESTBUS" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AEQ FSM output"
    }
  }

  Register "AFE_ML_LANE3_TESTBUS_STATUS_1" {
    Offset:  0x000DC4
    Description: "Testbus status1, Lane3"
    Read Mask:   0x00003FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AFE_ML_LANE3_CDR_TESTBUS" {
      Position: 13..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CDR FSM output"
    }
  }

  Register "AFE_AUX_CTRL_0" {
    Offset:  0x00110C
    Description: "AUX PD / RX control"
    Defines: "skip_regtest"
    Read Mask:   0x017FD00E
    Write Mask:  0x017FD00E
    Reset Value: 0x0000900E

    Bits "AFE_AUX_RTERM_EN_N" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX termination resistor enable. Active Low"
    }
    Bits "AFE_AUX_MAUXRX_HYSCTL" {
      Position: 22..21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX RX Hysteresis control: 0mV: 15mV: 15mV: 30mV"
    }
    Bits "AFE_AUX_MAUXRX_IRCTL" {
      Position: 20..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX RX Amplifier bias controls: 1x bias current: 2x bias current: 0.5x bias current: 0.7x bias current"
    }
    Bits "AFE_AUX_VCMCNTL" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX RX Vcm control: VDD-0.2V: VDD-0.3V: VDD-0.4V: VDD-0.5V"
    }
    Bits "AFE_AUX_VCMHIGH_LOWRES" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Set AUX RX Vcm to Vdd. Active high."
    }
    Bits "AFE_AUX_VCMHIGH" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set AUX RX Vcm to Vdd. Active high."
    }
    Bits "AFE_AUX_INT_REFSEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AUX Internal Reference Select"
    }
    Bits "AFE_AUX_MAUXRX_PD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AUX RX powerdown"
    }
    Bits "AFE_AUX_TX_PD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AUX TX powerdown"
    }
    Bits "AFE_AUX_AUXBIAS_PD" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "AUX RxIrGen powerdown"
    }
  }

  Register "AFE_AUX_CTRL_1" {
    Offset:  0x001158
    Description: "AUX TX control"
    Defines: "skip_regtest"
    Read Mask:   0xC7003FF8
    Write Mask:  0xC7003FF8
    Reset Value: 0x00000580

    Bits "AFE_AUX_VTEST_CTL" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX VTEST OUT select"
    }
    Bits "AFE_AUX_SLWCTL" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX output slew rate control"
    }
    Bits "AFE_AUX_AMPCTL" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "AUX output amplitude control"
    }
    Bits "AFE_AUX_TERMCTL" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "AUX termination resistor control"
    }
    Bits "AFE_AUX_LOWSWING" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX output low swing enable"
    }
  }

  Register "HPD_PIN_CONFIG" {
    Offset:  0x001160
    Description: "HPD pin configuration. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00000B2F
    Write Mask:  0x0000082F
    Reset Value: 0x00000020

    Bits "HPD_TX_DATA_BYP" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select TX data from bypass path. OE is still register controlled."
    }
    Bits "HPD_RX_DATA_NOIRQ" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HPD receive value (with IRQ's removed)"
    }
    Bits "HPD_RX_DATA" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HPD receive value"
    }
    Bits "HPD_HARD_RSTN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hard Reset HPD block.  Active-low"
    }
    Bits "HPD_PD_OE_N" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD pull-down enable (active-low)"
    }
    Bits "HPD_TX_OE_N" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD transmitter enable (active low)"
    }
    Bits "HPD_TX_DATA" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HPD transmit value"
    }
    Bits "HPD_IGNORE_RX_DATA" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore receive data (disables all IRQ/HPD monitoring counters).  Useful if HPD is a downstream device"
    }
  }

  Register "HPD_DEBOUNCE_COUNT" {
    Offset:  0x001164
    Description: "number of clocks to debounce incoming HPD to remove noise and high-frequency glitching.  All events shorter than this are lost! Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00003A98

    Bits "HPD_DEBOUNCE_COUNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00003A98
      Comment:  "A good starting point is 50us with reg_clk (27MHz - 270MHz)"
    }
  }

  Register "HPD_CLKS_PER_TICK" {
    Offset:  0x001168
    Description: "Clocks per time unit (tick).  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x0000001B

    Bits "HPD_CLKS_PER_TICK" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x0000001B
    }
  }

  Register "HPD_IRQ_DET_THRESH" {
    Offset:  0x00116C
    Description: "IRQ detection thresholds.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x07D00190

    Bits "HPD_IRQ_DET_THRESH_MAX" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000007D0
      Comment:  "Maximum pulse width (in ticks) for detecting IRQ."
    }
    Bits "HPD_IRQ_DET_THRESH_MIN" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000190
      Comment:  "Minimum pulse width (in ticks) for detecting IRQ."
    }
  }

  Register "HPD_PLUG_DET_THRESH_MIN" {
    Offset:  0x001170
    Description: "minimum pulse width (in ticks) for detecting HPD plug . Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x000186A0

    Bits "HPD_PLUG_DET_THRESH_MIN" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x000186A0
    }
  }

  Register "HPD_UNPLUG_DET_THRESH_MIN" {
    Offset:  0x001174
    Description: "minimum pulse width (in ticks) for detecting HPD unplug. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000007D0

    Bits "HPD_UNPLUG_DET_THRESH_MIN" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000007D0
    }
  }

  Register "HPD_IRQ_WIDTH" {
    Offset:  0x001178
    Description: "IRQ width. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x07D002EE

    Bits "HPD_IRQ_HOLDOFF_WIDTH" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000007D0
      Comment:  "minimum period between IRQs (in ticks)"
    }
    Bits "HPD_IRQ_GEN_WIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000002EE
      Comment:  "width of generated IRQ pulse (in ticks)"
    }
  }

  Register "HPD_IRQ_GEN" {
    Offset:  0x00117C
    Description: "IRQ generation control. Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip_regtest"
    Read Mask:   0x07000000
    Write Mask:  0x01000000
    Reset Value: 0x00000000

    Bits "HPD_IRQ_HOLDOFF_IN_PROGRESS" {
      Position: 26
      Type:     "R"
      Reset:    0x00000000
      Comment:  "2ms hold-off period after IRQ has not yet elapsed"
    }
    Bits "HPD_IRQ_GEN_IN_PROGRESS" {
      Position: 25
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IRQ generation in progress"
    }
    Bits "HPD_DO_IRQ_GEN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Start IRQ generation"
    }
  }

  Register "HPD_SRC_DET_DEBOUNCE_COUNT" {
    Offset:  0x001180
    Description: "SRC_DET debouncer config.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00030D40

    Bits "HPD_SRC_DET_DEBOUNCE_COUNT" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00030D40
      Comment:  "# of clocks to debounce incoming source-detect pin to remove noise, glitching, and AUX traffic.  Some suggested values are:- 1ms if waiting for initial source connection- 200ns if using SRC_DET to detect MAUX transactions during D3 power state It is highly unlikely to detect FAUX transactions - 10ns if using SRC_DET to detect MAUX transactions during D3 power state"
    }
  }

  Register "HPD_SRC_DET_CTRL" {
    Offset:  0x001184
    Description: "Control of SRC_DET input.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x87000000
    Write Mask:  0x07000000
    Reset Value: 0x00000000

    Bits "HPD_SRC_DET_STATUS" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value measured on Source-Detect pin"
    }
    Bits "HPD_SRC_DET_INT_ON_FALLING_EDGE" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Assert SRC_DET interrupt on debounced falling edges of SRC_DET pin?"
    }
    Bits "HPD_SRC_DET_INT_ON_RISING_EDGE" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Assert SRC_DET interrupt on debounced rising edges of SRC_DET pin?"
    }
    Bits "HPD_SRC_DET_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source-detect enable.  Firmware should disable once source is detected and HPD is asserted.  Firmware may also use this feature as a 'wake from D3' interrupt if transitions are detected on AUX+ pin"
    }
  }


}

;; ========= EDP_REG_SST =========

Block "EDP_REG_SST" {

Address: 0x21002000
;; Declared size of region in words (integer)
Size:    49152

;; Words of actual registers (integer)
;; Actual Size:    553591018

  Register "SST_REG_CLK_CTRL" {
    Offset:  0x000000
    Description: "Control Rx port to deframer assignment.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Defines: "skip"
    Read Mask:   0x83C0FD0F
    Write Mask:  0x8000FD0F
    Reset Value: 0x0000FC00

    Bits "SST_REG_CLK_REG_SST_RBIF_FORCE_CLK_EN" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force SST reg_clk register bus clock enable.  Only for backup in case register events are broken."
    }
    Bits "SST_REG_CLK_AUD1_INIT_DONE" {
      Position: 25
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio1 sub-block initialization done"
    }
    Bits "SST_REG_CLK_FRM1_INIT_DONE" {
      Position: 24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FRM1 sub-block initialization done"
    }
    Bits "SST_REG_CLK_AUD0_INIT_DONE" {
      Position: 23
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio0 sub-block initialization done"
    }
    Bits "SST_REG_CLK_FRM0_INIT_DONE" {
      Position: 22
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FRM0 sub-block initialization done"
    }
    Bits "SST_REG_CLK_AUD1_ASP_RAM_RETN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Audio 1 output fifo ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_AUD1_CTL_RAM_RETN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Audio 1 control fifo ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_FRM1_RAM_RETN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Framer 1 ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_AUD0_ASP_RAM_RETN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Audio 0 output fifo ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_AUD0_CTL_RAM_RETN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Audio 0 control fifo ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_FRM0_RAM_RETN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Framer 0 ram retention: 0=mem off, 1=mem on."
    }
    Bits "SST_REG_CLK_IGNORE_INIT_DONES" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore INIT_DONE signals in the event something terrible happens in silicon."
    }
    Bits "SST_REG_CLK_FRM1_PORT" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Framer 1, Audio 1 port assignment. 3 indicates disabled."
    }
    Bits "SST_REG_CLK_FRM0_PORT" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Framer 0, Audio 0 port assignment. 3 indicates disabled."
    }
  }

  Register "SST_REG_CLK_INTR_FRM0_INT_STATUS" {
    Offset:  0x000004
    Description: "Mainlink FRM interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x7E3FFFFF
    Write Mask:  0x7E3FFFFF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured Active Symbols per line changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_STATUS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Blank fall detected"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_STATUS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Blank rise detected"
    }
    Bits "SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_STATUS" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DSC error occurred"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_STATUS" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VBID Compressed Stream Flag changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_STATUS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Unexpected chunk size received on link"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_STATUS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component R"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_STATUS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component G"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_STATUS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component B"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured VTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured HTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video status update, measured on reg_clk"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_STATUS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video status update"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video Interface phase shift event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC value changed"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSA MVID changed alot event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream buffer overflow event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream buffer underflow event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loss of video stream event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream detected event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Error in majority vote event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSA missing @ VSync event"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Updated MSA received"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Any MSA received"
    }
    Bits "SST_REG_CLK_INTR_FRM0_HSYNC_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal-Sync detected on rxbuf output"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VSYNC_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Sync detected on rxbuf output"
    }
  }

  Register "SST_REG_CLK_INTR_AUD0_SET0_INT_STATUS" {
    Offset:  0x000008
    Description: "SDP Set 0 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x6F479EEF
    Write Mask:  0x6F479EEF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_STATUS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_STATUS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_STATUS" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_STATUS" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_STATUS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_STATUS" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_STATUS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "User-defined header detected"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change in naud detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change in maud detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Naud error detected"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Maud error detected"
    }
    Bits "SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ECC check fail interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Info FIFO overflow interrupts"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VSC packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio ACM packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HDR infoframe change detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio TimeStamp packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Extension packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "All Infoframe detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame resync head detect interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio InfoFrame packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AVI InfoFrame packet detected interrupt"
    }
  }

  Register "SST_REG_CLK_INTR_AUD0_SET1_INT_STATUS" {
    Offset:  0x00000C
    Description: "SDP Set 1 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive Sync SDP variamble frame rate detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPD Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vendor Specific Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "NTSC VBI Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mpeg source head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VSC change detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio infoframe change detectinterrupt is only generated when audio, channel count, sample size or audiovalue is different than that of theinfoFrame received"
    }
    Bits "SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Dynamic range header detect"
    }
    Bits "SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PPS packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PPS values changed"
    }
  }

  Register "SST_REG_CLK_INTR_FRM1_INT_STATUS" {
    Offset:  0x000010
    Description: "Mainlink FRM interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x7E3FFFFF
    Write Mask:  0x7E3FFFFF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured Active Symbols per line changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_STATUS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Blank fall detected"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_STATUS" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Blank rise detected"
    }
    Bits "SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_STATUS" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DSC error occurred"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_STATUS" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VBID Compressed Stream Flag changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_STATUS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Unexpected chunk size received on link"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_STATUS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component R"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_STATUS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component G"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_STATUS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC Match error for component B"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured VTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Measured HTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HTOTAL changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video status update, measured on reg_clk"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_STATUS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video status update"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video Interface phase shift event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CRC value changed"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSA MVID changed alot event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream buffer overflow event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream buffer underflow event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Loss of video stream event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Video stream detected event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Error in majority vote event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MSA missing @ VSync event"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Updated MSA received"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Any MSA received"
    }
    Bits "SST_REG_CLK_INTR_FRM1_HSYNC_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal-Sync detected on rxbuf output"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VSYNC_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical-Sync detected on rxbuf output"
    }
  }

  Register "SST_REG_CLK_INTR_AUD1_SET0_INT_STATUS" {
    Offset:  0x000014
    Description: "SDP Set 0 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x6F479EEF
    Write Mask:  0x6F479EEF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_STATUS" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_STATUS" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_STATUS" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_STATUS" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_STATUS" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_STATUS" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_STATUS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "User-defined header detected"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change in naud detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change in maud detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Naud error detected"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Maud error detected"
    }
    Bits "SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ECC check fail interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Info FIFO overflow interrupts"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VSC packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio ACM packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HDR infoframe change detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio TimeStamp packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Extension packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "All Infoframe detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame resync head detect interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio InfoFrame packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AVI InfoFrame packet detected interrupt"
    }
  }

  Register "SST_REG_CLK_INTR_AUD1_SET1_INT_STATUS" {
    Offset:  0x000018
    Description: "SDP Set 1 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Adaptive Sync SDP variamble frame rate detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "SPD Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vendor Specific Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "NTSC VBI Head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mpeg source head detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VSC change detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio infoframe change detectinterrupt is only generated when audio, channel count, sample size or audiovalue is different than that of theinfoFrame received"
    }
    Bits "SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Dynamic range header detect"
    }
    Bits "SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PPS packet detected interrupt"
    }
    Bits "SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "PPS values changed"
    }
  }

  Register "SST_REG_CLK_INTR_FRM0_INT_EN" {
    Offset:  0x000044
    Description: "Mainlink FRM interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x7E3FFFFF
    Write Mask:  0x7E3FFFFF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_ACTIVE_SYM_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBLANK_FALL_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_EN" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBLANK_RISE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_EN" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DSC_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBID_COMP_STREAM_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DSC_CHUNK_SIZE_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_R_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_G_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_B_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_VTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_HTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIDEO_STAT_UPDATED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIF_PHASE_SHIFT_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CRC_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_MVID_UPDATE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for STRM_BUFF_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for STRM_BUFF_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NO_VIDEO_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIDEO_PRESENT_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAJORITY_VOTE_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_MISSING_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_UPDATE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_RCV_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_HSYNC_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HSYNC_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM0_VSYNC_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSYNC_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INTR_AUD0_SET0_INT_EN" {
    Offset:  0x000048
    Description: "SDP Set 0 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x6F479EEF
    Write Mask:  0x6F479EEF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_EXT_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CORR_ECC_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_EN" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_PLEN_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_PLEN_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for USER_PROG_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUD_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NAUD_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NAUD_ERROR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUD_ERROR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ECC_FAIL_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for INFO_FIFO_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ACM_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HDR_INFOFRM_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TSP_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for EXT_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for INFOFRM_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FRM_ADP_SYNC_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AUDIO_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AVI_HEAD_DET_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INTR_AUD0_SET1_INT_EN" {
    Offset:  0x00004C
    Description: "SDP Set 1 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for SPD_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NTSC_VBI_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AUDIO_INFOFRM_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DYN_RANGE_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PPS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PPS_CHANGE_DET_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INTR_FRM1_INT_EN" {
    Offset:  0x000050
    Description: "Mainlink FRM interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x7E3FFFFF
    Write Mask:  0x7E3FFFFF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_ACTIVE_SYM_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBLANK_FALL_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_EN" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBLANK_RISE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_EN" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DSC_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VBID_COMP_STREAM_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DSC_CHUNK_SIZE_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_R_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_G_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for COMP_B_CRC_MATCH_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_VTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MEAS_HTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HTOTAL_CHANGED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIDEO_STAT_UPDATED_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIF_PHASE_SHIFT_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CRC_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_MVID_UPDATE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for STRM_BUFF_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for STRM_BUFF_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NO_VIDEO_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VIDEO_PRESENT_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAJORITY_VOTE_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_MISSING_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_UPDATE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MSA_RCV_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_HSYNC_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HSYNC_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_FRM1_VSYNC_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSYNC_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INTR_AUD1_SET0_INT_EN" {
    Offset:  0x000054
    Description: "SDP Set 0 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x6F479EEF
    Write Mask:  0x6F479EEF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_EXT_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CORR_ECC_ERR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_EN" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_PLEN_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_PLEN_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_UFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for CTL_FIFO_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for USER_PROG_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUD_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NAUD_CHANGE_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NAUD_ERROR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUD_ERROR_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ECC_FAIL_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for INFO_FIFO_OFLOW_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ACM_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for HDR_INFOFRM_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TSP_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for EXT_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for INFOFRM_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FRM_ADP_SYNC_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AUDIO_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AVI_HEAD_DET_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INTR_AUD1_SET1_INT_EN" {
    Offset:  0x000058
    Description: "SDP Set 1 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain"
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for SPD_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for NTSC_VBI_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for VSC_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AUDIO_INFOFRM_CHNG_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for DYN_RANGE_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PPS_HEAD_DET_INT_STATUS"
    }
    Bits "SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for PPS_CHANGE_DET_INT_STATUS"
    }
  }

  Register "SST_REG_CLK_INT0_MASK" {
    Offset:  0x000080
    Description: "top-level interrupt mask"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INT0_AUD1_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_FRM1_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_AUD0_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_FRM0_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SST_REG_CLK_INT0_STATUS" {
    Offset:  0x000084
    Description: "top-level interrupt status"
    Read Mask:   0x0000000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INT0_AUD1_STS" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_FRM1_STS" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_AUD0_STS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT0_FRM0_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "SST_REG_CLK_INT1_MASK" {
    Offset:  0x000088
    Description: "top-level interrupt mask"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INT1_AUD1_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_FRM1_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_AUD0_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_FRM0_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "SST_REG_CLK_INT1_STATUS" {
    Offset:  0x00008C
    Description: "top-level interrupt status"
    Read Mask:   0x0000000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "SST_REG_CLK_INT1_AUD1_STS" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_FRM1_STS" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_AUD0_STS" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "SST_REG_CLK_INT1_FRM0_STS" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "AUD_COMMON_DEBUG" {
    Offset:  0x0000D0
    Description: "DP Rx Audio/SDP top-level debug-bus MUX control.  Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "AUD_COMMON_DBG_TAP_SEL" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug-bus tap select.  Selects SDP/Audio block of same index in range 0-2"
    }
  }

  Register "AUD_REGCLK0_DEBUG_CTRL" {
    Offset:  0x0000D8
    Description: "ASP control output. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00000100
    Write Mask:  0x00000100
    Reset Value: 0x00000000

    Bits "AUD_REGCLK0_DEBUG_SET_IF_RDY" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "set if_rdy signal to 1'b1 for debug purpose"
    }
  }

  Register "AUD_REGCLK1_DEBUG_CTRL" {
    Offset:  0x0000E8
    Description: "ASP control output. Accessed on reg_clk (27MHz - 270MHz) domain."
    Read Mask:   0x00000100
    Write Mask:  0x00000100
    Reset Value: 0x00000000

    Bits "AUD_REGCLK1_DEBUG_SET_IF_RDY" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "set if_rdy signal to 1'b1 for debug purpose"
    }
  }


}

;; ========= EDP_LS =========

Block "EDP_LS" {

Address: 0x21010000
;; Declared size of region in words (integer)
Size:    2048

;; Words of actual registers (integer)
;; Actual Size:    553648718

  Register "ML_CONST_LFSR0" {
    Offset:  0x000000
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xC002801C

    Bits "ML_CONST_CRC_POLY" {
      Position: 31..16
      Type:     "R"
      Reset:    0x0000C002
      Comment:  "This is the Pix CRC polynomial."
    }
    Bits "ML_CONST_SCRM_POLY" {
      Position: 15..0
      Type:     "R"
      Reset:    0x0000801C
      Comment:  "This is the scrambler polynomial."
    }
  }

  Register "ML_CONST_LFSR1" {
    Offset:  0x000004
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0x0000007F
    Write Mask:  0x00000000
    Reset Value: 0x00000060

    Bits "ML_CONST_PRBS_POLY" {
      Position: 6..0
      Type:     "R"
      Reset:    0x00000060
      Comment:  "This is the PRBS polynomial."
    }
  }

  Register "ML_CONST_SYMS0" {
    Offset:  0x000008
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0x03FF03FF
    Write Mask:  0x00000000
    Reset Value: 0x018B02AA

    Bits "ML_CONST_TPS_D11_6" {
      Position: 25..16
      Type:     "R"
      Reset:    0x0000018B
      Comment:  "The D11.6 symbol used in training sequences"
    }
    Bits "ML_CONST_TPS_D10_2" {
      Position: 9..0
      Type:     "R"
      Reset:    0x000002AA
      Comment:  "The D10.2 symbol used in training sequences"
    }
  }

  Register "ML_CONST_SYMS1" {
    Offset:  0x00000C
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x028300E1

    Bits "ML_CONST_TPS_K28_5_P" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000283
      Comment:  "The K28.5+ symbol used in training sequences"
    }
    Bits "ML_CONST_TPS_D30_3_P" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x000000E1
      Comment:  "The D30.3+ symbol used in training sequences"
    }
  }

  Register "ML_CONST_CHARS0" {
    Offset:  0x000010
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFD5CFBBC

    Bits "ML_CONST_SST_CHAR_SE" {
      Position: 31..24
      Type:     "R"
      Reset:    0x000000FD
      Comment:  "The SE Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_SS" {
      Position: 23..16
      Type:     "R"
      Reset:    0x0000005C
      Comment:  "The SS Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_BE" {
      Position: 15..8
      Type:     "R"
      Reset:    0x000000FB
      Comment:  "The BE Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_BS" {
      Position: 7..0
      Type:     "R"
      Reset:    0x000000BC
      Comment:  "The BS Symbol used in DP"
    }
  }

  Register "ML_CONST_CHARS1" {
    Offset:  0x000014
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x3C1CF7FE

    Bits "ML_CONST_SST_CHAR_CP" {
      Position: 31..24
      Type:     "R"
      Reset:    0x0000003C
      Comment:  "The CP Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_SR" {
      Position: 23..16
      Type:     "R"
      Reset:    0x0000001C
      Comment:  "The SR Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_FE" {
      Position: 15..8
      Type:     "R"
      Reset:    0x000000F7
      Comment:  "The FE Symbol used in DP"
    }
    Bits "ML_CONST_SST_CHAR_FS" {
      Position: 7..0
      Type:     "R"
      Reset:    0x000000FE
      Comment:  "The FS Symbol used in DP"
    }
  }

  Register "ML_CONST_CHARS2" {
    Offset:  0x000018
    Description: "Accessed on ls_clk  domain."
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x000000FF
    Reset Value: 0xBC1F537C

    Bits "ML_CONST_MST_CHAR_MTPH" {
      Position: 31..24
      Type:     "R"
      Reset:    0x000000BC
      Comment:  "The MTPH Character used in DP"
    }
    Bits "ML_CONST_LVP1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x0000001F
      Comment:  "The LVP1 used by HDCP"
    }
    Bits "ML_CONST_LVP0" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000053
      Comment:  "The LVP0 used by HDCP"
    }
    Bits "ML_CONST_SST_CHAR_BF" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "The BF Symbol used in DP"
    }
  }

  Register "ML_CONST_CHARS3" {
    Offset:  0x00001C
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x5C1CFBF7

    Bits "ML_CONST_MST_CHAR_C3" {
      Position: 31..24
      Type:     "R"
      Reset:    0x0000005C
      Comment:  "The C3 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x0000001C
      Comment:  "The C2 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x000000FB
      Comment:  "The C1 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C0" {
      Position: 7..0
      Type:     "R"
      Reset:    0x000000F7
      Comment:  "The C0 code used by MST Stream"
    }
  }

  Register "ML_CONST_CHARS4" {
    Offset:  0x000020
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFEFDDC7C

    Bits "ML_CONST_MST_CHAR_C7" {
      Position: 31..24
      Type:     "R"
      Reset:    0x000000FE
      Comment:  "The C7 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C6" {
      Position: 23..16
      Type:     "R"
      Reset:    0x000000FD
      Comment:  "The C6 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C5" {
      Position: 15..8
      Type:     "R"
      Reset:    0x000000DC
      Comment:  "The C5 code used by MST Stream"
    }
    Bits "ML_CONST_MST_CHAR_C4" {
      Position: 7..0
      Type:     "R"
      Reset:    0x0000007C
      Comment:  "The C4 code used by MST Stream"
    }
  }

  Register "ML_CONST_CHARS5" {
    Offset:  0x000024
    Description: "Accessed on ls_clk  domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x003C9CDC

    Bits "ML_CONST_SST_CHAR_PM_FEC" {
      Position: 23..16
      Type:     "R"
      Reset:    0x0000003C
      Comment:  "The PM (parity marker) symbol used in DP for FEC"
    }
    Bits "ML_CONST_SST_CHAR_CP_FEC" {
      Position: 15..8
      Type:     "R"
      Reset:    0x0000009C
      Comment:  "The CP Symbol used in DP when FEC_READY is set"
    }
    Bits "ML_CONST_DSC_CHAR_EOC" {
      Position: 7..0
      Type:     "R"
      Reset:    0x000000DC
      Comment:  "The C4 code used by MST Stream"
    }
  }

  Register "ML_COMMON_RX_GENERAL_CTRL" {
    Offset:  0x000080
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000001FF
    Write Mask:  0x000001FF
    Reset Value: 0x00000080

    Bits "ML_COMMON_DBG_TAP_SEL_BIT2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "The debug taps are as follows.100 - Fast link training inp data"
    }
    Bits "ML_COMMON_LS_CLK_HARD_RST_N" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold LS_CLK domain in hard-reset."
    }
    Bits "ML_COMMON_BYP_TAP_SEL" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "The bypass taps are as follows.00 - AFE tp Phy data01 - Phy to HDCP data10 - HDCP to VC data.11 - FEC corrected data."
    }
    Bits "ML_COMMON_DBG_LN_SEL" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lane select for ML DBG output."
    }
    Bits "ML_COMMON_DBG_TAP_SEL" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "The debug taps are as follows.000 - AFE outp to Phy inp data001 - Phy outp to HDCP inp data010 - VC outp to DFRM0 inp data011 - Frm internal signals (LN_SEL to choose which frm)."
    }
    Bits "ML_COMMON_MST_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, This bit should be set in MST mode"
    }
  }

  Register "ML_COMMON_RBIF_CTRL" {
    Offset:  0x000084
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ML_COMMON_LS_RBIF_FORCE_CLK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Forces ls_clk register bus clock enable.  Only for backup in case register events are broken."
    }
  }

  Register "ML_COMMON_SPARE0" {
    Offset:  0x0000A0
    Description: "Spare RW registers.  Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_COMMON_SPARE0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO.: Alignment SM config. When 1, clears a_is_stored when a found in all lanes.: When set to 1, filtering of K-char from SDP data is disabled."
    }
  }

  Register "ML_COMMON_SPARE1" {
    Offset:  0x0000A4
    Description: "Spare RW registers.  Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_COMMON_SPARE1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO."
    }
  }

  Register "ML_PHY_CTRL" {
    Offset:  0x000100
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00030103
    Write Mask:  0x00030103
    Reset Value: 0x00030001

    Bits "ML_PHY_VID_RDY_EN" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Enables for phy signals that can bring DP video ready output low16: Symbol align lock lost17: Lane align lock lost"
    }
    Bits "ML_PHY_ENABLE_SR_CORRECTION" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable SR correction in MST mode"
    }
    Bits "ML_PHY_CLK_GATE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When this field is cleared, all flops in the logic block hold state."
    }
    Bits "ML_PHY_SOFT_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This field resets the PHY."
    }
  }

  Register "ML_PHY_SERDES_AND_PRBS" {
    Offset:  0x000104
    Description: "Accessed on ls_clk domain. These registers are provided for seamless connection of the Serdes to the RTL modules"
    Read Mask:   0xC0FFFFFF
    Write Mask:  0xC0FFFFFF
    Reset Value: 0xC00E400F

    Bits "ML_PHY_DATAVALID_MASK_ENABLED" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "If this bit is set, the data coming in from the serdes will be masked by the datavalid signal."
    }
    Bits "ML_PHY_DELAY_ONE_LANE_ALIGNMENT" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "If set lane alignment for one lane will only be set when symbol locked."
    }
    Bits "ML_PHY_PRBS_BIT_SLIP_MODE" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "the 2 least significant bits of this field define the number of prbs errors to be counted in a bit-slip event.0 = 1 error1 = total number of errors / prbs_bit_slip_mode[4:2]2 = 0 errors3 = all errors."
    }
    Bits "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN3" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "This selects the AFE lane feeding to the logical Lane 3"
    }
    Bits "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN2" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "This selects the AFE lane feeding to the logical Lane 2"
    }
    Bits "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN1" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This selects the AFE lane feeding to the logical Lane 1"
    }
    Bits "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN0" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This selects the AFE lane feeding to the logical Lane 0"
    }
    Bits "ML_PHY_FLIP_BIT_POLARITY" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting these will reverse the bit polarity on a per lane basis."
    }
    Bits "ML_PHY_FLIP_BIT_ORDER" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting these will reverse the bit order within a symbol on a per lane basis."
    }
    Bits "ML_PHY_FLIP_SYMBOL_ORDER" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "Setting these will reverse the symbol order on a per lane basis."
    }
  }

  Register "ML_PHY_MODES" {
    Offset:  0x000108
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5FC00000

    Bits "ML_PHY_ALPM_EN" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this bit will enable the Phy circuitry to look for ALPM signals."
    }
    Bits "ML_PHY_COUNT_UNLKS_IN_TP" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "unsetting this bit will actually count the number of 8b10b errors in TP, else it will count the number of unlocks."
    }
    Bits "ML_PHY_COUNT_8B10B_ERRS_IN_SERM" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Error counters in SERM mode:= SERM errors only= 8b10b errors only= SERM and 8b10b errors"
    }
    Bits "ML_PHY_ERR_SEL_8B10B" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "0 = Count both Illegal Symbol errors and Running Disparity Errors= Count only Running Disparity Errors.= Count only Illegal Symbol Errors3 = Count either Illegal Symbol errors or Running Disparity Errors, mask sequential symbol errors"
    }
    Bits "ML_PHY_SYM_ALIGN_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Setting this bit will enable the symbol alignment module. Symbol alignment is necessary for TP2/TP3/SERM and normal video traffic."
    }
    Bits "ML_PHY_LANE_ALIGN_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Setting this bit will enable the inter lane alignment module. Inter lane alignment is necessary for all link layer functionality."
    }
    Bits "ML_PHY_DESKEW_EN" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Setting this bit will enable the inter lane deskew module. Deskew is necessary for all link layer functionality."
    }
    Bits "ML_PHY_SCRM_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "RWX, Setting this enables the scrambler."
    }
    Bits "ML_PHY_TP3_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the TP3 checker. This does not affect the through datapath."
    }
    Bits "ML_PHY_TP2_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the TP2 checker. This does not affect the through datapath."
    }
    Bits "ML_PHY_TP1_EN" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the TP1 checker. This does not affect the through datapath. There are different bits for different lanes to allow independent Nyquist checking on the lanes."
    }
    Bits "ML_PHY_SERM_EN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the SERM checker. SCRM_EN has to be set for correct operation. This does not affect the through datapath."
    }
    Bits "ML_PHY_PRBS_EN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the PRBS checker. This does not affect the through datapath."
    }
    Bits "ML_PHY_UPAT_EN" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this enables the UPAT checker. This does not affect the through datapath."
    }
    Bits "ML_PHY_LANE_EN" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Lanes can be individually enabled by setting these bits."
    }
  }

  Register "ML_PHY_SCRAMBLER_CONTROL_0" {
    Offset:  0x00010C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFF01FF
    Write Mask:  0xFFFF01FF
    Reset Value: 0xFFFF0100

    Bits "ML_PHY_SCRAMBLER_SEED_VAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "This is the scrambler seed."
    }
    Bits "ML_PHY_STOP_LFSR_IN_FEC_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LFSR not to be advance mode enabled"
    }
    Bits "ML_PHY_PH_CHAR_FROM_FEC" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For FEC, not to advance when parity place holder is received."
    }
  }

  Register "ML_PHY_LOCK_STATES" {
    Offset:  0x000110
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFF1FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_TP4_LOCK" {
      Position: 31..28
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If TP4_EN is set, this field denotes the lock state of the TP4 checker on a per lane basis."
    }
    Bits "ML_PHY_UPAT_LOCK" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If UPAT_EN is set, this field denotes the lock state of the UPAT checker on a per lane basis."
    }
    Bits "ML_PHY_LANE_ALIGN_LOCK" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If LANE_ALIGN_EN is set, this field denotes the alignment state of the inter lane alignment block."
    }
    Bits "ML_PHY_TP3_LOCK" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If TP3_EN is set, this field denotes the lock state of the TP3 checker on a per lane basis."
    }
    Bits "ML_PHY_TP2_LOCK" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If TP2_EN is set, this field denotes the lock state of the TP2 checker on a per lane basis."
    }
    Bits "ML_PHY_TP1_LOCK" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If TP1_EN is set, this field denotes the lock state of the TP1 checker on a per lane basis."
    }
    Bits "ML_PHY_SYM_ALIGN_LOCK" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This field denotes the alignment state of the symbol alignment module on a per lane basis. Symbol alignment is necessary to perform 8b10b decode."
    }
    Bits "ML_PHY_PRBS_LOCK" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If PRBS_EN is set, this field denotes the lock state of the PRBS checker on a per lane basis."
    }
  }

  Register "ML_PHY_LOCK_STATES_INT_MASK" {
    Offset:  0x000114
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x555F0FFF

    Bits "ML_PHY_SYM_ALIGN_UNLOCK_INT_CTRL" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "tp3 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_SYM_ALIGN_LOCK_INT_CTRL" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "tp3 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP3_UNLOCK_INT_CTRL" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "tp3 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP3_LOCK_INT_CTRL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "tp3 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP2_UNLOCK_INT_CTRL" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "tp2 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP2_LOCK_INT_CTRL" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "tp2 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP1_UNLOCK_INT_CTRL" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "tp1 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_TP1_LOCK_INT_CTRL" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "tp1 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_UPAT_UNLOCK_INT_CTRL" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "upat unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_UPAT_LOCK_INT_CTRL" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "upat lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
    }
    Bits "ML_PHY_PRBS_UNLOCK_INT_CTRL" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "prbs unlock interrupt behavior0 = fire interrupt when *any* lane loses lock1 = fire interrupt when *all* lanes loses lock"
    }
    Bits "ML_PHY_PRBS_LOCK_INT_CTRL" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "prbs lock interrupt behavior0 = fire interrupt when *any* lane acquires lock1 = fire interrupt when *all* lanes aqcuire lock"
    }
    Bits "ML_PHY_ERRS_LN3_INT_MASK" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "interrupt enable on too many errors on lane 3."
    }
    Bits "ML_PHY_ERRS_LN2_INT_MASK" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "interrupt enable on too many errors on lane 2."
    }
    Bits "ML_PHY_ERRS_LN1_INT_MASK" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "interrupt enable on too many errors on lane 1."
    }
    Bits "ML_PHY_ERRS_LN0_INT_MASK" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "interrupt enable on too many errors on lane 0."
    }
    Bits "ML_PHY_CLR_ERRS_ON_TP1_LOCK_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear symbols errors when tp1 is locked"
    }
    Bits "ML_PHY_ERRS_INT_THRESHOLD" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "The threshold for asserting the too many errors interrupt."
    }
  }

  Register "ML_PHY_ERR_COUNTER_CTRL" {
    Offset:  0x000118
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFF71FF
    Write Mask:  0xFFFF71FF
    Reset Value: 0xFE0100F0

    Bits "ML_PHY_SYM_ERR_REPL_DATA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FE
      Comment:  "When a symbol error is detected, replace with this 8b code"
    }
    Bits "ML_PHY_ERRS_CURR_WINDOW" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Current error counter sliding window in units of 2^21 ls_clks.Use the below settings for 1s interval at various link rates: RBR  = 38 HBR  = 64 HBR2 = 128 HBR3 = 193"
    }
    Bits "ML_PHY_SYM_ERR_REPL_CTRL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When a symbol error is detected, replacement is control symbol when 1"
    }
    Bits "ML_PHY_SYM_ERR_REPL_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When a symbol error is detected, replace default decode with SYM_ERR_REPL 8b code"
    }
    Bits "ML_PHY_SHOW_CURR_ERRS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Change ERR_COUNTER_0-3 CSRs to show:0 = DPCD cumulative error counts 1 = Current errors as defined in ERRS_CURR_WINDOW"
    }
    Bits "ML_PHY_FEC_ERRS_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Count errors from pre-FEC 8b10b decode rather than post-FEC 8b10b decode."
    }
    Bits "ML_PHY_ERRS_ENABLE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "When enabled, the counter is active.  When disabled, the counter is frozen."
    }
    Bits "ML_PHY_ERRS_RESET_ON_READ" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Writing a 1 to this bit clears the error counter whenever it is read"
    }
  }

  Register "ML_PHY_ERR_COUNTERS_0" {
    Offset:  0x00011C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_ERRS_LN0_VALID" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Indicates validity of the above error count"
    }
    Bits "ML_PHY_ERRS_LN0" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "If PRBS_EN is set, this field counts the number of PRBS errors on lane 0, else if SERM_EN is set, this field counts the number of SERM symbol errors on lane 0, else this field counts the number of 8b10b errors on lane 0"
    }
  }

  Register "ML_PHY_ERR_COUNTERS_1" {
    Offset:  0x000120
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_ERRS_LN1_VALID" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
    Bits "ML_PHY_ERRS_LN1" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
  }

  Register "ML_PHY_ERR_COUNTERS_2" {
    Offset:  0x000124
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_ERRS_LN2_VALID" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
    Bits "ML_PHY_ERRS_LN2" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
  }

  Register "ML_PHY_ERR_COUNTERS_3" {
    Offset:  0x000128
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_ERRS_LN3_VALID" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
    Bits "ML_PHY_ERRS_LN3" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "See ERRS_LN0"
    }
  }

  Register "ML_PHY_ALIGNMENT_THRESHOLDS" {
    Offset:  0x00012C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x31771F47

    Bits "ML_PHY_MAX_SKEW_CORR" {
      Position: 30..26
      Type:     "RW"
      Reset:    0x0000000C
      Comment:  "Maximum skew corrected. If 8b10b TP2 is selected, must be set to 4 because commas characters are close. Value of 12 will handle comma spacing in TP3."
    }
    Bits "ML_PHY_CLR_ON_SET_RD_PTR" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear a_is_stored when set_rd_ptr asserted. This can cause alias problems when multiple commas occur back to back and lane skew causes late lanes to retrigger comma detection prematurely"
    }
    Bits "ML_PHY_WAIT_WHEN_COMMAS_ARE_SPARSED" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When in state Aligning do not enter sym_aligned state if commas are sparsed"
    }
    Bits "ML_PHY_LANE_ALIGN_MIN_ERRS_FOR_UNLK" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum mis-aligned BS symbols to see before declaring a loss of lock"
    }
    Bits "ML_PHY_LANE_ALIGN_MIN_PATS_FOR_LOCK" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum aligned BS symbols to see clearly before declaring a lock"
    }
    Bits "ML_PHY_SYM_ALIGN_MAX_ERRS_TOLERATED" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Maximum 8b10b errors to be tolerated within 127 link symbols. A larger number of errors results in a loss of symbol alignment lock."
    }
    Bits "ML_PHY_SYM_ALIGN_MIN_COMMAS_REQD_TO_LOCK" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Minimum BS symbols to see clearly before declaring a lock"
    }
    Bits "ML_PHY_SYM_ALIGN_MAX_TIME_TO_SEE_COMMAS" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "This is the time in (2^12 LS clocks) that is allowed between two BS symbols. A larger separation between two BS symbols results in a loss of symbol alignment lock."
    }
  }

  Register "ML_PHY_TRAINING_THRESHOLDS" {
    Offset:  0x000130
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x77777777

    Bits "ML_PHY_PRBS_MIN_ERRS_FOR_UNLK" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum PRBS symbol errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_PRBS_MIN_SYMS_FOR_LOCK" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum correct PRBS symbols to see clearly before declaring a lock"
    }
    Bits "ML_PHY_TP3_MIN_ERRS_FOR_UNLK" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP3 errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_TP3_MIN_PATS_FOR_LOCK" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP3 patterns to see clearly before declaring a lock"
    }
    Bits "ML_PHY_TP2_MIN_ERRS_FOR_UNLK" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP2 errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_TP2_MIN_PATS_FOR_LOCK" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP2 patterns to see clearly before declaring a lock"
    }
    Bits "ML_PHY_TP1_MIN_ERRS_FOR_UNLK" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP1 errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_TP1_MIN_PATS_FOR_LOCK" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP1 patterns to see clearly before declaring a lock"
    }
  }

  Register "ML_PHY_UPAT_CTRL_2" {
    Offset:  0x000140
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x00000077

    Bits "ML_PHY_UPAT_WORD2" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Most significant part of the 80 bit user pattern."
    }
    Bits "ML_PHY_UPAT_MIN_ERRS_FOR_UNLK" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum UPAT errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_UPAT_MIN_PATS_FOR_LOCK" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum UPAT patterns to see clearly before declaring a lock"
    }
  }

  Register "ML_PHY_UPAT_CTRL_1" {
    Offset:  0x000144
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_PHY_UPAT_WORD1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Middle part of the 80 bit user pattern."
    }
  }

  Register "ML_PHY_UPAT_CTRL_0" {
    Offset:  0x000148
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_PHY_UPAT_WORD0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Least significant part of the 80 bit user pattern."
    }
  }

  Register "ML_PHY_OVERSAMPLING_MODE" {
    Offset:  0x00014C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00000773
    Write Mask:  0x00000773
    Reset Value: 0x00000100

    Bits "ML_PHY_CLK_CYCLE_THREE_BITS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "this is the clk cycle which sample 3 bits the other cycle should have 2 bits"
    }
    Bits "ML_PHY_CLK_CYCLE_CHOOSE_EN_8X" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable which reg programmable clk choice for 3 or 2 bits in 8x oversampling mode"
    }
    Bits "ML_PHY_ADD_INDEX" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "1-Add Index offset, 0-subtract index offset"
    }
    Bits "ML_PHY_INDEX_OFFSET" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Index offset used while sampling oversampled data"
    }
    Bits "ML_PHY_CLK_DIV" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock divider ratio to support downsampling of AFE output data.0 = No clock divide1 = Divide selected clock by 22 = Divide selected clock by 43 = Divide selected clock by 8"
    }
  }

  Register "ML_PHY_OVERSAMPLING_4X_ERRS" {
    Offset:  0x000150
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x1F1F1F1F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_SAMPLING_ERR_4X_LN3" {
      Position: 28..24
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_4X_LN2" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_4X_LN1" {
      Position: 12..8
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_4X_LN0" {
      Position: 4..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_PHY_OVERSAMPLING_8X_ERRS" {
    Offset:  0x000154
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_SAMPLING_ERR_8X_LN3" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_8X_LN2" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_8X_LN1" {
      Position: 7..4
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "ML_PHY_SAMPLING_ERR_8X_LN0" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_PHY_LINK_TRAINING" {
    Offset:  0x000158
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00014260

    Bits "ML_PHY_WAIT_TO_START_TRAINING" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "wait from 0 to 500us for no aux handshake training to start"
    }
    Bits "ML_PHY_RST_ON_REDGE_AFE_TP1_RDY_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset phy on rising edge of AFE_TP1_READY"
    }
    Bits "ML_PHY_RST_ON_FULL_TP1_EN_FROM_PHY" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "For full link training to reset the phy based on tp1 PHY logic"
    }
    Bits "ML_PHY_USE_AFE_TP23_RDY" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use AFE_TP23_READY signal to set tp2_en for full link training"
    }
    Bits "ML_PHY_USE_AFE_TP1_RDY" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use AFE_TP1_READY signal to set tp1_en for full link training"
    }
    Bits "ML_PHY_PROG_COUNTER_WAIT_BEFORE_TP1_EN_SET" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use wait counter for full link training"
    }
    Bits "ML_PHY_RST_ON_REDGE_AFE_TP0_RDY_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset phy on rising edge of AFE_TP0_READY"
    }
    Bits "ML_PHY_RST_ON_REDGE_DATAVALID_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset phy on rising edge of datavalid from AFE"
    }
    Bits "ML_PHY_TOGGLE_TP2_FOR_NOTRAINING" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Toggle tp2 for no link training before goind to align_done"
    }
    Bits "ML_PHY_NO_TP23_LOCK_REQ_FOR_ALPM" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "only toggle tp2 for ALPM phy wake link training"
    }
    Bits "ML_PHY_USE_BOTH_LANES_FOR_DATAVALID" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Usage of datavalid for link training00 = not to use datavalid for link training01 = use i_rx_datavalid_lane0 only for datavalid_en10 = use i_rx_datavalid_lane1 only for datavalid_en11 = use both lanes for datavalid_en"
    }
    Bits "ML_PHY_NO_TRAINING_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "no training enable thus goes directly for align"
    }
    Bits "ML_PHY_FAST_TRAINING_SM_HW_RST_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the Hardware reset of fast training state machine"
    }
    Bits "ML_PHY_FAST_TP3_SET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Although option is provided but should not be set"
    }
    Bits "ML_PHY_FAST_TP2_SET" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "As per specification only TP2 is supported thus this bit should be set"
    }
    Bits "ML_PHY_FAST_TRAINING_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable after hpd assertion and disable when fast training is completed"
    }
  }

  Register "ML_PHY_RESET" {
    Offset:  0x00015C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ML_PHY_LANE_ALIGN_AUTO_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Auto reset alignment to help prevent it from getting stuck in a bad cycle on TP3"
    }
    Bits "ML_PHY_FAST_TRAINING_SM_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Put Fast training statemachine in reset."
    }
  }

  Register "ML_PHY_LINK_TRAINING_CTRL" {
    Offset:  0x000160
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x001E0001

    Bits "ML_PHY_WAIT_TO_START_TRAINING_IN_STDBY" {
      Position: 31..20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "wait from 0 to 500us for no aux handshake training to start during AlPM Standby"
    }
    Bits "ML_PHY_CLR_SYM_ERR_CNT_ON_TIC_TOC_CLR" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "For fast link training clear error count earlier"
    }
    Bits "ML_PHY_AFE_GLUE_RST_ON_PHY_SOFT_RST" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset the write pointer of AFE glue module on PHY soft reset."
    }
    Bits "ML_PHY_AFE_GLUE_RST_ON_TP23_FROM_SM" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset the write pointer of AFE glue module on TP2/3 enable from state machine."
    }
    Bits "ML_PHY_FORCE_LANE_ALIGN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Lane align set for link training."
    }
    Bits "ML_PHY_FORCE_SYM_ALIGN" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Symbol align set for link training."
    }
    Bits "ML_PHY_FORCE_TP23" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "EQ_DONE set for link training."
    }
    Bits "ML_PHY_FORCE_TP1" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CR_DONE set for link training."
    }
    Bits "ML_PHY_SOFT_RST_FOR_NON_RESETABLE_FLOPS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset flops affecting SOFT_RST and CLK_GATE flops."
    }
    Bits "ML_PHY_RST_ON_REDGE_AFE_TP2_RDY_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset phy on rising edge of AFE_TP2_READY"
    }
    Bits "ML_PHY_RST_PHY_FROM_FAST_SM_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset PHY when fast state machine counter expires."
    }
    Bits "ML_PHY_TRAINING_SM_RST_ON_DPCD_WR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Write to DPCD register by source will reset fast training state machine"
    }
  }

  Register "ML_PHY_INVALID_SR_DET_CTRL" {
    Offset:  0x000164
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x03FF3FFF
    Write Mask:  0x03FF3FFF
    Reset Value: 0x00141E49

    Bits "ML_PHY_BS_CNT_FOR_LATE_SR" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "BS count when late SR will reset the count"
    }
    Bits "ML_PHY_BS_CNT_FOR_EARLY_SR" {
      Position: 13..4
      Type:     "RW"
      Reset:    0x000001E4
      Comment:  "BS count when early SR will reset the count"
    }
    Bits "ML_PHY_DETECT_SR_CORRUPT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Detection of SR corruption logic is enabled"
    }
    Bits "ML_PHY_RST_BS_COUNT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware reset of BS counter"
    }
    Bits "ML_PHY_INVALID_SR_MASK_ENABLE_WO_ERR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask an invalid SR when 8b10b Error happens without errors"
    }
    Bits "ML_PHY_INVALID_SR_MASK_ENABLE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Mask an invalid SR when 8b10b Error happens"
    }
  }

  Register "ML_PHY_BS_COUNT_CONFIG" {
    Offset:  0x000168
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000200

    Bits "ML_PHY_BS_COUNT_FOR_SR" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000200
      Comment:  "SR comes every 512 BS symbols for SST"
    }
  }

  Register "ML_PHY_TRAINING_CTRL_2" {
    Offset:  0x00016C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000FF7FF
    Write Mask:  0x000FF7FF
    Reset Value: 0x0007740F

    Bits "ML_PHY_TP4_MIN_ERRS_FOR_UNLK" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP4 errors to see before declaring a loss of lock"
    }
    Bits "ML_PHY_TP4_MIN_PATS_FOR_LOCK" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Minimum TP4 patterns to see clearly before declaring a lock"
    }
    Bits "ML_PHY_SOFT_RST_CNT_FOR_CDC" {
      Position: 10..5
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Wait this many clock cycles before releasing soft reset"
    }
    Bits "ML_PHY_WAIT_CNT_INIT_DISABLED" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Initializing the counter after soft reset is disabled"
    }
    Bits "ML_PHY_RST_FAST_SM_WHEN_UNLOCK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset fast training state machine when symbol and align lock is lost"
    }
    Bits "ML_PHY_FAST_TRAIN_ONLY_WHEN_UNLOCK" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Only when symbol lock and align lock is lost then enter fast/no state machine"
    }
    Bits "ML_PHY_RST_FAST_SM_ON_ALPM_SLEEP_STDBY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset fast training state machine when alpm sleep or standby is recevied"
    }
    Bits "ML_PHY_RST_PHY_IN_STDBY" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset PHY logic in standby needed for sync fifo in glue logic"
    }
  }

  Register "ML_PHY_TP4_CTRL" {
    Offset:  0x000170
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000002

    Bits "ML_PHY_TP4_UNLOCK_INT_CTRL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "tp4 unlock interrupt behavior."
    }
    Bits "ML_PHY_TP4_LOCK_INT_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "tp4 lock interrupt behavior."
    }
    Bits "ML_PHY_TP4_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, Setting this enables the TP4 checker."
    }
  }

  Register "ML_PHY_FEC_CONFIG" {
    Offset:  0x000174
    Description: "Accessed on ls_clk domain. Used to configure the RX FEC behavior"
    Read Mask:   0x973FFFFF
    Write Mask:  0x873FFFFF
    Reset Value: 0x0011A430

    Bits "ML_PHY_FEC_SOFT_RST" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft reset for FEC block"
    }
    Bits "ML_PHY_FEC_ENABLE_STAT" {
      Position: 28
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FEC enable status"
    }
    Bits "ML_PHY_FEC_DBG_SEL" {
      Position: 26..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug bus mux select"
    }
    Bits "ML_PHY_FEC_POST_RD_ERR_UNCORR" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Consider running disparity errors that occur after FEC to be because of uncorrectable blocks"
    }
    Bits "ML_PHY_FEC_POST_SYM_ERR_UNCORR" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Consider symbol errors that occur after FEC to be because of uncorrectable blocks"
    }
    Bits "ML_PHY_FEC_PARITY_ZEROS_ERR" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: when 0 fields in parity bytes are 1, consider error. 0: ignore non 0 fields that should be 0 (DP 1.4a)."
    }
    Bits "ML_PHY_FEC_BIT_REV" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bitreverse before decoding"
    }
    Bits "ML_PHY_FEC_SEQ_MODE" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Alternate en/dis sequence, 0: DP 1.4 sequence"
    }
    Bits "ML_PHY_FEC_HDCP_IGNORE_PM" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "1: HDCP ignores PM and does not increment cipher"
    }
    Bits "ML_PHY_FEC_DONT_FIX_UNCORR_ERR" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Do not attempt to fix uncorrectable errors"
    }
    Bits "ML_PHY_FEC_PM_RESYNC_THRESHOLD" {
      Position: 14..11
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Resync when parity marker is seen in wrong position this many times"
    }
    Bits "ML_PHY_FEC_PM_RESYNC_MODE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Resync when parity marker is seen"
    }
    Bits "ML_PHY_FEC_FORCE_DISABLE" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force the FEC block to be disabled"
    }
    Bits "ML_PHY_FEC_FORCE_ENABLE" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force the FEC block to be enabled. Set the PM_RESYNC_MODE bit so that correction can find the parity symbols."
    }
    Bits "ML_PHY_FEC_CNT_LANE_SEL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Collect errors for specified lane"
    }
    Bits "ML_PHY_FEC_CNT_RST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset FEC counters. Set to 0 to enable. Set to 1 to reset and disable counters."
    }
    Bits "ML_PHY_FEC_MEM_RETN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "FEC memory enable"
    }
    Bits "ML_PHY_FEC_CONSIDER_RD_ERR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Running disparity error considered a symbol error. Setting to 1lead to more erasure locations but could just be propagatedprevious symbol error."
    }
    Bits "ML_PHY_FEC_ZERO_ERR_DATA" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "On a 8b10b decode error, zero out data. In the case of a propaged RDfrom previous symbol, it could lead to false error flagging."
    }
    Bits "ML_PHY_FEC_HANDLE_ERASURES" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use 8b10b decode errors for erasure locations. Up to 4 erasuresbe corrected with Reed-Solomon ECC. Not mentioned in DP 1.4."
    }
    Bits "ML_PHY_FEC_READY" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable RX FEC. Delay input stream and wait for FEC_DECODE_ENABLE sequence."
    }
  }

  Register "ML_PHY_FEC_ERR_CNT_0" {
    Offset:  0x000178
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_CORR_BLK_ERR_CNT0" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Corrected error blocks"
    }
    Bits "ML_PHY_FEC_UNCORR_BLK_ERR_CNT0" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Uncorrected error blocks"
    }
  }

  Register "ML_PHY_FEC_BIT_ERR_CNT_0" {
    Offset:  0x00017C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00007FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_BIT_ERR_CNT0" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bit errors lane 0"
    }
  }

  Register "ML_PHY_FEC_PAR_ERR_CNT_0" {
    Offset:  0x000180
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_PAR_BIT_ERR_CNT0" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity bit error count"
    }
    Bits "ML_PHY_FEC_PAR_BLK_ERR_CNT0" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity block error count"
    }
  }

  Register "ML_PHY_FEC_ERR_CNT_1" {
    Offset:  0x000184
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_CORR_BLK_ERR_CNT1" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Corrected error blocks"
    }
    Bits "ML_PHY_FEC_UNCORR_BLK_ERR_CNT1" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Uncorrected error blocks"
    }
  }

  Register "ML_PHY_FEC_BIT_ERR_CNT_1" {
    Offset:  0x000188
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00007FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_BIT_ERR_CNT1" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bit errors lane 0"
    }
  }

  Register "ML_PHY_FEC_PAR_ERR_CNT_1" {
    Offset:  0x00018C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_PAR_BIT_ERR_CNT1" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity bit error count"
    }
    Bits "ML_PHY_FEC_PAR_BLK_ERR_CNT1" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity block error count"
    }
  }

  Register "ML_PHY_FEC_ERR_CNT_2" {
    Offset:  0x000190
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_CORR_BLK_ERR_CNT2" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Corrected error blocks"
    }
    Bits "ML_PHY_FEC_UNCORR_BLK_ERR_CNT2" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Uncorrected error blocks"
    }
  }

  Register "ML_PHY_FEC_BIT_ERR_CNT_2" {
    Offset:  0x000194
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00007FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_BIT_ERR_CNT2" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bit errors lane 0"
    }
  }

  Register "ML_PHY_FEC_PAR_ERR_CNT_2" {
    Offset:  0x000198
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_PAR_BIT_ERR_CNT2" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity bit error count"
    }
    Bits "ML_PHY_FEC_PAR_BLK_ERR_CNT2" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity block error count"
    }
  }

  Register "ML_PHY_FEC_ERR_CNT_3" {
    Offset:  0x00019C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_CORR_BLK_ERR_CNT3" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Corrected error blocks"
    }
    Bits "ML_PHY_FEC_UNCORR_BLK_ERR_CNT3" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Uncorrected error blocks"
    }
  }

  Register "ML_PHY_FEC_BIT_ERR_CNT_3" {
    Offset:  0x0001A0
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00007FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_BIT_ERR_CNT3" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Bit errors lane 0"
    }
  }

  Register "ML_PHY_FEC_PAR_ERR_CNT_3" {
    Offset:  0x0001A4
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_PHY_FEC_PAR_BIT_ERR_CNT3" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity bit error count"
    }
    Bits "ML_PHY_FEC_PAR_BLK_ERR_CNT3" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Parity block error count"
    }
  }

  Register "ML_VC_CTRL" {
    Offset:  0x000200
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000009

    Bits "ML_VC_USE_FEC_RDY_2_MASK_PH_PM" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use FEC Ready rather than FEC enabled to mask PH and PM"
    }
    Bits "ML_VC_SWITCH_MST2SST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set if MST symbols are to be converted to SST Mode."
    }
    Bits "ML_VC_CLK_GATE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When this field is cleared, all flops in the logic block hold state."
    }
    Bits "ML_VC_SOFT_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This field resets the vc."
    }
  }

  Register "ML_VC_ACT_DWT" {
    Offset:  0x000204
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x0000001F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "ML_VC_ACT_STATUS" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Deferred Write Trigger Status (Read Only Field): 0 = Armed/Forced 1 = Trigger generated, now idle"
    }
    Bits "ML_VC_ACT_EN_CMD" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Deferred Write Trigger: 0x0 = Disarm Trigger 0x1 = Armed xF = Force trigger."
    }
  }

  Register "ML_VC_SLOT_USE_0" {
    Offset:  0x000208
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F00
    Write Mask:  0x7F7F7F00
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT03_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 03"
    }
    Bits "ML_VC_SLOT02_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 02"
    }
    Bits "ML_VC_SLOT01_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 01"
    }
  }

  Register "ML_VC_SLOT_USE_1" {
    Offset:  0x00020C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT07_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 07"
    }
    Bits "ML_VC_SLOT06_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 06"
    }
    Bits "ML_VC_SLOT05_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 05"
    }
    Bits "ML_VC_SLOT04_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 04"
    }
  }

  Register "ML_VC_SLOT_USE_2" {
    Offset:  0x000210
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT11_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 11"
    }
    Bits "ML_VC_SLOT10_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 10"
    }
    Bits "ML_VC_SLOT09_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 09"
    }
    Bits "ML_VC_SLOT08_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 08"
    }
  }

  Register "ML_VC_SLOT_USE_3" {
    Offset:  0x000214
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT15_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 15"
    }
    Bits "ML_VC_SLOT14_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 14"
    }
    Bits "ML_VC_SLOT13_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 13"
    }
    Bits "ML_VC_SLOT12_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 12"
    }
  }

  Register "ML_VC_SLOT_USE_4" {
    Offset:  0x000218
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT19_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 19"
    }
    Bits "ML_VC_SLOT18_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 18"
    }
    Bits "ML_VC_SLOT17_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 17"
    }
    Bits "ML_VC_SLOT16_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 16"
    }
  }

  Register "ML_VC_SLOT_USE_5" {
    Offset:  0x00021C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT23_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 23"
    }
    Bits "ML_VC_SLOT22_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 22"
    }
    Bits "ML_VC_SLOT21_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 21"
    }
    Bits "ML_VC_SLOT20_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 20"
    }
  }

  Register "ML_VC_SLOT_USE_6" {
    Offset:  0x000220
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT27_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 27"
    }
    Bits "ML_VC_SLOT26_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 26"
    }
    Bits "ML_VC_SLOT25_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 25"
    }
    Bits "ML_VC_SLOT24_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 24"
    }
  }

  Register "ML_VC_SLOT_USE_7" {
    Offset:  0x000224
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT31_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 31"
    }
    Bits "ML_VC_SLOT30_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 30"
    }
    Bits "ML_VC_SLOT29_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 29"
    }
    Bits "ML_VC_SLOT28_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 28"
    }
  }

  Register "ML_VC_SLOT_USE_8" {
    Offset:  0x000228
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT35_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 35"
    }
    Bits "ML_VC_SLOT34_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 34"
    }
    Bits "ML_VC_SLOT33_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 33"
    }
    Bits "ML_VC_SLOT32_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 32"
    }
  }

  Register "ML_VC_SLOT_USE_9" {
    Offset:  0x00022C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT39_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 39"
    }
    Bits "ML_VC_SLOT38_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 38"
    }
    Bits "ML_VC_SLOT37_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 37"
    }
    Bits "ML_VC_SLOT36_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 36"
    }
  }

  Register "ML_VC_SLOT_USE_A" {
    Offset:  0x000230
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT43_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 43"
    }
    Bits "ML_VC_SLOT42_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 42"
    }
    Bits "ML_VC_SLOT41_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 41"
    }
    Bits "ML_VC_SLOT40_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 40"
    }
  }

  Register "ML_VC_SLOT_USE_B" {
    Offset:  0x000234
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT47_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 47"
    }
    Bits "ML_VC_SLOT46_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 46"
    }
    Bits "ML_VC_SLOT45_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 45"
    }
    Bits "ML_VC_SLOT44_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 44"
    }
  }

  Register "ML_VC_SLOT_USE_C" {
    Offset:  0x000238
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT51_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 51"
    }
    Bits "ML_VC_SLOT50_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 50"
    }
    Bits "ML_VC_SLOT49_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 49"
    }
    Bits "ML_VC_SLOT48_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 48"
    }
  }

  Register "ML_VC_SLOT_USE_D" {
    Offset:  0x00023C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT55_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 55"
    }
    Bits "ML_VC_SLOT54_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 54"
    }
    Bits "ML_VC_SLOT53_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 53"
    }
    Bits "ML_VC_SLOT52_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 52"
    }
  }

  Register "ML_VC_SLOT_USE_E" {
    Offset:  0x000240
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT59_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 59"
    }
    Bits "ML_VC_SLOT58_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 58"
    }
    Bits "ML_VC_SLOT57_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 57"
    }
    Bits "ML_VC_SLOT56_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 56"
    }
  }

  Register "ML_VC_SLOT_USE_F" {
    Offset:  0x000244
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ML_VC_SLOT63_VCID" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 63"
    }
    Bits "ML_VC_SLOT62_VCID" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 62"
    }
    Bits "ML_VC_SLOT61_VCID" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 61"
    }
    Bits "ML_VC_SLOT60_VCID" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID on Slot 60"
    }
  }

  Register "ML_VC_DFRM0_DFRM_VCID0" {
    Offset:  0x000248
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "ML_VC_DFRM0_VCID" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID going to DFRM"
    }
  }

  Register "ML_VC_DFRM1_DFRM_VCID0" {
    Offset:  0x00024C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "ML_VC_DFRM1_VCID" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "VCID going to DFRM"
    }
  }


}

;; ========= EDP_LS_SST0 =========

Block "EDP_LS_SST0" {

Address: 0x21010800
;; Declared size of region in words (integer)
Size:    1024

;; Words of actual registers (integer)
;; Actual Size:    553651138

  Register "ML_FRM0_CTRL" {
    Offset:  0x000000
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x780007EF
    Write Mask:  0x780007EF
    Reset Value: 0x50000085

    Bits "ML_FRM0_SDP_SPLITTING_EN_IN_SST" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
    }
    Bits "ML_FRM0_HDMI_RX_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If set video data is via HDMI RX instead of DP RX"
    }
    Bits "ML_FRM0_RD_CLK_HARD_RST_N" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold AUD_RD_CLK domain in hard-reset"
    }
    Bits "ML_FRM0_EFM" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, This is the EFM Value used by the deframer"
    }
    Bits "ML_FRM0_FRM_DBG_BUS_SEL" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug bus select as follows:000 - lsx_flag_dbg001 - vif_rd_dbg010 - vif_cnt_dbg011 - vif_flg_dbg100 - dsc_wr_pix_dbg101 - dsc_wr_fill_dbg110 - dsc_ls_pix_dbg."
    }
    Bits "ML_FRM0_LANE_CNT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RWX, This is the number of Lanes active during a session. In MST this should be always set to 4."
    }
    Bits "ML_FRM0_RD_CLK_GATE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This needs to be set when the first MSA comes in, and cleared when there is no video on the link"
    }
    Bits "ML_FRM0_RD_SOFT_RST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This needs to be cleared when the first MSA comes in, and set when there is no video on the link"
    }
    Bits "ML_FRM0_CLK_GATE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Unsetting this bit will disable the ls_clk domain"
    }
    Bits "ML_FRM0_SOFT_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When clk_gate is set, setting this bit will reset the ls_clk domain logic of the entire Deframer."
    }
  }

  Register "ML_FRM0_MEASUREMENT_CTRL" {
    Offset:  0x000004
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x030000FF
    Write Mask:  0x030000FF
    Reset Value: 0x01000040

    Bits "ML_FRM0_USE_VIF_FOR_CLOCK_ADJUSTMENT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 0, uses LS clk signals for clk adjustment. 1, uses VIF output signals for clk adjustment, for example with the pattern generator."
    }
    Bits "ML_FRM0_USE_LINES_FOR_CLOCK_ADJUSTMENT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Unsetting this bit will send out triggers on frame boundaries."
    }
    Bits "ML_FRM0_FRAMES_MOVING_WINDOW_SIZE" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "For Measurement of frame frequency from link symbols"
    }
  }

  Register "ML_FRM0_MEASURED0" {
    Offset:  0x000008
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MEASURED_HTOTAL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
    Bits "ML_FRM0_MEASURED_VTOTAL" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM0_MEASURED1" {
    Offset:  0x00000C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MEASURED_HACTIVE" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
    Bits "ML_FRM0_MEASURED_VACTIVE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM0_MEASURED2" {
    Offset:  0x000010
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_LS_CLKS_IN_A_FEW_FRAMES" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM0_MEASURED3" {
    Offset:  0x000014
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_REG_CLKS_IN_A_FEW_FRAMES" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM0_MEASURED4" {
    Offset:  0x000018
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_ACTIVE_SYM_PER_LINE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of active symbols per line on the DP Link."
    }
  }

  Register "ML_FRM0_VBID" {
    Offset:  0x00001C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000019

    Bits "ML_FRM0_VBID_RESERVED_BIT7" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the RESERVED_BIT7  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_COMPRESSED_STREAM" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the COMPRESSED_STREAM_FLAG value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_HDCP_SYNC_DETECT" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HDCP_SYNC_DETECT value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_AUD_MUTE" {
      Position: 4
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the AUD_MUTE_FLAG  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_NOVID" {
      Position: 3
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the NOVID_FLAG     value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_INTERLACE_EN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the INTERLACE_FLAG value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_FIELD_ID" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the FIELD_ID_FLAG  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM0_VBID_VBLANK" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the VBLANK_FLAG    value extracted from the VBID on the DP Link"
    }
  }

  Register "ML_FRM0_MVID0" {
    Offset:  0x000020
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_RECEIVED_MSA_MVID" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM0_MVID1" {
    Offset:  0x000024
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0xFF000000
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_RECEIVED_LINE_MVID" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM0_MVID2" {
    Offset:  0x000028
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_FILTERED_MVID" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM0_NVID" {
    Offset:  0x00002C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_NVID" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the NVID value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM0_MSA_TOTALS" {
    Offset:  0x000030
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_VTOTAL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VTOTAL value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_HTOTAL" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HTOTAL value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM0_MSA_STARTS" {
    Offset:  0x000034
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_VSTART" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VSTART value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_HSTART" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HSTART value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM0_MSA_DIMENSIONS" {
    Offset:  0x000038
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_VHEIGHT" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VHEIGHT value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_HWIDTH" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HWIDTH value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM0_MSA_HS_VS" {
    Offset:  0x00003C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_VS_POL" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VS_POLARITY value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_VS_WID" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VS_WIDTH value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_HS_POL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HS_POLARITY value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_HS_WID" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HS_WIDTH value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM0_MSA_MISC" {
    Offset:  0x000040
    Description: "Accessed on ls_clk domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000020

    Bits "ML_FRM0_MSA_MISC1" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the MISC1                 value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_MISC0" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the MISC0                 value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM0_MSA_STEREO_VID" {
      Position: 10..9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the STEREO_VID            value extracted from MSA field MISC1, bit[2:1]"
    }
    Bits "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the INTERLACE_VTOTAL_EVEN value extracted from MSA field MISC1, bit[  0]"
    }
    Bits "ML_FRM0_MSA_BPC" {
      Position: 7..5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the BPC                   value extracted from MSA field MISC0, bit[7:5]"
    }
    Bits "ML_FRM0_MSA_YCC_COLORIMETRY" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the YCC_COLORIMETRY       value extracted from MSA field MISC0, bit[  4]"
    }
    Bits "ML_FRM0_MSA_DYN_RANGE" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the DYN_RANGE             value extracted from MSA field MISC0, bit[  3]"
    }
    Bits "ML_FRM0_MSA_COMP_FMT" {
      Position: 2..1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the COMP_FMT              value extracted from MSA field MISC0, bit[2:1]"
    }
    Bits "ML_FRM0_MSA_SYNC_CLK_MODE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the SYNC_CLK_MODE         value extracted from MSA field MISC0, bit[  0]"
    }
  }

  Register "ML_FRM0_ACTUAL_TOTALS" {
    Offset:  0x000044
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000F0898

    Bits "ML_FRM0_VTOTAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_HTOTAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000898
      Comment:  "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM0_ACTUAL_STARTS" {
    Offset:  0x000048
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000C0

    Bits "ML_FRM0_VSTART" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_HSTART" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000C0
      Comment:  "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM0_ACTUAL_DIMENSIONS" {
    Offset:  0x00004C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000A0780

    Bits "ML_FRM0_VHEIGHT" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000780
      Comment:  "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM0_ACTUAL_HS_VS" {
    Offset:  0x000050
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x8002802C

    Bits "ML_FRM0_VS_POL" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_VS_WID" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_HS_POL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_HS_WID" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x0000002C
      Comment:  "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM0_ACTUAL_MISC" {
    Offset:  0x000054
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000037F
    Write Mask:  0x0000037F
    Reset Value: 0x00000041

    Bits "ML_FRM0_FLUSH_LINES" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of dummy lines to generate for flushing pipeline downstream."
    }
    Bits "ML_FRM0_VTE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VTE           Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_YCC422_MODE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the YCC422_MODE   Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM0_BPC" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the BPC           Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM0_ACTUAL_VIEW_XPAND" {
    Offset:  0x000058
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF0000

    Bits "ML_FRM0_HORZ_VIEW_XPAND_LAST_PIXEL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "If the user wants to extract a horizontal subsectionof the image, this field specifies the last pixel"
    }
    Bits "ML_FRM0_HORZ_VIEW_XPAND_FIRST_PIXEL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If the user wants to extract a horizontal subsectionof the image, this field specifies the first pixel"
    }
  }

  Register "ML_FRM0_ACTUAL_VERT_VIEW_XPAND" {
    Offset:  0x00005C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF0000

    Bits "ML_FRM0_VERT_VIEW_XPAND_LAST_LINE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "If the user wants to extract a vertical subsection of the image, this field specifies the last line"
    }
    Bits "ML_FRM0_VERT_VIEW_XPAND_FIRST_LINE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If the user wants to extract a vertical subsection of the image, this field specifies the first line"
    }
  }

  Register "ML_FRM0_ACTUAL_DYN_RANGE_CTRL0" {
    Offset:  0x000060
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM0_MIN_R_CR_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for R/Cr component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM0_MAX_R_CR_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for R/Cr component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM0_ACTUAL_DYN_RANGE_CTRL1" {
    Offset:  0x000064
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM0_MIN_G_Y_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for G/Y component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM0_MAX_G_Y_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for G/Y component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM0_ACTUAL_DYN_RANGE_CTRL2" {
    Offset:  0x000068
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM0_MIN_B_CB_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for B/Cb component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM0_MAX_B_CB_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for B/Cb component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM0_VIEWXPAND_CFG" {
    Offset:  0x00006C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0003FFFF
    Write Mask:  0x0003FFFF
    Reset Value: 0x00020000

    Bits "ML_FRM0_VIEWXPAND_ALLOW_VERT" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow vert viewexpand (cya, should be ok to leave=1)"
    }
    Bits "ML_FRM0_VIEWXPAND_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable viewxpand (horiz or vert)"
    }
    Bits "ML_FRM0_VIEWXPAND_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hwidth for viewxpand"
    }
  }

  Register "ML_FRM0_CHANGE_THRESH_CFG" {
    Offset:  0x000070
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000020

    Bits "ML_FRM0_ACTIVE_SYM_CHANGE_THRESH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Threshold for active_sym_per_line change"
    }
    Bits "ML_FRM0_VTOTAL_CHANGE_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Threshold for vtotal change"
    }
    Bits "ML_FRM0_HTOTAL_CHANGE_THRESH" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Threshold for htotal change"
    }
  }

  Register "ML_FRM0_VIF_PIX_CTRL0" {
    Offset:  0x000074
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00001208

    Bits "ML_FRM0_HFILL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL for Bezel Correction. The field represents number of pixels of HFILL"
    }
    Bits "ML_FRM0_BLACK_SCREEN_ALWAYS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Allow blank screen always"
    }
    Bits "ML_FRM0_VIF_SINK_RDY_PAUSE_BLANK" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Allow vif_sink_rdy to pause blank pixel generation.  Set to 1 in HDMI2.1 FRL mode."
    }
    Bits "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "component remap control on the video interface, component 2 comes out on pixel interface bits 35:24, by default this is G (Y), which comes internally in section 1"
    }
    Bits "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "component remap control on the video interface, component 1 comes out on pixel interface bits 23:12, by default this is B (Cb), which comes internally in section 0"
    }
    Bits "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "component remap control on the video interface, component 0 comes out on pixel interface bits 11:0, by default this is R (Cr), which comes internally in section 2"
    }
    Bits "ML_FRM0_VIF_FRAME_START_RD_SOFT_RST_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Assert read soft reset on falling edge of vblank"
    }
    Bits "ML_FRM0_WAIT_FOR_FLUSH_TIL_WR_RST" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "ML_FRM0_VIF_PIX_PER_CLK" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Number of Pixels per clock on the VIF"
    }
    Bits "ML_FRM0_HFILL_ON_RIGHT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL on right for Bezel Correction"
    }
    Bits "ML_FRM0_HFILL_ON_LEFT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL on left for Bezel Correction"
    }
    Bits "ML_FRM0_BLACK_SCREEN_IF_CP_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this bit if HDCP Authentication fails on the Tx."
    }
  }

  Register "ML_FRM0_PTG0" {
    Offset:  0x000078
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFF1F
    Write Mask:  0xFFFFFF1F
    Reset Value: 0x00000006

    Bits "ML_FRM0_PTG_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the blue component for flat color pattern"
    }
    Bits "ML_FRM0_PTG_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the green component for flat color pattern"
    }
    Bits "ML_FRM0_PTG_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the red component for flat color pattern"
    }
    Bits "ML_FRM0_PTG_HIGH_CONTRAST_COLOR_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this will send colors in a non-gradient checkerboard pattern"
    }
    Bits "ML_FRM0_PTG_LOW_CONTRAST" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this will send a gradient checkerboard pattern"
    }
    Bits "ML_FRM0_PTG_PAT_SEL" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "2'd0   :  white frame boundary whith balck background2'd1   :  color ramp2'd2   :  checker-board. Use the other fields to get all the functionality2'd3   :  VESA CTS checker-board. Use the other fields to get all the functionality"
    }
    Bits "ML_FRM0_PTG_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this bit will enable the deframer to send out an internally generated Video pattern"
    }
  }

  Register "ML_FRM0_PTG1" {
    Offset:  0x00007C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM0_PTG_VSTRIP_SIZE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hsize of a checkerboard block"
    }
    Bits "ML_FRM0_PTG_HSTRIP_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hsize of a checkerboard block"
    }
  }

  Register "ML_FRM0_PIX_CRC0" {
    Offset:  0x000080
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_CRC1" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 23:12"
    }
    Bits "ML_FRM0_CRC0" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 11:0"
    }
  }

  Register "ML_FRM0_PIX_CRC1" {
    Offset:  0x000084
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_CRC_UPDATE_CNT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "4 bit wrap around count for CRC register updateTo be written to DPCD addr 246h"
    }
    Bits "ML_FRM0_CRC2" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 35:24"
    }
  }

  Register "ML_FRM0_PTG_RFR_CTRL" {
    Offset:  0x000088
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000003F3
    Write Mask:  0x000003F3
    Reset Value: 0x00000021

    Bits "ML_FRM0_PTG_FRM_CNT_FOR_RFR_RATE_TRIG" {
      Position: 9..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Update TOTALS/STARTS every N frames during vblank"
    }
    Bits "ML_FRM0_PTG_RFR_RATE_CHNG_EVERY_FRM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Update TOTALS/STARTS every frame during vblank"
    }
    Bits "ML_FRM0_PTG_RFR_RATE_CHNG_TRIGGER_DIS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Disable trigger, update TOTALS/STARTS whenever new value is written"
    }
  }

  Register "ML_FRM0_MISC_CTRL0" {
    Offset:  0x00008C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x0000007F
    Write Mask:  0x0000007F
    Reset Value: 0x0000005C

    Bits "ML_FRM0_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Release rd_soft_rst when psr state 2 is exited"
    }
    Bits "ML_FRM0_RELEASE_SOFT_RST_ON_MSA_RCVD" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release rd_sof_rst when msa is received"
    }
    Bits "ML_FRM0_RST_ON_ENTERING_PSR_STATE2" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset read logic when PSR state 2 is entered"
    }
    Bits "ML_FRM0_DISALLOW_POSEDGE_RST_FOR_SU" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "During Selective update we need to set this registerto disallow phase reset on posedge of vblank"
    }
    Bits "ML_FRM0_RST_ON_END_OF_SU_IN_PSR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Put read logic of framer in soft reset when end ofselective update is received."
    }
    Bits "ML_FRM0_FORCE_SYM_LOCK_FOR_PSR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For standby when symbol lock is not flagged,set this to mask entering back into power down state."
    }
    Bits "ML_FRM0_PSR_SU_SM_IN_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this to reset PSR selective update state machine."
    }
  }

  Register "ML_FRM0_MISC_CTRL1" {
    Offset:  0x000090
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000100

    Bits "ML_FRM0_THROTTLE_FLUSH_LN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for flush lines, which is also considered a vblank line"
    }
    Bits "ML_FRM0_THROTTLE_VACTIVE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for vactive lines"
    }
    Bits "ML_FRM0_THROTTLE_VBLANK" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for all vblank lines, not just flush lines"
    }
    Bits "ML_FRM0_THROTTLE_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Top level enable throttling of pixel counter"
    }
    Bits "ML_FRM0_LINE_CNT_IN_ACT_DLY" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line count in active delayed by number of lines"
    }
    Bits "ML_FRM0_FRM_RESYNC_VBLANK_EDGE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select vblank edge for setting vtotal to 0xffff. 0-neg, 1-pos"
    }
    Bits "ML_FRM0_FRM_RESYNC_OFFSET" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When FRM_RESYNC_EN=1, offset to be added to line_cnt for vsync line calculation"
    }
    Bits "ML_FRM0_FRM_RESYNC_VFP_FOLLOW_MODE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FRM_RESYNC_EN=1, make output lines in VFP follow input lines from link"
    }
    Bits "ML_FRM0_CRC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for VIF CRC calculations"
    }
    Bits "ML_FRM0_ADD_ONE_LINE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Add one line for interlace video"
    }
    Bits "ML_FRM0_FRM_RESYNC_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regenerate vsync on line with adaptive sync SDP four use with HDMI ouput VRR"
    }
    Bits "ML_FRM0_USE_VSYNC_FOR_CRC_FRAME" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use redge vsync to detect frame done"
    }
    Bits "ML_FRM0_CLR_CRC_CNT_WHEN_SINK_START_LOW" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST_SINK_START is low then clear the CRC update count."
    }
    Bits "ML_FRM0_TEST_SINK_START" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD 270 bit 1, written by source for resetting CRC"
    }
    Bits "ML_FRM0_SET_VSC_CRC_VALID" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To set that CRC from vsc packet is always valid"
    }
  }

  Register "ML_FRM0_MISC_CTRL2" {
    Offset:  0x000094
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM0_THROTTLE_N" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pixel count is enabled M cycles out of N cycles"
    }
    Bits "ML_FRM0_THROTTLE_M" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pixel count is enabled M cycles out of N cycles"
    }
  }

  Register "ML_FRM0_BUFFER_CTRL0" {
    Offset:  0x000098
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x03FFE003

    Bits "ML_FRM0_MAX_RW_PHASE_DIFF" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000003FF
      Comment:  "Set this to HTOTAL. This is the max difference between buffer read and write phase at write vblank negedge and posedge if enabled."
    }
    Bits "ML_FRM0_PIX_BUFF_UFLOW_SEL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Underflow/almost empty selection for interrupt: 1=uflow, 0=alm_emp"
    }
    Bits "ML_FRM0_PIX_BUFF_OFLOW_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Overflow/almost full selection for interrupt: 1=oflow, 0=alm_full"
    }
    Bits "ML_FRM0_ALLOW_POSEDGE_PHASE_RST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow phase reset logic to re-align on vblank posedge."
    }
    Bits "ML_FRM0_NO_BUBBLES" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this bit in when HDMI TX is connected to allow for no bubbles on the Video interface."
    }
    Bits "ML_FRM0_LINE_END_FLUSH_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled, the FIFO is flushed to the video interface at the arrival of a BS Link Symbol"
    }
    Bits "ML_FRM0_PIX_BUFF_MIN_MAX_MARGIN" {
      Position: 10..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "If the pixel buffer has less than this number of slots filled (or empty), an underflow (or overflow) is triggerred."
    }
  }

  Register "ML_FRM0_BUFFER_CTRL1" {
    Offset:  0x00009C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFEFFF
    Write Mask:  0xFFFFEFFF
    Reset Value: 0x40202020

    Bits "ML_FRM0_PIX_BUFF_DIS_WRAP" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable buffer wrap condition asserting both uflow/oflow"
    }
    Bits "ML_FRM0_PIX_BUFF_FTG_EVENT" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "0: Use negedge vsync to trigger, 1: use posedge hactive"
    }
    Bits "ML_FRM0_PIX_BUFF_FTG_MODE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Modify RDY_THRES to lower level once transmission started."
    }
    Bits "ML_FRM0_PIX_BUFF_FLUSH_THRES" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "If, at the end of the line, only this many pixels are left to be sent on the video if, the Pixel Buffer is flushed regardless of the fill status."
    }
    Bits "ML_FRM0_PIX_BUFF_FTG_LINE_CNT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FTG MODE=1 and EVENT=0, indicates the line to reduce the thresholdCan be used with DSC to skew extra lines to account for decoder line delay0=first line, 1=second, 2=third, 3=fourth"
    }
    Bits "ML_FRM0_ALLOW_NEGEDGE_PHASE_RST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow phase reset logic to re-align on vblank negedge."
    }
    Bits "ML_FRM0_PIX_BUFF_RDY_THRES" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "The Pixel Buffer will retain at least this many pixels at all times (except the end of line) to allow for rate variations on the DP link."
    }
  }

  Register "ML_FRM0_BUFFER_STATUS" {
    Offset:  0x0000A0
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_DBG_RD_PTR" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of pointer (sampled in ls_clk domain."
    }
    Bits "ML_FRM0_DBG_WR_PTR" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of pointer (sampled in ls_clk domain."
    }
  }

  Register "ML_FRM0_BUFFER_CTRL3" {
    Offset:  0x0000A4
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000010

    Bits "ML_FRM0_PHASE_PIX_CNT_MIN_MARGIN" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum arbitrary margin for pixel count in phase difference calculation"
    }
    Bits "ML_FRM0_PHASE_PIX_CNT_MAX_MARGIN" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Maximum arbitrary margin for pixel count in phase difference calculation"
    }
  }

  Register "ML_FRM0_BUFFER_CTRL4" {
    Offset:  0x0000A8
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFF7F3F
    Write Mask:  0xFFFF7F3F
    Reset Value: 0x00003F00

    Bits "ML_FRM0_PIX_HCNT_AT_PHASE_RST" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal pixel count to start at after MAX_RW_PHASE_DIFF is hit.  Set to 0 for DP output and PIX_BUFF_RDY_THRES for HDMI output."
    }
    Bits "ML_FRM0_FORCE_CNT_SET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force cnt_set on negative edge of vblank"
    }
    Bits "ML_FRM0_PIX_BUFF_PTR_LIMIT_HI" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "Maximum buffer pointer address (upper 6-bits).  Set to (hactive/2)>>5 for resolutions>2k."
    }
    Bits "ML_FRM0_PIX_BUFF_PTR_LIMIT_LO" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum buffer pointer address (upper 6-bits).  Recommend not to change from default of 0."
    }
  }

  Register "ML_FRM0_BUFFER_CTRL5" {
    Offset:  0x0000AC
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00410000

    Bits "ML_FRM0_RESYNC_VFP_DLY" {
      Position: 31..17
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Set to htotal/4 to ensure adaptive sync packet can account for buffer delay in active and generate output vsync on proper line.  Only used when FRM_RESYNC_EN=1."
    }
    Bits "ML_FRM0_IGNORE_SINK_RDY_ON_EOL" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Sink rdy will be ignored on the end of line. In certain use cases, if sink rdy goes low on last pixel, buffer will stop working."
    }
    Bits "ML_FRM0_PIX_VCNT_AT_PHASE_RST" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical line count to start at after MAX_RW_PHASE_DIFF is hit.  Set to VSTART for DP output, VSTART for HDMI output, and 0 for HDMI freesync output."
    }
  }

  Register "ML_FRM0_MSA_CHANGE_CTRL0" {
    Offset:  0x0000B0
    Description: "MSA-changed per-field enable mask for 'MSA changed' interrupt.  Accessed on ls_clk domain.  Reserved fields are not included."
    Read Mask:   0x0F1FFFFF
    Write Mask:  0x0F1FFFFF
    Reset Value: 0x01003FFF

    Bits "ML_FRM0_MSA_CHANGE_REPEAT_CNT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When an MSA change is detected, send a 'FRMx_MSA_UPDATE interrupt' for this many more received MSA's, even if there is no change."
    }
    Bits "ML_FRM0_MSA_STEREO_VID_CHANGE_MASK_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: STEREO_VID of MISC1 (bits[342:341])"
    }
    Bits "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: INTERLACE_VTOTAL_EVEN of MISC1 (bit[340])"
    }
    Bits "ML_FRM0_MSA_BPC_CHANGE_MASK_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: BPC of MISC0 (bits[337:335])"
    }
    Bits "ML_FRM0_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: VCC_COLORIMETRY of MISC0 (bit[334])"
    }
    Bits "ML_FRM0_MSA_DYN_RANGE_CHANGE_MASK_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: DYN_RANGE of MISC0 (bit[333])"
    }
    Bits "ML_FRM0_MSA_COMP_FMT_CHANGE_MASK_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: COMP_FMT of MISC0 (bits[332:331])"
    }
    Bits "ML_FRM0_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: SYNC_CLK_MODE of MISC0 (bit[330])"
    }
    Bits "ML_FRM0_MSA_MISC1_CHANGE_MASK_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: MISC1 (bits[347:340])"
    }
    Bits "ML_FRM0_MSA_MISC0_CHANGE_MASK_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: MISC0 (bits[337:330])"
    }
    Bits "ML_FRM0_MSA_NVID_CHANGE_MASK_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: NVID (bits[307:300],bits[317:310],bits[327:320])"
    }
    Bits "ML_FRM0_MSA_VHEIGHT_CHANGE_MASK_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VHEIGHT (bits[237:230],bits[247:240])"
    }
    Bits "ML_FRM0_MSA_HWIDTH_CHANGE_MASK_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HWIDTH (bits[217:210],bits[227:220])"
    }
    Bits "ML_FRM0_MSA_VS_WID_CHANGE_MASK_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VS_WID (bits[166:160],bits[177:170])"
    }
    Bits "ML_FRM0_MSA_VS_POL_CHANGE_MASK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VS_POL (bit[167])"
    }
    Bits "ML_FRM0_MSA_VSTART_CHANGE_MASK_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VSTART (bits[147:140],bits[157:150])"
    }
    Bits "ML_FRM0_MSA_HSTART_CHANGE_MASK_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HSTART (bits[127:120],bits[137:130])"
    }
    Bits "ML_FRM0_MSA_HS_WID_CHANGE_MASK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HS_WID (bits[76:70],bits[87:80])"
    }
    Bits "ML_FRM0_MSA_HS_POL_CHANGE_MASK_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HS_POL (bit[77])"
    }
    Bits "ML_FRM0_MSA_VTOTAL_CHANGE_MASK_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VTOTAL (bits[57:50],bits[67:60])"
    }
    Bits "ML_FRM0_MSA_HTOTAL_CHANGE_MASK_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HTOTAL (bits[37:30],bits[47:40])"
    }
    Bits "ML_FRM0_MSA_MVID_CHANGE_MASK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA fields: MVID (bits?]"
    }
  }

  Register "ML_FRM0_MSA_CHANGE_CTRL1" {
    Offset:  0x0000B4
    Description: "MSA Change control.  Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000100

    Bits "ML_FRM0_MSA_MVID_CHANGE_THRESH" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000100
      Comment:  "Any change in 24-bit MVID received in MSA will be compared to this value.  Changes greater than this amount (+/-) will trigger a 'FRMx_MSA_MVID_CHANGE interrupt', and also contribute to 'FRMx_MSA_CHANGE interrupt' if MSA_MVID_CHANGE_MASK_EN is set"
    }
  }

  Register "ML_FRM0_MSA_CHANGE_STATUS" {
    Offset:  0x0000B8
    Description: "MSA-changed per-field status.  Accessed on ls_clk domain.  Reading this register causes a clear event.  Only fields enabled in MSA_CHANGE_MASK will set bits in this register"
    Read Mask:   0x001FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MSA_STEREO_VID_CHANGED" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STEREO_VID field of MISC1 changed"
    }
    Bits "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGED" {
      Position: 19
      Type:     "R"
      Reset:    0x00000000
      Comment:  "INTERLACE_VTOTAL_EVEN field of MISC1 changed"
    }
    Bits "ML_FRM0_MSA_BPC_CHANGED" {
      Position: 18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "BPC field of MISC0 changed"
    }
    Bits "ML_FRM0_MSA_YCC_COLORIMETRY_CHANGED" {
      Position: 17
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VCC_COLORIMETRY field of MISC0 changed"
    }
    Bits "ML_FRM0_MSA_DYN_RANGE_CHANGED" {
      Position: 16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DYN_RANGE field of MISC0 changed"
    }
    Bits "ML_FRM0_MSA_COMP_FMT_CHANGED" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "COMP_FMT field of MISC0 changed"
    }
    Bits "ML_FRM0_MSA_SYNC_CLK_MODE_CHANGED" {
      Position: 14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SYNC_CLK_MODE field of MISC0 changed"
    }
    Bits "ML_FRM0_MSA_MISC1_CHANGED" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MISC1 changed"
    }
    Bits "ML_FRM0_MSA_MISC0_CHANGED" {
      Position: 12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MISC0 changed"
    }
    Bits "ML_FRM0_MSA_NVID_CHANGED" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "NVID changed"
    }
    Bits "ML_FRM0_MSA_VHEIGHT_CHANGED" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VHEIGHT changed"
    }
    Bits "ML_FRM0_MSA_HWIDTH_CHANGED" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HWIDTH changed"
    }
    Bits "ML_FRM0_MSA_VS_WID_CHANGED" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VS_WID changed"
    }
    Bits "ML_FRM0_MSA_VS_POL_CHANGED" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VS_POL changed"
    }
    Bits "ML_FRM0_MSA_VSTART_CHANGED" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSTART changed"
    }
    Bits "ML_FRM0_MSA_HSTART_CHANGED" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HSTART changed"
    }
    Bits "ML_FRM0_MSA_HS_WID_CHANGED" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HS_WID changed"
    }
    Bits "ML_FRM0_MSA_HS_POL_CHANGED" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HS_POL changed"
    }
    Bits "ML_FRM0_MSA_VTOTAL_CHANGED" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VTOTAL changed"
    }
    Bits "ML_FRM0_MSA_HTOTAL_CHANGED" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HTOTAL changed"
    }
    Bits "ML_FRM0_MSA_MVID_CHANGED" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "NVID changed"
    }
  }

  Register "ML_FRM0_COMP_RX_CTRL0" {
    Offset:  0x0000C0
    Description: "Control for receiving compressed symbols over main link."
    Read Mask:   0xFFFF0FFF
    Write Mask:  0xFFFF0FFF
    Reset Value: 0x00000020

    Bits "ML_FRM0_COMP_RX_CHUNK_SIZE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculated chunk size in number of pixels"
    }
    Bits "ML_FRM0_COMP_RX_LANE_FILL" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of lanes with fill at end of each chunk"
    }
    Bits "ML_FRM0_COMP_RX_CRC_CHUNK" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculate CRC with padding (if needed) at end of each chunk"
    }
    Bits "ML_FRM0_COMP_RX_16BIT_CRC" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculate CRC based on 16bit (2 symbols) received data"
    }
    Bits "ML_FRM0_COMP_RX_NUM_SLICE" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Number of slices of compressed symbols per line"
    }
    Bits "ML_FRM0_COMP_RX_BYTES_FILL" {
      Position: 4..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of bytes of padding needed to bound at 48 bits"
    }
    Bits "ML_FRM0_COMP_RX_ADD_PIX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Need to add pixel to actual hwidth for padding"
    }
    Bits "ML_FRM0_COMP_RX_FRAME_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Receiving compressed symbols on main link"
    }
  }

  Register "ML_FRM0_COMP_RX_STATUS" {
    Offset:  0x0000C4
    Description: "Status for chunk_size error in compressed symbols over main link."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_COMP_RX_CHUNK_SIZE_ERR_CNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Pix_cnt at time of chunk_size error"
    }
  }

  Register "ML_FRM0_LINK_PWR_DN_CTRL" {
    Offset:  0x0000C8
    Description: "Control for main link power down during PSR."
    Read Mask:   0x00001000
    Write Mask:  0x00001000
    Reset Value: 0x00000000

    Bits "ML_FRM0_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HW state machine to auto reset FRM on loss of symbol lock"
    }
  }

  Register "ML_FRM0_FRM_PWR_UP_CTRL" {
    Offset:  0x0000D0
    Description: "Framer power up controls."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ML_FRM0_RELEASE_RESET_ON_PSR_PWR_UP" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release reset before symbol lock or vid_rdy"
    }
    Bits "ML_FRM0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
    }
  }

  Register "ML_FRM0_BS_MASK_CTRL1" {
    Offset:  0x0000D8
    Description: "BS mask configuration."
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000080

    Bits "ML_FRM0_BS_COUNT_FOR_STABLE_BS_AGE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Configure BS age after reaching a Stable state"
    }
    Bits "ML_FRM0_INVALID_BS_MASK_ENABLE_WO_ERR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BS symbols regardless of symbole error"
    }
    Bits "ML_FRM0_INVALID_BS_MASK_ENABLE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BS symbols"
    }
    Bits "ML_FRM0_USE_CONFIG_BS_AGE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured BS age to filter BS symbols"
    }
    Bits "ML_FRM0_RST_BS_FILT_SM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FW reset of BS filtering state machine"
    }
  }

  Register "ML_FRM0_BS_MASK_CTRL2" {
    Offset:  0x0000DC
    Description: "BS mask configuration"
    Read Mask:   0x01FF01FF
    Write Mask:  0x01FF01FF
    Reset Value: 0x00140014

    Bits "ML_FRM0_EARLY_BS_THRESH" {
      Position: 24..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect early BS symbol"
    }
    Bits "ML_FRM0_LATE_BS_THRESH" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect late BS symbol"
    }
  }

  Register "ML_FRM0_BS_MASK_CTRL3" {
    Offset:  0x0000E0
    Description: "BS mask configuration"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM0_BS_AGE_DURING_VIDEO" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BS age when video is being received"
    }
    Bits "ML_FRM0_BS_AGE_DURING_IDLE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BS age during no video"
    }
  }

  Register "ML_FRM0_BS_STATUS" {
    Offset:  0x0000E4
    Description: "BS status register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MEASURED_BS_AGE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured BS age"
    }
  }

  Register "ML_FRM0_BE_MASK_CTRL1" {
    Offset:  0x0000E8
    Description: "BE mask register"
    Read Mask:   0xFFFF01FF
    Write Mask:  0xFFFF01FF
    Reset Value: 0x00000080

    Bits "ML_FRM0_HTOTAL_IN_CLK_CYCLES" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal total in cycles instead of pixels"
    }
    Bits "ML_FRM0_USE_CONFIG_LINE_WIDTH" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured line width instead of measured"
    }
    Bits "ML_FRM0_BE_COUNT_FOR_STABLE_BE_AGE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "BE count to achieve stable state"
    }
    Bits "ML_FRM0_INVALID_BE_MASK_ENABLE_WO_ERR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BE regardless of symbol error"
    }
    Bits "ML_FRM0_INVALID_BE_MASK_ENABLE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BE"
    }
    Bits "ML_FRM0_USE_CONFIG_BE_AGE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured BE age for filtering BE"
    }
    Bits "ML_FRM0_RST_BE_FILT_SM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset BE filtering state machine"
    }
  }

  Register "ML_FRM0_BE_MASK_CTRL2" {
    Offset:  0x0000EC
    Description: "Control for main link power down during PSR."
    Read Mask:   0x01FF01FF
    Write Mask:  0x01FF01FF
    Reset Value: 0x00140014

    Bits "ML_FRM0_EARLY_BE_THRESH" {
      Position: 24..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect early BE symbol"
    }
    Bits "ML_FRM0_LATE_BE_THRESH" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect late BE symbol"
    }
  }

  Register "ML_FRM0_BE_MASK_CTRL3" {
    Offset:  0x0000F0
    Description: "Control for main link power down during PSR."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM0_BE_AGE_DURING_VBLANK" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BE age during VBLANK"
    }
    Bits "ML_FRM0_BE_AGE_DURING_ACTIVE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BE age during video"
    }
  }

  Register "ML_FRM0_BE_STATUS" {
    Offset:  0x0000F4
    Description: "Control for main link power down during PSR."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM0_MEASURED_BE_AGE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured BE age"
    }
  }

  Register "ML_FRM0_FEC_CTRL" {
    Offset:  0x0000F8
    Description: "Control for FEC"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ML_FRM0_USE_FEC_RDY_2_MASK_PH_PM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, use FEC ready to mask PH and PM characters. If 0, use FEC enable to mask PH and PM characters."
    }
  }

  Register "ML_FRM0_RBIF_CTRL" {
    Offset:  0x0000FC
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ML_FRM0_LS_SST_RBIF_FORCE_CLK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force SST ls_clk register bus clock enable.  Only for backup in case register events are broken."
    }
  }

  Register "AUD_LSCLK0_ECC_CONTROL" {
    Offset:  0x000200
    Description: "DP RX ECC Control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFBFFFFFF
    Write Mask:  0xFBFFFFFF
    Reset Value: 0x21004000

    Bits "AUD_LSCLK0_RELEASE_RESET_ON_PSR_PWR_UP" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release reset before symbol lock or vid_rdy"
    }
    Bits "AUD_LSCLK0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
    }
    Bits "AUD_LSCLK0_ALLOW_CTL_FIFO_RST_IN_HW" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "For PSR, we need to reset ctl_fifo in HW."
    }
    Bits "AUD_LSCLK0_CLR_ECC_CORR_ERROR_CNT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear ECC correctable error counter"
    }
    Bits "AUD_LSCLK0_CLR_ECC_FAIL_ERROR_CNT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear ECC fail error counter"
    }
    Bits "AUD_LSCLK0_CORR_ECC_ERROR_THRESH" {
      Position: 25..18
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Correctable ECC error threshold"
    }
    Bits "AUD_LSCLK0_CORR_ECC_ERROR_DETECT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable ECC logic to generate correctableinterrupt when error count is greater than error_thresh"
    }
    Bits "AUD_LSCLK0_TEST_DE_NIBBLE_DEBUG" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "De-interleaving debug enable"
    }
    Bits "AUD_LSCLK0_ECC_FAIL_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "ECC failure threshold"
    }
    Bits "AUD_LSCLK0_ECC_TEST_SEL" {
      Position: 7..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ECC test bus selection"
    }
    Bits "AUD_LSCLK0_ECC_FAIL_DETECT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable ECC logic to generate failure ifof failure is greater than fail_thresh"
    }
    Bits "AUD_LSCLK0_BYPASS_RSDEC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bypass ECC check logic"
    }
  }

  Register "AUD_LSCLK0_ECC_ERR_CNT" {
    Offset:  0x000204
    Description: "DP RX ECC Fail count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_CORR_ECC_ERR_CNT" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Correctable ECC error count"
    }
    Bits "AUD_LSCLK0_ECC_FAIL_CNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "ECC failure count"
    }
  }

  Register "AUD_LSCLK0_MN_CONTROL_A" {
    Offset:  0x000208
    Description: "Audio MN control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x03FFFFFF
    Write Mask:  0x03FFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_MAUD_LSB_UPDATE_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: disable maud lsb update: enable maud lsb update"
    }
    Bits "AUD_LSCLK0_MAUD_CARRY_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Maud carry enable"
    }
    Bits "AUD_LSCLK0_MAUD_CARRY_THRESHOLD" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK0_NAUD_INT_THRESHOLD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK0_MAUD_INT_THRESHOLD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUD_LSCLK0_CONTROL_RSVD" {
    Offset:  0x000210
    Description: "Audio reserved. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_RSVD" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for ECO"
    }
  }

  Register "AUD_LSCLK0_AUDIO_EN" {
    Offset:  0x000218
    Description: "Audio enables. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000000BD
    Write Mask:  0x000000BD
    Reset Value: 0x000000B4

    Bits "AUD_LSCLK0_EXTEND_VSC_HDR_FOR_B2B_PKT" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "vsc header detection signal elongated for back to back packets"
    }
    Bits "AUD_LSCLK0_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Generate hard_rst_n on falling edge of symbol lock"
    }
    Bits "AUD_LSCLK0_VSC_PSR_SM_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "To enable the statemachine which generatestrobe for 16 byte write to interface signals"
    }
    Bits "AUD_LSCLK0_DPRX_AUDIO_CLK_GATE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In firmware set this to what DPRX_AUDIO_EN is set to"
    }
    Bits "AUD_LSCLK0_SPLITTING_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DP 1.2 splitting of audio enable"
    }
    Bits "AUD_LSCLK0_DPRX_AUDIO_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the dprx_audio module"
    }
  }

  Register "AUD_LSCLK0_MAUD_VALUE" {
    Offset:  0x00021C
    Description: "Audio maud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_VAL_MAUD" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Maud value"
    }
  }

  Register "AUD_LSCLK0_NAUD_VALUE" {
    Offset:  0x000220
    Description: "Audio naud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_VAL_NAUD" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Naud value"
    }
  }

  Register "AUD_LSCLK0_INFO_MISC_FIFO_CFG" {
    Offset:  0x000234
    Description: "Info and misc packet fifo config. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00001BFF
    Write Mask:  0x00001BFF
    Reset Value: 0x00000A90

    Bits "AUD_LSCLK0_STORE_NTSC_VBI_PKT" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK0_INFO_FIFO_OVERWRITE_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
    }
    Bits "AUD_LSCLK0_STORE_DYN_RANGE_PKT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When set it will store dynamic range infoframe pkt"
    }
    Bits "AUD_LSCLK0_INFO_FIFO_WR_LOCK" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow overwriting of info_fifo when full= allow overwriting of info_fifo when full"
    }
    Bits "AUD_LSCLK0_INFO_FIFO_RD_ACCESS_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Read to the info rmsf fifo enabled"
    }
    Bits "AUD_LSCLK0_INFO_FIFO_WR_ACCESS_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to the info rmsf fifo enabled"
    }
    Bits "AUD_LSCLK0_STORE_MS_PKT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store mpeg source info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK0_STORE_AUDIO_PKT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "when set it will store audio info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK0_STORE_SPD_PKT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store source product info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK0_STORE_AVI_PKT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store Auxiliary Video info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK0_STORE_VS_PKT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store vendor specific packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK0_INFO_FIFO_CLR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "clear to rmsf fifo for info packets"
    }
  }

  Register "AUD_LSCLK0_INFO_FIFO_DATA" {
    Offset:  0x000238
    Description: "Audio infoframe fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_INFO_FIFO_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio infoframe fifo data"
    }
  }

  Register "AUD_LSCLK0_ACM_PKT_DATA" {
    Offset:  0x00023C
    Description: "Audio copy management pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain ."
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_ACM_AUDIO_TRANS" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio Transaction"
    }
    Bits "AUD_LSCLK0_ACM_COPY_NUM" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy number"
    }
    Bits "AUD_LSCLK0_ACM_COPY_PERM" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy permission"
    }
    Bits "AUD_LSCLK0_ACM_AUDIO_QUALITY" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy management audio quality"
    }
  }

  Register "AUD_LSCLK0_VSC_PKT_DATA" {
    Offset:  0x000240
    Description: "Video stream configuration pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_CONTENT_TYPE_FROM_VSC_PKT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 18"
    }
    Bits "AUD_LSCLK0_DYNAMIC_RANGE_FROM_VSC_PKT" {
      Position: 23..19
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 17 bits [7:3]"
    }
    Bits "AUD_LSCLK0_BPC_FROM_VSC_PKT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 17 bits [2:0]"
    }
    Bits "AUD_LSCLK0_PIXEL_ENCODING_FROM_VSC_PKT" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 16"
    }
    Bits "AUD_LSCLK0_VSC_PKT_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC pkt for 3D stereo signaling when MSA pktfield bits 2:1 is set to 2'b00"
    }
  }

  Register "AUD_LSCLK0_EXT_FIFO_DATA" {
    Offset:  0x000250
    Description: "Audio Extension fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_EXT_FIFO_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio extension fifo data"
    }
  }

  Register "AUD_LSCLK0_EXT_FIFO_CTRL" {
    Offset:  0x000254
    Description: "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x01111FFF
    Write Mask:  0x01111FFF
    Reset Value: 0x00000202

    Bits "AUD_LSCLK0_EXT_FIFO_HDMI_USER_PROG_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK0_EXT_FIFO_HDMI_GMD_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches HDMI GMD packet"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_HDMI_ACP_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches HDMI ACP packet"
    }
    Bits "AUD_LSCLK0_USER_PROG_HDR_BYTE" {
      Position: 12..5
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "When EXT_FIFO_USER_PROG_EN is set incoming hdr byte 1 will be with this register to save data in extensiond fifo"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_USER_PROG_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches the USER_PROG_HDR_BYTE"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_WR_LOCK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_CLR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "clear to rmsf fifo for extension packets"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_RD_ACCESS_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Read to the extension rmsf fifo enabled"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_WR_ACCESS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to the extension rmsf fifo enabled"
    }
  }

  Register "AUD_LSCLK0_AUDIO_ID_VIA_INFOFRAM" {
    Offset:  0x000260
    Description: "Audio stream identification via infoframe. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x001F1F7F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_ASP_FORMAT_EXT_INFO" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Format extension information"
    }
    Bits "AUD_LSCLK0_ASP_SMPL_SIZE_INFO" {
      Position: 12..11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data word size, that is 16, 20 or 24bits"
    }
    Bits "AUD_LSCLK0_ASP_FREQ_INFO" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio frequency"
    }
    Bits "AUD_LSCLK0_ASP_CH_CNT_INFO" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio channel count"
    }
    Bits "AUD_LSCLK0_ASP_FORMAT_INFO" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio format such a lpcm etc."
    }
  }

  Register "AUD_LSCLK0_SYMBOL_NIBBLE_SWAP_CONFIG" {
    Offset:  0x000264
    Description: "Symbol, nibble swapping configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_FLIP_SYMBOL_ORDER" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "flip symbol order"
    }
    Bits "AUD_LSCLK0_FLIP_POLARITY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "flip polarity"
    }
    Bits "AUD_LSCLK0_FLIP_BIT_ORDER" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flip bit order"
    }
  }

  Register "AUD_LSCLK0_RESET_CTRL" {
    Offset:  0x000298
    Description: "hard reset to all the flops in dp_rx_audio"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000003

    Bits "AUD_LSCLK0_CTL_FIFO_SOFT_RST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "soft reset to control fifo"
    }
    Bits "AUD_LSCLK0_LS_CLK_HARD_RST_N" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold LS_CLK domain in hard-reset."
    }
    Bits "AUD_LSCLK0_RD_CLK_HARD_RST_N" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold AUD_RD_CLK domain in hard-reset."
    }
  }

  Register "AUD_LSCLK0_CTRL_FIFO_STATUS" {
    Offset:  0x00029C
    Description: "CTRL fifo status. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_CTL_FIFO_SM" {
      Position: 2..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Back pressure state machine state"
    }
  }

  Register "AUD_LSCLK0_CTL_FIFO_PKT_CNT" {
    Offset:  0x0002A0
    Description: "Packet count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FF

    Bits "AUD_LSCLK0_CTL_FIFO_PKT_CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "How many packets have been read from ctl_fifo"
    }
  }

  Register "AUD_LSCLK0_ECC_ERR_CLR" {
    Offset:  0x0002A4
    Description: "Clear ECC error count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_CLR_ECC_FAIL_ON_PKT_CNT_MAX" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear fail count when pkt count reaches max value"
    }
    Bits "AUD_LSCLK0_CLR_ECC_CORR_ON_PKT_CNT_MAX" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear correctable count when pkt count reaches max value"
    }
    Bits "AUD_LSCLK0_CLR_ECC_FAIL_ON_ERR_FLAG" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear fail ECC error count"
    }
    Bits "AUD_LSCLK0_CLR_ECC_CORR_ON_ERR_FLAG" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear Correctable ECC error count"
    }
  }

  Register "AUD_LSCLK0_VSC_EXT_FIFO_CTRL" {
    Offset:  0x0002AC
    Description: "VSC EXT fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000008
    Write Mask:  0x00000008
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_VSC_EXT_FIFO_WR_LOCK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
    }
  }

  Register "AUD_LSCLK0_FRM_ADP_SYNC_CFG" {
    Offset:  0x0002B0
    Description: "Frame Resync Configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00012200

    Bits "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE3" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HDR byte 3, Number of valid date bytes"
    }
    Bits "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000001
      Comment:  "HDR byte 2, revision number"
    }
    Bits "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000022
      Comment:  "HDR byte 1, SDP type"
    }
    Bits "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE0" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HDR byte 0, Packet ID for the stream"
    }
  }

  Register "AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTES_0_3" {
    Offset:  0x0002B4
    Description: "Frame Adaptive Sync data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_MSB" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 2 of Frame Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_LSB" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 1 of Frame Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTE0" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 0 of Frame Adaptive Sync SDP"
    }
  }

  Register "AUD_LSCLK0_EXT_FIFO_CTRL2" {
    Offset:  0x0002B8
    Description: "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x000003E5

    Bits "AUD_LSCLK0_EXT_FIFO_BYTES_TO_STORE" {
      Position: 9..3
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "bytes to be written to FIFO before stopping writes"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Set to allow writing when FIFO is empty even if read done is not set"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_PKT_READ_DONE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set so that next packet could be allowed to be written"
    }
    Bits "AUD_LSCLK0_EXT_FIFO_ONLY_WR_ONE_PKT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allows write of only one packet"
    }
  }

  Register "AUD_LSCLK0_SDP_EXTRACTION_CTRL" {
    Offset:  0x0002BC
    Description: "SDP Controls. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_RST_ADP_SYNC_DAT_LATCH_SM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset statemachine to capture data in Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK0_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUD_LSCLK0_SPARE0" {
    Offset:  0x0002C0
    Description: "Spare RW registers.  Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK0_SPARE0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO. bit [0] is used as DEC_EOC_DLY_MODE for dec_dsc ECO"
    }
  }

  Register "DEC0_CTRL" {
    Offset:  0x000300
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFF1F
    Write Mask:  0xFFFFFF1F
    Reset Value: 0x98000012

    Bits "DEC0_CLK_GATE" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock enable"
    }
    Bits "DEC0_SOFT_RESET" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft reset"
    }
    Bits "DEC0_ENABLE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Block enable"
    }
    Bits "DEC0_LINE_CNT_IN_ACTIVE_BYP" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass line count in active direct from lsclk domain. Otherwise regenerate."
    }
    Bits "DEC0_RESYNC_ON_LINE_CNT_IN_ACT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When vif line count in active transition is misplaced, resync"
    }
    Bits "DEC0_IGNORE_VBID_COMP_STREAM" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Enable DSC on ENABLE and on VBID compressed stream flag- Enable DSC on ENABLE only."
    }
    Bits "DEC0_STRICT_LINE_START" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Generate decoder frame and lines based on received line starts (DP). 1 - Generate decoder frame and lines based on frame dimension counters (HDMI)."
    }
    Bits "DEC0_IGNORE_SDP" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sdp configuration for all fields"
    }
    Bits "DEC0_EXTRA_DEC_DELAY" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Extra decoder delay added to initial decoder delay in pixel times."
    }
    Bits "DEC0_EXTRA_LINE_DLY" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Additional lines to delay decoder on top of 1 line- 1 line delay- 2 lines delay- 3 lines delay- 4 lines delay"
    }
    Bits "DEC0_SYMBOL_EOC_FILL" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When SYMBOLS_PACKED is set, the number of fill bytes that should be discarded"
    }
    Bits "DEC0_SYMBOLS_PACKED" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Symbols from multiple chunks packed in same symbol"
    }
    Bits "DEC0_SYM_DROP_ON_EOC_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Drop symbol if 4 lane dprx in which 2 dummy pixels were needed in lanes 2 and 3. This the condition where at the beginning of each chunk n > 0, a whole 48 bits of 0s needs to be ignored."
    }
    Bits "DEC0_USE_RESYNC_VTOTAL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use the vtotal from frame resync logic instead of local version"
    }
    Bits "DEC0_CORE1_CLK_GATE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock enable for decoder core1"
    }
    Bits "DEC0_IGNORE_SYM_RD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sym_rd backpressure mechanism. Writes to full fifo will cause overflow."
    }
    Bits "DEC0_MAINTAIN_LBUF_FULLNESS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Linebuffer at beginning of line will be maintained by delaying pixel outputnew pixels generated. Disabled in strict timing mode."
    }
    Bits "DEC0_MEM_RETN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Decoder memory RETN pin"
    }
    Bits "DEC0_USE_STREAM_HSYNC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use symbol stream HSYNC for error robustness.- Don't use symbol stream HSYNC- Use stream HSYNC to reset chunk counters. More robust chunk counting. If the pixelis very delayed, it could corrupt rate buffer because input is stalled withto video interface"
    }
  }

  Register "DEC0_STAT" {
    Offset:  0x000304
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_PHASE_RESYNC" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase reset occurred in strict timing mode"
    }
    Bits "DEC0_LBUF_UNDERFLOW_7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 3"
    }
    Bits "DEC0_LBUF_UNDERFLOW_6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 2"
    }
    Bits "DEC0_LBUF_UNDERFLOW_5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 1"
    }
    Bits "DEC0_LBUF_UNDERFLOW_4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 0"
    }
    Bits "DEC0_LBUF_UNDERFLOW_3" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 3"
    }
    Bits "DEC0_LBUF_UNDERFLOW_2" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 2"
    }
    Bits "DEC0_LBUF_UNDERFLOW_1" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 1"
    }
    Bits "DEC0_LBUF_UNDERFLOW_0" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 0"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_7" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 3"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_6" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 2"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_5" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 1"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_4" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 0"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_3" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 3"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_2" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 2"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_1" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 1"
    }
    Bits "DEC0_BITBUF_UNDERFLOW_0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 0"
    }
    Bits "DEC0_BITBUF_OVERFLOW_7" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 3"
    }
    Bits "DEC0_BITBUF_OVERFLOW_6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 2"
    }
    Bits "DEC0_BITBUF_OVERFLOW_5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 1"
    }
    Bits "DEC0_BITBUF_OVERFLOW_4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 0"
    }
    Bits "DEC0_BITBUF_OVERFLOW_3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 3"
    }
    Bits "DEC0_BITBUF_OVERFLOW_2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 2"
    }
    Bits "DEC0_BITBUF_OVERFLOW_1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 1"
    }
    Bits "DEC0_BITBUF_OVERFLOW_0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 0"
    }
  }

  Register "DEC0_PPS0" {
    Offset:  0x000308
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x00000000

    Bits "DEC0_DSC_VERSION_MAJOR" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the major version of DSC. It shall be equal to 1 for encoders that implement this specification."
    }
    Bits "DEC0_DSC_VERSION_MINOR" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the minor version of DSC. It shall be equal to 0 for encoders that implement this specification."
    }
    Bits "DEC0_PPS_IDENTIFIER" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is an application-specific identifier that can be used to differentiate between different PPS tables. If the application specification does not specify an application-specific means of PPS transmission (see section 0), this value shall be equal to 0."
    }
    Bits "DEC0_BITS_PER_COMPONENT" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value indicates the number of bits per component for the original pixels of the encoded picture. It shall be equal to 8, 10, or 12."
    }
    Bits "DEC0_LINEBUF_DEPTH" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the line buffer bit depth used to generate the stream. If the bit depth of a component (after color-space conversion, see section 10.1) is greater than this value, the line storage rounds the reconstructed values to this number of bits. It shall be in the range of 8 to 13, inclusive."
    }
  }

  Register "DEC0_PPS1" {
    Offset:  0x00030C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x3FFFFFFF
    Write Mask:  0x3FFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_BLOCK_PRED_ENABLE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag indicates that the decoder needs to select between block prediction and MMAP using the method described in section 10.4.4.1. If it is set to 0, no BP is used to code the picture."
    }
    Bits "DEC0_CONVERT_RGB" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag indicates whether the compressed stream encodes RGB that was converted to YCoCg. If it is set to 0, the color space is assumed to be YCbCr. If it is set to 1, the decoder performs a color space conversion from YCoCg to RGB."
    }
    Bits "DEC0_SIMPLE_422" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Indicates whether reconstructed pixels should be 4:2:2 format created by dropping samples using the method described in Annex B. simple_422 shall be 0 if either native_420 or native_422 is equal to 1.0 = Decoder does not drop samples to reconstruct 4:2:2 pixels= Decoder drops samples to reconstruct 4:2:2 pixels"
    }
    Bits "DEC0_VBR_ENABLE" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag enables on/off VBR mode if it is supported by the decoder and the transport (see section 7.7.2)."
    }
    Bits "DEC0_BITS_PER_PIXEL" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits/pixel (bpp) rate that was used by the encoder in steps of 1/16 of a bit per pixel. Only values greater than or equal to 6 bpp are allowed. If vbr_enable is set to 0, this value must be less than or equal to the sustained rate that would apply if MPP were always selected, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]."
    }
    Bits "DEC0_PIC_HEIGHT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the size of the picture in terms of pixels, where pic_height specifies the number of rows of pixels in the raster. Although not required, it is suggested that pic_width be close to integer multiples of slice_width."
    }
  }

  Register "DEC0_PPS2" {
    Offset:  0x000310
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_PIC_WIDTH" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the size of the picture in terms of pixels, where pic_width specifies the number of columns of pixels in the raster. Although not required, it is suggested that pic_height be close to integer multiples of slice_height."
    }
    Bits "DEC0_SLICE_HEIGHT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_height is not evenly divisible by the slice_height, the bottom row of pixels is replicated to pad the bottom-most slice(s) to be the same height as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
    }
  }

  Register "DEC0_PPS3" {
    Offset:  0x000314
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_SLICE_WIDTH" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_width is not evenly divisible by the slice_width, the rightmost column of pixels is replicated to pad the rightmost slices to be the same width as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
    }
    Bits "DEC0_CHUNK_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value indicates the size in bytes of the chunks that are used for slice multiplexing (see section 8.2.2). If vbr_enable is set to 1, this is the maximum size of the chunks. This value shall be set to ceil(bits_per_pixel * slice_width / 8)."
    }
  }

  Register "DEC0_PPS4" {
    Offset:  0x000318
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x03FFFFFF
    Write Mask:  0x03FFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_INITIAL_XMIT_DELAY" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of pixel times that the encoder waits before transmitting data from its rate buffer."
    }
    Bits "DEC0_INITIAL_DEC_DELAY" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of pixel times that the decoder accumulates data in its rate buffer before starting to decode and output pixels."
    }
  }

  Register "DEC0_PPS5" {
    Offset:  0x00031C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x003FFFFF
    Write Mask:  0x003FFFFF
    Reset Value: 0x00000000

    Bits "DEC0_INITIAL_SCALE_VALUE" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the initial value for rcXformScale used at the beginning of a slice (see section 10.8.2)."
    }
    Bits "DEC0_SCALE_INCREMENT_INTERVAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of group times between incrementing the rcXformScale factor at the end of a slice (see section 10.8.2)."
    }
  }

  Register "DEC0_PPS6" {
    Offset:  0x000320
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0FFF001F
    Write Mask:  0x0FFF001F
    Reset Value: 0x00000000

    Bits "DEC0_SCALE_DECREMENT_INTERVAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of group times between decrementing the rcXformScale factor at the beginning of a slice (see section 10.8.2)."
    }
    Bits "DEC0_FIRST_LINE_BPG_OFFSET" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of additional bits that are allocated for each group on the first line of a slice."
    }
  }

  Register "DEC0_PPS7" {
    Offset:  0x000324
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_NFL_BPG_OFFSET" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits (including fractional bits) that are deallocated for each group for groups after the first line of a slice."
    }
    Bits "DEC0_SLICE_BPG_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits (including fractional bits) that are deallocated for each group in order to enforce the slice constraint (i.e., that the final fullness cannot exceed the initial transmission delay * bits per group) while allowing a programmable initial_offset."
    }
  }

  Register "DEC0_PPS8" {
    Offset:  0x000328
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_INITIAL_OFFSET" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the initial value for rcXformOffset, which is initial_offset - rc_model_size at the start of a slice (see section 10.8.2)."
    }
    Bits "DEC0_FINAL_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum end-of-slice value for rcXformOffset, which is final_offset - rc_model_size (see section 10.8.2)."
    }
  }

  Register "DEC0_PPS9" {
    Offset:  0x00032C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x00000000

    Bits "DEC0_FLATNESS_MIN_QP" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP where flatness is signaled and the flatness QP adjustment is made."
    }
    Bits "DEC0_FLATNESS_MAX_QP" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP where flatness is signaled and the flatness QP adjustment is made."
    }
    Bits "DEC0_RC_MODEL_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits in the 'RC model', which is described in section 10.8.2."
    }
  }

  Register "DEC0_PPS10" {
    Offset:  0x000330
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0F1F1FFF
    Write Mask:  0x0F1F1FFF
    Reset Value: 0x00000000

    Bits "DEC0_RC_EDGE_FACTOR" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is compared to the ratio of current activity to previous activity in order to determine the presence of an 'edge', which in turn determines whether or not the QP is incremented in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC0_RC_QUANT_INCR_LIMIT0" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC0_RC_QUANT_INCR_LIMIT1" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC0_RC_TGT_OFFSET_HI" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the upper end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC0_RC_TGT_OFFSET_LO" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the lower end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS11" {
    Offset:  0x000334
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RC_BUF_THRESH_0" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC0_PPS12" {
    Offset:  0x000338
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RC_BUF_THRESH_4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC0_PPS13" {
    Offset:  0x00033C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RC_BUF_THRESH_8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_9" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_10" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_11" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC0_PPS14" {
    Offset:  0x000340
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RC_BUF_THRESH_12" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RC_BUF_THRESH_13" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC0_RANGE_MIN_QP_0" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_0" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_0" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS15" {
    Offset:  0x000344
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_1" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_1" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_1" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_2" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_2" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_2" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS16" {
    Offset:  0x000348
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_3" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_3" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_3" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_4" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_4" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_4" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS17" {
    Offset:  0x00034C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_5" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_5" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_5" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_6" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_6" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_6" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS18" {
    Offset:  0x000350
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_7" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_7" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_7" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_8" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_8" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_8" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS19" {
    Offset:  0x000354
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_9" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_9" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_9" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_10" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_10" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_10" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS20" {
    Offset:  0x000358
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_11" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_11" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_11" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_12" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_12" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_12" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS21" {
    Offset:  0x00035C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_RANGE_MIN_QP_13" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_13" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_13" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MIN_QP_14" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_MAX_QP_14" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC0_RANGE_BPG_OFFSET_14" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC0_PPS22" {
    Offset:  0x000360
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x031FFFFF
    Write Mask:  0x031FFFFF
    Reset Value: 0x00000000

    Bits "DEC0_NATIVE_420" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 = native 4:2:0 mode is not used= native 4:2:0 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_422 is equal to 1."
    }
    Bits "DEC0_NATIVE_422" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 = native 4:2:2 mode is not used= native 4:2:2 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_420 is equal to 1."
    }
    Bits "DEC0_SECOND_LINE_BPG_OFS" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Specifies additional bits/group budget for the second line of a slice in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
    Bits "DEC0_NSL_BPG_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Specifies the number of bits (including fractional bits) that are de-allocated for each group that is not in the second line of a slice. If the second line has an additional bit budget, the additional bits that are allocated must come out of the budget for coding the remainder of the slice. Therefore, the value must be programmed to second_line_bpg_offset / (slice_height - 1), and then rounded up to 16 fractional bits.shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
  }

  Register "DEC0_PPS23" {
    Offset:  0x000364
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFF0000
    Write Mask:  0xFFFF0000
    Reset Value: 0x00000000

    Bits "DEC0_SECOND_LINE_OFS_ADJ" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used as an offset adjustment for the second line in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
  }

  Register "DEC0_ACTUAL_TOTALS" {
    Offset:  0x000368
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_VTOTAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_HTOTAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC0_ACTUAL_STARTS" {
    Offset:  0x00036C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_VSTART" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_HSTART" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC0_ACTUAL_DIMENSIONS" {
    Offset:  0x000370
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC0_VHEIGHT" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC0_ACTUAL_HS_VS" {
    Offset:  0x000374
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10008000

    Bits "DEC0_VS_POL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_VS_WID" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_HS_POL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC0_HS_WID" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC0_START_DLY" {
    Offset:  0x000378
    Description: "Decoder start delay to output frame start. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00200000

    Bits "DEC0_OUTPUT_DLY" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Delay from decoder start to output frame start. Delay from input line start to output line start."
    }
    Bits "DEC0_STRICT_LINE_START_DLY" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In strict timing mode, delay in line start. Typically program to HACTIVE/2 to account for DP jitter relative to HDMI timing"
    }
  }

  Register "DEC0_FRM_CTRL" {
    Offset:  0x00037C
    Description: "In strict timing mode, reset frame when phase difference between actual and expected frame start is greater than margin. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00C82081

    Bits "DEC0_PHASE_DIFF_MARGIN" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000000C8
      Comment:  "Margin for reset. Set from 0 (always resync) to htotal (don't resync within 1 line of expected)"
    }
    Bits "DEC0_VIF_PIX_PER_CLK" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Pixels per clock to generate"
    }
    Bits "DEC0_USE_HWIDTH_FOR_PIC_WIDTH" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sdp configuration for pic width only. Use HWIDTH for PIC_WIDTH"
    }
    Bits "DEC0_PPS_DBUF_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable double buffering of PPS"
    }
    Bits "DEC0_HSTART_MOD" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In strict timing mode, 3 - HSTART/pix_per_clk mod 3"
    }
    Bits "DEC0_SINGLE_CORE_MODE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use only one 4 slice 10k decoder in 4 pix per clk mode."
    }
    Bits "DEC0_BLANK_PIX_THROTTLE_4PPC" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In 4 pix per clk mode, throttle blank times. This will space out the blank pixels to fill line time."
    }
    Bits "DEC0_LINE_CNT_IN_ACT_MODE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Generate line count in active based on line count only- Assert line count in active just before first data and deassert before last data"
    }
    Bits "DEC0_GEN_FLUSH_LINE_STARTS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Decoder generates flush lines instead of framer."
    }
    Bits "DEC0_OUT_FOLLOWS_INP_LINES" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output number of lines cannot exceed number of input lines"
    }
    Bits "DEC0_BLANK_PIX_USES_SINK_RDY" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Blank pixels honor sink rdy."
    }
    Bits "DEC0_IGNORE_SINK_RDY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore downstream sink rdy. Can be used to get out of deadlocks but might cause underflows"
    }
    Bits "DEC0_PHASE_DIFF_RESYNC_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When the phase difference on the incoming frame start is bigger than expected, resync output frame"
    }
  }

  Register "DEC0_DBL_RATE_CTRL" {
    Offset:  0x000380
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0031FF7F
    Write Mask:  0x0031FF7F
    Reset Value: 0x00000000

    Bits "DEC0_FLUSH_LINES" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Generate a number of dummy lines at end of frame"
    }
    Bits "DEC0_PIX_PREFETCH_MODE" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1, read first pixels as soon as possible rather than beginning on line. When DBL_RATE_EN=1, set to 1."
    }
    Bits "DEC0_DBL_RATE_RDY_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When this number of pixels*3 is buffered, allow read out. For sustained readout at 6 pix pix per clk, set to SLICE_WIDTH/(3*2)+2. For sustained readout at 4 pix pix per clk, set to SLICE_WIDTH/(3*4*3)+2."
    }
    Bits "DEC0_DEBUG_CORE_MULT_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for which core mult."
    }
    Bits "DEC0_DEBUG_SEL" {
      Position: 5..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for 8 bit debug bus."
    }
    Bits "DEC0_DBL_RATE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable double rate buffering"
    }
  }

  Register "DEC0_CRC_CTRL" {
    Offset:  0x000384
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_regtest"
    Read Mask:   0xFFFF0F03
    Write Mask:  0x00000F03
    Reset Value: 0xC0020800

    Bits "DEC0_CRC_POLY" {
      Position: 31..16
      Type:     "R"
      Reset:    0x0000C002
      Comment:  "This is the Pix CRC polynomial."
    }
    Bits "DEC0_CRC_S422_AS_444" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "In simple 422, compute CRC on 444 data before downsample to 422"
    }
    Bits "DEC0_CRC_OUT_POL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In simple 422 and native 420 mode, invert odd/even pixel (simple422) or lines (native420) for accumulating chroma"
    }
    Bits "DEC0_CRC_OUT_RST" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset CRC output counts"
    }
    Bits "DEC0_CRC_OUT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC generation on input symbol stream"
    }
    Bits "DEC0_CRC_IN_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset CRC input counts"
    }
    Bits "DEC0_CRC_IN_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC generation on input symbol stream"
    }
  }

  Register "DEC0_CRC_CNT" {
    Offset:  0x000388
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000F000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC0_CRC_OUT_CNT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Counter for CRC generation (wrap around)"
    }
    Bits "DEC0_CRC_IN_CNT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Counter for CRC generation (wrap around)"
    }
  }

  Register "DEC0_CRC_STAT0" {
    Offset:  0x00038C
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC0_CRC_IN1" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 1"
    }
    Bits "DEC0_CRC_IN0" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 0"
    }
  }

  Register "DEC0_CRC_STAT1" {
    Offset:  0x000390
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC0_CRC_OUT0" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 0"
    }
    Bits "DEC0_CRC_IN2" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 2"
    }
  }

  Register "DEC0_CRC_STAT2" {
    Offset:  0x000394
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC0_CRC_OUT2" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 2"
    }
    Bits "DEC0_CRC_OUT1" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 1"
    }
  }

  Register "DEC0_DEBUG_CTRL" {
    Offset:  0x0003C0
    Description: "ASP control output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFF1F0
    Write Mask:  0xFFFFF1F0
    Reset Value: 0x00000000

    Bits "DEC0_DBG_MASK" {
      Position: 31..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 - enable bit on debug bus, applied after rotate"
    }
    Bits "DEC0_DBG_ROTR" {
      Position: 8..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bits to rotate debug bus right, applied before mask"
    }
  }


}

;; ========= EDP_LS_SST1 =========

Block "EDP_LS_SST1" {

Address: 0x21010C00
;; Declared size of region in words (integer)
Size:    49152

;; Words of actual registers (integer)
;; Actual Size:    553652162

  Register "ML_FRM1_CTRL" {
    Offset:  0x000000
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x780007EF
    Write Mask:  0x780007EF
    Reset Value: 0x50000085

    Bits "ML_FRM1_SDP_SPLITTING_EN_IN_SST" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
    }
    Bits "ML_FRM1_HDMI_RX_EN" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If set video data is via HDMI RX instead of DP RX"
    }
    Bits "ML_FRM1_RD_CLK_HARD_RST_N" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold AUD_RD_CLK domain in hard-reset"
    }
    Bits "ML_FRM1_EFM" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RWX, This is the EFM Value used by the deframer"
    }
    Bits "ML_FRM1_FRM_DBG_BUS_SEL" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug bus select as follows:000 - lsx_flag_dbg001 - vif_rd_dbg010 - vif_cnt_dbg011 - vif_flg_dbg100 - dsc_wr_pix_dbg101 - dsc_wr_fill_dbg110 - dsc_ls_pix_dbg."
    }
    Bits "ML_FRM1_LANE_CNT" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "RWX, This is the number of Lanes active during a session. In MST this should be always set to 4."
    }
    Bits "ML_FRM1_RD_CLK_GATE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This needs to be set when the first MSA comes in, and cleared when there is no video on the link"
    }
    Bits "ML_FRM1_RD_SOFT_RST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This needs to be cleared when the first MSA comes in, and set when there is no video on the link"
    }
    Bits "ML_FRM1_CLK_GATE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Unsetting this bit will disable the ls_clk domain"
    }
    Bits "ML_FRM1_SOFT_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When clk_gate is set, setting this bit will reset the ls_clk domain logic of the entire Deframer."
    }
  }

  Register "ML_FRM1_MEASUREMENT_CTRL" {
    Offset:  0x000004
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x030000FF
    Write Mask:  0x030000FF
    Reset Value: 0x01000040

    Bits "ML_FRM1_USE_VIF_FOR_CLOCK_ADJUSTMENT" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 0, uses LS clk signals for clk adjustment. 1, uses VIF output signals for clk adjustment, for example with the pattern generator."
    }
    Bits "ML_FRM1_USE_LINES_FOR_CLOCK_ADJUSTMENT" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Unsetting this bit will send out triggers on frame boundaries."
    }
    Bits "ML_FRM1_FRAMES_MOVING_WINDOW_SIZE" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "For Measurement of frame frequency from link symbols"
    }
  }

  Register "ML_FRM1_MEASURED0" {
    Offset:  0x000008
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MEASURED_HTOTAL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
    Bits "ML_FRM1_MEASURED_VTOTAL" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM1_MEASURED1" {
    Offset:  0x00000C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MEASURED_HACTIVE" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
    Bits "ML_FRM1_MEASURED_VACTIVE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM1_MEASURED2" {
    Offset:  0x000010
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_LS_CLKS_IN_A_FEW_FRAMES" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM1_MEASURED3" {
    Offset:  0x000014
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_REG_CLKS_IN_A_FEW_FRAMES" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured from link symbols"
    }
  }

  Register "ML_FRM1_MEASURED4" {
    Offset:  0x000018
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_ACTIVE_SYM_PER_LINE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of active symbols per line on the DP Link."
    }
  }

  Register "ML_FRM1_VBID" {
    Offset:  0x00001C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000019

    Bits "ML_FRM1_VBID_RESERVED_BIT7" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the RESERVED_BIT7  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_COMPRESSED_STREAM" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the COMPRESSED_STREAM_FLAG value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_HDCP_SYNC_DETECT" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HDCP_SYNC_DETECT value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_AUD_MUTE" {
      Position: 4
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the AUD_MUTE_FLAG  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_NOVID" {
      Position: 3
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the NOVID_FLAG     value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_INTERLACE_EN" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the INTERLACE_FLAG value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_FIELD_ID" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the FIELD_ID_FLAG  value extracted from the VBID on the DP Link"
    }
    Bits "ML_FRM1_VBID_VBLANK" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the VBLANK_FLAG    value extracted from the VBID on the DP Link"
    }
  }

  Register "ML_FRM1_MVID0" {
    Offset:  0x000020
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_RECEIVED_MSA_MVID" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM1_MVID1" {
    Offset:  0x000024
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0xFF000000
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_RECEIVED_LINE_MVID" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM1_MVID2" {
    Offset:  0x000028
    Description: "Bypass accumulator MVID values. Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_FILTERED_MVID" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "ML_FRM1_NVID" {
    Offset:  0x00002C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_NVID" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the NVID value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM1_MSA_TOTALS" {
    Offset:  0x000030
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_VTOTAL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VTOTAL value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_HTOTAL" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HTOTAL value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM1_MSA_STARTS" {
    Offset:  0x000034
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_VSTART" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VSTART value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_HSTART" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HSTART value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM1_MSA_DIMENSIONS" {
    Offset:  0x000038
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_VHEIGHT" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VHEIGHT value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_HWIDTH" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HWIDTH value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM1_MSA_HS_VS" {
    Offset:  0x00003C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_VS_POL" {
      Position: 31
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VS_POLARITY value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_VS_WID" {
      Position: 30..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the VS_WIDTH value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_HS_POL" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HS_POLARITY value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_HS_WID" {
      Position: 14..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the HS_WIDTH value extracted from the MSA on the DP Link"
    }
  }

  Register "ML_FRM1_MSA_MISC" {
    Offset:  0x000040
    Description: "Accessed on ls_clk domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFF07FF
    Write Mask:  0x00000000
    Reset Value: 0x00000020

    Bits "ML_FRM1_MSA_MISC1" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the MISC1                 value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_MISC0" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the MISC0                 value extracted from the MSA on the DP Link"
    }
    Bits "ML_FRM1_MSA_STEREO_VID" {
      Position: 10..9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the STEREO_VID            value extracted from MSA field MISC1, bit[2:1]"
    }
    Bits "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the INTERLACE_VTOTAL_EVEN value extracted from MSA field MISC1, bit[  0]"
    }
    Bits "ML_FRM1_MSA_BPC" {
      Position: 7..5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "This is the BPC                   value extracted from MSA field MISC0, bit[7:5]"
    }
    Bits "ML_FRM1_MSA_YCC_COLORIMETRY" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the YCC_COLORIMETRY       value extracted from MSA field MISC0, bit[  4]"
    }
    Bits "ML_FRM1_MSA_DYN_RANGE" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the DYN_RANGE             value extracted from MSA field MISC0, bit[  3]"
    }
    Bits "ML_FRM1_MSA_COMP_FMT" {
      Position: 2..1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the COMP_FMT              value extracted from MSA field MISC0, bit[2:1]"
    }
    Bits "ML_FRM1_MSA_SYNC_CLK_MODE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the SYNC_CLK_MODE         value extracted from MSA field MISC0, bit[  0]"
    }
  }

  Register "ML_FRM1_ACTUAL_TOTALS" {
    Offset:  0x000044
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000F0898

    Bits "ML_FRM1_VTOTAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000000F
      Comment:  "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_HTOTAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000898
      Comment:  "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM1_ACTUAL_STARTS" {
    Offset:  0x000048
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000C0

    Bits "ML_FRM1_VSTART" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_HSTART" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000C0
      Comment:  "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM1_ACTUAL_DIMENSIONS" {
    Offset:  0x00004C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000A0780

    Bits "ML_FRM1_VHEIGHT" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000780
      Comment:  "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM1_ACTUAL_HS_VS" {
    Offset:  0x000050
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x8002802C

    Bits "ML_FRM1_VS_POL" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_VS_WID" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_HS_POL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_HS_WID" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x0000002C
      Comment:  "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM1_ACTUAL_MISC" {
    Offset:  0x000054
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0000037F
    Write Mask:  0x0000037F
    Reset Value: 0x00000041

    Bits "ML_FRM1_FLUSH_LINES" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of dummy lines to generate for flushing pipeline downstream."
    }
    Bits "ML_FRM1_VTE" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VTE           Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_YCC422_MODE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the YCC422_MODE   Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "ML_FRM1_BPC" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the BPC           Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "ML_FRM1_ACTUAL_VIEW_XPAND" {
    Offset:  0x000058
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF0000

    Bits "ML_FRM1_HORZ_VIEW_XPAND_LAST_PIXEL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "If the user wants to extract a horizontal subsectionof the image, this field specifies the last pixel"
    }
    Bits "ML_FRM1_HORZ_VIEW_XPAND_FIRST_PIXEL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If the user wants to extract a horizontal subsectionof the image, this field specifies the first pixel"
    }
  }

  Register "ML_FRM1_ACTUAL_VERT_VIEW_XPAND" {
    Offset:  0x00005C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF0000

    Bits "ML_FRM1_VERT_VIEW_XPAND_LAST_LINE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x0000FFFF
      Comment:  "If the user wants to extract a vertical subsection of the image, this field specifies the last line"
    }
    Bits "ML_FRM1_VERT_VIEW_XPAND_FIRST_LINE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If the user wants to extract a vertical subsection of the image, this field specifies the first line"
    }
  }

  Register "ML_FRM1_ACTUAL_DYN_RANGE_CTRL0" {
    Offset:  0x000060
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM1_MIN_R_CR_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for R/Cr component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM1_MAX_R_CR_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for R/Cr component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM1_ACTUAL_DYN_RANGE_CTRL1" {
    Offset:  0x000064
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM1_MIN_G_Y_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for G/Y component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM1_MAX_G_Y_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for G/Y component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM1_ACTUAL_DYN_RANGE_CTRL2" {
    Offset:  0x000068
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000FFF

    Bits "ML_FRM1_MIN_B_CB_VAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Min value for B/Cb component. The internal logic clips the signal to this value"
    }
    Bits "ML_FRM1_MAX_B_CB_VAL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000FFF
      Comment:  "Max value for B/Cb component. The internal logic clips the signal to this value"
    }
  }

  Register "ML_FRM1_VIEWXPAND_CFG" {
    Offset:  0x00006C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0003FFFF
    Write Mask:  0x0003FFFF
    Reset Value: 0x00020000

    Bits "ML_FRM1_VIEWXPAND_ALLOW_VERT" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow vert viewexpand (cya, should be ok to leave=1)"
    }
    Bits "ML_FRM1_VIEWXPAND_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable viewxpand (horiz or vert)"
    }
    Bits "ML_FRM1_VIEWXPAND_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hwidth for viewxpand"
    }
  }

  Register "ML_FRM1_CHANGE_THRESH_CFG" {
    Offset:  0x000070
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000020

    Bits "ML_FRM1_ACTIVE_SYM_CHANGE_THRESH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Threshold for active_sym_per_line change"
    }
    Bits "ML_FRM1_VTOTAL_CHANGE_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Threshold for vtotal change"
    }
    Bits "ML_FRM1_HTOTAL_CHANGE_THRESH" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Threshold for htotal change"
    }
  }

  Register "ML_FRM1_VIF_PIX_CTRL0" {
    Offset:  0x000074
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00001208

    Bits "ML_FRM1_HFILL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL for Bezel Correction. The field represents number of pixels of HFILL"
    }
    Bits "ML_FRM1_BLACK_SCREEN_ALWAYS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Allow blank screen always"
    }
    Bits "ML_FRM1_VIF_SINK_RDY_PAUSE_BLANK" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Allow vif_sink_rdy to pause blank pixel generation.  Set to 1 in HDMI2.1 FRL mode."
    }
    Bits "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST2" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "component remap control on the video interface, component 2 comes out on pixel interface bits 35:24, by default this is G (Y), which comes internally in section 1"
    }
    Bits "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST1" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "component remap control on the video interface, component 1 comes out on pixel interface bits 23:12, by default this is B (Cb), which comes internally in section 0"
    }
    Bits "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST0" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "component remap control on the video interface, component 0 comes out on pixel interface bits 11:0, by default this is R (Cr), which comes internally in section 2"
    }
    Bits "ML_FRM1_VIF_FRAME_START_RD_SOFT_RST_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Assert read soft reset on falling edge of vblank"
    }
    Bits "ML_FRM1_WAIT_FOR_FLUSH_TIL_WR_RST" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "ML_FRM1_VIF_PIX_PER_CLK" {
      Position: 5..3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Number of Pixels per clock on the VIF"
    }
    Bits "ML_FRM1_HFILL_ON_RIGHT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL on right for Bezel Correction"
    }
    Bits "ML_FRM1_HFILL_ON_LEFT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This field is to add HFILL on left for Bezel Correction"
    }
    Bits "ML_FRM1_BLACK_SCREEN_IF_CP_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this bit if HDCP Authentication fails on the Tx."
    }
  }

  Register "ML_FRM1_PTG0" {
    Offset:  0x000078
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFF1F
    Write Mask:  0xFFFFFF1F
    Reset Value: 0x00000006

    Bits "ML_FRM1_PTG_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the blue component for flat color pattern"
    }
    Bits "ML_FRM1_PTG_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the green component for flat color pattern"
    }
    Bits "ML_FRM1_PTG_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the red component for flat color pattern"
    }
    Bits "ML_FRM1_PTG_HIGH_CONTRAST_COLOR_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this will send colors in a non-gradient checkerboard pattern"
    }
    Bits "ML_FRM1_PTG_LOW_CONTRAST" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this will send a gradient checkerboard pattern"
    }
    Bits "ML_FRM1_PTG_PAT_SEL" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "2'd0   :  white frame boundary whith balck background2'd1   :  color ramp2'd2   :  checker-board. Use the other fields to get all the functionality2'd3   :  VESA CTS checker-board. Use the other fields to get all the functionality"
    }
    Bits "ML_FRM1_PTG_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Setting this bit will enable the deframer to send out an internally generated Video pattern"
    }
  }

  Register "ML_FRM1_PTG1" {
    Offset:  0x00007C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM1_PTG_VSTRIP_SIZE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hsize of a checkerboard block"
    }
    Bits "ML_FRM1_PTG_HSTRIP_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the hsize of a checkerboard block"
    }
  }

  Register "ML_FRM1_PIX_CRC0" {
    Offset:  0x000080
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_CRC1" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 23:12"
    }
    Bits "ML_FRM1_CRC0" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 11:0"
    }
  }

  Register "ML_FRM1_PIX_CRC1" {
    Offset:  0x000084
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_CRC_UPDATE_CNT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "4 bit wrap around count for CRC register updateTo be written to DPCD addr 246h"
    }
    Bits "ML_FRM1_CRC2" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "This is the CRC calculation on the component in position 35:24"
    }
  }

  Register "ML_FRM1_PTG_RFR_CTRL" {
    Offset:  0x000088
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000003F3
    Write Mask:  0x000003F3
    Reset Value: 0x00000021

    Bits "ML_FRM1_PTG_FRM_CNT_FOR_RFR_RATE_TRIG" {
      Position: 9..4
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Update TOTALS/STARTS every N frames during vblank"
    }
    Bits "ML_FRM1_PTG_RFR_RATE_CHNG_EVERY_FRM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Update TOTALS/STARTS every frame during vblank"
    }
    Bits "ML_FRM1_PTG_RFR_RATE_CHNG_TRIGGER_DIS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Disable trigger, update TOTALS/STARTS whenever new value is written"
    }
  }

  Register "ML_FRM1_MISC_CTRL0" {
    Offset:  0x00008C
    Description: "Accessed on ls_clk domain."
    Defines: "skip_regtest"
    Read Mask:   0x0000007F
    Write Mask:  0x0000007F
    Reset Value: 0x0000005C

    Bits "ML_FRM1_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Release rd_soft_rst when psr state 2 is exited"
    }
    Bits "ML_FRM1_RELEASE_SOFT_RST_ON_MSA_RCVD" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release rd_sof_rst when msa is received"
    }
    Bits "ML_FRM1_RST_ON_ENTERING_PSR_STATE2" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset read logic when PSR state 2 is entered"
    }
    Bits "ML_FRM1_DISALLOW_POSEDGE_RST_FOR_SU" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "During Selective update we need to set this registerto disallow phase reset on posedge of vblank"
    }
    Bits "ML_FRM1_RST_ON_END_OF_SU_IN_PSR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Put read logic of framer in soft reset when end ofselective update is received."
    }
    Bits "ML_FRM1_FORCE_SYM_LOCK_FOR_PSR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For standby when symbol lock is not flagged,set this to mask entering back into power down state."
    }
    Bits "ML_FRM1_PSR_SU_SM_IN_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this to reset PSR selective update state machine."
    }
  }

  Register "ML_FRM1_MISC_CTRL1" {
    Offset:  0x000090
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000100

    Bits "ML_FRM1_THROTTLE_FLUSH_LN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for flush lines, which is also considered a vblank line"
    }
    Bits "ML_FRM1_THROTTLE_VACTIVE" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for vactive lines"
    }
    Bits "ML_FRM1_THROTTLE_VBLANK" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable throttling of pixel counter for all vblank lines, not just flush lines"
    }
    Bits "ML_FRM1_THROTTLE_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Top level enable throttling of pixel counter"
    }
    Bits "ML_FRM1_LINE_CNT_IN_ACT_DLY" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line count in active delayed by number of lines"
    }
    Bits "ML_FRM1_FRM_RESYNC_VBLANK_EDGE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Select vblank edge for setting vtotal to 0xffff. 0-neg, 1-pos"
    }
    Bits "ML_FRM1_FRM_RESYNC_OFFSET" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When FRM_RESYNC_EN=1, offset to be added to line_cnt for vsync line calculation"
    }
    Bits "ML_FRM1_FRM_RESYNC_VFP_FOLLOW_MODE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FRM_RESYNC_EN=1, make output lines in VFP follow input lines from link"
    }
    Bits "ML_FRM1_CRC_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable for VIF CRC calculations"
    }
    Bits "ML_FRM1_ADD_ONE_LINE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Add one line for interlace video"
    }
    Bits "ML_FRM1_FRM_RESYNC_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Regenerate vsync on line with adaptive sync SDP four use with HDMI ouput VRR"
    }
    Bits "ML_FRM1_USE_VSYNC_FOR_CRC_FRAME" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use redge vsync to detect frame done"
    }
    Bits "ML_FRM1_CLR_CRC_CNT_WHEN_SINK_START_LOW" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TEST_SINK_START is low then clear the CRC update count."
    }
    Bits "ML_FRM1_TEST_SINK_START" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "DPCD 270 bit 1, written by source for resetting CRC"
    }
    Bits "ML_FRM1_SET_VSC_CRC_VALID" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To set that CRC from vsc packet is always valid"
    }
  }

  Register "ML_FRM1_MISC_CTRL2" {
    Offset:  0x000094
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM1_THROTTLE_N" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pixel count is enabled M cycles out of N cycles"
    }
    Bits "ML_FRM1_THROTTLE_M" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pixel count is enabled M cycles out of N cycles"
    }
  }

  Register "ML_FRM1_BUFFER_CTRL0" {
    Offset:  0x000098
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x03FFE003

    Bits "ML_FRM1_MAX_RW_PHASE_DIFF" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000003FF
      Comment:  "Set this to HTOTAL. This is the max difference between buffer read and write phase at write vblank negedge and posedge if enabled."
    }
    Bits "ML_FRM1_PIX_BUFF_UFLOW_SEL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Underflow/almost empty selection for interrupt: 1=uflow, 0=alm_emp"
    }
    Bits "ML_FRM1_PIX_BUFF_OFLOW_SEL" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Overflow/almost full selection for interrupt: 1=oflow, 0=alm_full"
    }
    Bits "ML_FRM1_ALLOW_POSEDGE_PHASE_RST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow phase reset logic to re-align on vblank posedge."
    }
    Bits "ML_FRM1_NO_BUBBLES" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set this bit in when HDMI TX is connected to allow for no bubbles on the Video interface."
    }
    Bits "ML_FRM1_LINE_END_FLUSH_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If enabled, the FIFO is flushed to the video interface at the arrival of a BS Link Symbol"
    }
    Bits "ML_FRM1_PIX_BUFF_MIN_MAX_MARGIN" {
      Position: 10..0
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "If the pixel buffer has less than this number of slots filled (or empty), an underflow (or overflow) is triggerred."
    }
  }

  Register "ML_FRM1_BUFFER_CTRL1" {
    Offset:  0x00009C
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFEFFF
    Write Mask:  0xFFFFEFFF
    Reset Value: 0x40202020

    Bits "ML_FRM1_PIX_BUFF_DIS_WRAP" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Disable buffer wrap condition asserting both uflow/oflow"
    }
    Bits "ML_FRM1_PIX_BUFF_FTG_EVENT" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "0: Use negedge vsync to trigger, 1: use posedge hactive"
    }
    Bits "ML_FRM1_PIX_BUFF_FTG_MODE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1: Modify RDY_THRES to lower level once transmission started."
    }
    Bits "ML_FRM1_PIX_BUFF_FLUSH_THRES" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "If, at the end of the line, only this many pixels are left to be sent on the video if, the Pixel Buffer is flushed regardless of the fill status."
    }
    Bits "ML_FRM1_PIX_BUFF_FTG_LINE_CNT" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FTG MODE=1 and EVENT=0, indicates the line to reduce the thresholdCan be used with DSC to skew extra lines to account for decoder line delay0=first line, 1=second, 2=third, 3=fourth"
    }
    Bits "ML_FRM1_ALLOW_NEGEDGE_PHASE_RST" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow phase reset logic to re-align on vblank negedge."
    }
    Bits "ML_FRM1_PIX_BUFF_RDY_THRES" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "The Pixel Buffer will retain at least this many pixels at all times (except the end of line) to allow for rate variations on the DP link."
    }
  }

  Register "ML_FRM1_BUFFER_STATUS" {
    Offset:  0x0000A0
    Description: "Accessed on ls_clk domain."
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_DBG_RD_PTR" {
      Position: 27..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of pointer (sampled in ls_clk domain."
    }
    Bits "ML_FRM1_DBG_WR_PTR" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Value of pointer (sampled in ls_clk domain."
    }
  }

  Register "ML_FRM1_BUFFER_CTRL3" {
    Offset:  0x0000A4
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000010

    Bits "ML_FRM1_PHASE_PIX_CNT_MIN_MARGIN" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum arbitrary margin for pixel count in phase difference calculation"
    }
    Bits "ML_FRM1_PHASE_PIX_CNT_MAX_MARGIN" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Maximum arbitrary margin for pixel count in phase difference calculation"
    }
  }

  Register "ML_FRM1_BUFFER_CTRL4" {
    Offset:  0x0000A8
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFF7F3F
    Write Mask:  0xFFFF7F3F
    Reset Value: 0x00003F00

    Bits "ML_FRM1_PIX_HCNT_AT_PHASE_RST" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal pixel count to start at after MAX_RW_PHASE_DIFF is hit.  Set to 0 for DP output and PIX_BUFF_RDY_THRES for HDMI output."
    }
    Bits "ML_FRM1_FORCE_CNT_SET" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force cnt_set on negative edge of vblank"
    }
    Bits "ML_FRM1_PIX_BUFF_PTR_LIMIT_HI" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "Maximum buffer pointer address (upper 6-bits).  Set to (hactive/2)>>5 for resolutions>2k."
    }
    Bits "ML_FRM1_PIX_BUFF_PTR_LIMIT_LO" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum buffer pointer address (upper 6-bits).  Recommend not to change from default of 0."
    }
  }

  Register "ML_FRM1_BUFFER_CTRL5" {
    Offset:  0x0000AC
    Description: "Accessed on ls_clk domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00410000

    Bits "ML_FRM1_RESYNC_VFP_DLY" {
      Position: 31..17
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Set to htotal/4 to ensure adaptive sync packet can account for buffer delay in active and generate output vsync on proper line.  Only used when FRM_RESYNC_EN=1."
    }
    Bits "ML_FRM1_IGNORE_SINK_RDY_ON_EOL" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Sink rdy will be ignored on the end of line. In certain use cases, if sink rdy goes low on last pixel, buffer will stop working."
    }
    Bits "ML_FRM1_PIX_VCNT_AT_PHASE_RST" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vertical line count to start at after MAX_RW_PHASE_DIFF is hit.  Set to VSTART for DP output, VSTART for HDMI output, and 0 for HDMI freesync output."
    }
  }

  Register "ML_FRM1_MSA_CHANGE_CTRL0" {
    Offset:  0x0000B0
    Description: "MSA-changed per-field enable mask for 'MSA changed' interrupt.  Accessed on ls_clk domain.  Reserved fields are not included."
    Read Mask:   0x0F1FFFFF
    Write Mask:  0x0F1FFFFF
    Reset Value: 0x01003FFF

    Bits "ML_FRM1_MSA_CHANGE_REPEAT_CNT" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When an MSA change is detected, send a 'FRMx_MSA_UPDATE interrupt' for this many more received MSA's, even if there is no change."
    }
    Bits "ML_FRM1_MSA_STEREO_VID_CHANGE_MASK_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: STEREO_VID of MISC1 (bits[342:341])"
    }
    Bits "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: INTERLACE_VTOTAL_EVEN of MISC1 (bit[340])"
    }
    Bits "ML_FRM1_MSA_BPC_CHANGE_MASK_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: BPC of MISC0 (bits[337:335])"
    }
    Bits "ML_FRM1_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: VCC_COLORIMETRY of MISC0 (bit[334])"
    }
    Bits "ML_FRM1_MSA_DYN_RANGE_CHANGE_MASK_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: DYN_RANGE of MISC0 (bit[333])"
    }
    Bits "ML_FRM1_MSA_COMP_FMT_CHANGE_MASK_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: COMP_FMT of MISC0 (bits[332:331])"
    }
    Bits "ML_FRM1_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "change-detect EN for MSA field: SYNC_CLK_MODE of MISC0 (bit[330])"
    }
    Bits "ML_FRM1_MSA_MISC1_CHANGE_MASK_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: MISC1 (bits[347:340])"
    }
    Bits "ML_FRM1_MSA_MISC0_CHANGE_MASK_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: MISC0 (bits[337:330])"
    }
    Bits "ML_FRM1_MSA_NVID_CHANGE_MASK_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: NVID (bits[307:300],bits[317:310],bits[327:320])"
    }
    Bits "ML_FRM1_MSA_VHEIGHT_CHANGE_MASK_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VHEIGHT (bits[237:230],bits[247:240])"
    }
    Bits "ML_FRM1_MSA_HWIDTH_CHANGE_MASK_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HWIDTH (bits[217:210],bits[227:220])"
    }
    Bits "ML_FRM1_MSA_VS_WID_CHANGE_MASK_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VS_WID (bits[166:160],bits[177:170])"
    }
    Bits "ML_FRM1_MSA_VS_POL_CHANGE_MASK_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VS_POL (bit[167])"
    }
    Bits "ML_FRM1_MSA_VSTART_CHANGE_MASK_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VSTART (bits[147:140],bits[157:150])"
    }
    Bits "ML_FRM1_MSA_HSTART_CHANGE_MASK_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HSTART (bits[127:120],bits[137:130])"
    }
    Bits "ML_FRM1_MSA_HS_WID_CHANGE_MASK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HS_WID (bits[76:70],bits[87:80])"
    }
    Bits "ML_FRM1_MSA_HS_POL_CHANGE_MASK_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HS_POL (bit[77])"
    }
    Bits "ML_FRM1_MSA_VTOTAL_CHANGE_MASK_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: VTOTAL (bits[57:50],bits[67:60])"
    }
    Bits "ML_FRM1_MSA_HTOTAL_CHANGE_MASK_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA field: HTOTAL (bits[37:30],bits[47:40])"
    }
    Bits "ML_FRM1_MSA_MVID_CHANGE_MASK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "change-detect EN for MSA fields: MVID (bits?]"
    }
  }

  Register "ML_FRM1_MSA_CHANGE_CTRL1" {
    Offset:  0x0000B4
    Description: "MSA Change control.  Accessed on ls_clk domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000100

    Bits "ML_FRM1_MSA_MVID_CHANGE_THRESH" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000100
      Comment:  "Any change in 24-bit MVID received in MSA will be compared to this value.  Changes greater than this amount (+/-) will trigger a 'FRMx_MSA_MVID_CHANGE interrupt', and also contribute to 'FRMx_MSA_CHANGE interrupt' if MSA_MVID_CHANGE_MASK_EN is set"
    }
  }

  Register "ML_FRM1_MSA_CHANGE_STATUS" {
    Offset:  0x0000B8
    Description: "MSA-changed per-field status.  Accessed on ls_clk domain.  Reading this register causes a clear event.  Only fields enabled in MSA_CHANGE_MASK will set bits in this register"
    Read Mask:   0x001FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MSA_STEREO_VID_CHANGED" {
      Position: 20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "STEREO_VID field of MISC1 changed"
    }
    Bits "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGED" {
      Position: 19
      Type:     "R"
      Reset:    0x00000000
      Comment:  "INTERLACE_VTOTAL_EVEN field of MISC1 changed"
    }
    Bits "ML_FRM1_MSA_BPC_CHANGED" {
      Position: 18
      Type:     "R"
      Reset:    0x00000000
      Comment:  "BPC field of MISC0 changed"
    }
    Bits "ML_FRM1_MSA_YCC_COLORIMETRY_CHANGED" {
      Position: 17
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VCC_COLORIMETRY field of MISC0 changed"
    }
    Bits "ML_FRM1_MSA_DYN_RANGE_CHANGED" {
      Position: 16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "DYN_RANGE field of MISC0 changed"
    }
    Bits "ML_FRM1_MSA_COMP_FMT_CHANGED" {
      Position: 15
      Type:     "R"
      Reset:    0x00000000
      Comment:  "COMP_FMT field of MISC0 changed"
    }
    Bits "ML_FRM1_MSA_SYNC_CLK_MODE_CHANGED" {
      Position: 14
      Type:     "R"
      Reset:    0x00000000
      Comment:  "SYNC_CLK_MODE field of MISC0 changed"
    }
    Bits "ML_FRM1_MSA_MISC1_CHANGED" {
      Position: 13
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MISC1 changed"
    }
    Bits "ML_FRM1_MSA_MISC0_CHANGED" {
      Position: 12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MISC0 changed"
    }
    Bits "ML_FRM1_MSA_NVID_CHANGED" {
      Position: 11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "NVID changed"
    }
    Bits "ML_FRM1_MSA_VHEIGHT_CHANGED" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VHEIGHT changed"
    }
    Bits "ML_FRM1_MSA_HWIDTH_CHANGED" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HWIDTH changed"
    }
    Bits "ML_FRM1_MSA_VS_WID_CHANGED" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VS_WID changed"
    }
    Bits "ML_FRM1_MSA_VS_POL_CHANGED" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VS_POL changed"
    }
    Bits "ML_FRM1_MSA_VSTART_CHANGED" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSTART changed"
    }
    Bits "ML_FRM1_MSA_HSTART_CHANGED" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HSTART changed"
    }
    Bits "ML_FRM1_MSA_HS_WID_CHANGED" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HS_WID changed"
    }
    Bits "ML_FRM1_MSA_HS_POL_CHANGED" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HS_POL changed"
    }
    Bits "ML_FRM1_MSA_VTOTAL_CHANGED" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VTOTAL changed"
    }
    Bits "ML_FRM1_MSA_HTOTAL_CHANGED" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HTOTAL changed"
    }
    Bits "ML_FRM1_MSA_MVID_CHANGED" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "NVID changed"
    }
  }

  Register "ML_FRM1_COMP_RX_CTRL0" {
    Offset:  0x0000C0
    Description: "Control for receiving compressed symbols over main link."
    Read Mask:   0xFFFF0FFF
    Write Mask:  0xFFFF0FFF
    Reset Value: 0x00000020

    Bits "ML_FRM1_COMP_RX_CHUNK_SIZE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculated chunk size in number of pixels"
    }
    Bits "ML_FRM1_COMP_RX_LANE_FILL" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of lanes with fill at end of each chunk"
    }
    Bits "ML_FRM1_COMP_RX_CRC_CHUNK" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculate CRC with padding (if needed) at end of each chunk"
    }
    Bits "ML_FRM1_COMP_RX_16BIT_CRC" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Calculate CRC based on 16bit (2 symbols) received data"
    }
    Bits "ML_FRM1_COMP_RX_NUM_SLICE" {
      Position: 7..5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Number of slices of compressed symbols per line"
    }
    Bits "ML_FRM1_COMP_RX_BYTES_FILL" {
      Position: 4..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Number of bytes of padding needed to bound at 48 bits"
    }
    Bits "ML_FRM1_COMP_RX_ADD_PIX" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Need to add pixel to actual hwidth for padding"
    }
    Bits "ML_FRM1_COMP_RX_FRAME_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Receiving compressed symbols on main link"
    }
  }

  Register "ML_FRM1_COMP_RX_STATUS" {
    Offset:  0x0000C4
    Description: "Status for chunk_size error in compressed symbols over main link."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_COMP_RX_CHUNK_SIZE_ERR_CNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Pix_cnt at time of chunk_size error"
    }
  }

  Register "ML_FRM1_LINK_PWR_DN_CTRL" {
    Offset:  0x0000C8
    Description: "Control for main link power down during PSR."
    Read Mask:   0x00001000
    Write Mask:  0x00001000
    Reset Value: 0x00000000

    Bits "ML_FRM1_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "HW state machine to auto reset FRM on loss of symbol lock"
    }
  }

  Register "ML_FRM1_FRM_PWR_UP_CTRL" {
    Offset:  0x0000D0
    Description: "Framer power up controls."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ML_FRM1_RELEASE_RESET_ON_PSR_PWR_UP" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release reset before symbol lock or vid_rdy"
    }
    Bits "ML_FRM1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
    }
  }

  Register "ML_FRM1_BS_MASK_CTRL1" {
    Offset:  0x0000D8
    Description: "BS mask configuration."
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000080

    Bits "ML_FRM1_BS_COUNT_FOR_STABLE_BS_AGE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Configure BS age after reaching a Stable state"
    }
    Bits "ML_FRM1_INVALID_BS_MASK_ENABLE_WO_ERR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BS symbols regardless of symbole error"
    }
    Bits "ML_FRM1_INVALID_BS_MASK_ENABLE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BS symbols"
    }
    Bits "ML_FRM1_USE_CONFIG_BS_AGE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured BS age to filter BS symbols"
    }
    Bits "ML_FRM1_RST_BS_FILT_SM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FW reset of BS filtering state machine"
    }
  }

  Register "ML_FRM1_BS_MASK_CTRL2" {
    Offset:  0x0000DC
    Description: "BS mask configuration"
    Read Mask:   0x01FF01FF
    Write Mask:  0x01FF01FF
    Reset Value: 0x00140014

    Bits "ML_FRM1_EARLY_BS_THRESH" {
      Position: 24..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect early BS symbol"
    }
    Bits "ML_FRM1_LATE_BS_THRESH" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect late BS symbol"
    }
  }

  Register "ML_FRM1_BS_MASK_CTRL3" {
    Offset:  0x0000E0
    Description: "BS mask configuration"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM1_BS_AGE_DURING_VIDEO" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BS age when video is being received"
    }
    Bits "ML_FRM1_BS_AGE_DURING_IDLE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BS age during no video"
    }
  }

  Register "ML_FRM1_BS_STATUS" {
    Offset:  0x0000E4
    Description: "BS status register"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MEASURED_BS_AGE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured BS age"
    }
  }

  Register "ML_FRM1_BE_MASK_CTRL1" {
    Offset:  0x0000E8
    Description: "BE mask register"
    Read Mask:   0xFFFF01FF
    Write Mask:  0xFFFF01FF
    Reset Value: 0x00000080

    Bits "ML_FRM1_HTOTAL_IN_CLK_CYCLES" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Horizontal total in cycles instead of pixels"
    }
    Bits "ML_FRM1_USE_CONFIG_LINE_WIDTH" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured line width instead of measured"
    }
    Bits "ML_FRM1_BE_COUNT_FOR_STABLE_BE_AGE" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "BE count to achieve stable state"
    }
    Bits "ML_FRM1_INVALID_BE_MASK_ENABLE_WO_ERR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BE regardless of symbol error"
    }
    Bits "ML_FRM1_INVALID_BE_MASK_ENABLE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mask invalid BE"
    }
    Bits "ML_FRM1_USE_CONFIG_BE_AGE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use configured BE age for filtering BE"
    }
    Bits "ML_FRM1_RST_BE_FILT_SM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset BE filtering state machine"
    }
  }

  Register "ML_FRM1_BE_MASK_CTRL2" {
    Offset:  0x0000EC
    Description: "Control for main link power down during PSR."
    Read Mask:   0x01FF01FF
    Write Mask:  0x01FF01FF
    Reset Value: 0x00140014

    Bits "ML_FRM1_EARLY_BE_THRESH" {
      Position: 24..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect early BE symbol"
    }
    Bits "ML_FRM1_LATE_BE_THRESH" {
      Position: 8..0
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to detect late BE symbol"
    }
  }

  Register "ML_FRM1_BE_MASK_CTRL3" {
    Offset:  0x0000F0
    Description: "Control for main link power down during PSR."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ML_FRM1_BE_AGE_DURING_VBLANK" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BE age during VBLANK"
    }
    Bits "ML_FRM1_BE_AGE_DURING_ACTIVE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "BE age during video"
    }
  }

  Register "ML_FRM1_BE_STATUS" {
    Offset:  0x0000F4
    Description: "Control for main link power down during PSR."
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ML_FRM1_MEASURED_BE_AGE" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured BE age"
    }
  }

  Register "ML_FRM1_FEC_CTRL" {
    Offset:  0x0000F8
    Description: "Control for FEC"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ML_FRM1_USE_FEC_RDY_2_MASK_PH_PM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, use FEC ready to mask PH and PM characters. If 0, use FEC enable to mask PH and PM characters."
    }
  }

  Register "ML_FRM1_RBIF_CTRL" {
    Offset:  0x0000FC
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ML_FRM1_LS_SST_RBIF_FORCE_CLK_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force SST ls_clk register bus clock enable.  Only for backup in case register events are broken."
    }
  }

  Register "AUD_LSCLK1_ECC_CONTROL" {
    Offset:  0x000200
    Description: "DP RX ECC Control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFBFFFFFF
    Write Mask:  0xFBFFFFFF
    Reset Value: 0x21004000

    Bits "AUD_LSCLK1_RELEASE_RESET_ON_PSR_PWR_UP" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release reset before symbol lock or vid_rdy"
    }
    Bits "AUD_LSCLK1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
    }
    Bits "AUD_LSCLK1_ALLOW_CTL_FIFO_RST_IN_HW" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "For PSR, we need to reset ctl_fifo in HW."
    }
    Bits "AUD_LSCLK1_CLR_ECC_CORR_ERROR_CNT" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear ECC correctable error counter"
    }
    Bits "AUD_LSCLK1_CLR_ECC_FAIL_ERROR_CNT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear ECC fail error counter"
    }
    Bits "AUD_LSCLK1_CORR_ECC_ERROR_THRESH" {
      Position: 25..18
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Correctable ECC error threshold"
    }
    Bits "AUD_LSCLK1_CORR_ECC_ERROR_DETECT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable ECC logic to generate correctableinterrupt when error count is greater than error_thresh"
    }
    Bits "AUD_LSCLK1_TEST_DE_NIBBLE_DEBUG" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "De-interleaving debug enable"
    }
    Bits "AUD_LSCLK1_ECC_FAIL_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "ECC failure threshold"
    }
    Bits "AUD_LSCLK1_ECC_TEST_SEL" {
      Position: 7..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ECC test bus selection"
    }
    Bits "AUD_LSCLK1_ECC_FAIL_DETECT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable ECC logic to generate failure ifof failure is greater than fail_thresh"
    }
    Bits "AUD_LSCLK1_BYPASS_RSDEC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bypass ECC check logic"
    }
  }

  Register "AUD_LSCLK1_ECC_ERR_CNT" {
    Offset:  0x000204
    Description: "DP RX ECC Fail count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_CORR_ECC_ERR_CNT" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Correctable ECC error count"
    }
    Bits "AUD_LSCLK1_ECC_FAIL_CNT" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "ECC failure count"
    }
  }

  Register "AUD_LSCLK1_MN_CONTROL_A" {
    Offset:  0x000208
    Description: "Audio MN control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x03FFFFFF
    Write Mask:  0x03FFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_MAUD_LSB_UPDATE_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0: disable maud lsb update: enable maud lsb update"
    }
    Bits "AUD_LSCLK1_MAUD_CARRY_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Maud carry enable"
    }
    Bits "AUD_LSCLK1_MAUD_CARRY_THRESHOLD" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK1_NAUD_INT_THRESHOLD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK1_MAUD_INT_THRESHOLD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUD_LSCLK1_CONTROL_RSVD" {
    Offset:  0x000210
    Description: "Audio reserved. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_RSVD" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reserved for ECO"
    }
  }

  Register "AUD_LSCLK1_AUDIO_EN" {
    Offset:  0x000218
    Description: "Audio enables. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000000BD
    Write Mask:  0x000000BD
    Reset Value: 0x000000B4

    Bits "AUD_LSCLK1_EXTEND_VSC_HDR_FOR_B2B_PKT" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "vsc header detection signal elongated for back to back packets"
    }
    Bits "AUD_LSCLK1_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Generate hard_rst_n on falling edge of symbol lock"
    }
    Bits "AUD_LSCLK1_VSC_PSR_SM_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "To enable the statemachine which generatestrobe for 16 byte write to interface signals"
    }
    Bits "AUD_LSCLK1_DPRX_AUDIO_CLK_GATE" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In firmware set this to what DPRX_AUDIO_EN is set to"
    }
    Bits "AUD_LSCLK1_SPLITTING_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "DP 1.2 splitting of audio enable"
    }
    Bits "AUD_LSCLK1_DPRX_AUDIO_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable the dprx_audio module"
    }
  }

  Register "AUD_LSCLK1_MAUD_VALUE" {
    Offset:  0x00021C
    Description: "Audio maud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_VAL_MAUD" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Maud value"
    }
  }

  Register "AUD_LSCLK1_NAUD_VALUE" {
    Offset:  0x000220
    Description: "Audio naud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_VAL_NAUD" {
      Position: 23..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Naud value"
    }
  }

  Register "AUD_LSCLK1_INFO_MISC_FIFO_CFG" {
    Offset:  0x000234
    Description: "Info and misc packet fifo config. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00001BFF
    Write Mask:  0x00001BFF
    Reset Value: 0x00000A90

    Bits "AUD_LSCLK1_STORE_NTSC_VBI_PKT" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK1_INFO_FIFO_OVERWRITE_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
    }
    Bits "AUD_LSCLK1_STORE_DYN_RANGE_PKT" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When set it will store dynamic range infoframe pkt"
    }
    Bits "AUD_LSCLK1_INFO_FIFO_WR_LOCK" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow overwriting of info_fifo when full= allow overwriting of info_fifo when full"
    }
    Bits "AUD_LSCLK1_INFO_FIFO_RD_ACCESS_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Read to the info rmsf fifo enabled"
    }
    Bits "AUD_LSCLK1_INFO_FIFO_WR_ACCESS_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to the info rmsf fifo enabled"
    }
    Bits "AUD_LSCLK1_STORE_MS_PKT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store mpeg source info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK1_STORE_AUDIO_PKT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "when set it will store audio info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK1_STORE_SPD_PKT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store source product info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK1_STORE_AVI_PKT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store Auxiliary Video info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK1_STORE_VS_PKT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "when set it will store vendor specific packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
    }
    Bits "AUD_LSCLK1_INFO_FIFO_CLR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "clear to rmsf fifo for info packets"
    }
  }

  Register "AUD_LSCLK1_INFO_FIFO_DATA" {
    Offset:  0x000238
    Description: "Audio infoframe fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_INFO_FIFO_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio infoframe fifo data"
    }
  }

  Register "AUD_LSCLK1_ACM_PKT_DATA" {
    Offset:  0x00023C
    Description: "Audio copy management pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain ."
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_ACM_AUDIO_TRANS" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio Transaction"
    }
    Bits "AUD_LSCLK1_ACM_COPY_NUM" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy number"
    }
    Bits "AUD_LSCLK1_ACM_COPY_PERM" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy permission"
    }
    Bits "AUD_LSCLK1_ACM_AUDIO_QUALITY" {
      Position: 1..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Copy management audio quality"
    }
  }

  Register "AUD_LSCLK1_VSC_PKT_DATA" {
    Offset:  0x000240
    Description: "Video stream configuration pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_CONTENT_TYPE_FROM_VSC_PKT" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 18"
    }
    Bits "AUD_LSCLK1_DYNAMIC_RANGE_FROM_VSC_PKT" {
      Position: 23..19
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 17 bits [7:3]"
    }
    Bits "AUD_LSCLK1_BPC_FROM_VSC_PKT" {
      Position: 18..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 17 bits [2:0]"
    }
    Bits "AUD_LSCLK1_PIXEL_ENCODING_FROM_VSC_PKT" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC packet data from byte 16"
    }
    Bits "AUD_LSCLK1_VSC_PKT_DATA" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "VSC pkt for 3D stereo signaling when MSA pktfield bits 2:1 is set to 2'b00"
    }
  }

  Register "AUD_LSCLK1_EXT_FIFO_DATA" {
    Offset:  0x000250
    Description: "Audio Extension fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_EXT_FIFO_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Audio extension fifo data"
    }
  }

  Register "AUD_LSCLK1_EXT_FIFO_CTRL" {
    Offset:  0x000254
    Description: "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x01111FFF
    Write Mask:  0x01111FFF
    Reset Value: 0x00000202

    Bits "AUD_LSCLK1_EXT_FIFO_HDMI_USER_PROG_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUD_LSCLK1_EXT_FIFO_HDMI_GMD_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches HDMI GMD packet"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_HDMI_ACP_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches HDMI ACP packet"
    }
    Bits "AUD_LSCLK1_USER_PROG_HDR_BYTE" {
      Position: 12..5
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "When EXT_FIFO_USER_PROG_EN is set incoming hdr byte 1 will be with this register to save data in extensiond fifo"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_USER_PROG_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set, extension fifo can be used toany data for which the header byte matches the USER_PROG_HDR_BYTE"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_WR_LOCK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_CLR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "clear to rmsf fifo for extension packets"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_RD_ACCESS_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Read to the extension rmsf fifo enabled"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_WR_ACCESS_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to the extension rmsf fifo enabled"
    }
  }

  Register "AUD_LSCLK1_AUDIO_ID_VIA_INFOFRAM" {
    Offset:  0x000260
    Description: "Audio stream identification via infoframe. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x001F1F7F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_ASP_FORMAT_EXT_INFO" {
      Position: 20..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Format extension information"
    }
    Bits "AUD_LSCLK1_ASP_SMPL_SIZE_INFO" {
      Position: 12..11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data word size, that is 16, 20 or 24bits"
    }
    Bits "AUD_LSCLK1_ASP_FREQ_INFO" {
      Position: 10..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio frequency"
    }
    Bits "AUD_LSCLK1_ASP_CH_CNT_INFO" {
      Position: 6..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio channel count"
    }
    Bits "AUD_LSCLK1_ASP_FORMAT_INFO" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Audio format such a lpcm etc."
    }
  }

  Register "AUD_LSCLK1_SYMBOL_NIBBLE_SWAP_CONFIG" {
    Offset:  0x000264
    Description: "Symbol, nibble swapping configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_FLIP_SYMBOL_ORDER" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "flip symbol order"
    }
    Bits "AUD_LSCLK1_FLIP_POLARITY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "flip polarity"
    }
    Bits "AUD_LSCLK1_FLIP_BIT_ORDER" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Flip bit order"
    }
  }

  Register "AUD_LSCLK1_RESET_CTRL" {
    Offset:  0x000298
    Description: "hard reset to all the flops in dp_rx_audio"
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000003

    Bits "AUD_LSCLK1_CTL_FIFO_SOFT_RST" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "soft reset to control fifo"
    }
    Bits "AUD_LSCLK1_LS_CLK_HARD_RST_N" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold LS_CLK domain in hard-reset."
    }
    Bits "AUD_LSCLK1_RD_CLK_HARD_RST_N" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Hold AUD_RD_CLK domain in hard-reset."
    }
  }

  Register "AUD_LSCLK1_CTRL_FIFO_STATUS" {
    Offset:  0x00029C
    Description: "CTRL fifo status. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000007
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_CTL_FIFO_SM" {
      Position: 2..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Back pressure state machine state"
    }
  }

  Register "AUD_LSCLK1_CTL_FIFO_PKT_CNT" {
    Offset:  0x0002A0
    Description: "Packet count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FF

    Bits "AUD_LSCLK1_CTL_FIFO_PKT_CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "How many packets have been read from ctl_fifo"
    }
  }

  Register "AUD_LSCLK1_ECC_ERR_CLR" {
    Offset:  0x0002A4
    Description: "Clear ECC error count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_CLR_ECC_FAIL_ON_PKT_CNT_MAX" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear fail count when pkt count reaches max value"
    }
    Bits "AUD_LSCLK1_CLR_ECC_CORR_ON_PKT_CNT_MAX" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear correctable count when pkt count reaches max value"
    }
    Bits "AUD_LSCLK1_CLR_ECC_FAIL_ON_ERR_FLAG" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear fail ECC error count"
    }
    Bits "AUD_LSCLK1_CLR_ECC_CORR_ON_ERR_FLAG" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear Correctable ECC error count"
    }
  }

  Register "AUD_LSCLK1_VSC_EXT_FIFO_CTRL" {
    Offset:  0x0002AC
    Description: "VSC EXT fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000008
    Write Mask:  0x00000008
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_VSC_EXT_FIFO_WR_LOCK" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
    }
  }

  Register "AUD_LSCLK1_FRM_ADP_SYNC_CFG" {
    Offset:  0x0002B0
    Description: "Frame Resync Configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00012200

    Bits "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE3" {
      Position: 31..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HDR byte 3, Number of valid date bytes"
    }
    Bits "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE2" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000001
      Comment:  "HDR byte 2, revision number"
    }
    Bits "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE1" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000022
      Comment:  "HDR byte 1, SDP type"
    }
    Bits "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE0" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "HDR byte 0, Packet ID for the stream"
    }
  }

  Register "AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTES_0_3" {
    Offset:  0x0002B4
    Description: "Frame Adaptive Sync data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_MSB" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 2 of Frame Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_LSB" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 1 of Frame Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTE0" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Data byte 0 of Frame Adaptive Sync SDP"
    }
  }

  Register "AUD_LSCLK1_EXT_FIFO_CTRL2" {
    Offset:  0x0002B8
    Description: "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x000003E5

    Bits "AUD_LSCLK1_EXT_FIFO_BYTES_TO_STORE" {
      Position: 9..3
      Type:     "RW"
      Reset:    0x0000007C
      Comment:  "bytes to be written to FIFO before stopping writes"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Set to allow writing when FIFO is empty even if read done is not set"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_PKT_READ_DONE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set so that next packet could be allowed to be written"
    }
    Bits "AUD_LSCLK1_EXT_FIFO_ONLY_WR_ONE_PKT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allows write of only one packet"
    }
  }

  Register "AUD_LSCLK1_SDP_EXTRACTION_CTRL" {
    Offset:  0x0002BC
    Description: "SDP Controls. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_RST_ADP_SYNC_DAT_LATCH_SM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset statemachine to capture data in Adaptive Sync SDP"
    }
    Bits "AUD_LSCLK1_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUD_LSCLK1_SPARE0" {
    Offset:  0x0002C0
    Description: "Spare RW registers.  Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUD_LSCLK1_SPARE0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO. bit [0] is used as DEC_EOC_DLY_MODE for dec_dsc ECO"
    }
  }

  Register "DEC1_CTRL" {
    Offset:  0x000300
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFF1F
    Write Mask:  0xFFFFFF1F
    Reset Value: 0x98000012

    Bits "DEC1_CLK_GATE" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock enable"
    }
    Bits "DEC1_SOFT_RESET" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Soft reset"
    }
    Bits "DEC1_ENABLE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Block enable"
    }
    Bits "DEC1_LINE_CNT_IN_ACTIVE_BYP" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Bypass line count in active direct from lsclk domain. Otherwise regenerate."
    }
    Bits "DEC1_RESYNC_ON_LINE_CNT_IN_ACT" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When vif line count in active transition is misplaced, resync"
    }
    Bits "DEC1_IGNORE_VBID_COMP_STREAM" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Enable DSC on ENABLE and on VBID compressed stream flag- Enable DSC on ENABLE only."
    }
    Bits "DEC1_STRICT_LINE_START" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Generate decoder frame and lines based on received line starts (DP). 1 - Generate decoder frame and lines based on frame dimension counters (HDMI)."
    }
    Bits "DEC1_IGNORE_SDP" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sdp configuration for all fields"
    }
    Bits "DEC1_EXTRA_DEC_DELAY" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Extra decoder delay added to initial decoder delay in pixel times."
    }
    Bits "DEC1_EXTRA_LINE_DLY" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Additional lines to delay decoder on top of 1 line- 1 line delay- 2 lines delay- 3 lines delay- 4 lines delay"
    }
    Bits "DEC1_SYMBOL_EOC_FILL" {
      Position: 13..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When SYMBOLS_PACKED is set, the number of fill bytes that should be discarded"
    }
    Bits "DEC1_SYMBOLS_PACKED" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Symbols from multiple chunks packed in same symbol"
    }
    Bits "DEC1_SYM_DROP_ON_EOC_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Drop symbol if 4 lane dprx in which 2 dummy pixels were needed in lanes 2 and 3. This the condition where at the beginning of each chunk n > 0, a whole 48 bits of 0s needs to be ignored."
    }
    Bits "DEC1_USE_RESYNC_VTOTAL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use the vtotal from frame resync logic instead of local version"
    }
    Bits "DEC1_CORE1_CLK_GATE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clock enable for decoder core1"
    }
    Bits "DEC1_IGNORE_SYM_RD" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sym_rd backpressure mechanism. Writes to full fifo will cause overflow."
    }
    Bits "DEC1_MAINTAIN_LBUF_FULLNESS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Linebuffer at beginning of line will be maintained by delaying pixel outputnew pixels generated. Disabled in strict timing mode."
    }
    Bits "DEC1_MEM_RETN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Decoder memory RETN pin"
    }
    Bits "DEC1_USE_STREAM_HSYNC" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use symbol stream HSYNC for error robustness.- Don't use symbol stream HSYNC- Use stream HSYNC to reset chunk counters. More robust chunk counting. If the pixelis very delayed, it could corrupt rate buffer because input is stalled withto video interface"
    }
  }

  Register "DEC1_STAT" {
    Offset:  0x000304
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_regtest"
    Read Mask:   0x01FFFFFF
    Write Mask:  0x01FFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_PHASE_RESYNC" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Phase reset occurred in strict timing mode"
    }
    Bits "DEC1_LBUF_UNDERFLOW_7" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 3"
    }
    Bits "DEC1_LBUF_UNDERFLOW_6" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 2"
    }
    Bits "DEC1_LBUF_UNDERFLOW_5" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 1"
    }
    Bits "DEC1_LBUF_UNDERFLOW_4" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult1 slice 0"
    }
    Bits "DEC1_LBUF_UNDERFLOW_3" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 3"
    }
    Bits "DEC1_LBUF_UNDERFLOW_2" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 2"
    }
    Bits "DEC1_LBUF_UNDERFLOW_1" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 1"
    }
    Bits "DEC1_LBUF_UNDERFLOW_0" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Line buffer underflowed, core mult0 slice 0"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_7" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 3"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_6" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 2"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_5" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 1"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_4" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult1 slice 0"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_3" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 3"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_2" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 2"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_1" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 1"
    }
    Bits "DEC1_BITBUF_UNDERFLOW_0" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer underflowed, core mult0 slice 0"
    }
    Bits "DEC1_BITBUF_OVERFLOW_7" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 3"
    }
    Bits "DEC1_BITBUF_OVERFLOW_6" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 2"
    }
    Bits "DEC1_BITBUF_OVERFLOW_5" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 1"
    }
    Bits "DEC1_BITBUF_OVERFLOW_4" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult1 slice 0"
    }
    Bits "DEC1_BITBUF_OVERFLOW_3" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 3"
    }
    Bits "DEC1_BITBUF_OVERFLOW_2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 2"
    }
    Bits "DEC1_BITBUF_OVERFLOW_1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 1"
    }
    Bits "DEC1_BITBUF_OVERFLOW_0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bit buffer overflowed, core mult0 slice 0"
    }
  }

  Register "DEC1_PPS0" {
    Offset:  0x000308
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x00000000

    Bits "DEC1_DSC_VERSION_MAJOR" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the major version of DSC. It shall be equal to 1 for encoders that implement this specification."
    }
    Bits "DEC1_DSC_VERSION_MINOR" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the minor version of DSC. It shall be equal to 0 for encoders that implement this specification."
    }
    Bits "DEC1_PPS_IDENTIFIER" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is an application-specific identifier that can be used to differentiate between different PPS tables. If the application specification does not specify an application-specific means of PPS transmission (see section 0), this value shall be equal to 0."
    }
    Bits "DEC1_BITS_PER_COMPONENT" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value indicates the number of bits per component for the original pixels of the encoded picture. It shall be equal to 8, 10, or 12."
    }
    Bits "DEC1_LINEBUF_DEPTH" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value contains the line buffer bit depth used to generate the stream. If the bit depth of a component (after color-space conversion, see section 10.1) is greater than this value, the line storage rounds the reconstructed values to this number of bits. It shall be in the range of 8 to 13, inclusive."
    }
  }

  Register "DEC1_PPS1" {
    Offset:  0x00030C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x3FFFFFFF
    Write Mask:  0x3FFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_BLOCK_PRED_ENABLE" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag indicates that the decoder needs to select between block prediction and MMAP using the method described in section 10.4.4.1. If it is set to 0, no BP is used to code the picture."
    }
    Bits "DEC1_CONVERT_RGB" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag indicates whether the compressed stream encodes RGB that was converted to YCoCg. If it is set to 0, the color space is assumed to be YCbCr. If it is set to 1, the decoder performs a color space conversion from YCoCg to RGB."
    }
    Bits "DEC1_SIMPLE_422" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Indicates whether reconstructed pixels should be 4:2:2 format created by dropping samples using the method described in Annex B. simple_422 shall be 0 if either native_420 or native_422 is equal to 1.0 = Decoder does not drop samples to reconstruct 4:2:2 pixels= Decoder drops samples to reconstruct 4:2:2 pixels"
    }
    Bits "DEC1_VBR_ENABLE" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This flag enables on/off VBR mode if it is supported by the decoder and the transport (see section 7.7.2)."
    }
    Bits "DEC1_BITS_PER_PIXEL" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits/pixel (bpp) rate that was used by the encoder in steps of 1/16 of a bit per pixel. Only values greater than or equal to 6 bpp are allowed. If vbr_enable is set to 0, this value must be less than or equal to the sustained rate that would apply if MPP were always selected, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]."
    }
    Bits "DEC1_PIC_HEIGHT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the size of the picture in terms of pixels, where pic_height specifies the number of rows of pixels in the raster. Although not required, it is suggested that pic_width be close to integer multiples of slice_width."
    }
  }

  Register "DEC1_PPS2" {
    Offset:  0x000310
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_PIC_WIDTH" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the size of the picture in terms of pixels, where pic_width specifies the number of columns of pixels in the raster. Although not required, it is suggested that pic_height be close to integer multiples of slice_height."
    }
    Bits "DEC1_SLICE_HEIGHT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_height is not evenly divisible by the slice_height, the bottom row of pixels is replicated to pad the bottom-most slice(s) to be the same height as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
    }
  }

  Register "DEC1_PPS3" {
    Offset:  0x000314
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_SLICE_WIDTH" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_width is not evenly divisible by the slice_width, the rightmost column of pixels is replicated to pad the rightmost slices to be the same width as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
    }
    Bits "DEC1_CHUNK_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value indicates the size in bytes of the chunks that are used for slice multiplexing (see section 8.2.2). If vbr_enable is set to 1, this is the maximum size of the chunks. This value shall be set to ceil(bits_per_pixel * slice_width / 8)."
    }
  }

  Register "DEC1_PPS4" {
    Offset:  0x000318
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x03FFFFFF
    Write Mask:  0x03FFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_INITIAL_XMIT_DELAY" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of pixel times that the encoder waits before transmitting data from its rate buffer."
    }
    Bits "DEC1_INITIAL_DEC_DELAY" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of pixel times that the decoder accumulates data in its rate buffer before starting to decode and output pixels."
    }
  }

  Register "DEC1_PPS5" {
    Offset:  0x00031C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x003FFFFF
    Write Mask:  0x003FFFFF
    Reset Value: 0x00000000

    Bits "DEC1_INITIAL_SCALE_VALUE" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the initial value for rcXformScale used at the beginning of a slice (see section 10.8.2)."
    }
    Bits "DEC1_SCALE_INCREMENT_INTERVAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of group times between incrementing the rcXformScale factor at the end of a slice (see section 10.8.2)."
    }
  }

  Register "DEC1_PPS6" {
    Offset:  0x000320
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0FFF001F
    Write Mask:  0x0FFF001F
    Reset Value: 0x00000000

    Bits "DEC1_SCALE_DECREMENT_INTERVAL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of group times between decrementing the rcXformScale factor at the beginning of a slice (see section 10.8.2)."
    }
    Bits "DEC1_FIRST_LINE_BPG_OFFSET" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of additional bits that are allocated for each group on the first line of a slice."
    }
  }

  Register "DEC1_PPS7" {
    Offset:  0x000324
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_NFL_BPG_OFFSET" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits (including fractional bits) that are deallocated for each group for groups after the first line of a slice."
    }
    Bits "DEC1_SLICE_BPG_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits (including fractional bits) that are deallocated for each group in order to enforce the slice constraint (i.e., that the final fullness cannot exceed the initial transmission delay * bits per group) while allowing a programmable initial_offset."
    }
  }

  Register "DEC1_PPS8" {
    Offset:  0x000328
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_INITIAL_OFFSET" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the initial value for rcXformOffset, which is initial_offset - rc_model_size at the start of a slice (see section 10.8.2)."
    }
    Bits "DEC1_FINAL_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum end-of-slice value for rcXformOffset, which is final_offset - rc_model_size (see section 10.8.2)."
    }
  }

  Register "DEC1_PPS9" {
    Offset:  0x00032C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x1F1FFFFF
    Write Mask:  0x1F1FFFFF
    Reset Value: 0x00000000

    Bits "DEC1_FLATNESS_MIN_QP" {
      Position: 28..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP where flatness is signaled and the flatness QP adjustment is made."
    }
    Bits "DEC1_FLATNESS_MAX_QP" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP where flatness is signaled and the flatness QP adjustment is made."
    }
    Bits "DEC1_RC_MODEL_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the number of bits in the 'RC model', which is described in section 10.8.2."
    }
  }

  Register "DEC1_PPS10" {
    Offset:  0x000330
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0F1F1FFF
    Write Mask:  0x0F1F1FFF
    Reset Value: 0x00000000

    Bits "DEC1_RC_EDGE_FACTOR" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is compared to the ratio of current activity to previous activity in order to determine the presence of an 'edge', which in turn determines whether or not the QP is incremented in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC1_RC_QUANT_INCR_LIMIT0" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC1_RC_QUANT_INCR_LIMIT1" {
      Position: 12..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC1_RC_TGT_OFFSET_HI" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the upper end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
    }
    Bits "DEC1_RC_TGT_OFFSET_LO" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the lower end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS11" {
    Offset:  0x000334
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RC_BUF_THRESH_0" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC1_PPS12" {
    Offset:  0x000338
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RC_BUF_THRESH_4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC1_PPS13" {
    Offset:  0x00033C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RC_BUF_THRESH_8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_9" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_10" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_11" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
  }

  Register "DEC1_PPS14" {
    Offset:  0x000340
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RC_BUF_THRESH_12" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RC_BUF_THRESH_13" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
    }
    Bits "DEC1_RANGE_MIN_QP_0" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_0" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_0" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS15" {
    Offset:  0x000344
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_1" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_1" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_1" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_2" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_2" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_2" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS16" {
    Offset:  0x000348
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_3" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_3" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_3" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_4" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_4" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_4" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS17" {
    Offset:  0x00034C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_5" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_5" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_5" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_6" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_6" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_6" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS18" {
    Offset:  0x000350
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_7" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_7" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_7" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_8" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_8" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_8" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS19" {
    Offset:  0x000354
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_9" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_9" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_9" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_10" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_10" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_10" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS20" {
    Offset:  0x000358
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_11" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_11" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_11" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_12" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_12" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_12" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS21" {
    Offset:  0x00035C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_RANGE_MIN_QP_13" {
      Position: 31..27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_13" {
      Position: 26..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_13" {
      Position: 21..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MIN_QP_14" {
      Position: 15..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_MAX_QP_14" {
      Position: 10..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
    }
    Bits "DEC1_RANGE_BPG_OFFSET_14" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
    }
  }

  Register "DEC1_PPS22" {
    Offset:  0x000360
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x031FFFFF
    Write Mask:  0x031FFFFF
    Reset Value: 0x00000000

    Bits "DEC1_NATIVE_420" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 = native 4:2:0 mode is not used= native 4:2:0 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_422 is equal to 1."
    }
    Bits "DEC1_NATIVE_422" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 = native 4:2:2 mode is not used= native 4:2:2 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_420 is equal to 1."
    }
    Bits "DEC1_SECOND_LINE_BPG_OFS" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Specifies additional bits/group budget for the second line of a slice in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
    Bits "DEC1_NSL_BPG_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Specifies the number of bits (including fractional bits) that are de-allocated for each group that is not in the second line of a slice. If the second line has an additional bit budget, the additional bits that are allocated must come out of the budget for coding the remainder of the slice. Therefore, the value must be programmed to second_line_bpg_offset / (slice_height - 1), and then rounded up to 16 fractional bits.shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
  }

  Register "DEC1_PPS23" {
    Offset:  0x000364
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFF0000
    Write Mask:  0xFFFF0000
    Reset Value: 0x00000000

    Bits "DEC1_SECOND_LINE_OFS_ADJ" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Used as an offset adjustment for the second line in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
    }
  }

  Register "DEC1_ACTUAL_TOTALS" {
    Offset:  0x000368
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_VTOTAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_HTOTAL" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC1_ACTUAL_STARTS" {
    Offset:  0x00036C
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_VSTART" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_HSTART" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC1_ACTUAL_DIMENSIONS" {
    Offset:  0x000370
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "DEC1_VHEIGHT" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_HWIDTH" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC1_ACTUAL_HS_VS" {
    Offset:  0x000374
    Description: "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x1FFFFFFF
    Write Mask:  0x1FFFFFFF
    Reset Value: 0x10008000

    Bits "DEC1_VS_POL" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_VS_WID" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_HS_POL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
    }
    Bits "DEC1_HS_WID" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
    }
  }

  Register "DEC1_START_DLY" {
    Offset:  0x000378
    Description: "Decoder start delay to output frame start. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00200000

    Bits "DEC1_OUTPUT_DLY" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Delay from decoder start to output frame start. Delay from input line start to output line start."
    }
    Bits "DEC1_STRICT_LINE_START_DLY" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In strict timing mode, delay in line start. Typically program to HACTIVE/2 to account for DP jitter relative to HDMI timing"
    }
  }

  Register "DEC1_FRM_CTRL" {
    Offset:  0x00037C
    Description: "In strict timing mode, reset frame when phase difference between actual and expected frame start is greater than margin. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00C82081

    Bits "DEC1_PHASE_DIFF_MARGIN" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x000000C8
      Comment:  "Margin for reset. Set from 0 (always resync) to htotal (don't resync within 1 line of expected)"
    }
    Bits "DEC1_VIF_PIX_PER_CLK" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Pixels per clock to generate"
    }
    Bits "DEC1_USE_HWIDTH_FOR_PIC_WIDTH" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore sdp configuration for pic width only. Use HWIDTH for PIC_WIDTH"
    }
    Bits "DEC1_PPS_DBUF_ENABLE" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable double buffering of PPS"
    }
    Bits "DEC1_HSTART_MOD" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In strict timing mode, 3 - HSTART/pix_per_clk mod 3"
    }
    Bits "DEC1_SINGLE_CORE_MODE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use only one 4 slice 10k decoder in 4 pix per clk mode."
    }
    Bits "DEC1_BLANK_PIX_THROTTLE_4PPC" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In 4 pix per clk mode, throttle blank times. This will space out the blank pixels to fill line time."
    }
    Bits "DEC1_LINE_CNT_IN_ACT_MODE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "0 - Generate line count in active based on line count only- Assert line count in active just before first data and deassert before last data"
    }
    Bits "DEC1_GEN_FLUSH_LINE_STARTS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Decoder generates flush lines instead of framer."
    }
    Bits "DEC1_OUT_FOLLOWS_INP_LINES" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Output number of lines cannot exceed number of input lines"
    }
    Bits "DEC1_BLANK_PIX_USES_SINK_RDY" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Blank pixels honor sink rdy."
    }
    Bits "DEC1_IGNORE_SINK_RDY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore downstream sink rdy. Can be used to get out of deadlocks but might cause underflows"
    }
    Bits "DEC1_PHASE_DIFF_RESYNC_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When the phase difference on the incoming frame start is bigger than expected, resync output frame"
    }
  }

  Register "DEC1_DBL_RATE_CTRL" {
    Offset:  0x000380
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x0031FF7F
    Write Mask:  0x0031FF7F
    Reset Value: 0x00000000

    Bits "DEC1_FLUSH_LINES" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Generate a number of dummy lines at end of frame"
    }
    Bits "DEC1_PIX_PREFETCH_MODE" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 1, read first pixels as soon as possible rather than beginning on line. When DBL_RATE_EN=1, set to 1."
    }
    Bits "DEC1_DBL_RATE_RDY_THRESH" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When this number of pixels*3 is buffered, allow read out. For sustained readout at 6 pix pix per clk, set to SLICE_WIDTH/(3*2)+2. For sustained readout at 4 pix pix per clk, set to SLICE_WIDTH/(3*4*3)+2."
    }
    Bits "DEC1_DEBUG_CORE_MULT_SEL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for which core mult."
    }
    Bits "DEC1_DEBUG_SEL" {
      Position: 5..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for 8 bit debug bus."
    }
    Bits "DEC1_DBL_RATE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable double rate buffering"
    }
  }

  Register "DEC1_CRC_CTRL" {
    Offset:  0x000384
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Defines: "skip_regtest"
    Read Mask:   0xFFFF0F03
    Write Mask:  0x00000F03
    Reset Value: 0xC0020800

    Bits "DEC1_CRC_POLY" {
      Position: 31..16
      Type:     "R"
      Reset:    0x0000C002
      Comment:  "This is the Pix CRC polynomial."
    }
    Bits "DEC1_CRC_S422_AS_444" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "In simple 422, compute CRC on 444 data before downsample to 422"
    }
    Bits "DEC1_CRC_OUT_POL_INV" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "In simple 422 and native 420 mode, invert odd/even pixel (simple422) or lines (native420) for accumulating chroma"
    }
    Bits "DEC1_CRC_OUT_RST" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset CRC output counts"
    }
    Bits "DEC1_CRC_OUT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC generation on input symbol stream"
    }
    Bits "DEC1_CRC_IN_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset CRC input counts"
    }
    Bits "DEC1_CRC_IN_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC generation on input symbol stream"
    }
  }

  Register "DEC1_CRC_CNT" {
    Offset:  0x000388
    Description: "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0x000F000F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC1_CRC_OUT_CNT" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Counter for CRC generation (wrap around)"
    }
    Bits "DEC1_CRC_IN_CNT" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Counter for CRC generation (wrap around)"
    }
  }

  Register "DEC1_CRC_STAT0" {
    Offset:  0x00038C
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC1_CRC_IN1" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 1"
    }
    Bits "DEC1_CRC_IN0" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 0"
    }
  }

  Register "DEC1_CRC_STAT1" {
    Offset:  0x000390
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC1_CRC_OUT0" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 0"
    }
    Bits "DEC1_CRC_IN2" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 2"
    }
  }

  Register "DEC1_CRC_STAT2" {
    Offset:  0x000394
    Description: "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "DEC1_CRC_OUT2" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 2"
    }
    Bits "DEC1_CRC_OUT1" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "CRC value for engine 1"
    }
  }

  Register "DEC1_DEBUG_CTRL" {
    Offset:  0x0003C0
    Description: "ASP control output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain."
    Read Mask:   0xFFFFF1F0
    Write Mask:  0xFFFFF1F0
    Reset Value: 0x00000000

    Bits "DEC1_DBG_MASK" {
      Position: 31..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "1 - enable bit on debug bus, applied after rotate"
    }
    Bits "DEC1_DBG_ROTR" {
      Position: 8..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Bits to rotate debug bus right, applied before mask"
    }
  }


}

;; ========= EDP_AUX =========

Block "EDP_AUX" {

Address: 0x21020000
;; Declared size of region in words (integer)
Size:    49152

;; Words of actual registers (integer)
;; Actual Size:    553714362

  Register "AUX_CTRL" {
    Offset:  0x000000
    Description: "Clock / Reset control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x03FF0F1F
    Write Mask:  0x03FF0F1F
    Reset Value: 0x00C80000

    Bits "AUX_CLKS_PER_USEC" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x000000C8
      Comment:  "Clock ticks per microsecond."
    }
    Bits "AUX_DBG_TAP_SEL" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug-bus tap select0 = GTC counter bits[19:0]1 = GTC counter bits[31:12]2 = MAUX encode3 = MAUX decode4 = XMT framer5 = RCV framer6 = DPCD HW Rd7 = DPCD HW Wr8 = RCV Mbox9 = XMT Mboxothers reserved"
    }
    Bits "AUX_AUX_RBIF_FORCE_CLK_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force AUX register bus clock enable.  Only for backup in case register events are broken."
    }
    Bits "AUX_LS_HARD_RSTN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Hard reset (ls_clk for GTC synchronizer).  When asserted, AUX is held in reset.  Active low"
    }
    Bits "AUX_LS_CLK_GATE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock gate (ls_clk for GTC synchronizer).  Clock is active when CLK_GATE=1"
    }
    Bits "AUX_HARD_RSTN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Hard reset.  When asserted, AUX is held in reset.  Active low"
    }
    Bits "AUX_CLK_GATE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clock gate.  Clock is active when CLK_GATE=1"
    }
  }

  Register "AUX_INT_STATUS" {
    Offset:  0x000004
    Description: "AUX interrupts. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain; Writing '1' will clear the status to 0"
    Defines: "skip_regtest"
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_RECEPTION_ERR_INT_STATUS" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX GTC Reception value error interrupt"
    }
    Bits "AUX_XMT_MAILBOX_FIFO_OFLOW_INT_STATUS" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX Transmit Mailbox FIFO overflow event interrupt"
    }
    Bits "AUX_XMT_MAILBOX_FIFO_UFLOW_INT_STATUS" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX Transmit Mailbox FIFO underflow event interrupt"
    }
    Bits "AUX_RCV_MAILBOX_FIFO_OFLOW_INT_STATUS" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX Receive Mailbox FIFO overflow event interrupt"
    }
    Bits "AUX_RCV_MAILBOX_FIFO_UFLOW_INT_STATUS" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX Receive Mailbox FIFO underflow event interrupt"
    }
    Bits "AUX_AUTO_REPLY_EVENT_INT_STATUS" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX auto-reply event interrupt"
    }
    Bits "AUX_TIMEOUT_EVENT_INT_STATUS" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "AUX timeout event interrupt"
    }
    Bits "AUX_MAUX_RX_PHY_WAKE_INT_STATUS" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ALPM sequence detected on  MAUX RX"
    }
    Bits "AUX_XUSB_TX_EOF_INT_STATUS" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "USB-over-Fast-AUX Transmitter EOF sent interrupt"
    }
    Bits "AUX_FAUX_TX_EOF_INT_STATUS" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fast-AUX Transmitter EOF sent interrupt"
    }
    Bits "AUX_MAUX_TX_EOF_INT_STATUS" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchseter-AUX Transmitter EOF sent interrupt"
    }
    Bits "AUX_XUSB_TX_SOF_INT_STATUS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "USB-over-Fast-AUX Transmitter SOF sent interrupt"
    }
    Bits "AUX_FAUX_TX_SOF_INT_STATUS" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fast-AUX Transmitter SOF sent interrupt"
    }
    Bits "AUX_MAUX_TX_SOF_INT_STATUS" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchseter-AUX Transmitter SOF sent interrupt"
    }
    Bits "AUX_XUSB_RX_ERR_INT_STATUS" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchester-AUX Receiver ERR detected event interrupt"
    }
    Bits "AUX_FAUX_RX_ERR_INT_STATUS" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchester-AUX Receiver ERR detected event interrupt"
    }
    Bits "AUX_MAUX_RX_ERR_INT_STATUS" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchester-AUX Receiver ERR detected event interrupt"
    }
    Bits "AUX_XUSB_RX_EOF_INT_STATUS" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "USB-over-Fast-AUX Receiver EOF detected interrupt"
    }
    Bits "AUX_FAUX_RX_EOF_INT_STATUS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fast-AUX Receiver EOF detected interrupt"
    }
    Bits "AUX_MAUX_RX_EOF_INT_STATUS" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchseter-AUX Receiver EOF detected interrupt"
    }
    Bits "AUX_XUSB_RX_SOF_INT_STATUS" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "USB-over-Fast-AUX Receiver SOF detected interrupt"
    }
    Bits "AUX_FAUX_RX_SOF_INT_STATUS" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fast-AUX Receiver SOF detected interrupt"
    }
    Bits "AUX_MAUX_RX_SOF_INT_STATUS" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Manchseter-AUX Receiver SOF detected interrupt"
    }
  }

  Register "AUX_INT_EN" {
    Offset:  0x000008
    Description: "AUX interrupt enables. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain"
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_RECEPTION_ERR_INT_EN" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for GTC_RECEPTION_ERR_INT_STATUS"
    }
    Bits "AUX_XMT_MAILBOX_FIFO_OFLOW_INT_EN" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XMT_MAILBOX_FIFO_OFLOW_INT_STATUS"
    }
    Bits "AUX_XMT_MAILBOX_FIFO_UFLOW_INT_EN" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XMT_MAILBOX_FIFO_UFLOW_INT_STATUS"
    }
    Bits "AUX_RCV_MAILBOX_FIFO_OFLOW_INT_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for RCV_MAILBOX_FIFO_OFLOW_INT_STATUS"
    }
    Bits "AUX_RCV_MAILBOX_FIFO_UFLOW_INT_EN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for RCV_MAILBOX_FIFO_UFLOW_INT_STATUS"
    }
    Bits "AUX_AUTO_REPLY_EVENT_INT_EN" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for AUTO_REPLY_EVENT_INT_STATUS"
    }
    Bits "AUX_TIMEOUT_EVENT_INT_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for TIMEOUT_EVENT_INT_STATUS"
    }
    Bits "AUX_MAUX_RX_PHY_WAKE_INT_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_RX_PHY_WAKE_INT_STATUS"
    }
    Bits "AUX_XUSB_TX_EOF_INT_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XUSB_TX_EOF_INT_STATUS"
    }
    Bits "AUX_FAUX_TX_EOF_INT_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAUX_TX_EOF_INT_STATUS"
    }
    Bits "AUX_MAUX_TX_EOF_INT_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_TX_EOF_INT_STATUS"
    }
    Bits "AUX_XUSB_TX_SOF_INT_EN" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XUSB_TX_SOF_INT_STATUS"
    }
    Bits "AUX_FAUX_TX_SOF_INT_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAUX_TX_SOF_INT_STATUS"
    }
    Bits "AUX_MAUX_TX_SOF_INT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_TX_SOF_INT_STATUS"
    }
    Bits "AUX_XUSB_RX_ERR_INT_EN" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XUSB_RX_ERR_INT_STATUS"
    }
    Bits "AUX_FAUX_RX_ERR_INT_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAUX_RX_ERR_INT_STATUS"
    }
    Bits "AUX_MAUX_RX_ERR_INT_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_RX_ERR_INT_STATUS"
    }
    Bits "AUX_XUSB_RX_EOF_INT_EN" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XUSB_RX_EOF_INT_STATUS"
    }
    Bits "AUX_FAUX_RX_EOF_INT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAUX_RX_EOF_INT_STATUS"
    }
    Bits "AUX_MAUX_RX_EOF_INT_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_RX_EOF_INT_STATUS"
    }
    Bits "AUX_XUSB_RX_SOF_INT_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for XUSB_RX_SOF_INT_STATUS"
    }
    Bits "AUX_FAUX_RX_SOF_INT_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for FAUX_RX_SOF_INT_STATUS"
    }
    Bits "AUX_MAUX_RX_SOF_INT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "enable for MAUX_RX_SOF_INT_STATUS"
    }
  }

  Register "AUX_SPARE0" {
    Offset:  0x00000C
    Description: "Spare RW registers.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_SPARE0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Spare registers for ECO."
    }
  }

  Register "AUX_ANALOG_PORT_STATUS" {
    Offset:  0x000010
    Description: "Read-only status of combinatorial signals between Analog/Custom and RTL.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.  FAUX data and clock are not represented in this register.  These values reflect the settings from POLARITY_CTRL unless otherwise stated."
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_ANALOG_SQREFCTL_VAL" {
      Position: 15..11
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_sqrefctl."
    }
    Bits "AUX_ANALOG_SQDET_STOP_VAL" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_sqdet_stop."
    }
    Bits "AUX_ANALOG_SQDET_VAL" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Raw input value of afe_aux_sqdet.  Not affected by SQDET_POL"
    }
    Bits "AUX_ANALOG_PI_FREEZE_EN_VAL" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_pi_freeze_en."
    }
    Bits "AUX_ANALOG_CDR_INIT_N_VAL" {
      Position: 7
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_cdr_init_n."
    }
    Bits "AUX_ANALOG_MAUX_RX_DATA_VAL" {
      Position: 6
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Raw input value of afe_maux_rx_data.  Not affected by MAUX_RX_DATA_POL"
    }
    Bits "AUX_ANALOG_MAUX_TX_DATA_VAL" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_maux_tx_data."
    }
    Bits "AUX_ANALOG_TX_MAUXMODE_VAL" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_tx_mauxmode."
    }
    Bits "AUX_ANALOG_TX_OE_VAL" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_tx_oe."
    }
    Bits "AUX_ANALOG_MAUX_RX_OE_VAL" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_maux_rx_oe."
    }
    Bits "AUX_ANALOG_TERM_EN_VAL" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_term_en."
    }
    Bits "AUX_ANALOG_VCMEN_N_VAL" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "current value of afe_aux_vcmen_n."
    }
  }

  Register "AUX_ANALOG_FAUX_PI_CDR_CTRL" {
    Offset:  0x000014
    Description: "FAUX CDR/PI freeze/reset control"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000008

    Bits "AUX_ANALOG_FORCE_CDR_INIT_N" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Force FAUX CDR into reset_n (active-low, just like afe_aux_cdr_init_n)."
    }
    Bits "AUX_ANALOG_FORCE_PI_FREEZE_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force-freeze FAUX PI."
    }
    Bits "AUX_ANALOG_PI_CTRL_MODE" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FAUX CDR/PI control mode select.00 = 01 = 10 = 11 ="
    }
  }

  Register "AUX_ANALOG_SQREFCTL_LEVELS" {
    Offset:  0x000018
    Description: "Squelch-detector reference-voltage control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00007C0A

    Bits "AUX_ANALOG_FORCE_SQDET_STOP" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force afe_aux_sqdet_stop <= 1'b1.  This disables squelch detector."
    }
    Bits "AUX_ANALOG_FORCE_SQREFCTL" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force CURR_SQREFCTL <= DFLT_SQREFCTL."
    }
    Bits "AUX_ANALOG_MAX_SQREFCTL" {
      Position: 14..10
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Maximum allowable value of afe_aux_sqrefctl."
    }
    Bits "AUX_ANALOG_MIN_SQREFCTL" {
      Position: 9..5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum allowable value of afe_aux_sqrefctl."
    }
    Bits "AUX_ANALOG_DFLT_SQREFCTL" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Default starting value of afe_aux_sqrefctl."
    }
  }

  Register "AUX_ANALOG_POLARITY_CTRL" {
    Offset:  0x00001C
    Description: "Polarity control on interface signals between analog and core.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain. 1'b0 = normal polarity (active-low for signals ending in _n, active-high for all others. 1'b1 = reversed polarity (active-high for signals ending in _n, active-low for all others."
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "AUX_ANALOG_SQDET_STOP_POL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_sqdet_stop."
    }
    Bits "AUX_ANALOG_SQDET_POL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_sqdet."
    }
    Bits "AUX_ANALOG_PI_FREEZE_EN_POL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_pi_freeze_en."
    }
    Bits "AUX_ANALOG_CDR_INIT_N_POL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_cdr_init_n."
    }
    Bits "AUX_ANALOG_MAUX_RX_DATA_POL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_maux_rx_data."
    }
    Bits "AUX_ANALOG_MAUX_TX_DATA_POL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_maux_tx_data."
    }
    Bits "AUX_ANALOG_TX_MAUXMODE_POL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_tx_mauxmode."
    }
    Bits "AUX_ANALOG_TX_OE_POL" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_tx_oe."
    }
    Bits "AUX_ANALOG_MAUX_RX_OE_POL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_maux_rx_oe."
    }
    Bits "AUX_ANALOG_TERM_EN_POL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_term_en."
    }
    Bits "AUX_ANALOG_VCMEN_N_POL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Polarity control for afe_aux_vcmen_n."
    }
  }

  Register "AUX_ANALOG_BUS_TURNAROUND_CTRL" {
    Offset:  0x000020
    Description: "Controls Rx<->Tx bus turnaround times.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xC3FF7FFF
    Write Mask:  0xC3FF7FFF
    Reset Value: 0x01447BC4

    Bits "AUX_ANALOG_FORCE_VCMEN_N" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force afe_aux_vcmen_n to 1'b1 (OFF) always.  Polarity bit can be used to set to static 1'b0"
    }
    Bits "AUX_ANALOG_FORCE_TERM_EN" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Force afe_aux_term_en to 1'b1 (ON) always.  Polarity bit can be used to set to static 1'b0"
    }
    Bits "AUX_ANALOG_RX_VCMEN_CNT" {
      Position: 25..21
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Trxafe_auxrx_vcmen, in clocks.  Nominally 50ns"
    }
    Bits "AUX_ANALOG_TX_DISABLE_CNT" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Trxafe_auxtx_disable, in clocks.  Nominally 20ns"
    }
    Bits "AUX_ANALOG_TX_TERM_CNT" {
      Position: 14..10
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Trxafe_auxtx_term_cnt, in clocks.  Nominally 50ns"
    }
    Bits "AUX_ANALOG_TURNAROUND_CNT" {
      Position: 9..5
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Trxafe_aux_turnaround, in clocks.  Nominally 0ns"
    }
    Bits "AUX_ANALOG_RX_DISABLE_CNT" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Trxafe_rxaux_disable, in clocks.  Nominally 20ns."
    }
  }

  Register "AUX_ANALOG_HW_BUS_TURNAROUND_CTRL" {
    Offset:  0x000024
    Description: "Controls Rx<->Tx bus turnaround times.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000040

    Bits "AUX_ANALOG_HW_TURNAROUND_CNT" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Trxafe_aux_turnaround, in clocks.  Nominally 0ns"
    }
  }

  Register "AUX_MAUX_PHY_CONTROL_0" {
    Offset:  0x000028
    Description: "MAUX PHY control register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFF3F0FFF
    Write Mask:  0xFF3F0FFF
    Reset Value: 0x423E0A64

    Bits "AUX_MAUX_HALF_UI_PERIOD_LP" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Average 1/2 UI period (in lposc clocks) for"
    }
    Bits "AUX_MAUX_SEND_PHY_WAKE" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This register is set to send phy_wake. DO_TRANSMIT bitshould be set along with this register"
    }
    Bits "AUX_MAUX_SEND_PHY_WAKE_ACK" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This register is set to send phy_wake_ack. DO_TRANSMIT bitshould be set along with this register"
    }
    Bits "AUX_MAUX_ALPM_EN" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "MAUX ALPM RTL enable."
    }
    Bits "AUX_MAUX_RX_EN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "MAUX Rx RTL enable."
    }
    Bits "AUX_MAUX_DETECT_PHY_WAKE_EARLY" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000001
    }
    Bits "AUX_MAUX_TX_SYNC_COUNT" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Number of Manchester-II encoded 0's to send in AUX preamble"
    }
    Bits "AUX_MAUX_DEBOUNCE_LEN" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Number of clocks to debounce inbound Manchester-II AUX data.  This is after meta-flop, and the actual number of clocks is MAUX_DEBOUNCE_LEN+2 (FIXME: check for accuracy)"
    }
    Bits "AUX_MAUX_HALF_UI_PERIOD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000064
      Comment:  "Average 1/2 UI period (in clocks) for both seeding the receiver and for driving transmit data."
    }
  }

  Register "AUX_MAUX_PHY_STATUS_0" {
    Offset:  0x00002C
    Description: "MAUX PHY status register 0.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_MAUX_MEAS_HALF_UI_PERIOD" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Measured 1/2 UI period (in clocks) of the last received Manchester-II encoded transaction"
    }
  }

  Register "AUX_FAUX_PHY_STATUS_0" {
    Offset:  0x000034
    Description: "FAUX PHY status register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00000003
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_FAUX_BIT_INVERT_RSLT" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Result of 8b/10b polarity detection.0 = FAUX polarity is correct.1 = FAUX polarity is inverted."
    }
    Bits "AUX_FAUX_BIT_REVERSE_RSLT" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Result of 8b/10b bit-reversal detection.0 = FAUX is LSB-first.1 = FAUX is MSB-first."
    }
  }

  Register "AUX_FAUX_PHY_CONTROL_0" {
    Offset:  0x000038
    Description: "FAUX PHY control register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x0000E830

    Bits "AUX_FAUX_RX_EN" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FAUX Rx RTL enable."
    }
    Bits "AUX_FAUX_SCRAMBLER_EN" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable LFSR de/scrambling on FAUX packets."
    }
    Bits "AUX_FAUX_CRC16_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable hardware calculation of CRC16 on FAUX packets."
    }
    Bits "AUX_FAUX_COMMA_SYMBOL" {
      Position: 13..4
      Type:     "RW"
      Reset:    0x00000283
      Comment:  "8b/1b0 comma symbol.  8b/10b symbol alignment engine will attempt to find this 10-bit pattern and will align output data to comma boundary.  Alignment engine will check both positive and negative permutations of this register.  Register is defined in 8b/10b syntax as jhgf_iedcba.  Default value is K28.5+"
    }
    Bits "AUX_FAUX_BIT_INVERT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FAUX_BIT_INVERT_DETECT=0, enables 8b/10b polarity inversion.  Before MCU/FSM disables automatic polarity detection, it is necessary to copy the value of FAUX_BIT_INVERT_RSLT to this register."
    }
    Bits "AUX_FAUX_BIT_REVERSE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When FAUX_BIT_REVERSE_DETECT=0, enables 8b/10b bit reversal.  Before MCU/FSM disables automatic endian detection, it is necessary to copy the value of FAUX_BIT_REVERSE_RSLT to this register."
    }
    Bits "AUX_FAUX_BIT_INVERT_DETECT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables automatic detection/correction of 8b/10b polarity inversion."
    }
    Bits "AUX_FAUX_BIT_REVERSE_DETECT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enables automatic detection/correction of 8b/10b symbol bit order."
    }
  }

  Register "AUX_FRAMER_SOURCE_MODE" {
    Offset:  0x000054
    Description: "AUX Framer Source-mode configuration register.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "AUX_FRAMER_REPEATER_MODE_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To enable legacy pass through repeater mode"
    }
    Bits "AUX_FRAMER_SOURCE_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Source-mode.0 = AUX port is configured as a sink-device1 = AUX port is configured as a source-device"
    }
  }

  Register "AUX_FRAMER_XMT_CONTROL" {
    Offset:  0x000058
    Description: "AUX Transmit Control Register. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x000BFF07
    Write Mask:  0x0009FE07
    Reset Value: 0x00086206

    Bits "AUX_FRAMER_FW_RD_AUTORPLY_EN" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Firmware Read Auto Reply logic is enabled if set to 1"
    }
    Bits "AUX_FRAMER_TIMER_ELAPSED" {
      Position: 17
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AUX Timer to respond to an AUX request has expired"
    }
    Bits "AUX_FRAMER_MASK_XMT_FRM_RD" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set for repeater mode to mask generation of xmt_framer_rd signal"
    }
    Bits "AUX_FRAMER_IGNORE_MB_START_FOR_REPEATER" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Ignore mailbox start signal when in repeater mode"
    }
    Bits "AUX_FRAMER_IGNORE_MB_START_WHEN_ESM_EN" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Ignore mailbox start signal when ESM xmt is in progress"
    }
    Bits "AUX_FRAMER_IGNORE_MAILBOX_START" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Ignore mailbox start signal when HW ACK is being sent"
    }
    Bits "AUX_FRAMER_XMT_DBG_SEL" {
      Position: 12..11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug bus select for XMT"
    }
    Bits "AUX_FRAMER_USE_DPCD_HW_PROC" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enabled only when dpcd read via aux hardware logic"
    }
    Bits "AUX_FRAMER_TIMER_ELAPSED_TRANSMIT_EN" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Enable transmission of reply from timeout"
    }
    Bits "AUX_FRAMER_TRANSMIT_INPROGRESS" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Transmission in progress (Read-only)"
    }
    Bits "AUX_FRAMER_AUTO_TX_AT_EOF" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Automatically begin transmission when EOF is written into XMT mailbox"
    }
    Bits "AUX_FRAMER_TX_MAUXMODE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Transmission mode:0 = FAUX1 = MAUX"
    }
    Bits "AUX_FRAMER_DO_TRANSMIT" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to trigger AUX transmission.  Data in mailbox will be transmitted based on TX_MAUXMODE register value.  Reading this register will always return '0'"
    }
  }

  Register "AUX_FRAMER_RCV_CONTROL" {
    Offset:  0x00005C
    Description: "AUX receive framer control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00003F37
    Write Mask:  0x00003837
    Reset Value: 0x00000834

    Bits "AUX_FRAMER_RCV_DBG_SEL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_FRAMER_ENABLE_RECEIVE_FLAGS" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "If set, INPROGRESS flags are enabled.  Toggle this on-off-on to reset flags"
    }
    Bits "AUX_FRAMER_XUSB_RECEIVE_INPROGRESS" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAUX decoder believes it is receiving 8b10b-encoded XUSB data."
    }
    Bits "AUX_FRAMER_FAUX_RECEIVE_INPROGRESS" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "FAUX decoder believes it is receiving 8b10b-encoded AUX data."
    }
    Bits "AUX_FRAMER_MAUX_RECEIVE_INPROGRESS" {
      Position: 8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "MAUX decoder believes it is receiving Manchester-encoded data."
    }
    Bits "AUX_FRAMER_CHECK_BAD_REPLY_COMMAND" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Check for bits[3:0] of first received byte != 0, and that at most 1 bit is set in bits[7:4].Only useful for source-side (TX) AUX to detect improperly formatted reply."
    }
    Bits "AUX_FRAMER_ALLOW_LARGE_MAUX_TRANSACTIONS" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow received MAUX transaction payloads larger than 16 bytes?0 = assert interrupt if MAUX payload is larger than 0xF1 = allow large MAUX payloads (even though they 'violate' spec)"
    }
    Bits "AUX_FRAMER_TRASH_FIRST_N_BYTES" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Trash first N received bytes.  RCV_CMD_ADDR will already store the first four bytes of request.  Setting this bit will save MCU cycles.  Recommended to set this = 4 for sink, 1 for source"
    }
  }

  Register "AUX_FRAMER_REQUEST_COMMAND" {
    Offset:  0x000060
    Description: "AUX Command, Address, and Length fields.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_FRAMER_REQ_COMMAND" {
      Position: 31..28
      Type:     "R"
      Reset:    0x00000000
      Comment:  "requested DPCD Command[ 3: 0]"
    }
    Bits "AUX_FRAMER_REQ_ADDRESS_B2" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "requested DPCD Address[19:16]"
    }
    Bits "AUX_FRAMER_REQ_ADDRESS_B1" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "requested DPCD Address[15: 8]"
    }
    Bits "AUX_FRAMER_REQ_ADDRESS_B0" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "requested DPCD Address[ 7: 0]"
    }
    Bits "AUX_FRAMER_REQ_LEN" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "requested DPCD Transaction Length[7:0]"
    }
  }

  Register "AUX_FRAMER_REPLY_STATUS" {
    Offset:  0x000064
    Description: "AUX reply status and total # bytes written to FIFO.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Defines: "skip_reset_regtest"
    Read Mask:   0x0001F0FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_FRAMER_AUTO_REPLY_FLAG" {
      Position: 16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current RCV payload (was)/(is being) automatically replied to"
    }
    Bits "AUX_FRAMER_REP_RSLT" {
      Position: 15..12
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Reply result"
    }
    Bits "AUX_FRAMER_REP_LEN" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Number of reply bytes, not including status byte"
    }
  }

  Register "AUX_FRAMER_TIMEOUT_CONTROL" {
    Offset:  0x000068
    Description: "AUX timeout control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFCF
    Write Mask:  0xFFFFFFCF
    Reset Value: 0xB02049C0

    Bits "AUX_FRAMER_AUTO_ACK_LATE_READ_REQ" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When read reply is presented to XMT FIFO after TIMEOUT occurs, automatically reply with pending XMT FIFO data if next read request is identical."
    }
    Bits "AUX_FRAMER_TIMEOUT_ACTION" {
      Position: 30..28
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Action to take at timeout event.0 = Do nothing.1 = Replay request from XMT FIFO.2 = Reply with DEFER.3 = Reply with ACK.4 = Reply with NACK.5 = Reply intelligently (ACK writes, DEFER reads if FIFO empty, partial ACK reads if FIFO is !empty but reply hasn't been initiated yet).6 = Reply based on firmware read of Receive MB FIFO."
    }
    Bits "AUX_FRAMER_NATIVE_AUTO_REPLY_ONLY" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When replying w/ NACK or DEFER, only use Native-AUX (no I2C-over-AUX)"
    }
    Bits "AUX_FRAMER_NATURAL_TIMEOUT_EN" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "To enable the natural timeout feature"
    }
    Bits "AUX_FRAMER_FAUX_TIMER" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000020
      Comment:  "Timeout timer ticks, in aux_mailbox_intf_clk (27MHz - 270MHz, or DC), for Fast-AUX transactions."
    }
    Bits "AUX_FRAMER_MAUX_TIMER" {
      Position: 15..6
      Type:     "RW"
      Reset:    0x00000127
      Comment:  "Timeout timer ticks, in usec, for Manchester-AUX transactions."
    }
    Bits "AUX_FRAMER_TIMER_STOP_TRG" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Event that halts timeout counter.0 = detection of valid inbound transaction preamble1 = SYNC/START of inbound transaction2 = Preamble start of outbound transaction3 = SYNC/START of outbound transaction"
    }
    Bits "AUX_FRAMER_TIMER_START_TRG" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Event that initiates timeout counter.0 = Timer start disabled1 = STOP of inbound transaction2 = STOP of outbound transaction"
    }
  }

  Register "AUX_FRAMER_TRANSACTION_ID" {
    Offset:  0x00006C
    Description: "Transaction IDs.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00000F0F
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_FRAMER_XMT_TRANS_ID" {
      Position: 11..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Transmitter transaction ID"
    }
    Bits "AUX_FRAMER_RCV_TRANS_ID" {
      Position: 3..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Receiver transaction ID"
    }
  }

  Register "AUX_FRAMER_SBMSG_POLYNOMIALS" {
    Offset:  0x000070
    Description: "Sideband Messaging CRC polynomials.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x3FFF3000
    Write Mask:  0x00003000
    Reset Value: 0x00000000

    Bits "AUX_FRAMER_CRC4_ERROR" {
      Position: 29
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last RCV'd CRC8 was invalid"
    }
    Bits "AUX_FRAMER_CRC8_ERROR" {
      Position: 28
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Last RCV'd CRC8 was invalid"
    }
    Bits "AUX_FRAMER_CRC4_VALUE" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Calculated CRC4 polynomial"
    }
    Bits "AUX_FRAMER_CRC8_VALUE" {
      Position: 23..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Calculated CRC8 polynomial"
    }
    Bits "AUX_FRAMER_CRC_XMT_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC generation for outbound SBMsg"
    }
    Bits "AUX_FRAMER_CRC_RCV_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable CRC checking of inbound SBMsg"
    }
  }

  Register "AUX_FRAMER_XMT_AUTOREPLY_CFG" {
    Offset:  0x000074
    Description: "Configuration when timer elapsed is triggered.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00001FFF
    Write Mask:  0x00001FFF
    Reset Value: 0x00001372

    Bits "AUX_FRAMER_CLR_XMT_FIFO_REPEAT_RD_NOTRDY" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow clear of xmt FIFO for repeated read transactions"
    }
    Bits "AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_RD" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set it clears RCV MB FIFO for read request on timeout"
    }
    Bits "AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_WR" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set it clears RCV MB FIFO for write request on timeout"
    }
    Bits "AUX_FRAMER_CLR_RCV_FIFO_ON_AUTOREPLY" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This bit has to be set to honor bit 10 and bit 11 above"
    }
    Bits "AUX_FRAMER_CLR_XMT_FIFO_ON_AUTOREPLY" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "This bit has to be set to honor bit 0 and bit 1 above"
    }
    Bits "AUX_FRAMER_RST_FW_RD_ON_TIMEOUT" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset fw_read bit when timer expired"
    }
    Bits "AUX_FRAMER_RCV_SOF_2_RST_TIMER" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use rcv_sof interrupt to reset timer_elapsed_d"
    }
    Bits "AUX_FRAMER_USE_MB_SAYS_START_2_RST_TIMER" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use mailbox_says_start signal to reset timer_elapsed_d"
    }
    Bits "AUX_FRAMER_REP_DEFER_FOR_WR_NOFWRD" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Autoreply with DEFER for write request when fw has not read the MB FIFO"
    }
    Bits "AUX_FRAMER_ALWAYS_REP_ACK_FOR_WR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Autoreply with ACK for write request"
    }
    Bits "AUX_FRAMER_RELEASE_CLR_ON_RCV_SOF" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Release the clear of above FIFO when new aux request is received"
    }
    Bits "AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_WR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "When set it clears XMT MB FIFO for write request on timeout"
    }
    Bits "AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_RD" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When set it clears XMT MB FIFO for read request on timeout"
    }
  }

  Register "AUX_XMT_MAILBOX_REG_CTRL" {
    Offset:  0x000084
    Description: "AUX transmit Mailbox FIFO Read/Write MUX control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00FFFF1F
    Write Mask:  0x00FF001F
    Reset Value: 0x00140010

    Bits "AUX_XMT_MAILBOX_SPIF_THRESH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to enable SPIF interface.If RCV mailbox, will enable SPIF DEN when mailbox has 'SPIF_THRESH' or more bytes (or EOF received), and will hold SPIF DEN high until mailbox is empty.if XMT mailbox, will enable SPIF RDY when mailbox has 'SPIF_THRESH' or less bytes, and will hold SPIF RDY high until mailbox is full (or EOF received)."
    }
    Bits "AUX_XMT_MAILBOX_FIFO_LEVEL" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AUX transmit mailbox FIFO level"
    }
    Bits "AUX_XMT_MAILBOX_NO_RD_WHEN_MT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "CYA bit for the changed in mailbox logic"
    }
    Bits "AUX_XMT_MAILBOX_DBG_SEL" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for RCV mailbox"
    }
    Bits "AUX_XMT_MAILBOX_REG_RD_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set control source / data target for AUX transmit FIFO reads.0 = SPIF interface1 = AUX_transmit_MAILBOX_FIFO_DATA register"
    }
    Bits "AUX_XMT_MAILBOX_REG_WR_CTRL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set control & data source for AUX transmit FIFO writes.0 = SPIF interface1 = AUX_transmit_MAILBOX_FIFO_DATA register"
    }
  }

  Register "AUX_XMT_MAILBOX_DATA" {
    Offset:  0x000088
    Description: "AUX Mailbox FIFO Read/Write access. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Defines: "skip"
    Read Mask:   0x000007FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "AUX_XMT_MAILBOX_RDACK" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current Read is valid (Read-only)."
    }
    Bits "AUX_XMT_MAILBOX_EOF" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Current write byte is last byte in transaction."
    }
    Bits "AUX_XMT_MAILBOX_SOF" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Current write byte is 1st byte in transaction."
    }
    Bits "AUX_XMT_MAILBOX_DAT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write or Read byte from mailbox FIFO."
    }
  }

  Register "AUX_XMT_MAILBOX_CLR_CTRL" {
    Offset:  0x00008C
    Description: "Clear and read-pointer write-triggered control for transmit mailbox FIFO. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00000077
    Write Mask:  0x00000077
    Reset Value: 0x00000014

    Bits "AUX_XMT_MAILBOX_SET_ON_WT" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Read-pointer SET controlled by write-trigger?0 = RD_SET to FIFO always takes value of RD_SET field1 = RD_SET to FIFO is gated w/ WT event."
    }
    Bits "AUX_XMT_MAILBOX_RST_ON_WT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Read-pointer RESET controlled by write-trigger?0 = RD_RST to FIFO always takes value of RD_RST field1 = RD_RST to FIFO is gated w/ WT event."
    }
    Bits "AUX_XMT_MAILBOX_CLR_ON_WT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clear controlled by write-trigger?0 = CLR to FIFO always takes value of CLR field1 = CLR to FIFO is gated w/ WT event."
    }
    Bits "AUX_XMT_MAILBOX_RD_SET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Set transmit mailbox FIFO base read pointer."
    }
    Bits "AUX_XMT_MAILBOX_RD_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset transmit mailbox FIFO read pointer back to base value."
    }
    Bits "AUX_XMT_MAILBOX_CLR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear transmit mailbox FIFO read and write pointers."
    }
  }

  Register "AUX_RCV_MAILBOX_REG_CTRL" {
    Offset:  0x0000A4
    Description: "AUX receive Mailbox FIFO Read/Write MUX control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00FFFF1F
    Write Mask:  0x00FF001F
    Reset Value: 0x00140010

    Bits "AUX_RCV_MAILBOX_SPIF_THRESH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Threshold to enable SPIF interface.If RCV mailbox, will enable SPIF DEN when mailbox has 'SPIF_THRESH' or more bytes (or EOF received), and will hold SPIF DEN high until mailbox is empty.if XMT mailbox, will enable SPIF RDY when mailbox has 'SPIF_THRESH' or less bytes, and will hold SPIF RDY high until mailbox is full (or EOF received)."
    }
    Bits "AUX_RCV_MAILBOX_FIFO_LEVEL" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
      Comment:  "AUX receive mailbox FIFO level"
    }
    Bits "AUX_RCV_MAILBOX_NO_RD_WHEN_MT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "CYA bit for the changed in mailbox logic"
    }
    Bits "AUX_RCV_MAILBOX_DBG_SEL" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug select for RCV mailbox"
    }
    Bits "AUX_RCV_MAILBOX_REG_RD_CTRL" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set control source / data target for AUX receive FIFO reads.0 = SPIF interface1 = AUX_receive_MAILBOX_FIFO_DATA register"
    }
    Bits "AUX_RCV_MAILBOX_REG_WR_CTRL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Set control & data source for AUX receive FIFO writes.0 = SPIF interface1 = AUX_receive_MAILBOX_FIFO_DATA register"
    }
  }

  Register "AUX_RCV_MAILBOX_DATA" {
    Offset:  0x0000A8
    Description: "AUX Mailbox FIFO Read/Write access. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Defines: "skip"
    Read Mask:   0x000007FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "AUX_RCV_MAILBOX_RDACK" {
      Position: 10
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Current Read is valid (Read-only)."
    }
    Bits "AUX_RCV_MAILBOX_EOF" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Current write byte is last byte in transaction."
    }
    Bits "AUX_RCV_MAILBOX_SOF" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Current write byte is 1st byte in transaction."
    }
    Bits "AUX_RCV_MAILBOX_DAT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write or Read byte from mailbox FIFO."
    }
  }

  Register "AUX_RCV_MAILBOX_CLR_CTRL" {
    Offset:  0x0000AC
    Description: "Clear and read-pointer write-triggered control for receive mailbox FIFO. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00000077
    Write Mask:  0x00000077
    Reset Value: 0x00000014

    Bits "AUX_RCV_MAILBOX_SET_ON_WT" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Read-pointer SET controlled by write-trigger?0 = RD_SET to FIFO always takes value of RD_SET field1 = RD_SET to FIFO is gated w/ WT event."
    }
    Bits "AUX_RCV_MAILBOX_RST_ON_WT" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Read-pointer RESET controlled by write-trigger?0 = RD_RST to FIFO always takes value of RD_RST field1 = RD_RST to FIFO is gated w/ WT event."
    }
    Bits "AUX_RCV_MAILBOX_CLR_ON_WT" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Clear controlled by write-trigger?0 = CLR to FIFO always takes value of CLR field1 = CLR to FIFO is gated w/ WT event."
    }
    Bits "AUX_RCV_MAILBOX_RD_SET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Set receive mailbox FIFO base read pointer."
    }
    Bits "AUX_RCV_MAILBOX_RD_RST" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Reset receive mailbox FIFO read pointer back to base value."
    }
    Bits "AUX_RCV_MAILBOX_CLR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear receive mailbox FIFO read and write pointers."
    }
  }

  Register "AUX_GTC_STEP_SIZE" {
    Offset:  0x0000C4
    Description: "Step size.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x50000000

    Bits "AUX_GTC_STEP_SIZE" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x50000000
      Comment:  "GTC step size.  upper 4 bits are integer portion, lower 28 bits are fractional portion.  This should be  1000 / (clk freq in MHz ) ."
    }
  }

  Register "AUX_GTC_VALUE" {
    Offset:  0x0000C8
    Description: "Current GTC value.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_GTC_VALUE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "GTC value"
    }
  }

  Register "AUX_GTC_FIRST_COMMAND_EDGE" {
    Offset:  0x0000CC
    Description: "FIRST_COMMAND_EDGE GTC value.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_GTC_FIRST_COMMAND_EDGE" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "GTC value latched at first differential edge in MAUX COMMAND field."
    }
  }

  Register "AUX_GTC_RECEPTION" {
    Offset:  0x0000D0
    Description: "GTC_RECEPTION time value."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_GTC_RECEPTION" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "GTC value latched at the completion of receiving the GTC value over AUX"
    }
  }

  Register "AUX_GTC_PHASE_OFFSET" {
    Offset:  0x0000D4
    Description: "Apply GTC phase offset.  When register is written, value is added from current GTC value.  value treated as signed 2's compliment.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_PHASE_OFFSET" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "signed value to add to GTC during phase lock acquisition."
    }
  }

  Register "AUX_GTC_CONFIG" {
    Offset:  0x0000D8
    Description: "GTC configuration.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00FF7FFF
    Write Mask:  0x00FF7FFF
    Reset Value: 0x0014751C

    Bits "AUX_GTC_LSCLK_PHASE_OFFSET" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Static offset to apply to GTC value when synchronized into LS_CLK, to account for delay through CDC"
    }
    Bits "AUX_GTC_SKEW_OFFSET_ALLOWED" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Allow skew offset from source to be added to the GTC counter"
    }
    Bits "AUX_GTC_NO_DEB_FIRST_EDGE_EN" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Use metaflopped maux_data instead of debounced one to meet firstedge detection within 10ns"
    }
    Bits "AUX_GTC_RESET_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Reset of the local GTC counter to TX_GTC valued enabled"
    }
    Bits "AUX_GTC_APPLY_XMT_FAUX_OFFSET" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Apply FAUX delay/phase offset to local GTC values (1st edge, during XMT)"
    }
    Bits "AUX_GTC_APPLY_XMT_MAUX_OFFSET" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Apply MAUX delay/phase offset to local GTC values (1st edge, during XMT)"
    }
    Bits "AUX_GTC_APPLY_RCV_FAUX_OFFSET" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Apply FAUX delay/phase offset to local GTC values (1st edge, reception, during RCV)"
    }
    Bits "AUX_GTC_APPLY_RCV_MAUX_OFFSET" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Apply MAUX delay/phase offset to local GTC values (1st edge, reception, during RCV)"
    }
    Bits "AUX_GTC_USE_FW_RESET_VALUE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use firmware configured value instead of hardware generated one"
    }
    Bits "AUX_GTC_FIRST_EDGE_OF_REPLY_EN" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "This is to enable the capture of local gtc value to be sent to source"
    }
    Bits "AUX_GTC_USE_REFERENCE_CNTR" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Use 32-bit input GTC for all operations.  Set this when another AUX port is a GTC slave, and thus is the master/reference GTC for the chip"
    }
    Bits "AUX_GTC_XMT_EN" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Automatically merge GTC when 00057h/00157h is transmitted?"
    }
    Bits "AUX_GTC_RECEPTION_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Store local GTC when external GTC is received?"
    }
    Bits "AUX_GTC_FIRST_EDGE_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Store local GTC @ 1st edge after SYNC?"
    }
    Bits "AUX_GTC_DEN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "GTC Data Enable.  Set this bit when GTC is trained and stable"
    }
    Bits "AUX_GTC_CNT_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Enable GTC free-running counter"
    }
  }

  Register "AUX_GTC_GTC_RESET_VALUE" {
    Offset:  0x0000DC
    Description: "RX GTC reset value."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_RX_RESET_VALUE_FW" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "source TX GTC value + (GTC_reception_value - First_command_edge_value)"
    }
  }

  Register "AUX_GTC_GTC_RECEPTION_THRESH" {
    Offset:  0x0000E0
    Description: "RX GTC reception thresholds."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_RECEPTION_THRESH_MIN" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Minimum reception value difference"
    }
    Bits "AUX_GTC_RECEPTION_THRESH_MAX" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Maximum reception value difference"
    }
  }

  Register "AUX_GTC_GTC_OFFSET" {
    Offset:  0x0000E4
    Description: "RX GTC reception thresholds."
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_EDGE_CAPTURE_OFFSET" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "OFFset added to the reset value for edge capture issue"
    }
  }

  Register "AUX_GTC_GTX_TX_VALUE" {
    Offset:  0x0000E8
    Description: "DPCD access register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_DPCD_TX_VALUE_3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_GTC_DPCD_TX_VALUE_2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_GTC_DPCD_TX_VALUE_1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_GTC_DPCD_TX_VALUE_0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_GTC_GTX_PHASE_CTRL" {
    Offset:  0x0000EC
    Description: "DPCD access register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain."
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_0" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_GTC_DPCD_RX_VALUE_PHASE_SKEW_CTRL" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_EVENT_TRIGGER" {
    Offset:  0x000240
    Description: "LTTPR ready triggers, write to this register triggers a strobe."
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_WR_DONE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write to capability or PHy repeater DPCD address space is completed"
    }
    Bits "AUX_LTTPR_RD_DONE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Non capability LTTPR DPCD address read response is ready"
    }
    Bits "AUX_LTTPR_FW_CONFIG_CAP_UPDATED" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "FW has read the reply from DFP and updated it as per its PHY repeater capability"
    }
  }

  Register "AUX_LTTPR_CTRL" {
    Offset:  0x000244
    Description: "Controls for LTTPR logic"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RESPONSE_TIMEOUT_VAL" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TIMEOUT value for the counter to send DEFER."
    }
    Bits "AUX_LTTPR_PASS_CMD" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pass the response: ACK, NACK, DEFER to the UFP."
    }
    Bits "AUX_LTTPR_UFP_RX_DBG_SEL" {
      Position: 14..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Debug bus select for LTTPR UFP module."
    }
    Bits "AUX_LTTPR_NONTRANSP_MODE_EN" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "When 0xF0003 is written with 0xAA, this register is set."
    }
    Bits "AUX_LTTPR_ACK_CAP_DPCD_WO_WR_DONE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Send ACK for capability dpcd address without receiving WR_DONE."
    }
    Bits "AUX_LTTPR_IGNORE_DAT_RDY_EN" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For capability, DFP data is needed for comparison,we can ignore the DFP data if needed, though not recommended."
    }
    Bits "AUX_LTTPR_SEND_DEFER_IN_ERROR" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "CYA register to send DEFER"
    }
    Bits "AUX_LTTPR_PASS_NON_ACK_RD_REPLY" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "For read if ACK is not received then pass the response unmodified"
    }
    Bits "AUX_LTTPR_MISSED_DAT_RDY_ALLOWED" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware triggers RDY after the response is received from DFP"
    }
    Bits "AUX_LTTPR_WR_REPLY_PASS_THRU" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Pass through DFP reply for AUX write request"
    }
    Bits "AUX_LTTPR_SEND_DEFER_WHEN_NOT_RDY" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Send DEFER when Firmware has not responded with RDY"
    }
    Bits "AUX_LTTPR_USE_MAILBOX" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LTTPR request and responses are sent using mailbox"
    }
    Bits "AUX_LTTPR_REPEATER_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LTTPR functionality is enabled for transparent/non-transparent mode"
    }
    Bits "AUX_LTTPR_USE_FW_CONFIG_CAPABILITY" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Firmware configures all the responses for capability/ID address space"
    }
    Bits "AUX_LTTPR_CLK_GATE" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_SOFT_RST" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_DATA_BYTES_0_3" {
    Offset:  0x000248
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RD_DATA_BYTE3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_DATA_BYTES_4_7" {
    Offset:  0x00024C
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RD_DATA_BYTE7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_DATA_BYTES_11_8" {
    Offset:  0x000250
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RD_DATA_BYTE11" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE10" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE9" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_DATA_BYTES_15_12" {
    Offset:  0x000254
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RD_DATA_BYTE15" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE14" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE13" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_DATA_BYTE12" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_CAP_ID_BYTES_0_3" {
    Offset:  0x000258
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_CAP_ID_BYTES_4_7" {
    Offset:  0x00025C
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_CAP_ID_DATA_BYTE4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_CTRL1" {
    Offset:  0x000260
    Description: "Data storage for firmware response"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_PHY_RPTR_MAX_LANE_CNT" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_PHY_RPTR_MAX_LINK_RATE" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_PHY_RPTR_MODE" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_PHY_RPTR_CNT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_UFP_CTRL" {
    Offset:  0x000264
    Description: "Controls for UFP module"
    Read Mask:   0x3FFFFFFF
    Write Mask:  0x3FFFFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_FORCE_RPTR_9PLUS_ADDR" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_8_ADDR" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_7_ADDR" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_6_ADDR" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_5_ADDR" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_4_ADDR" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_3_ADDR" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_2_ADDR" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_1_ADDR" {
      Position: 21
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_CAPABILITY_ADDR" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RST_AUX_PEND_ON_NEW_REQ" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RST_AUX_PEND" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_LEN_CALC_BIT" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_FORCE_RPTR_CNT" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_PHY_RPTR_EXT_WAIT_TIMEOUT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_1" {
    Offset:  0x000268
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_CAPABILITY_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_2" {
    Offset:  0x00026C
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_CAPABILITY_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_3" {
    Offset:  0x000270
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_1_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_4" {
    Offset:  0x000274
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_1_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_5" {
    Offset:  0x000278
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_2_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_6" {
    Offset:  0x00027C
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_2_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_7" {
    Offset:  0x000280
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_3_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_8" {
    Offset:  0x000284
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_3_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_9" {
    Offset:  0x000288
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_4_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_10" {
    Offset:  0x00028C
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_4_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_11" {
    Offset:  0x000290
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_5_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_12" {
    Offset:  0x000294
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_5_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_13" {
    Offset:  0x000298
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_6_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_14" {
    Offset:  0x00029C
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_6_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_15" {
    Offset:  0x0002A0
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_7_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_16" {
    Offset:  0x0002A4
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_7_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_17" {
    Offset:  0x0002A8
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_8_START_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_RPTR_ADDR_CONFIG_18" {
    Offset:  0x0002AC
    Description: "Repeater address configuration"
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RPTR_8_END_ADDR" {
      Position: 19..0
      Type:     "RW"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_LTTPR_UFP_STATUS0" {
    Offset:  0x0002B0
    Description: "Status"
    Read Mask:   0x0000FF07
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_AUX_PEND_REQ_LEN" {
      Position: 15..8
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_RD_REQ_RCVD" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_WR_REQ_RCVD" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
    }
    Bits "AUX_LTTPR_AUX_PEND" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_LTTPR_UFP_STATUS1" {
    Offset:  0x0002B4
    Description: "Status"
    Read Mask:   0x000FFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_AUX_PEND_ADDR" {
      Position: 19..0
      Type:     "R"
      Reset:    0x00000000
    }
  }

  Register "AUX_LTTPR_DFP_CTRL" {
    Offset:  0x0002B8
    Description: "Status"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "AUX_LTTPR_RST_LTTPR_DONE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
    }
  }


}

;; ========= DISP_CTRL =========

Block "DISP_CTRL" {

Address: 0x21080000
;; Declared size of region in words (integer)
Size:    49152

;; Words of actual registers (integer)
;; Actual Size:    554144698

  Register "PROTECT_REG" {
    Offset:  0x000000
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "EMS_RST" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "EMS Reset"
    }
  }

  Register "DISP_STATE_CTRL" {
    Offset:  0x000004
    Read Mask:   0x00000087
    Write Mask:  0x00000087
    Reset Value: 0x00000000

    Bits "MODE_MST" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Stream type selection%%0A0: Single stream mode%%0A1: Multi stream mode"
    }
    Bits "DISPON" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display Control%%0A0: Display On%%0A1: Display Off"
    }
    Bits "SLEEPOUT" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display State Control%%0A0: Enter Sleep mode%%0A1: Exit Sleep mode"
    }
    Bits "DISP_READY" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timming Controller reset%%0A1: Release standby reset"
    }
  }

  Register "RD_DISP_STATUS" {
    Offset:  0x000008
    Read Mask:   0x0000007F
    Write Mask:  0x00000000
    Reset Value: 0x0000007C

    Bits "RD_DISP_FAIL_DET" {
      Position: 6
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Read Fail detection status"
    }
    Bits "RD_APO_IN" {
      Position: 5..4
      Type:     "R"
      Reset:    0x00000003
      Comment:  "Read APO pin status"
    }
    Bits "RD_FAIL_DET_IN" {
      Position: 3..2
      Type:     "R"
      Reset:    0x00000003
      Comment:  "Read FAIL_DET_IN pin status"
    }
    Bits "RD_DBIST" {
      Position: 1
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read DBIST pin status"
    }
    Bits "RD_DISPON" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read Dislay On Status"
    }
  }

  Register "DISP_INT_CLR" {
    Offset:  0x00000C
    Defines: "skip_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "DISP_INT_CLR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Clear display Interupt %%0A[7]: VSYNC1_INT%%0A[6]: VSYNC0_INT%%0A[5]: LED_FIFO1_INT%%0A[4]: LED_FIFO0_INT%%0A[3]: GENERIC1_INT%%0A[2]: GENERIC0_INT%%0A[1]: APO_INT%%0A[0]: FAIL_DET_INT"
    }
  }

  Register "FAIL_DET_CTRL" {
    Offset:  0x000010
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x0000000D

    Bits "LED_DRV_FAILB" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LED driver fault detection"
    }
    Bits "EDP_LOCK_FLG" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "eDP Link Training Lock detection.%%0AFirmware sets this regiser to 1 when eDP link training establish.%%0A0: Unlock%%0A1: Lock"
    }
    Bits "FAIL_DET_JUDGE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Fail detection judgment"
    }
  }

  Register "FAIL_DET_RST" {
    Offset:  0x000014
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "RST_FAIL_DET" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Fail detection hold register reset"
    }
  }

  Register "RD_FAIL_DET_P0" {
    Offset:  0x000018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "RD_FAIL_DET0" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "Fail detection status"
    }
  }

  Register "RD_FAIL_DET_P1" {
    Offset:  0x00001C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "RD_FAIL_DET1" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "Fail detection status"
    }
  }

  Register "TEST_MON_CTRL" {
    Offset:  0x000020
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "T_TMXSEL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "T_TOM_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "T_TOM_BIT_SEL" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "T_TOM" {
      Position: 4..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P0" {
    Offset:  0x000024
    Read Mask:   0x0007FF87
    Write Mask:  0x0007FF87
    Reset Value: 0x00000004

    Bits "T_CEN" {
      Position: 18..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "RCLK_DIVRST" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "RCLK_DIV" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P1" {
    Offset:  0x000028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "T_CEN_PIX0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P2" {
    Offset:  0x00002C
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "T_CEN_PIX1" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P3" {
    Offset:  0x000030
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "T_CEN_LVDS" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P4" {
    Offset:  0x000034
    Read Mask:   0x000007FF
    Write Mask:  0x000007FF
    Reset Value: 0x00000000

    Bits "T_CGT" {
      Position: 10..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P5" {
    Offset:  0x000038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "T_CGT_PIX0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P6" {
    Offset:  0x00003C
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "T_CGT_PIX1" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "CLK_CTRL_P7" {
    Offset:  0x000040
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "T_CGT_LVDS" {
      Position: 23..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "LED_GSCLK_EN" {
    Offset:  0x000044
    Defines: "skip_regtest"
    Read Mask:   0x0000000F
    Write Mask:  0x0000000F
    Reset Value: 0x00000000

    Bits "LED_VSYNC1_EN" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_VSYNC0_EN" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_GSCLK1_EN" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_GSCLK0_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "FAIL_DET_EN_P0" {
    Offset:  0x000048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FAIL_DET_EN0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "FAIL_DET_EN_P1" {
    Offset:  0x00004C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "FAIL_DET_EN1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "FAIL_DET_PIN_CTRL" {
    Offset:  0x000050
    Read Mask:   0x00FFFFF7
    Write Mask:  0x00FFFFF7
    Reset Value: 0x00772000

    Bits "APO_FILT_ADJ" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "TBD"
    }
    Bits "FAIL_DET_FILT_ADJ" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "TBD"
    }
    Bits "FAIL_DET_HI_LOCKOFF" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "TBD"
    }
    Bits "FAIL_DET_HI_LOCK" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "EDP_LOCK_FLG_FIX" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "FAIL_DET_FIX" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "FAIL_DET_POL2" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "FAIL_DET_POL1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "FAIL_DET_WAVE_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "LED_GPIO_CTRL" {
    Offset:  0x000054
    Read Mask:   0x0003FFFF
    Write Mask:  0x0003FFFF
    Reset Value: 0x00000000

    Bits "LEDPWM_VSYNC_SEL" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_VSYNC1_WIDTH" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_VSYNC0_WIDTH" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_GSCLK1_DIV" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "LED_GSCLK0_DIV" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "LVDS_MAP_P0" {
    Offset:  0x001000
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x967E0000

    Bits "LVDS_PORT_EN_P0" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P0" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P0" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P0" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x0000167E
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P0" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_MAP_P1" {
    Offset:  0x001004
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x967F0001

    Bits "LVDS_PORT_EN_P1" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P1" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P1" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P1" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x0000167F
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P1" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_MAP_P2" {
    Offset:  0x001008
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x00000000

    Bits "LVDS_PORT_EN_P2" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P2" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P2" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P2" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P2" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_MAP_P3" {
    Offset:  0x00100C
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x00000000

    Bits "LVDS_PORT_EN_P3" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P3" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P3" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P3" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P3" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_MAP_P4" {
    Offset:  0x001010
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x00000000

    Bits "LVDS_PORT_EN_P4" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P4" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P4" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P4" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P4" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_MAP_P5" {
    Offset:  0x001014
    Read Mask:   0xFFFF1FFF
    Write Mask:  0xFFFF1FFF
    Reset Value: 0x00000000

    Bits "LVDS_PORT_EN_P5" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_SEL_P5" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_MAP_TYPE_P5" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ED_PIX_P5" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_ST_PIX_P5" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P0" {
    Offset:  0x001018
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P0" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P0" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P0" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P0_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P0_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P0_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P0_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P0_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P0_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P0_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P0_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P0_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P0_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P1" {
    Offset:  0x00101C
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P1" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P1" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P1" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P1_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P1_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P1_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P1_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P1_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P1_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P1_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P1_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P1_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P1_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P2" {
    Offset:  0x001020
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P2" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P2" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P2" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P2_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P2_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P2_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P2_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P2_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P2_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P2_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P2_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P2_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P2_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P3" {
    Offset:  0x001024
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P3" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P3" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P3" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P3_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P3_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P3_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P3_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P3_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P3_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P3_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P3_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P3_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P3_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P4" {
    Offset:  0x001028
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P4" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P4" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P4" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P4_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P4_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P4_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P4_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P4_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P4_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P4_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P4_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P4_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P4_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_LINK_P5" {
    Offset:  0x00102C
    Read Mask:   0xFF8FFFFF
    Write Mask:  0xFF8FFFFF
    Reset Value: 0x63834210

    Bits "LVDS_FORMAT_P5" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_CLKPTN_P5" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000063
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_BIT_P5" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P5_L4" {
      Position: 19
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P5_L4" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P5_L3" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P5_L3" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P5_L2" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P5_L2" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P5_L1" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P5_L1" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_INV_P5_L0" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_LANE_MUX_P5_L0" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_H_SYNC_ST0" {
    Offset:  0x001030
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00400040

    Bits "ST0_LVDS_HBP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "LVDS link setting"
    }
    Bits "ST0_LVDS_HSW" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_H_SYNC_ST1" {
    Offset:  0x001034
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00000000

    Bits "ST1_LVDS_HBP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "ST1_LVDS_HSW" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_TPG" {
    Offset:  0x001038
    Read Mask:   0x007F1F3F
    Write Mask:  0x007F1F3F
    Reset Value: 0x00000000

    Bits "TPG_FIXDATA" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "TPG_TOGL_SEL" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "TPG_SYNC_SEL" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "TPG_INV_SEL" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "TPG_PAT_SEL" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
    Bits "LVDS_TPGEN" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_CONT" {
    Offset:  0x00103C
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "LVDS_CRC_ON" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P0" {
    Offset:  0x001040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P0" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P1" {
    Offset:  0x001044
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P1" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P2" {
    Offset:  0x001048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P2" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P3" {
    Offset:  0x00104C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P3" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P4" {
    Offset:  0x001050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P4" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "LVDS_CRC_P5" {
    Offset:  0x001054
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "LVDS_CRC_P5" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "LVDS link setting"
    }
  }

  Register "ST0_DISP_TIMING_P0" {
    Offset:  0x002000
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x078000BB

    Bits "ST0_NL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000780
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_RTN" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000000BB
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_TIMING_P1" {
    Offset:  0x002004
    Read Mask:   0x04FFFFFF
    Write Mask:  0x04FFFFFF
    Reset Value: 0x00040004

    Bits "ST0_VS_SYNC_MASK" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VBP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VFP" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_LVDS_SET" {
    Offset:  0x002008
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000301

    Bits "ST0_LVDS_VBP" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_LVDS_VSW" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_VID_SET" {
    Offset:  0x00200C
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST0_VID_VS_DELAY" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_FUNC_P0" {
    Offset:  0x002010
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000010

    Bits "ST0_EDP_RECOVER_TIME" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_EDP_RESTART_DELAY" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_EDP_RESTART_SYNC" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_EDP_RECOVER_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_FUNC_P1" {
    Offset:  0x002014
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000520

    Bits "ST0_VV_LPF" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000520
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_FUNC_P2" {
    Offset:  0x002018
    Read Mask:   0xC3FFFFFF
    Write Mask:  0xC3FFFFFF
    Reset Value: 0x400080FA

    Bits "ST0_VS_SYNC_SEL_VID" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VID_LEARN_ON" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VS_SYNC_SEL_DISP1" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VV_VBP" {
      Position: 23..12
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VV_CPL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000000FA
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_FUNC_P3" {
    Offset:  0x00201C
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x000000A4

    Bits "ST0_EDP_ABD_DISPOFF" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_EDP_ABD_MODE" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_V2C_RECOVER_CLKS" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_V2C_RECOVER_ON" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VS_SYNC_SEL_PD1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_DISP_TIMING_P2" {
    Offset:  0x002020
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_VS_SYNC_LINE_2ND_FW" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VS_SYNC_LINE_1ST_FW" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_TCON_TEST" {
    Offset:  0x002024
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_TCON_TEST" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_RD_SCAN_LINE" {
    Offset:  0x002028
    Read Mask:   0x0001FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_RD_GTS" {
      Position: 16..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_RD_VID_SET" {
    Offset:  0x00202C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00010000

    Bits "ST0_VID_LEARNED_CPL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VID_LEARNED_CPL_DITH" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST0_VSYNC_INT" {
    Offset:  0x002030
    Read Mask:   0x0F01FFFF
    Write Mask:  0x0F01FFFF
    Reset Value: 0x08000000

    Bits "ST0_VSYNC_INT_WIDTH" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Timing Controller setting (Stream0)"
    }
    Bits "ST0_VSYNC_INT_LINE" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream0)"
    }
  }

  Register "ST1_DISP_TIMING_P0" {
    Offset:  0x003000
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x078000BB

    Bits "ST1_NL" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000780
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_RTN" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000000BB
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_TIMING_P1" {
    Offset:  0x003004
    Read Mask:   0x04FFFFFF
    Write Mask:  0x04FFFFFF
    Reset Value: 0x00040004

    Bits "ST1_VS_SYNC_MASK" {
      Position: 26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VBP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VFP" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_LVDS_SET" {
    Offset:  0x003008
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000301

    Bits "ST1_LVDS_VBP" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_LVDS_VSW" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_VID_SET" {
    Offset:  0x00300C
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST1_VID_VS_DELAY" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_FUNC_P0" {
    Offset:  0x003010
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000010

    Bits "ST1_EDP_RECOVER_TIME" {
      Position: 7..4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_EDP_RESTART_DELAY" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_EDP_RESTART_SYNC" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_EDP_RECOVER_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_FUNC_P1" {
    Offset:  0x003014
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000520

    Bits "ST1_VV_LPF" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000520
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_FUNC_P2" {
    Offset:  0x003018
    Read Mask:   0xC3FFFFFF
    Write Mask:  0xC3FFFFFF
    Reset Value: 0x400080FA

    Bits "ST1_VS_SYNC_SEL_VID" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VID_LEARN_ON" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VS_SYNC_SEL_DISP1" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VV_VBP" {
      Position: 23..12
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VV_CPL" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000000FA
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_FUNC_P3" {
    Offset:  0x00301C
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x000000A4

    Bits "ST1_EDP_ABD_DISPOFF" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_EDP_ABD_MODE" {
      Position: 6..5
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_V2C_RECOVER_CLKS" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_V2C_RECOVER_ON" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VS_SYNC_SEL_PD1" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_DISP_TIMING_P2" {
    Offset:  0x003020
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_VS_SYNC_LINE_2ND_FW" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VS_SYNC_LINE_1ST_FW" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_TCON_TEST" {
    Offset:  0x003024
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_TCON_TEST" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_RD_SCAN_LINE" {
    Offset:  0x003028
    Read Mask:   0x0001FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_RD_GTS" {
      Position: 16..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_RD_VID_SET" {
    Offset:  0x00302C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00010000

    Bits "ST1_VID_LEARNED_CPL" {
      Position: 31..16
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VID_LEARNED_CPL_DITH" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "ST1_VSYNC_INT" {
    Offset:  0x003030
    Read Mask:   0x0F01FFFF
    Write Mask:  0x0F01FFFF
    Reset Value: 0x08000000

    Bits "ST1_VSYNC_INT_WIDTH" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Timing Controller setting (Stream1)"
    }
    Bits "ST1_VSYNC_INT_LINE" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Timing Controller setting (Stream1)"
    }
  }

  Register "TELL_TALE_ICON_CTL_P0" {
    Offset:  0x004000
    Read Mask:   0xFFFFFF01
    Write Mask:  0xFFFFFF01
    Reset Value: 0x00000000

    Bits "ALIC_EN0" {
      Position: 31..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_ST_SEL" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_CTL_P1" {
    Offset:  0x004004
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ALIC_EN1" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_STATUS" {
    Offset:  0x004008
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ICON_DL_ERR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_DISP_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_SIZE" {
    Offset:  0x00400C
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ICON_SIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "ICON_RAM_CTRL_P0" {
    Offset:  0x004010
    Defines: "skip_regtest"
    Read Mask:   0x00007FFF
    Write Mask:  0x00007FFF
    Reset Value: 0x00000000

    Bits "ICONM_ADDR" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "ICON_RAM_CTRL_P1" {
    Offset:  0x004014
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ICONM_WR_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "ICON_RAM_CTRL_P2" {
    Offset:  0x004018
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ICONM_RD_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P0" {
    Offset:  0x00401C
    Read Mask:   0xFFFFFF80
    Write Mask:  0xFFFFFF80
    Reset Value: 0x00000000

    Bits "ALIC_COL0_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL0_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL0_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL_CMD" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P1" {
    Offset:  0x004020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FF0000

    Bits "ALIC_COL2_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL1_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL1_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL1_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P2" {
    Offset:  0x004024
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF0000FF

    Bits "ALIC_COL3_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL3_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL2_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL2_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P3" {
    Offset:  0x004028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FFFF

    Bits "ALIC_COL4_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL4_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL4_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL3_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P4" {
    Offset:  0x00402C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF00FF

    Bits "ALIC_COL6_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL5_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL5_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL5_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P5" {
    Offset:  0x004030
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFF00FF

    Bits "ALIC_COL7_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL7_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL6_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC_COL6_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_COLOR_P6" {
    Offset:  0x004034
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x000000FF

    Bits "ALIC_COL7_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_CRC_STATUS" {
    Offset:  0x004038
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000001

    Bits "ICON_CRC_ERR_FLG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_CRC_RDATA" {
    Offset:  0x00403C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ICON_CRC_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_MODE" {
    Offset:  0x004040
    Read Mask:   0x00E7F3B1
    Write Mask:  0x00E7F3B1
    Reset Value: 0x00000000

    Bits "ICON_CRC_ERR_SEL" {
      Position: 23..21
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_CRC_POLY" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_CRC_CYC" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_CRC_MANU" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_CRC_AUTO" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "OSD_EN" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ICON_LDWT_MODE" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "TTICON_MODE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P0" {
    Offset:  0x004044
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ALIC_USE_REG" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P1" {
    Offset:  0x004048
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC01_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC01_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P2" {
    Offset:  0x00404C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC01_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC01_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P3" {
    Offset:  0x004050
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC02_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC02_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P4" {
    Offset:  0x004054
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC02_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC02_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P5" {
    Offset:  0x004058
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC03_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC03_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P6" {
    Offset:  0x00405C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC03_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC03_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P7" {
    Offset:  0x004060
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC04_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC04_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P8" {
    Offset:  0x004064
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC04_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC04_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P9" {
    Offset:  0x004068
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC05_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC05_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P10" {
    Offset:  0x00406C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC05_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC05_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P11" {
    Offset:  0x004070
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC06_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC06_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P12" {
    Offset:  0x004074
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC06_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC06_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P13" {
    Offset:  0x004078
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC07_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC07_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P14" {
    Offset:  0x00407C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC07_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC07_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P15" {
    Offset:  0x004080
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC08_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC08_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P16" {
    Offset:  0x004084
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC08_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC08_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P17" {
    Offset:  0x004088
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC09_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC09_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P18" {
    Offset:  0x00408C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC09_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC09_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P19" {
    Offset:  0x004090
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC10_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC10_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P20" {
    Offset:  0x004094
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC10_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC10_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P21" {
    Offset:  0x004098
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC11_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC11_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P22" {
    Offset:  0x00409C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC11_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC11_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P23" {
    Offset:  0x0040A0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC12_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC12_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P24" {
    Offset:  0x0040A4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC12_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC12_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P25" {
    Offset:  0x0040A8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC13_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC13_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P26" {
    Offset:  0x0040AC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC13_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC13_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P27" {
    Offset:  0x0040B0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC14_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC14_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P28" {
    Offset:  0x0040B4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC14_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC14_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P29" {
    Offset:  0x0040B8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC15_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC15_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P30" {
    Offset:  0x0040BC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC15_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC15_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P31" {
    Offset:  0x0040C0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC16_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC16_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P32" {
    Offset:  0x0040C4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC16_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC16_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P33" {
    Offset:  0x0040C8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC17_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC17_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P34" {
    Offset:  0x0040CC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC17_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC17_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P35" {
    Offset:  0x0040D0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC18_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC18_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P36" {
    Offset:  0x0040D4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC18_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC18_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P37" {
    Offset:  0x0040D8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC19_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC19_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P38" {
    Offset:  0x0040DC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC19_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC19_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P39" {
    Offset:  0x0040E0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC20_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC20_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P40" {
    Offset:  0x0040E4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC20_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC20_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P41" {
    Offset:  0x0040E8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC21_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC21_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P42" {
    Offset:  0x0040EC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC21_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC21_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P43" {
    Offset:  0x0040F0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC22_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC22_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P44" {
    Offset:  0x0040F4
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC22_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC22_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P45" {
    Offset:  0x0040F8
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC23_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC23_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P46" {
    Offset:  0x0040FC
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC23_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC23_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P47" {
    Offset:  0x004100
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC24_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC24_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P48" {
    Offset:  0x004104
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC24_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC24_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P49" {
    Offset:  0x004108
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC25_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC25_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P50" {
    Offset:  0x00410C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC25_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC25_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P51" {
    Offset:  0x004110
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC26_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC26_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P52" {
    Offset:  0x004114
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC26_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC26_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P53" {
    Offset:  0x004118
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC27_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC27_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P54" {
    Offset:  0x00411C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC27_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC27_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P55" {
    Offset:  0x004120
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC28_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC28_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P56" {
    Offset:  0x004124
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC28_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC28_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P57" {
    Offset:  0x004128
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC29_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC29_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P58" {
    Offset:  0x00412C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC29_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC29_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P59" {
    Offset:  0x004130
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC30_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC30_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P60" {
    Offset:  0x004134
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC30_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC30_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P61" {
    Offset:  0x004138
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC31_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC31_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P62" {
    Offset:  0x00413C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC31_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC31_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P63" {
    Offset:  0x004140
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC32_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC32_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P64" {
    Offset:  0x004144
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC32_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC32_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P65" {
    Offset:  0x004148
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC33_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC33_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P66" {
    Offset:  0x00414C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC33_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC33_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P67" {
    Offset:  0x004150
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC34_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC34_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P68" {
    Offset:  0x004154
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC34_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC34_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P69" {
    Offset:  0x004158
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC35_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC35_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P70" {
    Offset:  0x00415C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC35_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC35_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P71" {
    Offset:  0x004160
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC36_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC36_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P72" {
    Offset:  0x004164
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC36_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC36_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P73" {
    Offset:  0x004168
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC37_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC37_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P74" {
    Offset:  0x00416C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC37_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC37_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P75" {
    Offset:  0x004170
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC38_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC38_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P76" {
    Offset:  0x004174
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC38_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC38_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P77" {
    Offset:  0x004178
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC39_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC39_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P78" {
    Offset:  0x00417C
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC39_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC39_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P79" {
    Offset:  0x004180
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ALIC40_YSIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC40_XSIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "TELL_TALE_ICON_DEBUG_P80" {
    Offset:  0x004184
    Read Mask:   0x0FFF3FFF
    Write Mask:  0x0FFF3FFF
    Reset Value: 0x00000000

    Bits "ALIC40_YPOS" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
    Bits "ALIC40_XPOS" {
      Position: 13..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Tall Tale Icon setting"
    }
  }

  Register "ST0_ASIL_CRC_WR_P0" {
    Offset:  0x005000
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC1_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON1 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P1" {
    Offset:  0x005004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC2_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON2 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P2" {
    Offset:  0x005008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC3_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON3 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P3" {
    Offset:  0x00500C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC4_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON4 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P4" {
    Offset:  0x005010
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC5_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON5 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P5" {
    Offset:  0x005014
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC6_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON6 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P6" {
    Offset:  0x005018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC7_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON7 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P7" {
    Offset:  0x00501C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC8_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON8 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P8" {
    Offset:  0x005020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC9_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON9 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_WR_P9" {
    Offset:  0x005024
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC10_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON10 CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_STATUS" {
    Offset:  0x005028
    Read Mask:   0x000003FF
    Write Mask:  0x00000000
    Reset Value: 0x000003FF

    Bits "ST0_ASCRC10_ERRFLAG" {
      Position: 9
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON10 CRC status"
    }
    Bits "ST0_ASCRC9_ERRFLAG" {
      Position: 8
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON9 CRC status"
    }
    Bits "ST0_ASCRC8_ERRFLAG" {
      Position: 7
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON8 CRC status"
    }
    Bits "ST0_ASCRC7_ERRFLAG" {
      Position: 6
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON7 CRC status"
    }
    Bits "ST0_ASCRC6_ERRFLAG" {
      Position: 5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON6 CRC status"
    }
    Bits "ST0_ASCRC5_ERRFLAG" {
      Position: 4
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON5 CRC status"
    }
    Bits "ST0_ASCRC4_ERRFLAG" {
      Position: 3
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON4 CRC status"
    }
    Bits "ST0_ASCRC3_ERRFLAG" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON3 CRC status"
    }
    Bits "ST0_ASCRC2_ERRFLAG" {
      Position: 1
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON2 CRC status"
    }
    Bits "ST0_ASCRC1_ERRFLAG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON1 CRC status"
    }
  }

  Register "ST0_ASIL_CRC_RD_P0" {
    Offset:  0x00502C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC1_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON1 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P1" {
    Offset:  0x005030
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC2_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON2 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P2" {
    Offset:  0x005034
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC3_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON3 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P3" {
    Offset:  0x005038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC4_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON4 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P4" {
    Offset:  0x00503C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC5_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON5 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P5" {
    Offset:  0x005040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC6_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON6 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P6" {
    Offset:  0x005044
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC7_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON7 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P7" {
    Offset:  0x005048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC8_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON8 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P8" {
    Offset:  0x00504C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC9_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON9 CRC data read(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_RD_P9" {
    Offset:  0x005050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_ASCRC10_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON10 CRC data read(Stream0)"
    }
  }

  Register "ST0_PPT_UPDATE_CTL_P1" {
    Offset:  0x005054
    Defines: "skip_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST0_PPT_UPDATE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_PIX_DMYREG" {
    Offset:  0x005058
    Read Mask:   0x3FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_RD_HSYNC_COUNT" {
      Position: 29..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_RD_DE_COUNT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_IP_CHECKSUM_P0" {
    Offset:  0x00505C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_RD_IP_CHECKSUM0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IP CheckSum Status(Stream0)"
    }
  }

  Register "ST0_IP_CHECKSUM_P1" {
    Offset:  0x005060
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_RD_IP_CHECKSUM1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IP CheckSum Status(Stream0)"
    }
  }

  Register "ST0_COEF_RAM_CTL_P0" {
    Offset:  0x005064
    Defines: "skip_regtest"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST0_COEFM_ADDR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Coef Memory Access address setting(Stream0)"
    }
  }

  Register "ST0_COEF_RAM_CTL_P1" {
    Offset:  0x005068
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_COEFM_WR_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Coef Memory Access write data setting(Stream0)"
    }
  }

  Register "ST0_COEF_RAM_CTL_P2" {
    Offset:  0x00506C
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_COEFM_RD_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Coef Memory Access read data(Stream0)"
    }
  }

  Register "ST0_SHAPE_RAM_CTL_P0" {
    Offset:  0x005070
    Defines: "skip_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST0_SHAPEM_ADDR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shape Memory Access address setting(Stream0)"
    }
  }

  Register "ST0_SHAPE_RAM_CTL_P1" {
    Offset:  0x005074
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SHAPEM_WR_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shape Memory Access write data setting(Stream0)"
    }
  }

  Register "ST0_SHAPE_RAM_CTL_P2" {
    Offset:  0x005078
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_SHAPEM_RD_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Shape Memory Access read data(Stream0)"
    }
  }

  Register "ST0_PIXEL_CTL_P0" {
    Offset:  0x00507C
    Read Mask:   0xD9031FFF
    Write Mask:  0xD9031FFF
    Reset Value: 0x01001680

    Bits "ST0_PIX_PIN_SEL" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_LVB_SEL" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_DE_COMPENSATE_MODE" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_DMY6" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_SS" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_EPF" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_FHRE" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001680
      Comment:  "TBD"
    }
  }

  Register "ST0_PIXEL_CTL_P1" {
    Offset:  0x005080
    Read Mask:   0xFFFFFEC7
    Write Mask:  0xFFFFFEC7
    Reset Value: 0x00FF0040

    Bits "ST0_PIX_DMY3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_DMY2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "TBD"
    }
    Bits "ST0_PIX_LVPORT_SWAP" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_FLAG_POL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_DMY1" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_IP_CHECKSUM_STOP" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PIX_RESO_LP" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_IP_CHECKSUM_ON" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_PIX_SAFETY_P0" {
    Offset:  0x005084
    Read Mask:   0x51FFFFDF
    Write Mask:  0x51FFFFDF
    Reset Value: 0x01201006

    Bits "ST0_LVLOCKOFF" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_COM_ENADTC" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_NCDEN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_DP_FAULT_DISCHARGE_TIME" {
      Position: 23..21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_DP_FAULT_TRANS_TIME" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_NORFLM" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_DP_FAULT_STOP_TIME" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_VSMSK" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_HSMSK" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_DP_FAULT_DET_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_ACLN" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "TBD"
    }
    Bits "ST0_ACLNEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_PIX_SAFETY_P1" {
    Offset:  0x005088
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x02D102D0

    Bits "ST0_TVDMAX" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x000002D1
      Comment:  "TBD"
    }
    Bits "ST0_TVDMIN" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000002D0
      Comment:  "TBD"
    }
  }

  Register "ST0_TIG_P0" {
    Offset:  0x00508C
    Read Mask:   0xFF07FF01
    Write Mask:  0xFF07FF01
    Reset Value: 0x00000300

    Bits "ST0_TIG_CYC1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_SEL" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_CYC0" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIGON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P1" {
    Offset:  0x005090
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_TIG_CYC3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_CYC2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P2" {
    Offset:  0x005094
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x06050804

    Bits "ST0_TIG_PAT04" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT03" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT02" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT01" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P3" {
    Offset:  0x005098
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000007

    Bits "ST0_TIG_PAT08" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT07" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT06" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT05" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P4" {
    Offset:  0x00509C
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST0_TIG_PAT12" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT11" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT10" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT09" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P5" {
    Offset:  0x0050A0
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST0_TIG_PAT16" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT15" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT14" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT13" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P6" {
    Offset:  0x0050A4
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST0_TIG_PAT20" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT19" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT18" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT17" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P7" {
    Offset:  0x0050A8
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST0_TIG_PAT24" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT23" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT22" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_PAT21" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P8" {
    Offset:  0x0050AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_TIG_DUR16" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR15" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR14" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR13" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR12" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR11" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR09" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR08" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR07" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR06" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR05" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR04" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR03" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR02" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR01" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P9" {
    Offset:  0x0050B0
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST0_TIG_FLK_SELECT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_GRAY_SELECT" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_VBW_SELECT" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR24" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR23" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR22" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR21" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR20" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR19" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR18" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_DUR17" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P10" {
    Offset:  0x0050B4
    Read Mask:   0x03FF3F3F
    Write Mask:  0x03FF3F3F
    Reset Value: 0x00000000

    Bits "ST0_TIP_VBW_R" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_V_CHESS" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIG_H_CHESS" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P11" {
    Offset:  0x0050B8
    Read Mask:   0x3FFFFFFF
    Write Mask:  0x3FFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_TIP_FLK_R" {
      Position: 29..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_VBW_B" {
      Position: 19..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_VBW_G" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P12" {
    Offset:  0x0050BC
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "ST0_TIP_FLK_B" {
      Position: 19..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_FLK_G" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P13" {
    Offset:  0x0050C0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST0_TIP_FREE_SLDIMG_G" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_FREE_SLDIMG_R" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P14" {
    Offset:  0x0050C4
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "ST0_TIP_FREE_SLDIMG_B" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P15" {
    Offset:  0x0050C8
    Read Mask:   0x03FF77FF
    Write Mask:  0x03FF77FF
    Reset Value: 0x007F0009

    Bits "ST0_TIP_BGCOLOR" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x0000007F
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_FGMODE" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_BGMODE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIGSTOP" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_DBISTMASK" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_THBP" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000009
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P16" {
    Offset:  0x0050CC
    Read Mask:   0x7FFF03FF
    Write Mask:  0x7FFF03FF
    Reset Value: 0x01DF00FF

    Bits "ST0_TIP_FGX" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x000001DF
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_FGCOLOR" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P17" {
    Offset:  0x0050D0
    Read Mask:   0x7FFF1FFF
    Write Mask:  0x7FFF1FFF
    Reset Value: 0x059F010D

    Bits "ST0_TIP_FGWIDTH" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000059F
      Comment:  "Test Image generator Seting(Stream0)"
    }
    Bits "ST0_TIP_FGY" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x0000010D
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_TIG_P18" {
    Offset:  0x0050D4
    Read Mask:   0x00001FFF
    Write Mask:  0x00001FFF
    Reset Value: 0x00000329

    Bits "ST0_TIP_FGHIGHT" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000329
      Comment:  "Test Image generator Seting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P0" {
    Offset:  0x0050D8
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "ST0_ASCRC_STOP" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_POLYNOMIAL_MODE" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_INPUT_MODE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_MODE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA10_SET" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA9_SET" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA8_SET" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA7_SET" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA6_SET" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA5_SET" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA4_SET" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA3_SET" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA2_SET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_AREA1_SET" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P1" {
    Offset:  0x0050DC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC1_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC1_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P2" {
    Offset:  0x0050E0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC1_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC1_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P3" {
    Offset:  0x0050E4
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC2_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC2_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P4" {
    Offset:  0x0050E8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC2_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC2_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P5" {
    Offset:  0x0050EC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC3_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC3_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P6" {
    Offset:  0x0050F0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC3_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC3_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P7" {
    Offset:  0x0050F4
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC4_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC4_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P8" {
    Offset:  0x0050F8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC4_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC4_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P9" {
    Offset:  0x0050FC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC5_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC5_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P10" {
    Offset:  0x005100
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC5_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC5_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P11" {
    Offset:  0x005104
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC6_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC6_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P12" {
    Offset:  0x005108
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC6_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC6_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P13" {
    Offset:  0x00510C
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC7_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC7_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P14" {
    Offset:  0x005110
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC7_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC7_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P15" {
    Offset:  0x005114
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC8_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC8_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P16" {
    Offset:  0x005118
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC8_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC8_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P17" {
    Offset:  0x00511C
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC9_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC9_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P18" {
    Offset:  0x005120
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC9_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC9_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P19" {
    Offset:  0x005124
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST0_ASCRC10_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC10_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_ASIL_CRC_P20" {
    Offset:  0x005128
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST0_ASCRC10_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
    Bits "ST0_ASCRC10_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream0)"
    }
  }

  Register "ST0_COLOR_TEMP_P0" {
    Offset:  0x00512C
    Read Mask:   0xFFFFFF01
    Write Mask:  0xFFFFFF01
    Reset Value: 0x00000001

    Bits "ST0_CTA_PERIOD_DOWN" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream0)"
    }
    Bits "ST0_CTA_PERIOD_UP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream0)"
    }
    Bits "ST0_CT_SEL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream0)"
    }
    Bits "ST0_CTA_AUTO" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Temprature setting(Stream0)"
    }
  }

  Register "ST0_COLOR_TEMP_P1" {
    Offset:  0x005130
    Read Mask:   0x00000077
    Write Mask:  0x00000077
    Reset Value: 0x00000000

    Bits "ST0_CTA_METHOD_UP" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream0)"
    }
    Bits "ST0_CTA_METHOD_DOWN" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream0)"
    }
  }

  Register "ST0_FRC_P0" {
    Offset:  0x005134
    Read Mask:   0x0003FFB7
    Write Mask:  0x0003FFB7
    Reset Value: 0x00000081

    Bits "ST0_DFRC_FULL_COLOR_ON" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_FRC_MODE_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_RPLUS" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_BPLUS" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_T_SEL" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DITHER_FRC_KIND" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P1" {
    Offset:  0x005138
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x8B4D8B4D

    Bits "ST0_DFRC_G_Y_PARA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_G_X_PARA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_R_Y_PARA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_R_X_PARA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P2" {
    Offset:  0x00513C
    Read Mask:   0xF0FFFFFF
    Write Mask:  0xF0FFFFFF
    Reset Value: 0x00008B4D

    Bits "ST0_DFRC_B_O_PARA" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_R_O_PARA" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_G_O_PARA" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_B_Y_PARA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream0)"
    }
    Bits "ST0_DFRC_B_X_PARA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P3" {
    Offset:  0x005140
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5F28C693

    Bits "ST0_DITHER_FRAME_LUT0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x5F28C693
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P4" {
    Offset:  0x005144
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x4E1BD7A0

    Bits "ST0_DITHER_FRAME_LUT1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x4E1BD7A0
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P5" {
    Offset:  0x005148
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xF5826C39

    Bits "ST0_DITHER_FRAME_LUT2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xF5826C39
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P6" {
    Offset:  0x00514C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xE4B17D0A

    Bits "ST0_DITHER_FRAME_LUT3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xE4B17D0A
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P7" {
    Offset:  0x005150
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x294F5EA1

    Bits "ST0_DITHER_MATRIX_LUT0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x294F5EA1
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_FRC_P8" {
    Offset:  0x005154
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xB0D6C738

    Bits "ST0_DITHER_MATRIX_LUT1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xB0D6C738
      Comment:  "Frame Rate Control setting(Stream0)"
    }
  }

  Register "ST0_PIX_IF_P0" {
    Offset:  0x005158
    Read Mask:   0x000003EF
    Write Mask:  0x000003EF
    Reset Value: 0x00000205

    Bits "ST0_EDP_PSEL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "TBD"
    }
    Bits "ST0_VSPL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_HSPL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_EPL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_LVFMT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_COLMOD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_DPSYNM" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
  }

  Register "ST0_PIX_IF_P1" {
    Offset:  0x00515C
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00020008

    Bits "ST0_DPVFP" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "TBD"
    }
    Bits "ST0_DPVBP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TBD"
    }
  }

  Register "ST0_PIX_IF_P2" {
    Offset:  0x005160
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00320008

    Bits "ST0_DPHFP" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "TBD"
    }
    Bits "ST0_DPHBP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TBD"
    }
  }

  Register "ST0_PPT_UPDATE_CTL_P0" {
    Offset:  0x005164
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ST0_PPT_UP_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST0_PPT_UP_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_DISP_MODE" {
    Offset:  0x005168
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000006

    Bits "ST0_VIDEO_MODE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_DM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST0_RM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST0_RAM_TEST_P0" {
    Offset:  0x00516C
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "ST0_T_ADDCNVOFF_RD" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_ADDCNVOFF_WT" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_TRPD_TM" {
      Position: 7..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_RAMOTRRD_AT_STR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_RAMOADD_AT_STR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_RAMD_AT_STR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
  }

  Register "ST0_PIX_FUNC_TEST" {
    Offset:  0x005170
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ST0_TIG_PATH" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
    Bits "ST0_T_MODE_BURNIN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream0)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P0" {
    Offset:  0x006000
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC1_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON1 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P1" {
    Offset:  0x006004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC2_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON2 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P2" {
    Offset:  0x006008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC3_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON3 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P3" {
    Offset:  0x00600C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC4_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON4 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P4" {
    Offset:  0x006010
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC5_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON5 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P5" {
    Offset:  0x006014
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC6_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON6 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P6" {
    Offset:  0x006018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC7_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON7 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P7" {
    Offset:  0x00601C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC8_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON8 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P8" {
    Offset:  0x006020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC9_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON9 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_WR_P9" {
    Offset:  0x006024
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC10_WRCRC" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON10 CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_STATUS" {
    Offset:  0x006028
    Read Mask:   0x000003FF
    Write Mask:  0x00000000
    Reset Value: 0x000003FF

    Bits "ST1_ASCRC10_ERRFLAG" {
      Position: 9
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON10 CRC status"
    }
    Bits "ST1_ASCRC9_ERRFLAG" {
      Position: 8
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON9 CRC status"
    }
    Bits "ST1_ASCRC8_ERRFLAG" {
      Position: 7
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON8 CRC status"
    }
    Bits "ST1_ASCRC7_ERRFLAG" {
      Position: 6
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON7 CRC status"
    }
    Bits "ST1_ASCRC6_ERRFLAG" {
      Position: 5
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON6 CRC status"
    }
    Bits "ST1_ASCRC5_ERRFLAG" {
      Position: 4
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON5 CRC status"
    }
    Bits "ST1_ASCRC4_ERRFLAG" {
      Position: 3
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON4 CRC status"
    }
    Bits "ST1_ASCRC3_ERRFLAG" {
      Position: 2
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON3 CRC status"
    }
    Bits "ST1_ASCRC2_ERRFLAG" {
      Position: 1
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON2 CRC status"
    }
    Bits "ST1_ASCRC1_ERRFLAG" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "ASIL ICON1 CRC status"
    }
  }

  Register "ST1_ASIL_CRC_RD_P0" {
    Offset:  0x00602C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC1_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON1 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P1" {
    Offset:  0x006030
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC2_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON2 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P2" {
    Offset:  0x006034
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC3_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON3 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P3" {
    Offset:  0x006038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC4_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON4 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P4" {
    Offset:  0x00603C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC5_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON5 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P5" {
    Offset:  0x006040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC6_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON6 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P6" {
    Offset:  0x006044
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC7_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON7 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P7" {
    Offset:  0x006048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC8_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON8 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P8" {
    Offset:  0x00604C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC9_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON9 CRC data read(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_RD_P9" {
    Offset:  0x006050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_ASCRC10_RDCRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "ASIL ICON10 CRC data read(Stream1)"
    }
  }

  Register "ST1_PPT_UPDATE_CTL_P1" {
    Offset:  0x006054
    Defines: "skip_regtest"
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST1_PPT_UPDATE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_PIX_DMYREG" {
    Offset:  0x006058
    Read Mask:   0x3FFF0FFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_RD_HSYNC_COUNT" {
      Position: 29..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_RD_DE_COUNT" {
      Position: 11..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_IP_CHECKSUM_P0" {
    Offset:  0x00605C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_RD_IP_CHECKSUM0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IP CheckSum Status(Stream0)"
    }
  }

  Register "ST1_IP_CHECKSUM_P1" {
    Offset:  0x006060
    Read Mask:   0x000000FF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_RD_IP_CHECKSUM1" {
      Position: 7..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "IP CheckSum Status(Stream0)"
    }
  }

  Register "ST1_COEF_RAM_CTL_P0" {
    Offset:  0x006064
    Defines: "skip_regtest"
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST1_COEFM_ADDR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Coef Memory Access address setting(Stream1)"
    }
  }

  Register "ST1_COEF_RAM_CTL_P1" {
    Offset:  0x006068
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_COEFM_WR_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Coef Memory Access write data setting(Stream1)"
    }
  }

  Register "ST1_COEF_RAM_CTL_P2" {
    Offset:  0x00606C
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_COEFM_RD_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Coef Memory Access read data(Stream1)"
    }
  }

  Register "ST1_SHAPE_RAM_CTL_P0" {
    Offset:  0x006070
    Defines: "skip_regtest"
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST1_SHAPEM_ADDR" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shape Memory Access address setting(Stream1)"
    }
  }

  Register "ST1_SHAPE_RAM_CTL_P1" {
    Offset:  0x006074
    Defines: "skip_regtest"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SHAPEM_WR_DATA" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Shape Memory Access write data setting(Stream1)"
    }
  }

  Register "ST1_SHAPE_RAM_CTL_P2" {
    Offset:  0x006078
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_SHAPEM_RD_DATA" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Shape Memory Access read data(Stream1)"
    }
  }

  Register "ST1_PIXEL_CTRL_P0" {
    Offset:  0x00607C
    Read Mask:   0xD9031FFF
    Write Mask:  0xD9031FFF
    Reset Value: 0x01001680

    Bits "ST1_PIX_PIN_SEL" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_LVB_SEL" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_DE_COMPENSATE_MODE" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_DMY6" {
      Position: 27
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_SS" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_EPF" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_FHRE" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001680
      Comment:  "TBD"
    }
  }

  Register "ST1_PIXEL_CTRL_P1" {
    Offset:  0x006080
    Read Mask:   0xFFFFFEC7
    Write Mask:  0xFFFFFEC7
    Reset Value: 0x00FF0040

    Bits "ST1_PIX_DMY3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_DMY2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "TBD"
    }
    Bits "ST1_PIX_LVPORT_SWAP" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_FLAG_POL" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_DMY1" {
      Position: 11..9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_IP_CHECKSUM_STOP" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PIX_RESO_LP" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_IP_CHECKSUM_ON" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_PIX_SAFETY_P0" {
    Offset:  0x006084
    Read Mask:   0x51FFFFDF
    Write Mask:  0x51FFFFDF
    Reset Value: 0x01201006

    Bits "ST1_LVLOCKOFF" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_COM_ENADTC" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_NCDEN" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_DP_FAULT_DISCHARGE_TIME" {
      Position: 23..21
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_DP_FAULT_TRANS_TIME" {
      Position: 20..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_NORFLM" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_DP_FAULT_STOP_TIME" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_VSMSK" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_HSMSK" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_DP_FAULT_DET_MODE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_ACLN" {
      Position: 3..1
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "TBD"
    }
    Bits "ST1_ACLNEN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_PIX_SAFETY_P1" {
    Offset:  0x006088
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x02D102D0

    Bits "ST1_TVDMAX" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x000002D1
      Comment:  "TBD"
    }
    Bits "ST1_TVDMIN" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x000002D0
      Comment:  "TBD"
    }
  }

  Register "ST1_TIG_P0" {
    Offset:  0x00608C
    Read Mask:   0xFF07FF01
    Write Mask:  0xFF07FF01
    Reset Value: 0x00000300

    Bits "ST1_TIG_CYC1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_SEL" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_CYC0" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIGON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P1" {
    Offset:  0x006090
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_TIG_CYC3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_CYC2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P2" {
    Offset:  0x006094
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x06050804

    Bits "ST1_TIG_PAT04" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT03" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT02" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT01" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P3" {
    Offset:  0x006098
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000007

    Bits "ST1_TIG_PAT08" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT07" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT06" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT05" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000007
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P4" {
    Offset:  0x00609C
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST1_TIG_PAT12" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT11" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT10" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT09" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P5" {
    Offset:  0x0060A0
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST1_TIG_PAT16" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT15" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT14" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT13" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P6" {
    Offset:  0x0060A4
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST1_TIG_PAT20" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT19" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT18" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT17" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P7" {
    Offset:  0x0060A8
    Read Mask:   0x7F7F7F7F
    Write Mask:  0x7F7F7F7F
    Reset Value: 0x00000000

    Bits "ST1_TIG_PAT24" {
      Position: 30..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT23" {
      Position: 22..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT22" {
      Position: 14..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_PAT21" {
      Position: 6..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P8" {
    Offset:  0x0060AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_TIG_DUR16" {
      Position: 31..30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR15" {
      Position: 29..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR14" {
      Position: 27..26
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR13" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR12" {
      Position: 23..22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR11" {
      Position: 21..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR10" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR09" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR08" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR07" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR06" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR05" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR04" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR03" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR02" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR01" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P9" {
    Offset:  0x0060B0
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST1_TIG_FLK_SELECT" {
      Position: 22..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_GRAY_SELECT" {
      Position: 19..18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_VBW_SELECT" {
      Position: 17..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR24" {
      Position: 15..14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR23" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR22" {
      Position: 11..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR21" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR20" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR19" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR18" {
      Position: 3..2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_DUR17" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P10" {
    Offset:  0x0060B4
    Read Mask:   0x03FF3F3F
    Write Mask:  0x03FF3F3F
    Reset Value: 0x00000000

    Bits "ST1_TIP_VBW_R" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_V_CHESS" {
      Position: 13..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIG_H_CHESS" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P11" {
    Offset:  0x0060B8
    Read Mask:   0x3FFFFFFF
    Write Mask:  0x3FFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_TIP_FLK_R" {
      Position: 29..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_VBW_B" {
      Position: 19..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_VBW_G" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P12" {
    Offset:  0x0060BC
    Read Mask:   0x000FFFFF
    Write Mask:  0x000FFFFF
    Reset Value: 0x00000000

    Bits "ST1_TIP_FLK_B" {
      Position: 19..10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_FLK_G" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P13" {
    Offset:  0x0060C0
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST1_TIP_FREE_SLDIMG_G" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_FREE_SLDIMG_R" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P14" {
    Offset:  0x0060C4
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "ST1_TIP_FREE_SLDIMG_B" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P15" {
    Offset:  0x0060C8
    Read Mask:   0x03FF77FF
    Write Mask:  0x03FF77FF
    Reset Value: 0x007F0009

    Bits "ST1_TIP_BGCOLOR" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x0000007F
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_FGMODE" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_BGMODE" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIGSTOP" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_DBISTMASK" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_THBP" {
      Position: 5..0
      Type:     "RW"
      Reset:    0x00000009
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P16" {
    Offset:  0x0060CC
    Read Mask:   0x7FFF03FF
    Write Mask:  0x7FFF03FF
    Reset Value: 0x01DF00FF

    Bits "ST1_TIP_FGX" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x000001DF
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_FGCOLOR" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P17" {
    Offset:  0x0060D0
    Read Mask:   0x7FFF1FFF
    Write Mask:  0x7FFF1FFF
    Reset Value: 0x059F010D

    Bits "ST1_TIP_FGWIDTH" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000059F
      Comment:  "Test Image generator Seting(Stream1)"
    }
    Bits "ST1_TIP_FGY" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x0000010D
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_TIG_P18" {
    Offset:  0x0060D4
    Read Mask:   0x00001FFF
    Write Mask:  0x00001FFF
    Reset Value: 0x00000329

    Bits "ST1_TIP_FGHIGHT" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00000329
      Comment:  "Test Image generator Seting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P0" {
    Offset:  0x0060D8
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "ST1_ASCRC_STOP" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_POLYNOMIAL_MODE" {
      Position: 15..13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_INPUT_MODE" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_MODE" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA10_SET" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA9_SET" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA8_SET" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA7_SET" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA6_SET" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA5_SET" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA4_SET" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA3_SET" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA2_SET" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_AREA1_SET" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P1" {
    Offset:  0x0060DC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC1_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC1_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P2" {
    Offset:  0x0060E0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC1_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC1_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P3" {
    Offset:  0x0060E4
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC2_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC2_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P4" {
    Offset:  0x0060E8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC2_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC2_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P5" {
    Offset:  0x0060EC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC3_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC3_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P6" {
    Offset:  0x0060F0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC3_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC3_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P7" {
    Offset:  0x0060F4
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC4_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC4_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P8" {
    Offset:  0x0060F8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC4_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC4_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P9" {
    Offset:  0x0060FC
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC5_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC5_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P10" {
    Offset:  0x006100
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC5_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC5_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P11" {
    Offset:  0x006104
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC6_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC6_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P12" {
    Offset:  0x006108
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC6_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC6_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P13" {
    Offset:  0x00610C
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC7_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC7_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P14" {
    Offset:  0x006110
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC7_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC7_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P15" {
    Offset:  0x006114
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC8_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC8_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P16" {
    Offset:  0x006118
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC8_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC8_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P17" {
    Offset:  0x00611C
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC9_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC9_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P18" {
    Offset:  0x006120
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC9_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC9_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P19" {
    Offset:  0x006124
    Read Mask:   0x7FFF7FFF
    Write Mask:  0x7FFF7FFF
    Reset Value: 0x077F0000

    Bits "ST1_ASCRC10_EC" {
      Position: 30..16
      Type:     "RW"
      Reset:    0x0000077F
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC10_SC" {
      Position: 14..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_ASIL_CRC_P20" {
    Offset:  0x006128
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x04370000

    Bits "ST1_ASCRC10_ER" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000437
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
    Bits "ST1_ASCRC10_SR" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "ASIL ICON CRC setting(Stream1)"
    }
  }

  Register "ST1_COLOR_TEMP_P0" {
    Offset:  0x00612C
    Read Mask:   0xFFFFFF01
    Write Mask:  0xFFFFFF01
    Reset Value: 0x00000001

    Bits "ST1_CTA_PERIOD_DOWN" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream1)"
    }
    Bits "ST1_CTA_PERIOD_UP" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream1)"
    }
    Bits "ST1_CT_SEL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream1)"
    }
    Bits "ST1_CTA_AUTO" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Temprature setting(Stream1)"
    }
  }

  Register "ST1_COLOR_TEMP_P1" {
    Offset:  0x006130
    Read Mask:   0x00000077
    Write Mask:  0x00000077
    Reset Value: 0x00000000

    Bits "ST1_CTA_METHOD_UP" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream1)"
    }
    Bits "ST1_CTA_METHOD_DOWN" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Temprature setting(Stream1)"
    }
  }

  Register "ST1_FRC_P0" {
    Offset:  0x006134
    Read Mask:   0x0003FFB7
    Write Mask:  0x0003FFB7
    Reset Value: 0x00000081

    Bits "ST1_DFRC_FULL_COLOR_ON" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_FRC_MODE_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_RPLUS" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_BPLUS" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_T_SEL" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DITHER_FRC_KIND" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P1" {
    Offset:  0x006138
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x8B4D8B4D

    Bits "ST1_DFRC_G_Y_PARA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_G_X_PARA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_R_Y_PARA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_R_X_PARA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P2" {
    Offset:  0x00613C
    Read Mask:   0xF0FFFFFF
    Write Mask:  0xF0FFFFFF
    Reset Value: 0x00008B4D

    Bits "ST1_DFRC_B_O_PARA" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_R_O_PARA" {
      Position: 23..20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_G_O_PARA" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_B_Y_PARA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000008B
      Comment:  "Frame Rate Control setting(Stream1)"
    }
    Bits "ST1_DFRC_B_X_PARA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000004D
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P3" {
    Offset:  0x006140
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x5F28C693

    Bits "ST1_DITHER_FRAME_LUT0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x5F28C693
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P4" {
    Offset:  0x006144
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x4E1BD7A0

    Bits "ST1_DITHER_FRAME_LUT1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x4E1BD7A0
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P5" {
    Offset:  0x006148
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xF5826C39

    Bits "ST1_DITHER_FRAME_LUT2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xF5826C39
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P6" {
    Offset:  0x00614C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xE4B17D0A

    Bits "ST1_DITHER_FRAME_LUT3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xE4B17D0A
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P7" {
    Offset:  0x006150
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x294F5EA1

    Bits "ST1_DITHER_MATRIX_LUT0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x294F5EA1
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_FRC_P8" {
    Offset:  0x006154
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xB0D6C738

    Bits "ST1_DITHER_MATRIX_LUT1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0xB0D6C738
      Comment:  "Frame Rate Control setting(Stream1)"
    }
  }

  Register "ST1_PIX_IF_P0" {
    Offset:  0x006158
    Read Mask:   0x000003EF
    Write Mask:  0x000003EF
    Reset Value: 0x00000205

    Bits "ST1_EDP_PSEL" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "TBD"
    }
    Bits "ST1_VSPL" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_HSPL" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_EPL" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_LVFMT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_COLMOD" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_DPSYNM" {
      Position: 1..0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
  }

  Register "ST1_PIX_IF_P1" {
    Offset:  0x00615C
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00020008

    Bits "ST1_DPVFP" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "TBD"
    }
    Bits "ST1_DPVBP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TBD"
    }
  }

  Register "ST1_PIX_IF_P2" {
    Offset:  0x006160
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00320008

    Bits "ST1_DPHFP" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "TBD"
    }
    Bits "ST1_DPHBP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "TBD"
    }
  }

  Register "ST1_PPT_UPDATE_CTL_P0" {
    Offset:  0x006164
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ST1_PPT_UP_EN1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
    Bits "ST1_PPT_UP_EN0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_DISP_MODE" {
    Offset:  0x006168
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000006

    Bits "ST1_VIDEO_MODE_SEL" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_DM" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "TBD"
    }
    Bits "ST1_RM" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "TBD"
    }
  }

  Register "ST1_RAM_TEST_P0" {
    Offset:  0x00616C
    Read Mask:   0x000003FF
    Write Mask:  0x000003FF
    Reset Value: 0x00000000

    Bits "ST1_T_ADDCNVOFF_RD" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_ADDCNVOFF_WT" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_TRPD_TM" {
      Position: 7..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_RAMOTRRD_AT_STR" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_RAMOADD_AT_STR" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_RAMD_AT_STR" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
  }

  Register "ST1_PIX_FUNC_TEST" {
    Offset:  0x006170
    Read Mask:   0x00000003
    Write Mask:  0x00000003
    Reset Value: 0x00000000

    Bits "ST1_TIG_PATH" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
    Bits "ST1_T_MODE_BURNIN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "RAM test setting (Stream1)"
    }
  }

  Register "LD_ICON_INDICATOR_P0" {
    Offset:  0x007000
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P1" {
    Offset:  0x007004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P2" {
    Offset:  0x007008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P3" {
    Offset:  0x00700C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR3" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P4" {
    Offset:  0x007010
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR4" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P5" {
    Offset:  0x007014
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR5" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P6" {
    Offset:  0x007018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR6" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P7" {
    Offset:  0x00701C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR7" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P8" {
    Offset:  0x007020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR8" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P9" {
    Offset:  0x007024
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR9" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P10" {
    Offset:  0x007028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR10" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P11" {
    Offset:  0x00702C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR11" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P12" {
    Offset:  0x007030
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR12" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P13" {
    Offset:  0x007034
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR13" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P14" {
    Offset:  0x007038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR14" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P15" {
    Offset:  0x00703C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR15" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P16" {
    Offset:  0x007040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR16" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P17" {
    Offset:  0x007044
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR17" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P18" {
    Offset:  0x007048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR18" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P19" {
    Offset:  0x00704C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR19" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P20" {
    Offset:  0x007050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR20" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P21" {
    Offset:  0x007054
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR21" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P22" {
    Offset:  0x007058
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR22" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P23" {
    Offset:  0x00705C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR23" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P24" {
    Offset:  0x007060
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR24" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P25" {
    Offset:  0x007064
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR25" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P26" {
    Offset:  0x007068
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR26" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P27" {
    Offset:  0x00706C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR27" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P28" {
    Offset:  0x007070
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR28" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P29" {
    Offset:  0x007074
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR29" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P30" {
    Offset:  0x007078
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR30" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P31" {
    Offset:  0x00707C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR31" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P32" {
    Offset:  0x007080
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR32" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P33" {
    Offset:  0x007084
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR33" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P34" {
    Offset:  0x007088
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR34" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P35" {
    Offset:  0x00708C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR35" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P36" {
    Offset:  0x007090
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR36" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P37" {
    Offset:  0x007094
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR37" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P38" {
    Offset:  0x007098
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR38" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P39" {
    Offset:  0x00709C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR39" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P40" {
    Offset:  0x0070A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR40" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P41" {
    Offset:  0x0070A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR41" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P42" {
    Offset:  0x0070A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR42" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P43" {
    Offset:  0x0070AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR43" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P44" {
    Offset:  0x0070B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR44" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P45" {
    Offset:  0x0070B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR45" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P46" {
    Offset:  0x0070B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR46" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P47" {
    Offset:  0x0070BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR47" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P48" {
    Offset:  0x0070C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR48" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P49" {
    Offset:  0x0070C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR49" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P50" {
    Offset:  0x0070C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR50" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P51" {
    Offset:  0x0070CC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR51" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P52" {
    Offset:  0x0070D0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR52" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P53" {
    Offset:  0x0070D4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR53" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P54" {
    Offset:  0x0070D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR54" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P55" {
    Offset:  0x0070DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR55" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P56" {
    Offset:  0x0070E0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR56" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P57" {
    Offset:  0x0070E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR57" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P58" {
    Offset:  0x0070E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR58" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P59" {
    Offset:  0x0070EC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR59" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P60" {
    Offset:  0x0070F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR60" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P61" {
    Offset:  0x0070F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR61" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P62" {
    Offset:  0x0070F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR62" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P63" {
    Offset:  0x0070FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR63" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P64" {
    Offset:  0x007100
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR64" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P65" {
    Offset:  0x007104
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR65" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P66" {
    Offset:  0x007108
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR66" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P67" {
    Offset:  0x00710C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR67" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P68" {
    Offset:  0x007110
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR68" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P69" {
    Offset:  0x007114
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR69" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P70" {
    Offset:  0x007118
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR70" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P71" {
    Offset:  0x00711C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR71" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P72" {
    Offset:  0x007120
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR72" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P73" {
    Offset:  0x007124
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR73" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P74" {
    Offset:  0x007128
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR74" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P75" {
    Offset:  0x00712C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR75" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P76" {
    Offset:  0x007130
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR76" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P77" {
    Offset:  0x007134
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR77" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P78" {
    Offset:  0x007138
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR78" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P79" {
    Offset:  0x00713C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR79" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P80" {
    Offset:  0x007140
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR80" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P81" {
    Offset:  0x007144
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR81" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P82" {
    Offset:  0x007148
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR82" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P83" {
    Offset:  0x00714C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR83" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P84" {
    Offset:  0x007150
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR84" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P85" {
    Offset:  0x007154
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR85" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P86" {
    Offset:  0x007158
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR86" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P87" {
    Offset:  0x00715C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR87" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P88" {
    Offset:  0x007160
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR88" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P89" {
    Offset:  0x007164
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR89" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P90" {
    Offset:  0x007168
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR90" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P91" {
    Offset:  0x00716C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR91" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P92" {
    Offset:  0x007170
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR92" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P93" {
    Offset:  0x007174
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR93" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P94" {
    Offset:  0x007178
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR94" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P95" {
    Offset:  0x00717C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR95" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P96" {
    Offset:  0x007180
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR96" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P97" {
    Offset:  0x007184
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR97" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P98" {
    Offset:  0x007188
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR98" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P99" {
    Offset:  0x00718C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR99" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P100" {
    Offset:  0x007190
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR100" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P101" {
    Offset:  0x007194
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR101" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P102" {
    Offset:  0x007198
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR102" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P103" {
    Offset:  0x00719C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR103" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P104" {
    Offset:  0x0071A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR104" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P105" {
    Offset:  0x0071A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR105" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P106" {
    Offset:  0x0071A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR106" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P107" {
    Offset:  0x0071AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR107" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P108" {
    Offset:  0x0071B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR108" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P109" {
    Offset:  0x0071B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR109" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P110" {
    Offset:  0x0071B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR110" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P111" {
    Offset:  0x0071BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR111" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P112" {
    Offset:  0x0071C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR112" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P113" {
    Offset:  0x0071C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR113" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P114" {
    Offset:  0x0071C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR114" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P115" {
    Offset:  0x0071CC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR115" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P116" {
    Offset:  0x0071D0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR116" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P117" {
    Offset:  0x0071D4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR117" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P118" {
    Offset:  0x0071D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR118" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P119" {
    Offset:  0x0071DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR119" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P120" {
    Offset:  0x0071E0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR120" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P121" {
    Offset:  0x0071E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR121" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P122" {
    Offset:  0x0071E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR122" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P123" {
    Offset:  0x0071EC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR123" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P124" {
    Offset:  0x0071F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR124" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P125" {
    Offset:  0x0071F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR125" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P126" {
    Offset:  0x0071F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR126" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "LD_ICON_INDICATOR_P127" {
    Offset:  0x0071FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "LD_TELL_TALE_AREA_INDICATOR127" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Common)"
    }
  }

  Register "ST0_DISPLAY_BRIGHTNESS" {
    Offset:  0x007200
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_DBV" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display Brightness setting (Stream0)"
    }
  }

  Register "ST1_DISPLAY_BRIGHTNESS" {
    Offset:  0x007204
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_DBV" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Display Brightness setting (Stream1)"
    }
  }

  Register "ST0_DISPLAY_BRIGHTNESS_STATUS" {
    Offset:  0x007208
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_RD_DBV" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Display Brightness status (Stream0)"
    }
  }

  Register "ST1_DISPLAY_BRIGHTNESS_STATUS" {
    Offset:  0x00720C
    Read Mask:   0x0000FFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_RD_DBV" {
      Position: 15..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Display Brightness status (Stream1)"
    }
  }

  Register "ST0_LD_FIFO_CTRL" {
    Offset:  0x007210
    Defines: "skip_regtest"
    Read Mask:   0x000087FF
    Write Mask:  0x000087FF
    Reset Value: 0x00000000

    Bits "ST0_LD_FIFO_POP" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO POP"
    }
    Bits "ST0_LD_BL_DTO_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO Data Out Select%%0A0: IP%%0A1: FIFO"
    }
    Bits "ST0_LD_FIFO_RST" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO Reset (ST0)"
    }
    Bits "ST0_LD_BL_CRC_ON" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DTO_ADD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_IP_OUTPUT" {
    Offset:  0x007214
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DTO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_FIFO_STATUS" {
    Offset:  0x007218
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_FIFO_OVERFLOW" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LED FIFO Overflow (ST0)"
    }
  }

  Register "ST0_LD_READ_STATUS0" {
    Offset:  0x00721C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_READ_STATUS0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_READ_STATUS1" {
    Offset:  0x007220
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_READ_STATUS1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_READ_STATUS2" {
    Offset:  0x007224
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_READ_STATUS2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_READ_STATUS3" {
    Offset:  0x007228
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST0_LD_READ_STATUS3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_CRC_READ" {
    Offset:  0x00722C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST0_LD_READ_CRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST1_LD_FIFO_CTRL" {
    Offset:  0x007230
    Read Mask:   0x000087FF
    Write Mask:  0x000087FF
    Reset Value: 0x00000000

    Bits "ST1_LD_FIFO_POP" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO POP"
      Defines:  "skip_regtest"
    }
    Bits "ST1_LD_BL_DTO_SEL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO Data Out Select%%0A0: IP%%0A1: FIFO"
    }
    Bits "ST1_LD_FIFO_RST" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "LED FIFO Reset (ST1)"
    }
    Bits "ST1_LD_BL_CRC_ON" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DTO_ADD" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_FIFO_STATUS" {
    Offset:  0x007234
    Read Mask:   0x00000001
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_FIFO_OVERFLOW" {
      Position: 0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "LED FIFO Overflow (ST1)"
    }
  }

  Register "ST1_LD_IP_OUTPUT" {
    Offset:  0x007238
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DTO" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_READ_STATUS0" {
    Offset:  0x00723C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_READ_STATUS0" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_READ_STATUS1" {
    Offset:  0x007240
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_READ_STATUS1" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_READ_STATUS2" {
    Offset:  0x007244
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_READ_STATUS2" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_READ_STATUS3" {
    Offset:  0x007248
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x00000000

    Bits "ST1_LD_READ_STATUS3" {
      Position: 31..0
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_CRC_READ" {
    Offset:  0x00724C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0xFFFFFFFF

    Bits "ST1_LD_READ_CRC" {
      Position: 31..0
      Type:     "R"
      Reset:    0xFFFFFFFF
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST0_DGAMMA_P0" {
    Offset:  0x008000
    Read Mask:   0x00000097
    Write Mask:  0x00000097
    Reset Value: 0x00000080

    Bits "ST0_GAM_8BIT_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GCSEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_X" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAMADJ" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P1" {
    Offset:  0x008004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P2" {
    Offset:  0x008008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM0_G_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT1_R_TS1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_R_TS1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P3" {
    Offset:  0x00800C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_TILT1_G_TS1" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_G_TS1" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_G_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P4" {
    Offset:  0x008010
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_B_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_B_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P5" {
    Offset:  0x008014
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FC

    Bits "ST0_TILT1_B_TS1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_B_TS1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_B_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P6" {
    Offset:  0x008018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P7" {
    Offset:  0x00801C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P8" {
    Offset:  0x008020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST0_GAM0_B_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P9" {
    Offset:  0x008024
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_BR1_B_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P10" {
    Offset:  0x008028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P11" {
    Offset:  0x00802C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P12" {
    Offset:  0x008030
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x000000FC

    Bits "ST0_GAM0_B_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P13" {
    Offset:  0x008034
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_GAM2_G_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_B_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P14" {
    Offset:  0x008038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P15" {
    Offset:  0x00803C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P16" {
    Offset:  0x008040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST0_GAM0_B_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P17" {
    Offset:  0x008044
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_BR1_B_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P18" {
    Offset:  0x008048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P19" {
    Offset:  0x00804C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P20" {
    Offset:  0x008050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST0_GAM0_B_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P21" {
    Offset:  0x008054
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_BR1_B_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P22" {
    Offset:  0x008058
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P23" {
    Offset:  0x00805C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P24" {
    Offset:  0x008060
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST0_GAM0_B_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P25" {
    Offset:  0x008064
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_BR1_B_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P26" {
    Offset:  0x008068
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P27" {
    Offset:  0x00806C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM1_G_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_G_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P28" {
    Offset:  0x008070
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST0_GAM0_B_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P29" {
    Offset:  0x008074
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_BR1_B_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_B_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P30" {
    Offset:  0x008078
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_R_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_R_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_R_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_R_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P31" {
    Offset:  0x00807C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST0_GAM0_G_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_G_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT1_R_TS8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_R_TS8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_R_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P32" {
    Offset:  0x008080
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST0_TILT1_G_TS8" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_G_TS8" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_G_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM2_G_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_G_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P33" {
    Offset:  0x008084
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_GAM2_B_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM1_B_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_GAM0_B_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR0_B_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_DGAMMA_P34" {
    Offset:  0x008088
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FC

    Bits "ST0_TILT1_B_TS8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_TILT0_B_TS8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
    Bits "ST0_BR1_B_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P0" {
    Offset:  0x00808C
    Read Mask:   0xFFFFFFFD
    Write Mask:  0xFFFFFFFD
    Reset Value: 0xFCFCFC1C

    Bits "ST0_W_POINT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_W_POINT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_W_POINT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_W_X4" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_W_X2" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_X2" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_CSM_HI_LIM" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_CSM_LOW_LIM" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR_MIX" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_CSM_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P1" {
    Offset:  0x008090
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_G_POINT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_R_POINT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_R_POINT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_R_POINT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P2" {
    Offset:  0x008094
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_B_POINT_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_B_POINT_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_G_POINT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_G_POINT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P3" {
    Offset:  0x008098
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_C_POINT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_C_POINT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_C_POINT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_B_POINT_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P4" {
    Offset:  0x00809C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_Y_POINT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_M_POINT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_M_POINT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_M_POINT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P5" {
    Offset:  0x0080A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR0_BEF_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR0_BEF_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_Y_POINT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_Y_POINT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P6" {
    Offset:  0x0080A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR0_AFT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR0_AFT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR0_AFT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR0_BEF_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P7" {
    Offset:  0x0080A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR1_BEF_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR1_BEF_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR1_BEF_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR0_AREA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P8" {
    Offset:  0x0080AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR1_AREA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR1_AFT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR1_AFT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR1_AFT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P9" {
    Offset:  0x0080B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR2_AFT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_BEF_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_BEF_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_BEF_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P10" {
    Offset:  0x0080B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR3_BEF_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_AREA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_AFT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR2_AFT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P11" {
    Offset:  0x0080B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR3_AFT_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR3_AFT_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR3_BEF_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR3_BEF_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P12" {
    Offset:  0x0080BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR4_BEF_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR4_BEF_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR3_AREA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR3_AFT_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P13" {
    Offset:  0x0080C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR4_AFT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR4_AFT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR4_AFT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR4_BEF_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P14" {
    Offset:  0x0080C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR5_BEF_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR5_BEF_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR5_BEF_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR4_AREA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P15" {
    Offset:  0x0080C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_SEL_COLOR5_AREA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR5_AFT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR5_AFT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_SEL_COLOR5_AFT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_CE_P16" {
    Offset:  0x0080CC
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "ST0_CSM_DITHER_KIND" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
    Bits "ST0_CSM_FRC_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P0" {
    Offset:  0x0080D0
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_CMB" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P1" {
    Offset:  0x0080D4
    Read Mask:   0x0000ACF3
    Write Mask:  0x0000ACF3
    Reset Value: 0x00000000

    Bits "ST0_LOCAL_LED" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BCTRL" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DD" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LOCAL_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SRE_ON" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SRE" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_C1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_C0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P2" {
    Offset:  0x0080D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE193D57

    Bits "ST0_LO_CR_INI1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI1" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_IMAGE1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BL_PERCENT1" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x0000002B
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_BL1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P3" {
    Offset:  0x0080DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A0A1E

    Bits "ST0_BR_MID_INI1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_SET1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P4" {
    Offset:  0x0080E0
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST0_BR_MID1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P5" {
    Offset:  0x0080E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE283D6F

    Bits "ST0_LO_CR_INI2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000028
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI2" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_IMAGE2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BL_PERCENT2" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000037
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_BL2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P6" {
    Offset:  0x0080E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A143C

    Bits "ST0_BR_MID_INI2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_SET2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000003C
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P7" {
    Offset:  0x0080EC
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST0_BR_MID2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P8" {
    Offset:  0x0080F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE4133B5

    Bits "ST0_LO_CR_INI3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000041
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI3" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_IMAGE3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BL_PERCENT3" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x0000005A
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_AUTO_BL3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P9" {
    Offset:  0x0080F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A2364

    Bits "ST0_BR_MID_INI3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000023
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_SET3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000064
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P10" {
    Offset:  0x0080F8
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST0_BR_MID3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P11" {
    Offset:  0x0080FC
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0x1FC32644

    Bits "ST0_LO_CR_SET4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_INI4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000026
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI4" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000022
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P12" {
    Offset:  0x008100
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xC0030619

    Bits "ST0_BR_MID4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000C0
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_MID_INI4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P13" {
    Offset:  0x008104
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00100000

    Bits "ST0_DKSATU_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_SET1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_INI1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P14" {
    Offset:  0x008108
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0x52C34C32

    Bits "ST0_LO_CR_SET5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000052
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_INI5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000004C
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI5" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P15" {
    Offset:  0x00810C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xF2031F32

    Bits "ST0_BR_MID5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000F2
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_MID_INI5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P16" {
    Offset:  0x008110
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00130000

    Bits "ST0_DKSATU_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000013
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_SET2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_INI2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P17" {
    Offset:  0x008114
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0xAAC36824

    Bits "ST0_LO_CR_SET6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000AA
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LO_CR_INI6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_SET6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000068
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_INI6" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000012
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P18" {
    Offset:  0x008118
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF03323F

    Bits "ST0_BR_MID6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_MID_INI6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DKCR_SET6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_GL_CR_SET6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P19" {
    Offset:  0x00811C
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00250000

    Bits "ST0_DKSATU_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000025
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_SET3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_SATU_INI3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P20" {
    Offset:  0x008120
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "ST0_IMG_DIM_TH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_IMG_DIM_ADD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_IMG_DIM" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P21" {
    Offset:  0x008124
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "ST0_BL_DIM_TH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_BL_DIM_ADD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_BL_DIM" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P22" {
    Offset:  0x008128
    Read Mask:   0xFFFFFFF8
    Write Mask:  0xFFFFFFF8
    Reset Value: 0x04000458

    Bits "ST0_PWM_PERIOD_UP" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_CYCLE" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_DIV" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_DITH_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_MODE_DIM" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_CABC_PTLON" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P23" {
    Offset:  0x00812C
    Read Mask:   0x00DFF7FF
    Write Mask:  0x00DFF7FF
    Reset Value: 0x00004204

    Bits "ST0_LEDPWMPOL" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWMWM" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LEDPWMFIX" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_BIT_LENGTH" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_FRC_ON" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_METHOD_DOWN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_METHOD_UP" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_PWM_PERIOD_DOWN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P24" {
    Offset:  0x008130
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00404000

    Bits "ST0_DARK_INTENSITY" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DARK_SATURATION_PLUS" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DBV_MAP_SEL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_APL_MAX_TEST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DITHER_KIND" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_DBV_FILTER" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P25" {
    Offset:  0x008134
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00808080

    Bits "ST0_BL_AREA_RATIO" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_CR_AREA_RATIO" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_BR_AREA_RATIO" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P26" {
    Offset:  0x008138
    Read Mask:   0xF31F3773
    Write Mask:  0xF31F3773
    Reset Value: 0x80080002

    Bits "ST0_LD_AUTO_CLK_ON" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_CNT_CLK_ON" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_CLK_ON" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_HISTL_CLK_ON" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_TRANSFER_MODE" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACCUMULATOR_OFFSET_SELECT" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_HRF_NOISE_REDUCTION" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_EDGE_COEFF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_HRF_THRESHOLD" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_COEFF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_10BIT_INPUT_ON" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_MAXAPL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P27" {
    Offset:  0x00813C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST0_LD_TR0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P28" {
    Offset:  0x008140
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST0_LD_TR1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P29" {
    Offset:  0x008144
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST0_LD_TR2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P30" {
    Offset:  0x008148
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_XSIZE_END" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_XSIZE_START" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P31" {
    Offset:  0x00814C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_YBLK" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_XBLK" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_XSIZE_STEP" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P32" {
    Offset:  0x008150
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_YSIZE_STEP" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_YSIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P33" {
    Offset:  0x008154
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA0" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P34" {
    Offset:  0x008158
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA1" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P35" {
    Offset:  0x00815C
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA2" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P36" {
    Offset:  0x008160
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA3" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P37" {
    Offset:  0x008164
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NY_AREA1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NY_AREA0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P38" {
    Offset:  0x008168
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NY_AREA3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NY_AREA2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P39" {
    Offset:  0x00816C
    Read Mask:   0x003FFFFF
    Write Mask:  0x003FFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA_ALL" {
      Position: 21..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P40" {
    Offset:  0x008170
    Read Mask:   0xF307FFFF
    Write Mask:  0xF307FFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_EDGE_REFLECTION_ON" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_FILTER_ON" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_TYPE" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_MIN" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_MAX" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P41" {
    Offset:  0x008174
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_V1H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V1H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V1H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V1H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P42" {
    Offset:  0x008178
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_V2H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V2H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V2H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V2H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P43" {
    Offset:  0x00817C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_V3H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V3H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V3H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V3H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P44" {
    Offset:  0x008180
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_V4H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V4H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V4H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_DIRECTIVITY_V4H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P45" {
    Offset:  0x008184
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST0_LD_DIRECTIVITY_OFFSET" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P46" {
    Offset:  0x008188
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00000000

    Bits "ST0_LD_AREA_CALC_RTO_MA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_AREA_CALC_OFS" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P47" {
    Offset:  0x00818C
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00000000

    Bits "ST0_LD_DEVIATION" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_CNR_CALC_RATIO" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P48" {
    Offset:  0x008190
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST0_LD_HENSA_SUBSTITUTION" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_APL_SUBSTITUTION" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P49" {
    Offset:  0x008194
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P50" {
    Offset:  0x008198
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P51" {
    Offset:  0x00819C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P52" {
    Offset:  0x0081A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P53" {
    Offset:  0x0081A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P54" {
    Offset:  0x0081A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P55" {
    Offset:  0x0081AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P56" {
    Offset:  0x0081B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_DATA14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P57" {
    Offset:  0x0081B4
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_BL_DATA16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P58" {
    Offset:  0x0081B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_ACL_DATA2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA0" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_PERCENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P59" {
    Offset:  0x0081BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_ACL_DATA6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P60" {
    Offset:  0x0081C0
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_ACL_DATA8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_ACL_DATA7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P61" {
    Offset:  0x0081C4
    Read Mask:   0xFF01FF01
    Write Mask:  0xFF01FF01
    Reset Value: 0x00000000

    Bits "ST0_LD_TELL_TALE_HENSA_ALL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_HENSA_ALL_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_APL_ALL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_APL_ALL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P62" {
    Offset:  0x0081C8
    Read Mask:   0xFF01FF01
    Write Mask:  0xFF01FF01
    Reset Value: 0x00000000

    Bits "ST0_LD_TELL_TALE_HENSA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_HENSA_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_APL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_APL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P63" {
    Offset:  0x0081CC
    Read Mask:   0xFFFF0001
    Write Mask:  0xFFFF0001
    Reset Value: 0x00000000

    Bits "ST0_LD_TELL_TALE_LED_VALUE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_TELL_TALE_LED_VALUE_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P64" {
    Offset:  0x0081D0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_XDIV1" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_XDIV0" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P65" {
    Offset:  0x0081D4
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_YDIV1" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_YDIV0" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P66" {
    Offset:  0x0081D8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_EDGE_COEFF_TOP_BOTTOM" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_EDGE_COEFF_LEFT_TOP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P67" {
    Offset:  0x0081DC
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_EDGE_COEFF_LEFT_RIGHT" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_EDGE_COEFF_RIGHT_TOP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P68" {
    Offset:  0x0081E0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_EDGE_COEFF_LEFT_BOTTOM" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_EDGE_COEFF_CENTER" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P69" {
    Offset:  0x0081E4
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST0_LD_EDGE_COEFF_RIGHT_BOTTOM" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P70" {
    Offset:  0x0081E8
    Read Mask:   0xFFFF73B9
    Write Mask:  0xFFFF73B9
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_RAM_BANK_POINTER" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_RAM_BANK_MODE" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_INT_MODE" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_COEFF_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_HORIZONTAL_SWAP_ON" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_VERTICAL_SWAP_ON" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_EDGE_COEFF_ON" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_BL_COLLECT_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P71" {
    Offset:  0x0081EC
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_RAM_BANK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P72" {
    Offset:  0x0081F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P73" {
    Offset:  0x0081F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P74" {
    Offset:  0x0081F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P75" {
    Offset:  0x0081FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P76" {
    Offset:  0x008200
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P77" {
    Offset:  0x008204
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P78" {
    Offset:  0x008208
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P79" {
    Offset:  0x00820C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P80" {
    Offset:  0x008210
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER17" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P81" {
    Offset:  0x008214
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER19" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER18" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P82" {
    Offset:  0x008218
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER21" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER20" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P83" {
    Offset:  0x00821C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER23" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER22" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P84" {
    Offset:  0x008220
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER25" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER24" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P85" {
    Offset:  0x008224
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER27" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER26" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P86" {
    Offset:  0x008228
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER29" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER28" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P87" {
    Offset:  0x00822C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER31" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER30" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P88" {
    Offset:  0x008230
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER33" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER32" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P89" {
    Offset:  0x008234
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER35" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER34" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P90" {
    Offset:  0x008238
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER37" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER36" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P91" {
    Offset:  0x00823C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER39" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER38" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P92" {
    Offset:  0x008240
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER41" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER40" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P93" {
    Offset:  0x008244
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER43" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER42" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P94" {
    Offset:  0x008248
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER45" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER44" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P95" {
    Offset:  0x00824C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER47" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER46" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P96" {
    Offset:  0x008250
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER49" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER48" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P97" {
    Offset:  0x008254
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER51" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER50" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P98" {
    Offset:  0x008258
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER53" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER52" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P99" {
    Offset:  0x00825C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER55" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER54" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P100" {
    Offset:  0x008260
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER57" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER56" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P101" {
    Offset:  0x008264
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER59" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER58" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P102" {
    Offset:  0x008268
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER61" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER60" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P103" {
    Offset:  0x00826C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_Y_POINTER63" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_Y_POINTER62" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P104" {
    Offset:  0x008270
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P105" {
    Offset:  0x008274
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P106" {
    Offset:  0x008278
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P107" {
    Offset:  0x00827C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P108" {
    Offset:  0x008280
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P109" {
    Offset:  0x008284
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P110" {
    Offset:  0x008288
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P111" {
    Offset:  0x00828C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P112" {
    Offset:  0x008290
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS17" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P113" {
    Offset:  0x008294
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS19" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS18" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P114" {
    Offset:  0x008298
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS21" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS20" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P115" {
    Offset:  0x00829C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS23" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS22" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P116" {
    Offset:  0x0082A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS25" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS24" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P117" {
    Offset:  0x0082A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS27" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS26" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P118" {
    Offset:  0x0082A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS29" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS28" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P119" {
    Offset:  0x0082AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS31" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS30" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P120" {
    Offset:  0x0082B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS33" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS32" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P121" {
    Offset:  0x0082B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS35" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS34" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P122" {
    Offset:  0x0082B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS37" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS36" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P123" {
    Offset:  0x0082BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS39" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS38" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P124" {
    Offset:  0x0082C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS41" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS40" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P125" {
    Offset:  0x0082C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS43" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS42" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P126" {
    Offset:  0x0082C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS45" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS44" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P127" {
    Offset:  0x0082CC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS47" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS46" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P128" {
    Offset:  0x0082D0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS49" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS48" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P129" {
    Offset:  0x0082D4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS51" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS50" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P130" {
    Offset:  0x0082D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS53" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS52" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P131" {
    Offset:  0x0082DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS55" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS54" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P132" {
    Offset:  0x0082E0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS57" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS56" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P133" {
    Offset:  0x0082E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS59" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS58" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P134" {
    Offset:  0x0082E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS61" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS60" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P135" {
    Offset:  0x0082EC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_LED_OFFSET_ADDRESS63" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_LED_OFFSET_ADDRESS62" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P136" {
    Offset:  0x0082F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P137" {
    Offset:  0x0082F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P138" {
    Offset:  0x0082F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS11" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS10" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS9" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P139" {
    Offset:  0x0082FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS15" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS14" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS13" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS12" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P140" {
    Offset:  0x008300
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS19" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS18" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS17" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS16" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P141" {
    Offset:  0x008304
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS23" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS22" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS21" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS20" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P142" {
    Offset:  0x008308
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS27" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS26" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS25" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS24" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P143" {
    Offset:  0x00830C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS31" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS30" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS29" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS28" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P144" {
    Offset:  0x008310
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS35" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS34" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS33" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS32" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P145" {
    Offset:  0x008314
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS39" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS38" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS37" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS36" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P146" {
    Offset:  0x008318
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS43" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS42" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS41" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS40" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P147" {
    Offset:  0x00831C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS47" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS46" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS45" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS44" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P148" {
    Offset:  0x008320
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS51" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS50" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS49" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS48" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P149" {
    Offset:  0x008324
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS55" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS54" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS53" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS52" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P150" {
    Offset:  0x008328
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS59" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS58" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS57" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS56" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P151" {
    Offset:  0x00832C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_NUM_OF_LEDS63" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS62" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS61" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
    Bits "ST0_LD_NUM_OF_LEDS60" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream0)"
    }
  }

  Register "ST0_LD_P152" {
    Offset:  0x008330
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST0_LD_PANEL_OUTLINE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P153" {
    Offset:  0x008334
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM00" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC00" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P154" {
    Offset:  0x008350
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P155" {
    Offset:  0x008354
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P156" {
    Offset:  0x008358
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM01" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC01" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P157" {
    Offset:  0x00835C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P158" {
    Offset:  0x008360
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P159" {
    Offset:  0x008364
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM02" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC02" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P160" {
    Offset:  0x008368
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P161" {
    Offset:  0x00836C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P162" {
    Offset:  0x008370
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM03" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC03" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P163" {
    Offset:  0x008374
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P164" {
    Offset:  0x008378
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P165" {
    Offset:  0x00837C
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM04" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC04" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P166" {
    Offset:  0x008380
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P167" {
    Offset:  0x008384
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P168" {
    Offset:  0x008388
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM05" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC05" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P169" {
    Offset:  0x00838C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P170" {
    Offset:  0x008390
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P171" {
    Offset:  0x008394
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM06" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC06" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P172" {
    Offset:  0x008398
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P173" {
    Offset:  0x00839C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P174" {
    Offset:  0x0083A0
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_SYM07" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SWC07" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_SRT07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P175" {
    Offset:  0x0083A4
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_MID07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_MID07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P176" {
    Offset:  0x0083A8
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST0_LD_PANEL_OUTLINE_END07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_PANEL_OUTLINE_END07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P177" {
    Offset:  0x0083AC
    Read Mask:   0x00FFFF01
    Write Mask:  0x00FFFF01
    Reset Value: 0x00000000

    Bits "ST0_LD_SHAPE_Y_ZONE_NUM" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_X_ZONE_NUM" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_IMAGE_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P178" {
    Offset:  0x0083B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST0_LD_SHAPE_LUT3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_LUT2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_LUT1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_LUT0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P179" {
    Offset:  0x0083B4
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST0_LD_SHAPE_Y_ZONE_SIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_X_ZONE_SIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST0_LD_P180" {
    Offset:  0x0083B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST0_LD_SHAPE_Y_DIV" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
    Bits "ST0_LD_SHAPE_X_DIV" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream0)"
    }
  }

  Register "ST1_DGAMMA_P0" {
    Offset:  0x009000
    Read Mask:   0x00000097
    Write Mask:  0x00000097
    Reset Value: 0x00000080

    Bits "ST1_GAM_8BIT_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GCSEL" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_X" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAMADJ" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P1" {
    Offset:  0x009004
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P2" {
    Offset:  0x009008
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM0_G_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT1_R_TS1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_R_TS1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P3" {
    Offset:  0x00900C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_TILT1_G_TS1" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_G_TS1" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_G_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P4" {
    Offset:  0x009010
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_B_TS1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_B_TS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P5" {
    Offset:  0x009014
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FC

    Bits "ST1_TILT1_B_TS1" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_B_TS1" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_B_TS1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P6" {
    Offset:  0x009018
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P7" {
    Offset:  0x00901C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P8" {
    Offset:  0x009020
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST1_GAM0_B_TS2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P9" {
    Offset:  0x009024
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_BR1_B_TS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P10" {
    Offset:  0x009028
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P11" {
    Offset:  0x00902C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P12" {
    Offset:  0x009030
    Read Mask:   0xFFFF00FF
    Write Mask:  0xFFFF00FF
    Reset Value: 0x000000FC

    Bits "ST1_GAM0_B_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P13" {
    Offset:  0x009034
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_GAM2_G_TS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_B_TS3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P14" {
    Offset:  0x009038
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P15" {
    Offset:  0x00903C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P16" {
    Offset:  0x009040
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST1_GAM0_B_TS4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P17" {
    Offset:  0x009044
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_BR1_B_TS4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P18" {
    Offset:  0x009048
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P19" {
    Offset:  0x00904C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P20" {
    Offset:  0x009050
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST1_GAM0_B_TS5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P21" {
    Offset:  0x009054
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_BR1_B_TS5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P22" {
    Offset:  0x009058
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P23" {
    Offset:  0x00905C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P24" {
    Offset:  0x009060
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST1_GAM0_B_TS6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P25" {
    Offset:  0x009064
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_BR1_B_TS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P26" {
    Offset:  0x009068
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P27" {
    Offset:  0x00906C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM1_G_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_G_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P28" {
    Offset:  0x009070
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x0000FC00

    Bits "ST1_GAM0_B_TS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P29" {
    Offset:  0x009074
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_BR1_B_TS7" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_B_TS7" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P30" {
    Offset:  0x009078
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_R_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_R_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_R_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_R_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P31" {
    Offset:  0x00907C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x000000FC

    Bits "ST1_GAM0_G_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_G_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT1_R_TS8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_R_TS8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_R_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P32" {
    Offset:  0x009080
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00FC0000

    Bits "ST1_TILT1_G_TS8" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_G_TS8" {
      Position: 27..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_G_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM2_G_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_G_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P33" {
    Offset:  0x009084
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_GAM2_B_TS8" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM1_B_TS8" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_GAM0_B_TS8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR0_B_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_DGAMMA_P34" {
    Offset:  0x009088
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x000000FC

    Bits "ST1_TILT1_B_TS8" {
      Position: 15..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_TILT0_B_TS8" {
      Position: 11..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
    Bits "ST1_BR1_B_TS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Digital Gamma IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P0" {
    Offset:  0x00908C
    Read Mask:   0xFFFFFFFD
    Write Mask:  0xFFFFFFFD
    Reset Value: 0xFCFCFC1C

    Bits "ST1_W_POINT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_W_POINT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_W_POINT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FC
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_W_X4" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_W_X2" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_X2" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_CSM_HI_LIM" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_CSM_LOW_LIM" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR_MIX" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_CSM_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P1" {
    Offset:  0x009090
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_G_POINT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_R_POINT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_R_POINT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_R_POINT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P2" {
    Offset:  0x009094
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_B_POINT_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_B_POINT_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_G_POINT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_G_POINT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P3" {
    Offset:  0x009098
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_C_POINT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_C_POINT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_C_POINT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_B_POINT_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P4" {
    Offset:  0x00909C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_Y_POINT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_M_POINT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_M_POINT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_M_POINT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P5" {
    Offset:  0x0090A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR0_BEF_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR0_BEF_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_Y_POINT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_Y_POINT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P6" {
    Offset:  0x0090A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR0_AFT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR0_AFT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR0_AFT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR0_BEF_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P7" {
    Offset:  0x0090A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR1_BEF_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR1_BEF_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR1_BEF_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR0_AREA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P8" {
    Offset:  0x0090AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR1_AREA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR1_AFT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR1_AFT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR1_AFT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P9" {
    Offset:  0x0090B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR2_AFT_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_BEF_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_BEF_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_BEF_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P10" {
    Offset:  0x0090B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR3_BEF_R" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_AREA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_AFT_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR2_AFT_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P11" {
    Offset:  0x0090B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR3_AFT_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR3_AFT_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR3_BEF_B" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR3_BEF_G" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P12" {
    Offset:  0x0090BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR4_BEF_G" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR4_BEF_R" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR3_AREA" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR3_AFT_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P13" {
    Offset:  0x0090C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR4_AFT_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR4_AFT_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR4_AFT_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR4_BEF_B" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P14" {
    Offset:  0x0090C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR5_BEF_B" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR5_BEF_G" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR5_BEF_R" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR4_AREA" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P15" {
    Offset:  0x0090C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_SEL_COLOR5_AREA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR5_AFT_B" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR5_AFT_G" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_SEL_COLOR5_AFT_R" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_CE_P16" {
    Offset:  0x0090CC
    Read Mask:   0x00000007
    Write Mask:  0x00000007
    Reset Value: 0x00000000

    Bits "ST1_CSM_DITHER_KIND" {
      Position: 2..1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
    Bits "ST1_CSM_FRC_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Color Enhancement IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P0" {
    Offset:  0x0090D0
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_CMB" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P1" {
    Offset:  0x0090D4
    Read Mask:   0x0000ACF3
    Write Mask:  0x0000ACF3
    Reset Value: 0x00000000

    Bits "ST1_LOCAL_LED" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BCTRL" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DD" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BL" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LOCAL_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SRE_ON" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SRE" {
      Position: 5..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_C1" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_C0" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P2" {
    Offset:  0x0090D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE193D57

    Bits "ST1_LO_CR_INI1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI1" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_IMAGE1" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BL_PERCENT1" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x0000002B
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_BL1" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P3" {
    Offset:  0x0090DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A0A1E

    Bits "ST1_BR_MID_INI1" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_SET1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P4" {
    Offset:  0x0090E0
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST1_BR_MID1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P5" {
    Offset:  0x0090E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE283D6F

    Bits "ST1_LO_CR_INI2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000028
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI2" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x0000001E
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_IMAGE2" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BL_PERCENT2" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000037
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_BL2" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P6" {
    Offset:  0x0090E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A143C

    Bits "ST1_BR_MID_INI2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000014
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_SET2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000003C
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P7" {
    Offset:  0x0090EC
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST1_BR_MID2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P8" {
    Offset:  0x0090F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xBE4133B5

    Bits "ST1_LO_CR_INI3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000BE
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000041
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI3" {
      Position: 15..9
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_IMAGE3" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BL_PERCENT3" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x0000005A
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_AUTO_BL3" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P9" {
    Offset:  0x0090F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x030A2364

    Bits "ST1_BR_MID_INI3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x0000000A
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000023
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_SET3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000064
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P10" {
    Offset:  0x0090F8
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST1_BR_MID3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P11" {
    Offset:  0x0090FC
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0x1FC32644

    Bits "ST1_LO_CR_SET4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_INI4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000026
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI4" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000022
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P12" {
    Offset:  0x009100
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xC0030619

    Bits "ST1_BR_MID4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000C0
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_MID_INI4" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000006
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P13" {
    Offset:  0x009104
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00100000

    Bits "ST1_DKSATU_SET1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000010
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_SET1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_INI1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P14" {
    Offset:  0x009108
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0x52C34C32

    Bits "ST1_LO_CR_SET5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000052
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_INI5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000004C
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI5" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000019
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P15" {
    Offset:  0x00910C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xF2031F32

    Bits "ST1_BR_MID5" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000F2
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_MID_INI5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x0000001F
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET5" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P16" {
    Offset:  0x009110
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00130000

    Bits "ST1_DKSATU_SET2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000013
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_SET2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_INI2" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P17" {
    Offset:  0x009114
    Read Mask:   0xFFFFFFFE
    Write Mask:  0xFFFFFFFE
    Reset Value: 0xAAC36824

    Bits "ST1_LO_CR_SET6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000AA
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LO_CR_INI6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000C3
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_SET6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000068
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_INI6" {
      Position: 7..1
      Type:     "RW"
      Reset:    0x00000012
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P18" {
    Offset:  0x009118
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFF03323F

    Bits "ST1_BR_MID6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_MID_INI6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000003
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DKCR_SET6" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000032
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_GL_CR_SET6" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x0000003F
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P19" {
    Offset:  0x00911C
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00250000

    Bits "ST1_DKSATU_SET3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000025
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_SET3" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_SATU_INI3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P20" {
    Offset:  0x009120
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "ST1_IMG_DIM_TH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_IMG_DIM_ADD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_IMG_DIM" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P21" {
    Offset:  0x009124
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00000000

    Bits "ST1_BL_DIM_TH" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_BL_DIM_ADD" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_BL_DIM" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P22" {
    Offset:  0x009128
    Read Mask:   0xFFFFFFF8
    Write Mask:  0xFFFFFFF8
    Reset Value: 0x04000458

    Bits "ST1_PWM_PERIOD_UP" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_CYCLE" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_DIV" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_DITH_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_MODE_DIM" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000005
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_CABC_PTLON" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P23" {
    Offset:  0x00912C
    Read Mask:   0x00DFF7FF
    Write Mask:  0x00DFF7FF
    Reset Value: 0x00004204

    Bits "ST1_LEDPWMPOL" {
      Position: 23
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWMWM" {
      Position: 22
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LEDPWMFIX" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_BIT_LENGTH" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_FRC_ON" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_METHOD_DOWN" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_METHOD_UP" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000002
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_PWM_PERIOD_DOWN" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000004
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P24" {
    Offset:  0x009130
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00404000

    Bits "ST1_DARK_INTENSITY" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DARK_SATURATION_PLUS" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000040
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DBV_MAP_SEL" {
      Position: 7..6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_APL_MAX_TEST" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DITHER_KIND" {
      Position: 4..3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_DBV_FILTER" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P25" {
    Offset:  0x009134
    Read Mask:   0x00FFFFFF
    Write Mask:  0x00FFFFFF
    Reset Value: 0x00808080

    Bits "ST1_BL_AREA_RATIO" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_CR_AREA_RATIO" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_BR_AREA_RATIO" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000080
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P26" {
    Offset:  0x009138
    Read Mask:   0xF31F3773
    Write Mask:  0xF31F3773
    Reset Value: 0x80080002

    Bits "ST1_LD_AUTO_CLK_ON" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_CNT_CLK_ON" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_CLK_ON" {
      Position: 29
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_HISTL_CLK_ON" {
      Position: 28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_TRANSFER_MODE" {
      Position: 25..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACCUMULATOR_OFFSET_SELECT" {
      Position: 20
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_HRF_NOISE_REDUCTION" {
      Position: 19..16
      Type:     "RW"
      Reset:    0x00000008
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_EDGE_COEFF_RANGE" {
      Position: 13..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_HRF_THRESHOLD" {
      Position: 10..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_COEFF_RANGE" {
      Position: 6..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_10BIT_INPUT_ON" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000001
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_MAXAPL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P27" {
    Offset:  0x00913C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST1_LD_TR0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P28" {
    Offset:  0x009140
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST1_LD_TR1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P29" {
    Offset:  0x009144
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x80800000

    Bits "ST1_LD_TR2" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x80800000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P30" {
    Offset:  0x009148
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_XSIZE_END" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_XSIZE_START" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P31" {
    Offset:  0x00914C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_YBLK" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_XBLK" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_XSIZE_STEP" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P32" {
    Offset:  0x009150
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_YSIZE_STEP" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_YSIZE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P33" {
    Offset:  0x009154
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA0" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P34" {
    Offset:  0x009158
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA1" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P35" {
    Offset:  0x00915C
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA2" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P36" {
    Offset:  0x009160
    Read Mask:   0x007FFFFF
    Write Mask:  0x007FFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA3" {
      Position: 22..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P37" {
    Offset:  0x009164
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NY_AREA1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NY_AREA0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P38" {
    Offset:  0x009168
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NY_AREA3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NY_AREA2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P39" {
    Offset:  0x00916C
    Read Mask:   0x003FFFFF
    Write Mask:  0x003FFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA_ALL" {
      Position: 21..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P40" {
    Offset:  0x009170
    Read Mask:   0xF307FFFF
    Write Mask:  0xF307FFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT" {
      Position: 31..28
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_EDGE_REFLECTION_ON" {
      Position: 25
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_FILTER_ON" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_TYPE" {
      Position: 18..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_MIN" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_MAX" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P41" {
    Offset:  0x009174
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_V1H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V1H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V1H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V1H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P42" {
    Offset:  0x009178
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_V2H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V2H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V2H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V2H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P43" {
    Offset:  0x00917C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_V3H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V3H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V3H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V3H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P44" {
    Offset:  0x009180
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_V4H4" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V4H3" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V4H2" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_DIRECTIVITY_V4H1" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P45" {
    Offset:  0x009184
    Read Mask:   0x000000FF
    Write Mask:  0x000000FF
    Reset Value: 0x00000000

    Bits "ST1_LD_DIRECTIVITY_OFFSET" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P46" {
    Offset:  0x009188
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00000000

    Bits "ST1_LD_AREA_CALC_RTO_MA" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_AREA_CALC_OFS" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P47" {
    Offset:  0x00918C
    Read Mask:   0x00FF00FF
    Write Mask:  0x00FF00FF
    Reset Value: 0x00000000

    Bits "ST1_LD_DEVIATION" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_CNR_CALC_RATIO" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P48" {
    Offset:  0x009190
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST1_LD_HENSA_SUBSTITUTION" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_APL_SUBSTITUTION" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P49" {
    Offset:  0x009194
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P50" {
    Offset:  0x009198
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P51" {
    Offset:  0x00919C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P52" {
    Offset:  0x0091A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P53" {
    Offset:  0x0091A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P54" {
    Offset:  0x0091A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P55" {
    Offset:  0x0091AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P56" {
    Offset:  0x0091B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_DATA14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P57" {
    Offset:  0x0091B4
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_BL_DATA16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P58" {
    Offset:  0x0091B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_ACL_DATA2" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA1" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA0" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_PERCENT" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P59" {
    Offset:  0x0091BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_ACL_DATA6" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA5" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA4" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA3" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P60" {
    Offset:  0x0091C0
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_ACL_DATA8" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_ACL_DATA7" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P61" {
    Offset:  0x0091C4
    Read Mask:   0xFF01FF01
    Write Mask:  0xFF01FF01
    Reset Value: 0x00000000

    Bits "ST1_LD_TELL_TALE_HENSA_ALL" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_HENSA_ALL_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_APL_ALL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_APL_ALL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P62" {
    Offset:  0x0091C8
    Read Mask:   0xFF01FF01
    Write Mask:  0xFF01FF01
    Reset Value: 0x00000000

    Bits "ST1_LD_TELL_TALE_HENSA" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_HENSA_ON" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_APL" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_APL_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P63" {
    Offset:  0x0091CC
    Read Mask:   0xFFFF0001
    Write Mask:  0xFFFF0001
    Reset Value: 0x00000000

    Bits "ST1_LD_TELL_TALE_LED_VALUE" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_TELL_TALE_LED_VALUE_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P64" {
    Offset:  0x0091D0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_XDIV1" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_XDIV0" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P65" {
    Offset:  0x0091D4
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_YDIV1" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_YDIV0" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P66" {
    Offset:  0x0091D8
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_EDGE_COEFF_TOP_BOTTOM" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_EDGE_COEFF_LEFT_TOP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P67" {
    Offset:  0x0091DC
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_EDGE_COEFF_LEFT_RIGHT" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_EDGE_COEFF_RIGHT_TOP" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P68" {
    Offset:  0x0091E0
    Read Mask:   0x0FFF0FFF
    Write Mask:  0x0FFF0FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_EDGE_COEFF_LEFT_BOTTOM" {
      Position: 27..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_EDGE_COEFF_CENTER" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P69" {
    Offset:  0x0091E4
    Read Mask:   0x00000FFF
    Write Mask:  0x00000FFF
    Reset Value: 0x00000000

    Bits "ST1_LD_EDGE_COEFF_RIGHT_BOTTOM" {
      Position: 11..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P70" {
    Offset:  0x0091E8
    Read Mask:   0xFFFF73B9
    Write Mask:  0xFFFF73B9
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_RAM_BANK_POINTER" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_RAM_BANK_MODE" {
      Position: 14..12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_INT_MODE" {
      Position: 9..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_COEFF_ON" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_HORIZONTAL_SWAP_ON" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_VERTICAL_SWAP_ON" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_EDGE_COEFF_ON" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_BL_COLLECT_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P71" {
    Offset:  0x0091EC
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_RAM_BANK" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P72" {
    Offset:  0x0091F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P73" {
    Offset:  0x0091F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P74" {
    Offset:  0x0091F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P75" {
    Offset:  0x0091FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P76" {
    Offset:  0x009200
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P77" {
    Offset:  0x009204
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P78" {
    Offset:  0x009208
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P79" {
    Offset:  0x00920C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P80" {
    Offset:  0x009210
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER17" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P81" {
    Offset:  0x009214
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER19" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER18" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P82" {
    Offset:  0x009218
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER21" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER20" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P83" {
    Offset:  0x00921C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER23" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER22" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P84" {
    Offset:  0x009220
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER25" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER24" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P85" {
    Offset:  0x009224
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER27" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER26" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P86" {
    Offset:  0x009228
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER29" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER28" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P87" {
    Offset:  0x00922C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER31" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER30" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P88" {
    Offset:  0x009230
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER33" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER32" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P89" {
    Offset:  0x009234
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER35" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER34" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P90" {
    Offset:  0x009238
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER37" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER36" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P91" {
    Offset:  0x00923C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER39" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER38" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P92" {
    Offset:  0x009240
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER41" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER40" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P93" {
    Offset:  0x009244
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER43" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER42" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P94" {
    Offset:  0x009248
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER45" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER44" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P95" {
    Offset:  0x00924C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER47" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER46" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P96" {
    Offset:  0x009250
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER49" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER48" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P97" {
    Offset:  0x009254
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER51" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER50" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P98" {
    Offset:  0x009258
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER53" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER52" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P99" {
    Offset:  0x00925C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER55" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER54" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P100" {
    Offset:  0x009260
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER57" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER56" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P101" {
    Offset:  0x009264
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER59" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER58" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P102" {
    Offset:  0x009268
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER61" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER60" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P103" {
    Offset:  0x00926C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_Y_POINTER63" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_Y_POINTER62" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P104" {
    Offset:  0x009270
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS1" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS0" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P105" {
    Offset:  0x009274
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS3" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS2" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P106" {
    Offset:  0x009278
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS5" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS4" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P107" {
    Offset:  0x00927C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS7" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS6" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P108" {
    Offset:  0x009280
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS9" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS8" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P109" {
    Offset:  0x009284
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS11" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS10" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P110" {
    Offset:  0x009288
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS13" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS12" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P111" {
    Offset:  0x00928C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS15" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS14" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P112" {
    Offset:  0x009290
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS17" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS16" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P113" {
    Offset:  0x009294
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS19" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS18" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P114" {
    Offset:  0x009298
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS21" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS20" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P115" {
    Offset:  0x00929C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS23" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS22" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P116" {
    Offset:  0x0092A0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS25" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS24" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P117" {
    Offset:  0x0092A4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS27" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS26" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P118" {
    Offset:  0x0092A8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS29" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS28" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P119" {
    Offset:  0x0092AC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS31" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS30" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P120" {
    Offset:  0x0092B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS33" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS32" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P121" {
    Offset:  0x0092B4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS35" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS34" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P122" {
    Offset:  0x0092B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS37" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS36" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P123" {
    Offset:  0x0092BC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS39" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS38" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P124" {
    Offset:  0x0092C0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS41" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS40" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P125" {
    Offset:  0x0092C4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS43" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS42" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P126" {
    Offset:  0x0092C8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS45" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS44" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P127" {
    Offset:  0x0092CC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS47" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS46" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P128" {
    Offset:  0x0092D0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS49" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS48" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P129" {
    Offset:  0x0092D4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS51" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS50" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P130" {
    Offset:  0x0092D8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS53" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS52" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P131" {
    Offset:  0x0092DC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS55" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS54" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P132" {
    Offset:  0x0092E0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS57" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS56" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P133" {
    Offset:  0x0092E4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS59" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS58" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P134" {
    Offset:  0x0092E8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS61" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS60" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P135" {
    Offset:  0x0092EC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_LED_OFFSET_ADDRESS63" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_LED_OFFSET_ADDRESS62" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P136" {
    Offset:  0x0092F0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P137" {
    Offset:  0x0092F4
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS7" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS6" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS5" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS4" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P138" {
    Offset:  0x0092F8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS11" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS10" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS9" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS8" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P139" {
    Offset:  0x0092FC
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS15" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS14" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS13" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS12" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P140" {
    Offset:  0x009300
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS19" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS18" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS17" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS16" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P141" {
    Offset:  0x009304
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS23" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS22" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS21" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS20" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P142" {
    Offset:  0x009308
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS27" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS26" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS25" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS24" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P143" {
    Offset:  0x00930C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS31" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS30" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS29" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS28" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P144" {
    Offset:  0x009310
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS35" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS34" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS33" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS32" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P145" {
    Offset:  0x009314
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS39" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS38" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS37" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS36" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P146" {
    Offset:  0x009318
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS43" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS42" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS41" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS40" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P147" {
    Offset:  0x00931C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS47" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS46" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS45" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS44" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P148" {
    Offset:  0x009320
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS51" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS50" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS49" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS48" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P149" {
    Offset:  0x009324
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS55" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS54" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS53" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS52" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P150" {
    Offset:  0x009328
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS59" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS58" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS57" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS56" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P151" {
    Offset:  0x00932C
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_NUM_OF_LEDS63" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS62" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS61" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
    Bits "ST1_LD_NUM_OF_LEDS60" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP setting (Stream1)"
    }
  }

  Register "ST1_LD_P152" {
    Offset:  0x009348
    Read Mask:   0x00000001
    Write Mask:  0x00000001
    Reset Value: 0x00000000

    Bits "ST1_LD_PANEL_OUTLINE_EN" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P153" {
    Offset:  0x00934C
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM00" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC00" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P154" {
    Offset:  0x009350
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P155" {
    Offset:  0x009354
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END00_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END00_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P156" {
    Offset:  0x009358
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM01" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC01" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P157" {
    Offset:  0x00935C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P158" {
    Offset:  0x009360
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END01_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END01_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P159" {
    Offset:  0x009364
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM02" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC02" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P160" {
    Offset:  0x009368
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P161" {
    Offset:  0x00936C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END02_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END02_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P162" {
    Offset:  0x009370
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM03" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC03" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P163" {
    Offset:  0x009374
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P164" {
    Offset:  0x009378
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END03_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END03_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P165" {
    Offset:  0x00937C
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM04" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC04" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P166" {
    Offset:  0x009380
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P167" {
    Offset:  0x009384
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END04_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END04_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P168" {
    Offset:  0x009388
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM05" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC05" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P169" {
    Offset:  0x00938C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P170" {
    Offset:  0x009390
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END05_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END05_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P171" {
    Offset:  0x009394
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM06" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC06" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P172" {
    Offset:  0x009398
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P173" {
    Offset:  0x00939C
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END06_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END06_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P174" {
    Offset:  0x0093A0
    Read Mask:   0xDFFF1FFF
    Write Mask:  0xDFFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_SYM07" {
      Position: 31
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SWC07" {
      Position: 30
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_SRT07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P175" {
    Offset:  0x0093A4
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_MID07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_MID07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P176" {
    Offset:  0x0093A8
    Read Mask:   0x1FFF1FFF
    Write Mask:  0x1FFF1FFF
    Reset Value: 0x1FFF1FFF

    Bits "ST1_LD_PANEL_OUTLINE_END07_Y" {
      Position: 28..16
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_PANEL_OUTLINE_END07_X" {
      Position: 12..0
      Type:     "RW"
      Reset:    0x00001FFF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P177" {
    Offset:  0x0093AC
    Read Mask:   0x00FFFF01
    Write Mask:  0x00FFFF01
    Reset Value: 0x00000000

    Bits "ST1_LD_SHAPE_Y_ZONE_NUM" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_X_ZONE_NUM" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_IMAGE_ON" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P178" {
    Offset:  0x0093B0
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0xFFFFFFFF

    Bits "ST1_LD_SHAPE_LUT3" {
      Position: 31..24
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_LUT2" {
      Position: 23..16
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_LUT1" {
      Position: 15..8
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_LUT0" {
      Position: 7..0
      Type:     "RW"
      Reset:    0x000000FF
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P179" {
    Offset:  0x0093B4
    Read Mask:   0x03FF03FF
    Write Mask:  0x03FF03FF
    Reset Value: 0x00000000

    Bits "ST1_LD_SHAPE_Y_ZONE_SIZE" {
      Position: 25..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_X_ZONE_SIZE" {
      Position: 9..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }

  Register "ST1_LD_P180" {
    Offset:  0x0093B8
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "ST1_LD_SHAPE_Y_DIV" {
      Position: 31..16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
    Bits "ST1_LD_SHAPE_X_DIV" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Local Dimming IP Setting (Stream1)"
    }
  }


}

;; ========= HYDRA =========

Block "HYDRA" {

Address: 0x40000000
;; Declared size of region in words (integer)
Size:    4096

;; Words of actual registers (integer)
;; Actual Size:    1073676414

  Register "HYDRA_OPCODE" {
    Offset:  0x000000
    Description: "Instruction opcode register"
    Defines: "skip"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "OPCODE" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write a Hydra opcode here to start a vector instruction%%0AThis register always reads as 0"
    }
  }

  Register "HYDRA_VL" {
    Offset:  0x000004
    Description: "Vector length register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "VL" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector length%%0AThis and the various address registers are `HYDRA_WIDTH_W bits wide,%%0Aconfigured for each chip based on the size of the chip's RAM address space%%0AFor DIG2409, they are 17 bits wide to address 128KB of RAM"
    }
  }

  Register "HYDRA_VMA" {
    Offset:  0x000008
    Description: "Vector mask address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "VMA" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector mask address"
    }
  }

  Register "HYDRA_VPC" {
    Offset:  0x00000C
    Description: "Vector program counter register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "VPC" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector program counter"
    }
  }

  Register "HYDRA_G0" {
    Offset:  0x000010
    Description: "General purpose register 0"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "G0" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "G0"
    }
  }

  Register "HYDRA_G1" {
    Offset:  0x000014
    Description: "General purpose register 1"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "G1" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "G1"
    }
  }

  Register "HYDRA_IRQ" {
    Offset:  0x000020
    Description: "Interrupt request status register"
    Defines: "skip"
    Read Mask:   0x00FF023F
    Write Mask:  0x00003D00
    Reset Value: 0x00000003

    Bits "ERROR_WHICH" {
      Position: 23..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Location of reported error%%0A0: General error%%0A1: In src1%%0A2: In src2%%0A3: In src3 or dest2%%0A4: In dest%%0A5: In other opcode field%%0A6: In datapath%%0A7: In SPU"
    }
    Bits "ERROR_REASON" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Type of reported error%%0A0: No error%%0A1: Instruction buffer overrun%%0A2: Invalid opcode%%0A3: Feature not available%%0A4: Invalid CFG%%0A5: Invalid operand%%0A6: Invalid parameter%%0A7: Invalid base address%%0A8: Invalid dimension%%0A9: Bus error%%0A15: Internal fault"
    }
    Bits "ACK_TRREADY" {
      Position: 13
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write a 1 to clear TRREADY condition"
    }
    Bits "ACK_TRIDLE" {
      Position: 12
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write a 1 to clear TRIDLE condition"
    }
    Bits "ACK_ERROR" {
      Position: 11
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write a 1 to clear ERROR condition"
    }
    Bits "ACK_DONE" {
      Position: 10
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write a 1 to clear DONE condition"
    }
    Bits "NREADY" {
      Position: 9
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only complement of the READY bit"
    }
    Bits "RESET" {
      Position: 8
      Type:     "C1"
      Reset:    0x00000000
      Comment:  "Write a 1 to reset Hydra to idle state"
    }
    Bits "TRREADY" {
      Position: 5
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only flag, set upon a transition from BUSY state to READY or IDLE"
    }
    Bits "TRIDLE" {
      Position: 4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only flag, set upon a transition to BUSY or READY state to IdLE"
    }
    Bits "ERROR" {
      Position: 3
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only flag, set when any error is detected"
    }
    Bits "DONE" {
      Position: 2
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Read-only flag, set when an instruction finishes"
    }
    Bits "READY" {
      Position: 1
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Reads as 1 when the instruction buffer is READY or IDLE%%0AThis means Hydra is ready to accept a new instruction in OPCODE"
    }
    Bits "IDLE" {
      Position: 0
      Type:     "R"
      Reset:    0x00000001
      Comment:  "Reads as 1 when the instruction buffer is IDLE%%0AThis means Hydra has finished all pending vector instructions or SPU programs"
    }
  }

  Register "HYDRA_IEN" {
    Offset:  0x000024
    Description: "Interrupt enable register"
    Read Mask:   0x0000003F
    Write Mask:  0x0000003F
    Reset Value: 0x00000000

    Bits "EN_TRREADY" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, TRREADY condition asserts a CPU interrupt"
    }
    Bits "EN_TRIDLE" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, TRIDLE condition asserts a CPU interrupt"
    }
    Bits "EN_ERROR" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, ERROR condition asserts a CPU interrupt"
    }
    Bits "EN_DONE" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, DONE condition asserts a CPU interrupt"
    }
    Bits "EN_READY" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, READY condition asserts a CPU interrupt"
    }
    Bits "EN_IDLE" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, IDLE condition asserts a CPU interrupt"
    }
  }

  Register "HYDRA_MODES" {
    Offset:  0x000028
    Description: "General modes register"
    Read Mask:   0x01070007
    Write Mask:  0x01070007
    Reset Value: 0x00000000

    Bits "PRIV_ONLY" {
      Position: 24
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, only privileged firmware can read/write Hydra registers"
    }
    Bits "DIS_JOIN" {
      Position: 18
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, instruction joining feature is inhibited"
    }
    Bits "DIS_HSHAKE" {
      Position: 17
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, read/write handshake stalls are inhibited for OPCODE, G0, and G1"
    }
    Bits "EN_WADDR" {
      Position: 16
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "If 1, enable word address compatibility mode  (Chimera systems only)"
    }
    Bits "ROUND" {
      Position: 2..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Rounding mode for arithmetic%%0A0: Round to nearest, ties to even  (standard IEEE rounding)%%0A1: Round toward zero%%0A2: Round upward (toward +infinity)%%0A3: Round downward (toward -infinity)%%0A4: Round to nearest, ties toward +infinity%%0A5: Round to nearest, ties away from zero%%0A6: Round away from zero"
    }
  }

  Register "HYDRA_PCOUNT" {
    Offset:  0x00002C
    Description: "Performance counter register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "COUNT" {
      Position: 31..4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Current count"
    }
    Bits "EVENT" {
      Position: 3..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Type of event to count%%0A0: None (counter is disabled)%%0A1: Count each instruction posted to instruction buffer%%0A2: Count each cycle that reports an error%%0A3: Count each cycle when pipeline stalls%%0A4: Count all cycles when Hydra is active%%0A5: Count all cycles when Hydra's ALU is active%%0A6: Count all cycles when SPU is active%%0A7: Count each instruction posted while ERROR is already true%%0A8: Count vector iterations processed"
    }
  }

  Register "HYDRA_STATUS" {
    Offset:  0x000030
    Description: "Status flags from recent vector operations%%0AAfter each status-producing vector instruction completes, these bits change to 1 to indicate when at least one vector iteration had the indicated kind of result%%0AThese bits will change back to 0 only when firmware writes to STATUS"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "NNEGATIVE" {
      Position: 15
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mathematical result was not negative"
    }
    Bits "NZERO" {
      Position: 14
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mathematical result was not exactly zero"
    }
    Bits "NINFINITE" {
      Position: 13
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was not infinity"
    }
    Bits "NDIVZERO" {
      Position: 12
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "No division by zero"
    }
    Bits "NINEXACT" {
      Position: 11
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was not inexact"
    }
    Bits "NINVALID" {
      Position: 10
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was not NaN"
    }
    Bits "NUNDERFLOW" {
      Position: 9
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result did not underflow"
    }
    Bits "NOVERFLOW" {
      Position: 8
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result did not overflow"
    }
    Bits "NEGATIVE" {
      Position: 7
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mathematical result was negative"
    }
    Bits "ZERO" {
      Position: 6
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Mathematical result was exactly zero"
    }
    Bits "INFINITE" {
      Position: 5
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was +/- infinity"
    }
    Bits "DIVZERO" {
      Position: 4
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Division by zero"
    }
    Bits "INEXACT" {
      Position: 3
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was inexact  (significant bits were lost to rounding or overflow)"
    }
    Bits "INVALID" {
      Position: 2
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result was NaN"
    }
    Bits "UNDERFLOW" {
      Position: 1
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result underflowed  (too near zero to be represented)"
    }
    Bits "OVERFLOW" {
      Position: 0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Result overflowed  (too large in magnitude to be represented)"
    }
  }

  Register "HYDRA_COMPAT_OPCODE" {
    Offset:  0x000034
    Description: "Compatibility opcode register"
    Defines: "skip"
    Read Mask:   0x0000FFFF
    Write Mask:  0x0000FFFF
    Reset Value: 0x00000000

    Bits "COMPAT_OPCODE" {
      Position: 15..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Write a Hydra 3-style opcode here to start an instruction%%0AThis register always reads as 0"
    }
  }

  Register "HYDRA_VMCNT" {
    Offset:  0x000038
    Description: "Vector mask count register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "VMCNT" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector mask population count%%0AAfter each mask-using or mask-producing instruction completes, this register updates with a count of the active bits in the mask."
    }
  }

  Register "HYDRA_PROPS" {
    Offset:  0x00003C
    Description: "Read-only properties and version register"
    Read Mask:   0x0FFFFFFF
    Write Mask:  0x00000000
    Reset Value: 0x0400000F

    Bits "ID_MAJOR_VER" {
      Position: 27..24
      Type:     "R"
      Reset:    0x00000004
      Comment:  "Hydra ID major version number"
    }
    Bits "ID_MINOR_VER" {
      Position: 23..20
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Hydra ID minor version number"
    }
    Bits "ID_SUBMINOR_VER" {
      Position: 19..16
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Hydra ID subminor version number"
    }
    Bits "PROPERTIES" {
      Position: 15..4
      Type:     "R"
      Reset:    0x00000000
      Comment:  "Currently always 0x0000"
    }
    Bits "CONTEXTS" {
      Position: 3..0
      Type:     "R"
      Reset:    0x0000000F
      Comment:  "Value for RISC-V systems"
    }
  }

  Register "HYDRA_V0CFG" {
    Offset:  0x000040
    Description: "Vector 0 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V0CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 0 type and modes"
    }
  }

  Register "HYDRA_V0ADDR" {
    Offset:  0x000044
    Description: "Vector 0 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V0ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 0 base address"
    }
  }

  Register "HYDRA_V1CFG" {
    Offset:  0x000048
    Description: "Vector 1 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V1CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 1 type and modes"
    }
  }

  Register "HYDRA_V1ADDR" {
    Offset:  0x00004C
    Description: "Vector 1 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V1ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 1 base address"
    }
  }

  Register "HYDRA_V2CFG" {
    Offset:  0x000050
    Description: "Vector 2 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V2CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 2 type and modes"
    }
  }

  Register "HYDRA_V2ADDR" {
    Offset:  0x000054
    Description: "Vector 2 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V2ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 2 base address"
    }
  }

  Register "HYDRA_V3CFG" {
    Offset:  0x000058
    Description: "Vector 3 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V3CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 3 type and modes"
    }
  }

  Register "HYDRA_V3ADDR" {
    Offset:  0x00005C
    Description: "Vector 3 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V3ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 3 base address"
    }
  }

  Register "HYDRA_V4CFG" {
    Offset:  0x000060
    Description: "Vector 4 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V4CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 4 type and modes"
    }
  }

  Register "HYDRA_V4ADDR" {
    Offset:  0x000064
    Description: "Vector 4 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V4ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 4 base address"
    }
  }

  Register "HYDRA_V5CFG" {
    Offset:  0x000068
    Description: "Vector 5 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V5CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 5 type and modes"
    }
  }

  Register "HYDRA_V5ADDR" {
    Offset:  0x00006C
    Description: "Vector 5 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V5ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 5 base address"
    }
  }

  Register "HYDRA_V6CFG" {
    Offset:  0x000070
    Description: "Vector 6 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V6CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 6 type and modes"
    }
  }

  Register "HYDRA_V6ADDR" {
    Offset:  0x000074
    Description: "Vector 6 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V6ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 6 base address"
    }
  }

  Register "HYDRA_V7CFG" {
    Offset:  0x000078
    Description: "Vector 7 type and modes register"
    Read Mask:   0xFFFFFFFF
    Write Mask:  0xFFFFFFFF
    Reset Value: 0x00000000

    Bits "V7CFG" {
      Position: 31..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 7 type and modes"
    }
  }

  Register "HYDRA_V7ADDR" {
    Offset:  0x00007C
    Description: "Vector 7 address register"
    Read Mask:   0x0001FFFF
    Write Mask:  0x0001FFFF
    Reset Value: 0x00000000

    Bits "V7ADDR" {
      Position: 16..0
      Type:     "RW"
      Reset:    0x00000000
      Comment:  "Vector 7 base address"
    }
  }


}
