DECL|ACPR|member|__IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
DECL|AIRCR|member|__IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
DECL|APSR_C_Msk|macro|APSR_C_Msk
DECL|APSR_C_Pos|macro|APSR_C_Pos
DECL|APSR_N_Msk|macro|APSR_N_Msk
DECL|APSR_N_Pos|macro|APSR_N_Pos
DECL|APSR_Type|typedef|} APSR_Type;
DECL|APSR_V_Msk|macro|APSR_V_Msk
DECL|APSR_V_Pos|macro|APSR_V_Pos
DECL|APSR_Z_Msk|macro|APSR_Z_Msk
DECL|APSR_Z_Pos|macro|APSR_Z_Pos
DECL|CALIB|member|__IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
DECL|CCR|member|__IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
DECL|CLAIMCLR|member|__IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */
DECL|CLAIMSET|member|__IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */
DECL|CMSIS_NVIC_VIRTUAL_HEADER_FILE|macro|CMSIS_NVIC_VIRTUAL_HEADER_FILE
DECL|CMSIS_VECTAB_VIRTUAL_HEADER_FILE|macro|CMSIS_VECTAB_VIRTUAL_HEADER_FILE
DECL|COMP0|member|__IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */
DECL|COMP10|member|__IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */
DECL|COMP11|member|__IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */
DECL|COMP12|member|__IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */
DECL|COMP13|member|__IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */
DECL|COMP14|member|__IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */
DECL|COMP15|member|__IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */
DECL|COMP1|member|__IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */
DECL|COMP2|member|__IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */
DECL|COMP3|member|__IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */
DECL|COMP4|member|__IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */
DECL|COMP5|member|__IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */
DECL|COMP6|member|__IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */
DECL|COMP7|member|__IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */
DECL|COMP8|member|__IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */
DECL|COMP9|member|__IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */
DECL|CONTROL_SPSEL_Msk|macro|CONTROL_SPSEL_Msk
DECL|CONTROL_SPSEL_Pos|macro|CONTROL_SPSEL_Pos
DECL|CONTROL_Type|typedef|} CONTROL_Type;
DECL|CONTROL_nPRIV_Msk|macro|CONTROL_nPRIV_Msk
DECL|CONTROL_nPRIV_Pos|macro|CONTROL_nPRIV_Pos
DECL|CPUID|member|__IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
DECL|CSPSR|member|__IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
DECL|CoreDebug_BASE_NS|macro|CoreDebug_BASE_NS
DECL|CoreDebug_BASE|macro|CoreDebug_BASE
DECL|CoreDebug_DAUTHCTRL_INTSPIDEN_Msk|macro|CoreDebug_DAUTHCTRL_INTSPIDEN_Msk
DECL|CoreDebug_DAUTHCTRL_INTSPIDEN_Pos|macro|CoreDebug_DAUTHCTRL_INTSPIDEN_Pos
DECL|CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk|macro|CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk
DECL|CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos|macro|CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos
DECL|CoreDebug_DAUTHCTRL_SPIDENSEL_Msk|macro|CoreDebug_DAUTHCTRL_SPIDENSEL_Msk
DECL|CoreDebug_DAUTHCTRL_SPIDENSEL_Pos|macro|CoreDebug_DAUTHCTRL_SPIDENSEL_Pos
DECL|CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk|macro|CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk
DECL|CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos|macro|CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos
DECL|CoreDebug_DCRSR_REGSEL_Msk|macro|CoreDebug_DCRSR_REGSEL_Msk
DECL|CoreDebug_DCRSR_REGSEL_Pos|macro|CoreDebug_DCRSR_REGSEL_Pos
DECL|CoreDebug_DCRSR_REGWnR_Msk|macro|CoreDebug_DCRSR_REGWnR_Msk
DECL|CoreDebug_DCRSR_REGWnR_Pos|macro|CoreDebug_DCRSR_REGWnR_Pos
DECL|CoreDebug_DEMCR_DWTENA_Msk|macro|CoreDebug_DEMCR_DWTENA_Msk
DECL|CoreDebug_DEMCR_DWTENA_Pos|macro|CoreDebug_DEMCR_DWTENA_Pos
DECL|CoreDebug_DEMCR_VC_CORERESET_Msk|macro|CoreDebug_DEMCR_VC_CORERESET_Msk
DECL|CoreDebug_DEMCR_VC_CORERESET_Pos|macro|CoreDebug_DEMCR_VC_CORERESET_Pos
DECL|CoreDebug_DEMCR_VC_HARDERR_Msk|macro|CoreDebug_DEMCR_VC_HARDERR_Msk
DECL|CoreDebug_DEMCR_VC_HARDERR_Pos|macro|CoreDebug_DEMCR_VC_HARDERR_Pos
DECL|CoreDebug_DHCSR_C_DEBUGEN_Msk|macro|CoreDebug_DHCSR_C_DEBUGEN_Msk
DECL|CoreDebug_DHCSR_C_DEBUGEN_Pos|macro|CoreDebug_DHCSR_C_DEBUGEN_Pos
DECL|CoreDebug_DHCSR_C_HALT_Msk|macro|CoreDebug_DHCSR_C_HALT_Msk
DECL|CoreDebug_DHCSR_C_HALT_Pos|macro|CoreDebug_DHCSR_C_HALT_Pos
DECL|CoreDebug_DHCSR_C_MASKINTS_Msk|macro|CoreDebug_DHCSR_C_MASKINTS_Msk
DECL|CoreDebug_DHCSR_C_MASKINTS_Pos|macro|CoreDebug_DHCSR_C_MASKINTS_Pos
DECL|CoreDebug_DHCSR_C_STEP_Msk|macro|CoreDebug_DHCSR_C_STEP_Msk
DECL|CoreDebug_DHCSR_C_STEP_Pos|macro|CoreDebug_DHCSR_C_STEP_Pos
DECL|CoreDebug_DHCSR_DBGKEY_Msk|macro|CoreDebug_DHCSR_DBGKEY_Msk
DECL|CoreDebug_DHCSR_DBGKEY_Pos|macro|CoreDebug_DHCSR_DBGKEY_Pos
DECL|CoreDebug_DHCSR_S_HALT_Msk|macro|CoreDebug_DHCSR_S_HALT_Msk
DECL|CoreDebug_DHCSR_S_HALT_Pos|macro|CoreDebug_DHCSR_S_HALT_Pos
DECL|CoreDebug_DHCSR_S_LOCKUP_Msk|macro|CoreDebug_DHCSR_S_LOCKUP_Msk
DECL|CoreDebug_DHCSR_S_LOCKUP_Pos|macro|CoreDebug_DHCSR_S_LOCKUP_Pos
DECL|CoreDebug_DHCSR_S_REGRDY_Msk|macro|CoreDebug_DHCSR_S_REGRDY_Msk
DECL|CoreDebug_DHCSR_S_REGRDY_Pos|macro|CoreDebug_DHCSR_S_REGRDY_Pos
DECL|CoreDebug_DHCSR_S_RESET_ST_Msk|macro|CoreDebug_DHCSR_S_RESET_ST_Msk
DECL|CoreDebug_DHCSR_S_RESET_ST_Pos|macro|CoreDebug_DHCSR_S_RESET_ST_Pos
DECL|CoreDebug_DHCSR_S_RESTART_ST_Msk|macro|CoreDebug_DHCSR_S_RESTART_ST_Msk
DECL|CoreDebug_DHCSR_S_RESTART_ST_Pos|macro|CoreDebug_DHCSR_S_RESTART_ST_Pos
DECL|CoreDebug_DHCSR_S_RETIRE_ST_Msk|macro|CoreDebug_DHCSR_S_RETIRE_ST_Msk
DECL|CoreDebug_DHCSR_S_RETIRE_ST_Pos|macro|CoreDebug_DHCSR_S_RETIRE_ST_Pos
DECL|CoreDebug_DHCSR_S_SLEEP_Msk|macro|CoreDebug_DHCSR_S_SLEEP_Msk
DECL|CoreDebug_DHCSR_S_SLEEP_Pos|macro|CoreDebug_DHCSR_S_SLEEP_Pos
DECL|CoreDebug_DSCSR_CDS_Msk|macro|CoreDebug_DSCSR_CDS_Msk
DECL|CoreDebug_DSCSR_CDS_Pos|macro|CoreDebug_DSCSR_CDS_Pos
DECL|CoreDebug_DSCSR_SBRSELEN_Msk|macro|CoreDebug_DSCSR_SBRSELEN_Msk
DECL|CoreDebug_DSCSR_SBRSELEN_Pos|macro|CoreDebug_DSCSR_SBRSELEN_Pos
DECL|CoreDebug_DSCSR_SBRSEL_Msk|macro|CoreDebug_DSCSR_SBRSEL_Msk
DECL|CoreDebug_DSCSR_SBRSEL_Pos|macro|CoreDebug_DSCSR_SBRSEL_Pos
DECL|CoreDebug_NS|macro|CoreDebug_NS
DECL|CoreDebug_Type|typedef|} CoreDebug_Type;
DECL|CoreDebug|macro|CoreDebug
DECL|C|member|uint32_t C:1; /*!< bit: 29 Carry condition code flag */
DECL|C|member|uint32_t C:1; /*!< bit: 29 Carry condition code flag */
DECL|DAUTHCTRL|member|__IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */
DECL|DCRDR|member|__IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */
DECL|DCRSR|member|__OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */
DECL|DEMCR|member|__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */
DECL|DEVID|member|__IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */
DECL|DEVTYPE|member|__IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */
DECL|DHCSR|member|__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */
DECL|DSCSR|member|__IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */
DECL|DWT_BASE|macro|DWT_BASE
DECL|DWT_CTRL_NOCYCCNT_Msk|macro|DWT_CTRL_NOCYCCNT_Msk
DECL|DWT_CTRL_NOCYCCNT_Pos|macro|DWT_CTRL_NOCYCCNT_Pos
DECL|DWT_CTRL_NOEXTTRIG_Msk|macro|DWT_CTRL_NOEXTTRIG_Msk
DECL|DWT_CTRL_NOEXTTRIG_Pos|macro|DWT_CTRL_NOEXTTRIG_Pos
DECL|DWT_CTRL_NOPRFCNT_Msk|macro|DWT_CTRL_NOPRFCNT_Msk
DECL|DWT_CTRL_NOPRFCNT_Pos|macro|DWT_CTRL_NOPRFCNT_Pos
DECL|DWT_CTRL_NOTRCPKT_Msk|macro|DWT_CTRL_NOTRCPKT_Msk
DECL|DWT_CTRL_NOTRCPKT_Pos|macro|DWT_CTRL_NOTRCPKT_Pos
DECL|DWT_CTRL_NUMCOMP_Msk|macro|DWT_CTRL_NUMCOMP_Msk
DECL|DWT_CTRL_NUMCOMP_Pos|macro|DWT_CTRL_NUMCOMP_Pos
DECL|DWT_FUNCTION_ACTION_Msk|macro|DWT_FUNCTION_ACTION_Msk
DECL|DWT_FUNCTION_ACTION_Pos|macro|DWT_FUNCTION_ACTION_Pos
DECL|DWT_FUNCTION_DATAVSIZE_Msk|macro|DWT_FUNCTION_DATAVSIZE_Msk
DECL|DWT_FUNCTION_DATAVSIZE_Pos|macro|DWT_FUNCTION_DATAVSIZE_Pos
DECL|DWT_FUNCTION_ID_Msk|macro|DWT_FUNCTION_ID_Msk
DECL|DWT_FUNCTION_ID_Pos|macro|DWT_FUNCTION_ID_Pos
DECL|DWT_FUNCTION_MATCHED_Msk|macro|DWT_FUNCTION_MATCHED_Msk
DECL|DWT_FUNCTION_MATCHED_Pos|macro|DWT_FUNCTION_MATCHED_Pos
DECL|DWT_FUNCTION_MATCH_Msk|macro|DWT_FUNCTION_MATCH_Msk
DECL|DWT_FUNCTION_MATCH_Pos|macro|DWT_FUNCTION_MATCH_Pos
DECL|DWT_Type|typedef|} DWT_Type;
DECL|DWT|macro|DWT
DECL|FFCR|member|__IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */
DECL|FFSR|member|__IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */
DECL|FIFO0|member|__IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */
DECL|FIFO1|member|__IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */
DECL|FSCR|member|__IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */
DECL|FUNCTION0|member|__IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */
DECL|FUNCTION10|member|__IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */
DECL|FUNCTION11|member|__IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */
DECL|FUNCTION12|member|__IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */
DECL|FUNCTION13|member|__IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */
DECL|FUNCTION14|member|__IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */
DECL|FUNCTION15|member|__IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */
DECL|FUNCTION1|member|__IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */
DECL|FUNCTION2|member|__IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */
DECL|FUNCTION3|member|__IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */
DECL|FUNCTION4|member|__IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */
DECL|FUNCTION5|member|__IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */
DECL|FUNCTION6|member|__IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */
DECL|FUNCTION7|member|__IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */
DECL|FUNCTION8|member|__IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */
DECL|FUNCTION9|member|__IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */
DECL|IABR|member|__IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
DECL|ICER|member|__IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
DECL|ICPR|member|__IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
DECL|ICSR|member|__IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
DECL|IPR|member|__IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
DECL|IPSR_ISR_Msk|macro|IPSR_ISR_Msk
DECL|IPSR_ISR_Pos|macro|IPSR_ISR_Pos
DECL|IPSR_Type|typedef|} IPSR_Type;
DECL|ISER|member|__IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
DECL|ISPR|member|__IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
DECL|ISR|member|uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
DECL|ISR|member|uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
DECL|ITATBCTR0|member|__IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */
DECL|ITATBCTR2|member|__IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */
DECL|ITCTRL|member|__IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */
DECL|ITNS|member|__IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */
DECL|LOAD|member|__IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
DECL|MAIR0|member|__IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */
DECL|MAIR1|member|__IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */
DECL|MAIR|member|__IOM uint32_t MAIR[2];
DECL|MPU_BASE_NS|macro|MPU_BASE_NS
DECL|MPU_BASE|macro|MPU_BASE
DECL|MPU_CTRL_ENABLE_Msk|macro|MPU_CTRL_ENABLE_Msk
DECL|MPU_CTRL_ENABLE_Pos|macro|MPU_CTRL_ENABLE_Pos
DECL|MPU_CTRL_HFNMIENA_Msk|macro|MPU_CTRL_HFNMIENA_Msk
DECL|MPU_CTRL_HFNMIENA_Pos|macro|MPU_CTRL_HFNMIENA_Pos
DECL|MPU_CTRL_PRIVDEFENA_Msk|macro|MPU_CTRL_PRIVDEFENA_Msk
DECL|MPU_CTRL_PRIVDEFENA_Pos|macro|MPU_CTRL_PRIVDEFENA_Pos
DECL|MPU_MAIR0_Attr0_Msk|macro|MPU_MAIR0_Attr0_Msk
DECL|MPU_MAIR0_Attr0_Pos|macro|MPU_MAIR0_Attr0_Pos
DECL|MPU_MAIR0_Attr1_Msk|macro|MPU_MAIR0_Attr1_Msk
DECL|MPU_MAIR0_Attr1_Pos|macro|MPU_MAIR0_Attr1_Pos
DECL|MPU_MAIR0_Attr2_Msk|macro|MPU_MAIR0_Attr2_Msk
DECL|MPU_MAIR0_Attr2_Pos|macro|MPU_MAIR0_Attr2_Pos
DECL|MPU_MAIR0_Attr3_Msk|macro|MPU_MAIR0_Attr3_Msk
DECL|MPU_MAIR0_Attr3_Pos|macro|MPU_MAIR0_Attr3_Pos
DECL|MPU_MAIR1_Attr4_Msk|macro|MPU_MAIR1_Attr4_Msk
DECL|MPU_MAIR1_Attr4_Pos|macro|MPU_MAIR1_Attr4_Pos
DECL|MPU_MAIR1_Attr5_Msk|macro|MPU_MAIR1_Attr5_Msk
DECL|MPU_MAIR1_Attr5_Pos|macro|MPU_MAIR1_Attr5_Pos
DECL|MPU_MAIR1_Attr6_Msk|macro|MPU_MAIR1_Attr6_Msk
DECL|MPU_MAIR1_Attr6_Pos|macro|MPU_MAIR1_Attr6_Pos
DECL|MPU_MAIR1_Attr7_Msk|macro|MPU_MAIR1_Attr7_Msk
DECL|MPU_MAIR1_Attr7_Pos|macro|MPU_MAIR1_Attr7_Pos
DECL|MPU_NS|macro|MPU_NS
DECL|MPU_RBAR_AP_Msk|macro|MPU_RBAR_AP_Msk
DECL|MPU_RBAR_AP_Pos|macro|MPU_RBAR_AP_Pos
DECL|MPU_RBAR_BASE_Msk|macro|MPU_RBAR_BASE_Msk
DECL|MPU_RBAR_BASE_Pos|macro|MPU_RBAR_BASE_Pos
DECL|MPU_RBAR_SH_Msk|macro|MPU_RBAR_SH_Msk
DECL|MPU_RBAR_SH_Pos|macro|MPU_RBAR_SH_Pos
DECL|MPU_RBAR_XN_Msk|macro|MPU_RBAR_XN_Msk
DECL|MPU_RBAR_XN_Pos|macro|MPU_RBAR_XN_Pos
DECL|MPU_RLAR_AttrIndx_Msk|macro|MPU_RLAR_AttrIndx_Msk
DECL|MPU_RLAR_AttrIndx_Pos|macro|MPU_RLAR_AttrIndx_Pos
DECL|MPU_RLAR_EN_Msk|macro|MPU_RLAR_EN_Msk
DECL|MPU_RLAR_EN_Pos|macro|MPU_RLAR_EN_Pos
DECL|MPU_RLAR_LIMIT_Msk|macro|MPU_RLAR_LIMIT_Msk
DECL|MPU_RLAR_LIMIT_Pos|macro|MPU_RLAR_LIMIT_Pos
DECL|MPU_RNR_REGION_Msk|macro|MPU_RNR_REGION_Msk
DECL|MPU_RNR_REGION_Pos|macro|MPU_RNR_REGION_Pos
DECL|MPU_TYPE_DREGION_Msk|macro|MPU_TYPE_DREGION_Msk
DECL|MPU_TYPE_DREGION_Pos|macro|MPU_TYPE_DREGION_Pos
DECL|MPU_TYPE_IREGION_Msk|macro|MPU_TYPE_IREGION_Msk
DECL|MPU_TYPE_IREGION_Pos|macro|MPU_TYPE_IREGION_Pos
DECL|MPU_TYPE_RALIASES|macro|MPU_TYPE_RALIASES
DECL|MPU_TYPE_SEPARATE_Msk|macro|MPU_TYPE_SEPARATE_Msk
DECL|MPU_TYPE_SEPARATE_Pos|macro|MPU_TYPE_SEPARATE_Pos
DECL|MPU_Type|typedef|} MPU_Type;
DECL|MPU|macro|MPU
DECL|NVIC_BASE_NS|macro|NVIC_BASE_NS
DECL|NVIC_BASE|macro|NVIC_BASE
DECL|NVIC_ClearPendingIRQ|macro|NVIC_ClearPendingIRQ
DECL|NVIC_ClearTargetState|function|__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
DECL|NVIC_DisableIRQ|macro|NVIC_DisableIRQ
DECL|NVIC_EnableIRQ|macro|NVIC_EnableIRQ
DECL|NVIC_GetActive|macro|NVIC_GetActive
DECL|NVIC_GetEnableIRQ|macro|NVIC_GetEnableIRQ
DECL|NVIC_GetPendingIRQ|macro|NVIC_GetPendingIRQ
DECL|NVIC_GetPriority|macro|NVIC_GetPriority
DECL|NVIC_GetTargetState|function|__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
DECL|NVIC_GetVector|macro|NVIC_GetVector
DECL|NVIC_NS|macro|NVIC_NS
DECL|NVIC_SetPendingIRQ|macro|NVIC_SetPendingIRQ
DECL|NVIC_SetPriority|macro|NVIC_SetPriority
DECL|NVIC_SetTargetState|function|__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
DECL|NVIC_SetVector|macro|NVIC_SetVector
DECL|NVIC_SystemReset|macro|NVIC_SystemReset
DECL|NVIC_Type|typedef|} NVIC_Type;
DECL|NVIC_USER_IRQ_OFFSET|macro|NVIC_USER_IRQ_OFFSET
DECL|NVIC|macro|NVIC
DECL|N|member|uint32_t N:1; /*!< bit: 31 Negative condition code flag */
DECL|N|member|uint32_t N:1; /*!< bit: 31 Negative condition code flag */
DECL|PCSR|member|__IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */
DECL|RBAR|member|__IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
DECL|RBAR|member|__IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */
DECL|RESERVED0|member|uint32_t RESERVED0;
DECL|RESERVED0|member|uint32_t RESERVED0[16U];
DECL|RESERVED0|member|uint32_t RESERVED0[2U];
DECL|RESERVED0|member|uint32_t RESERVED0[6U];
DECL|RESERVED0|member|uint32_t RESERVED0[7U];
DECL|RESERVED10|member|uint32_t RESERVED10[1U];
DECL|RESERVED11|member|uint32_t RESERVED11[1U];
DECL|RESERVED12|member|uint32_t RESERVED12[1U];
DECL|RESERVED13|member|uint32_t RESERVED13[1U];
DECL|RESERVED14|member|uint32_t RESERVED14[1U];
DECL|RESERVED15|member|uint32_t RESERVED15[1U];
DECL|RESERVED16|member|uint32_t RESERVED16[1U];
DECL|RESERVED17|member|uint32_t RESERVED17[1U];
DECL|RESERVED18|member|uint32_t RESERVED18[1U];
DECL|RESERVED19|member|uint32_t RESERVED19[1U];
DECL|RESERVED1|member|uint32_t RESERVED1;
DECL|RESERVED1|member|uint32_t RESERVED1[1U];
DECL|RESERVED1|member|uint32_t RESERVED1[55U];
DECL|RESERVED20|member|uint32_t RESERVED20[1U];
DECL|RESERVED21|member|uint32_t RESERVED21[1U];
DECL|RESERVED22|member|uint32_t RESERVED22[1U];
DECL|RESERVED23|member|uint32_t RESERVED23[1U];
DECL|RESERVED24|member|uint32_t RESERVED24[1U];
DECL|RESERVED25|member|uint32_t RESERVED25[1U];
DECL|RESERVED26|member|uint32_t RESERVED26[1U];
DECL|RESERVED27|member|uint32_t RESERVED27[1U];
DECL|RESERVED28|member|uint32_t RESERVED28[1U];
DECL|RESERVED29|member|uint32_t RESERVED29[1U];
DECL|RESERVED2|member|uint32_t RESERVED2[131U];
DECL|RESERVED2|member|uint32_t RESERVED2[16U];
DECL|RESERVED2|member|uint32_t RESERVED2[1U];
DECL|RESERVED30|member|uint32_t RESERVED30[1U];
DECL|RESERVED31|member|uint32_t RESERVED31[1U];
DECL|RESERVED3|member|uint32_t RESERVED3[16U];
DECL|RESERVED3|member|uint32_t RESERVED3[1U];
DECL|RESERVED3|member|uint32_t RESERVED3[759U];
DECL|RESERVED4|member|uint32_t RESERVED4[16U];
DECL|RESERVED4|member|uint32_t RESERVED4[1U];
DECL|RESERVED4|member|uint32_t RESERVED4[1U];
DECL|RESERVED4|member|uint32_t RESERVED4[1U];
DECL|RESERVED5|member|uint32_t RESERVED5[16U];
DECL|RESERVED5|member|uint32_t RESERVED5[1U];
DECL|RESERVED5|member|uint32_t RESERVED5[39U];
DECL|RESERVED6|member|uint32_t RESERVED6[1U];
DECL|RESERVED7|member|uint32_t RESERVED7[1U];
DECL|RESERVED7|member|uint32_t RESERVED7[8U];
DECL|RESERVED8|member|uint32_t RESERVED8[1U];
DECL|RESERVED9|member|uint32_t RESERVED9[1U];
DECL|RLAR|member|__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */
DECL|RLAR|member|__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */
DECL|RNR|member|__IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */
DECL|RNR|member|__IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */
DECL|RSERVED1|member|uint32_t RSERVED1[16U];
DECL|SAU_BASE|macro|SAU_BASE
DECL|SAU_CTRL_ALLNS_Msk|macro|SAU_CTRL_ALLNS_Msk
DECL|SAU_CTRL_ALLNS_Pos|macro|SAU_CTRL_ALLNS_Pos
DECL|SAU_CTRL_ENABLE_Msk|macro|SAU_CTRL_ENABLE_Msk
DECL|SAU_CTRL_ENABLE_Pos|macro|SAU_CTRL_ENABLE_Pos
DECL|SAU_RBAR_BADDR_Msk|macro|SAU_RBAR_BADDR_Msk
DECL|SAU_RBAR_BADDR_Pos|macro|SAU_RBAR_BADDR_Pos
DECL|SAU_RLAR_ENABLE_Msk|macro|SAU_RLAR_ENABLE_Msk
DECL|SAU_RLAR_ENABLE_Pos|macro|SAU_RLAR_ENABLE_Pos
DECL|SAU_RLAR_LADDR_Msk|macro|SAU_RLAR_LADDR_Msk
DECL|SAU_RLAR_LADDR_Pos|macro|SAU_RLAR_LADDR_Pos
DECL|SAU_RLAR_NSC_Msk|macro|SAU_RLAR_NSC_Msk
DECL|SAU_RLAR_NSC_Pos|macro|SAU_RLAR_NSC_Pos
DECL|SAU_RNR_REGION_Msk|macro|SAU_RNR_REGION_Msk
DECL|SAU_RNR_REGION_Pos|macro|SAU_RNR_REGION_Pos
DECL|SAU_TYPE_SREGION_Msk|macro|SAU_TYPE_SREGION_Msk
DECL|SAU_TYPE_SREGION_Pos|macro|SAU_TYPE_SREGION_Pos
DECL|SAU_Type|typedef|} SAU_Type;
DECL|SAU|macro|SAU
DECL|SCB_AIRCR_BFHFNMINS_Msk|macro|SCB_AIRCR_BFHFNMINS_Msk
DECL|SCB_AIRCR_BFHFNMINS_Pos|macro|SCB_AIRCR_BFHFNMINS_Pos
DECL|SCB_AIRCR_ENDIANESS_Msk|macro|SCB_AIRCR_ENDIANESS_Msk
DECL|SCB_AIRCR_ENDIANESS_Pos|macro|SCB_AIRCR_ENDIANESS_Pos
DECL|SCB_AIRCR_PRIS_Msk|macro|SCB_AIRCR_PRIS_Msk
DECL|SCB_AIRCR_PRIS_Pos|macro|SCB_AIRCR_PRIS_Pos
DECL|SCB_AIRCR_SYSRESETREQS_Msk|macro|SCB_AIRCR_SYSRESETREQS_Msk
DECL|SCB_AIRCR_SYSRESETREQS_Pos|macro|SCB_AIRCR_SYSRESETREQS_Pos
DECL|SCB_AIRCR_SYSRESETREQ_Msk|macro|SCB_AIRCR_SYSRESETREQ_Msk
DECL|SCB_AIRCR_SYSRESETREQ_Pos|macro|SCB_AIRCR_SYSRESETREQ_Pos
DECL|SCB_AIRCR_VECTCLRACTIVE_Msk|macro|SCB_AIRCR_VECTCLRACTIVE_Msk
DECL|SCB_AIRCR_VECTCLRACTIVE_Pos|macro|SCB_AIRCR_VECTCLRACTIVE_Pos
DECL|SCB_AIRCR_VECTKEYSTAT_Msk|macro|SCB_AIRCR_VECTKEYSTAT_Msk
DECL|SCB_AIRCR_VECTKEYSTAT_Pos|macro|SCB_AIRCR_VECTKEYSTAT_Pos
DECL|SCB_AIRCR_VECTKEY_Msk|macro|SCB_AIRCR_VECTKEY_Msk
DECL|SCB_AIRCR_VECTKEY_Pos|macro|SCB_AIRCR_VECTKEY_Pos
DECL|SCB_BASE_NS|macro|SCB_BASE_NS
DECL|SCB_BASE|macro|SCB_BASE
DECL|SCB_CCR_BFHFNMIGN_Msk|macro|SCB_CCR_BFHFNMIGN_Msk
DECL|SCB_CCR_BFHFNMIGN_Pos|macro|SCB_CCR_BFHFNMIGN_Pos
DECL|SCB_CCR_BP_Msk|macro|SCB_CCR_BP_Msk
DECL|SCB_CCR_BP_Pos|macro|SCB_CCR_BP_Pos
DECL|SCB_CCR_DC_Msk|macro|SCB_CCR_DC_Msk
DECL|SCB_CCR_DC_Pos|macro|SCB_CCR_DC_Pos
DECL|SCB_CCR_DIV_0_TRP_Msk|macro|SCB_CCR_DIV_0_TRP_Msk
DECL|SCB_CCR_DIV_0_TRP_Pos|macro|SCB_CCR_DIV_0_TRP_Pos
DECL|SCB_CCR_IC_Msk|macro|SCB_CCR_IC_Msk
DECL|SCB_CCR_IC_Pos|macro|SCB_CCR_IC_Pos
DECL|SCB_CCR_STKOFHFNMIGN_Msk|macro|SCB_CCR_STKOFHFNMIGN_Msk
DECL|SCB_CCR_STKOFHFNMIGN_Pos|macro|SCB_CCR_STKOFHFNMIGN_Pos
DECL|SCB_CCR_UNALIGN_TRP_Msk|macro|SCB_CCR_UNALIGN_TRP_Msk
DECL|SCB_CCR_UNALIGN_TRP_Pos|macro|SCB_CCR_UNALIGN_TRP_Pos
DECL|SCB_CCR_USERSETMPEND_Msk|macro|SCB_CCR_USERSETMPEND_Msk
DECL|SCB_CCR_USERSETMPEND_Pos|macro|SCB_CCR_USERSETMPEND_Pos
DECL|SCB_CPUID_ARCHITECTURE_Msk|macro|SCB_CPUID_ARCHITECTURE_Msk
DECL|SCB_CPUID_ARCHITECTURE_Pos|macro|SCB_CPUID_ARCHITECTURE_Pos
DECL|SCB_CPUID_IMPLEMENTER_Msk|macro|SCB_CPUID_IMPLEMENTER_Msk
DECL|SCB_CPUID_IMPLEMENTER_Pos|macro|SCB_CPUID_IMPLEMENTER_Pos
DECL|SCB_CPUID_PARTNO_Msk|macro|SCB_CPUID_PARTNO_Msk
DECL|SCB_CPUID_PARTNO_Pos|macro|SCB_CPUID_PARTNO_Pos
DECL|SCB_CPUID_REVISION_Msk|macro|SCB_CPUID_REVISION_Msk
DECL|SCB_CPUID_REVISION_Pos|macro|SCB_CPUID_REVISION_Pos
DECL|SCB_CPUID_VARIANT_Msk|macro|SCB_CPUID_VARIANT_Msk
DECL|SCB_CPUID_VARIANT_Pos|macro|SCB_CPUID_VARIANT_Pos
DECL|SCB_GetFPUType|function|__STATIC_INLINE uint32_t SCB_GetFPUType(void)
DECL|SCB_ICSR_ISRPENDING_Msk|macro|SCB_ICSR_ISRPENDING_Msk
DECL|SCB_ICSR_ISRPENDING_Pos|macro|SCB_ICSR_ISRPENDING_Pos
DECL|SCB_ICSR_ISRPREEMPT_Msk|macro|SCB_ICSR_ISRPREEMPT_Msk
DECL|SCB_ICSR_ISRPREEMPT_Pos|macro|SCB_ICSR_ISRPREEMPT_Pos
DECL|SCB_ICSR_PENDNMICLR_Msk|macro|SCB_ICSR_PENDNMICLR_Msk
DECL|SCB_ICSR_PENDNMICLR_Pos|macro|SCB_ICSR_PENDNMICLR_Pos
DECL|SCB_ICSR_PENDNMISET_Msk|macro|SCB_ICSR_PENDNMISET_Msk
DECL|SCB_ICSR_PENDNMISET_Pos|macro|SCB_ICSR_PENDNMISET_Pos
DECL|SCB_ICSR_PENDSTCLR_Msk|macro|SCB_ICSR_PENDSTCLR_Msk
DECL|SCB_ICSR_PENDSTCLR_Pos|macro|SCB_ICSR_PENDSTCLR_Pos
DECL|SCB_ICSR_PENDSTSET_Msk|macro|SCB_ICSR_PENDSTSET_Msk
DECL|SCB_ICSR_PENDSTSET_Pos|macro|SCB_ICSR_PENDSTSET_Pos
DECL|SCB_ICSR_PENDSVCLR_Msk|macro|SCB_ICSR_PENDSVCLR_Msk
DECL|SCB_ICSR_PENDSVCLR_Pos|macro|SCB_ICSR_PENDSVCLR_Pos
DECL|SCB_ICSR_PENDSVSET_Msk|macro|SCB_ICSR_PENDSVSET_Msk
DECL|SCB_ICSR_PENDSVSET_Pos|macro|SCB_ICSR_PENDSVSET_Pos
DECL|SCB_ICSR_RETTOBASE_Msk|macro|SCB_ICSR_RETTOBASE_Msk
DECL|SCB_ICSR_RETTOBASE_Pos|macro|SCB_ICSR_RETTOBASE_Pos
DECL|SCB_ICSR_STTNS_Msk|macro|SCB_ICSR_STTNS_Msk
DECL|SCB_ICSR_STTNS_Pos|macro|SCB_ICSR_STTNS_Pos
DECL|SCB_ICSR_VECTACTIVE_Msk|macro|SCB_ICSR_VECTACTIVE_Msk
DECL|SCB_ICSR_VECTACTIVE_Pos|macro|SCB_ICSR_VECTACTIVE_Pos
DECL|SCB_ICSR_VECTPENDING_Msk|macro|SCB_ICSR_VECTPENDING_Msk
DECL|SCB_ICSR_VECTPENDING_Pos|macro|SCB_ICSR_VECTPENDING_Pos
DECL|SCB_NS|macro|SCB_NS
DECL|SCB_SCR_SEVONPEND_Msk|macro|SCB_SCR_SEVONPEND_Msk
DECL|SCB_SCR_SEVONPEND_Pos|macro|SCB_SCR_SEVONPEND_Pos
DECL|SCB_SCR_SLEEPDEEPS_Msk|macro|SCB_SCR_SLEEPDEEPS_Msk
DECL|SCB_SCR_SLEEPDEEPS_Pos|macro|SCB_SCR_SLEEPDEEPS_Pos
DECL|SCB_SCR_SLEEPDEEP_Msk|macro|SCB_SCR_SLEEPDEEP_Msk
DECL|SCB_SCR_SLEEPDEEP_Pos|macro|SCB_SCR_SLEEPDEEP_Pos
DECL|SCB_SCR_SLEEPONEXIT_Msk|macro|SCB_SCR_SLEEPONEXIT_Msk
DECL|SCB_SCR_SLEEPONEXIT_Pos|macro|SCB_SCR_SLEEPONEXIT_Pos
DECL|SCB_SHCSR_HARDFAULTACT_Msk|macro|SCB_SHCSR_HARDFAULTACT_Msk
DECL|SCB_SHCSR_HARDFAULTACT_Pos|macro|SCB_SHCSR_HARDFAULTACT_Pos
DECL|SCB_SHCSR_HARDFAULTPENDED_Msk|macro|SCB_SHCSR_HARDFAULTPENDED_Msk
DECL|SCB_SHCSR_HARDFAULTPENDED_Pos|macro|SCB_SHCSR_HARDFAULTPENDED_Pos
DECL|SCB_SHCSR_NMIACT_Msk|macro|SCB_SHCSR_NMIACT_Msk
DECL|SCB_SHCSR_NMIACT_Pos|macro|SCB_SHCSR_NMIACT_Pos
DECL|SCB_SHCSR_PENDSVACT_Msk|macro|SCB_SHCSR_PENDSVACT_Msk
DECL|SCB_SHCSR_PENDSVACT_Pos|macro|SCB_SHCSR_PENDSVACT_Pos
DECL|SCB_SHCSR_SVCALLACT_Msk|macro|SCB_SHCSR_SVCALLACT_Msk
DECL|SCB_SHCSR_SVCALLACT_Pos|macro|SCB_SHCSR_SVCALLACT_Pos
DECL|SCB_SHCSR_SVCALLPENDED_Msk|macro|SCB_SHCSR_SVCALLPENDED_Msk
DECL|SCB_SHCSR_SVCALLPENDED_Pos|macro|SCB_SHCSR_SVCALLPENDED_Pos
DECL|SCB_SHCSR_SYSTICKACT_Msk|macro|SCB_SHCSR_SYSTICKACT_Msk
DECL|SCB_SHCSR_SYSTICKACT_Pos|macro|SCB_SHCSR_SYSTICKACT_Pos
DECL|SCB_Type|typedef|} SCB_Type;
DECL|SCB_VTOR_TBLOFF_Msk|macro|SCB_VTOR_TBLOFF_Msk
DECL|SCB_VTOR_TBLOFF_Pos|macro|SCB_VTOR_TBLOFF_Pos
DECL|SCB|macro|SCB
DECL|SCR|member|__IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
DECL|SCS_BASE_NS|macro|SCS_BASE_NS
DECL|SCS_BASE|macro|SCS_BASE
DECL|SHCSR|member|__IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
DECL|SHPR|member|__IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
DECL|SPPR|member|__IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
DECL|SPSEL|member|uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */
DECL|SSPSR|member|__IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */
DECL|SysTick_BASE_NS|macro|SysTick_BASE_NS
DECL|SysTick_BASE|macro|SysTick_BASE
DECL|SysTick_CALIB_NOREF_Msk|macro|SysTick_CALIB_NOREF_Msk
DECL|SysTick_CALIB_NOREF_Pos|macro|SysTick_CALIB_NOREF_Pos
DECL|SysTick_CALIB_SKEW_Msk|macro|SysTick_CALIB_SKEW_Msk
DECL|SysTick_CALIB_SKEW_Pos|macro|SysTick_CALIB_SKEW_Pos
DECL|SysTick_CALIB_TENMS_Msk|macro|SysTick_CALIB_TENMS_Msk
DECL|SysTick_CALIB_TENMS_Pos|macro|SysTick_CALIB_TENMS_Pos
DECL|SysTick_CTRL_CLKSOURCE_Msk|macro|SysTick_CTRL_CLKSOURCE_Msk
DECL|SysTick_CTRL_CLKSOURCE_Pos|macro|SysTick_CTRL_CLKSOURCE_Pos
DECL|SysTick_CTRL_COUNTFLAG_Msk|macro|SysTick_CTRL_COUNTFLAG_Msk
DECL|SysTick_CTRL_COUNTFLAG_Pos|macro|SysTick_CTRL_COUNTFLAG_Pos
DECL|SysTick_CTRL_ENABLE_Msk|macro|SysTick_CTRL_ENABLE_Msk
DECL|SysTick_CTRL_ENABLE_Pos|macro|SysTick_CTRL_ENABLE_Pos
DECL|SysTick_CTRL_TICKINT_Msk|macro|SysTick_CTRL_TICKINT_Msk
DECL|SysTick_CTRL_TICKINT_Pos|macro|SysTick_CTRL_TICKINT_Pos
DECL|SysTick_Config|function|__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
DECL|SysTick_LOAD_RELOAD_Msk|macro|SysTick_LOAD_RELOAD_Msk
DECL|SysTick_LOAD_RELOAD_Pos|macro|SysTick_LOAD_RELOAD_Pos
DECL|SysTick_NS|macro|SysTick_NS
DECL|SysTick_Type|typedef|} SysTick_Type;
DECL|SysTick_VAL_CURRENT_Msk|macro|SysTick_VAL_CURRENT_Msk
DECL|SysTick_VAL_CURRENT_Pos|macro|SysTick_VAL_CURRENT_Pos
DECL|SysTick|macro|SysTick
DECL|TPI_ACPR_PRESCALER_Msk|macro|TPI_ACPR_PRESCALER_Msk
DECL|TPI_ACPR_PRESCALER_Pos|macro|TPI_ACPR_PRESCALER_Pos
DECL|TPI_BASE|macro|TPI_BASE
DECL|TPI_DEVID_AsynClkIn_Msk|macro|TPI_DEVID_AsynClkIn_Msk
DECL|TPI_DEVID_AsynClkIn_Pos|macro|TPI_DEVID_AsynClkIn_Pos
DECL|TPI_DEVID_MANCVALID_Msk|macro|TPI_DEVID_MANCVALID_Msk
DECL|TPI_DEVID_MANCVALID_Pos|macro|TPI_DEVID_MANCVALID_Pos
DECL|TPI_DEVID_MinBufSz_Msk|macro|TPI_DEVID_MinBufSz_Msk
DECL|TPI_DEVID_MinBufSz_Pos|macro|TPI_DEVID_MinBufSz_Pos
DECL|TPI_DEVID_NRZVALID_Msk|macro|TPI_DEVID_NRZVALID_Msk
DECL|TPI_DEVID_NRZVALID_Pos|macro|TPI_DEVID_NRZVALID_Pos
DECL|TPI_DEVID_NrTraceInput_Msk|macro|TPI_DEVID_NrTraceInput_Msk
DECL|TPI_DEVID_NrTraceInput_Pos|macro|TPI_DEVID_NrTraceInput_Pos
DECL|TPI_DEVID_PTINVALID_Msk|macro|TPI_DEVID_PTINVALID_Msk
DECL|TPI_DEVID_PTINVALID_Pos|macro|TPI_DEVID_PTINVALID_Pos
DECL|TPI_DEVTYPE_MajorType_Msk|macro|TPI_DEVTYPE_MajorType_Msk
DECL|TPI_DEVTYPE_MajorType_Pos|macro|TPI_DEVTYPE_MajorType_Pos
DECL|TPI_DEVTYPE_SubType_Msk|macro|TPI_DEVTYPE_SubType_Msk
DECL|TPI_DEVTYPE_SubType_Pos|macro|TPI_DEVTYPE_SubType_Pos
DECL|TPI_FFCR_EnFCont_Msk|macro|TPI_FFCR_EnFCont_Msk
DECL|TPI_FFCR_EnFCont_Pos|macro|TPI_FFCR_EnFCont_Pos
DECL|TPI_FFCR_TrigIn_Msk|macro|TPI_FFCR_TrigIn_Msk
DECL|TPI_FFCR_TrigIn_Pos|macro|TPI_FFCR_TrigIn_Pos
DECL|TPI_FFSR_FlInProg_Msk|macro|TPI_FFSR_FlInProg_Msk
DECL|TPI_FFSR_FlInProg_Pos|macro|TPI_FFSR_FlInProg_Pos
DECL|TPI_FFSR_FtNonStop_Msk|macro|TPI_FFSR_FtNonStop_Msk
DECL|TPI_FFSR_FtNonStop_Pos|macro|TPI_FFSR_FtNonStop_Pos
DECL|TPI_FFSR_FtStopped_Msk|macro|TPI_FFSR_FtStopped_Msk
DECL|TPI_FFSR_FtStopped_Pos|macro|TPI_FFSR_FtStopped_Pos
DECL|TPI_FFSR_TCPresent_Msk|macro|TPI_FFSR_TCPresent_Msk
DECL|TPI_FFSR_TCPresent_Pos|macro|TPI_FFSR_TCPresent_Pos
DECL|TPI_FIFO0_ETM0_Msk|macro|TPI_FIFO0_ETM0_Msk
DECL|TPI_FIFO0_ETM0_Pos|macro|TPI_FIFO0_ETM0_Pos
DECL|TPI_FIFO0_ETM1_Msk|macro|TPI_FIFO0_ETM1_Msk
DECL|TPI_FIFO0_ETM1_Pos|macro|TPI_FIFO0_ETM1_Pos
DECL|TPI_FIFO0_ETM2_Msk|macro|TPI_FIFO0_ETM2_Msk
DECL|TPI_FIFO0_ETM2_Pos|macro|TPI_FIFO0_ETM2_Pos
DECL|TPI_FIFO0_ETM_ATVALID_Msk|macro|TPI_FIFO0_ETM_ATVALID_Msk
DECL|TPI_FIFO0_ETM_ATVALID_Pos|macro|TPI_FIFO0_ETM_ATVALID_Pos
DECL|TPI_FIFO0_ETM_bytecount_Msk|macro|TPI_FIFO0_ETM_bytecount_Msk
DECL|TPI_FIFO0_ETM_bytecount_Pos|macro|TPI_FIFO0_ETM_bytecount_Pos
DECL|TPI_FIFO0_ITM_ATVALID_Msk|macro|TPI_FIFO0_ITM_ATVALID_Msk
DECL|TPI_FIFO0_ITM_ATVALID_Pos|macro|TPI_FIFO0_ITM_ATVALID_Pos
DECL|TPI_FIFO0_ITM_bytecount_Msk|macro|TPI_FIFO0_ITM_bytecount_Msk
DECL|TPI_FIFO0_ITM_bytecount_Pos|macro|TPI_FIFO0_ITM_bytecount_Pos
DECL|TPI_FIFO1_ETM_ATVALID_Msk|macro|TPI_FIFO1_ETM_ATVALID_Msk
DECL|TPI_FIFO1_ETM_ATVALID_Pos|macro|TPI_FIFO1_ETM_ATVALID_Pos
DECL|TPI_FIFO1_ETM_bytecount_Msk|macro|TPI_FIFO1_ETM_bytecount_Msk
DECL|TPI_FIFO1_ETM_bytecount_Pos|macro|TPI_FIFO1_ETM_bytecount_Pos
DECL|TPI_FIFO1_ITM0_Msk|macro|TPI_FIFO1_ITM0_Msk
DECL|TPI_FIFO1_ITM0_Pos|macro|TPI_FIFO1_ITM0_Pos
DECL|TPI_FIFO1_ITM1_Msk|macro|TPI_FIFO1_ITM1_Msk
DECL|TPI_FIFO1_ITM1_Pos|macro|TPI_FIFO1_ITM1_Pos
DECL|TPI_FIFO1_ITM2_Msk|macro|TPI_FIFO1_ITM2_Msk
DECL|TPI_FIFO1_ITM2_Pos|macro|TPI_FIFO1_ITM2_Pos
DECL|TPI_FIFO1_ITM_ATVALID_Msk|macro|TPI_FIFO1_ITM_ATVALID_Msk
DECL|TPI_FIFO1_ITM_ATVALID_Pos|macro|TPI_FIFO1_ITM_ATVALID_Pos
DECL|TPI_FIFO1_ITM_bytecount_Msk|macro|TPI_FIFO1_ITM_bytecount_Msk
DECL|TPI_FIFO1_ITM_bytecount_Pos|macro|TPI_FIFO1_ITM_bytecount_Pos
DECL|TPI_ITATBCTR0_ATREADY_Msk|macro|TPI_ITATBCTR0_ATREADY_Msk
DECL|TPI_ITATBCTR0_ATREADY_Pos|macro|TPI_ITATBCTR0_ATREADY_Pos
DECL|TPI_ITATBCTR2_ATREADY_Msk|macro|TPI_ITATBCTR2_ATREADY_Msk
DECL|TPI_ITATBCTR2_ATREADY_Pos|macro|TPI_ITATBCTR2_ATREADY_Pos
DECL|TPI_ITCTRL_Mode_Msk|macro|TPI_ITCTRL_Mode_Msk
DECL|TPI_ITCTRL_Mode_Pos|macro|TPI_ITCTRL_Mode_Pos
DECL|TPI_SPPR_TXMODE_Msk|macro|TPI_SPPR_TXMODE_Msk
DECL|TPI_SPPR_TXMODE_Pos|macro|TPI_SPPR_TXMODE_Pos
DECL|TPI_TRIGGER_TRIGGER_Msk|macro|TPI_TRIGGER_TRIGGER_Msk
DECL|TPI_TRIGGER_TRIGGER_Pos|macro|TPI_TRIGGER_TRIGGER_Pos
DECL|TPI_Type|typedef|} TPI_Type;
DECL|TPI|macro|TPI
DECL|TRIGGER|member|__IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */
DECL|TYPE|member|__IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
DECL|TYPE|member|__IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */
DECL|TZ_NVIC_ClearPendingIRQ_NS|function|__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_DisableIRQ_NS|function|__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_EnableIRQ_NS|function|__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_GetActive_NS|function|__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_GetEnableIRQ_NS|function|__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_GetPendingIRQ_NS|function|__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_GetPriority_NS|function|__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_SetPendingIRQ_NS|function|__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
DECL|TZ_NVIC_SetPriority_NS|function|__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
DECL|TZ_SAU_Disable|function|__STATIC_INLINE void TZ_SAU_Disable(void)
DECL|TZ_SAU_Enable|function|__STATIC_INLINE void TZ_SAU_Enable(void)
DECL|TZ_SysTick_Config_NS|function|__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
DECL|T|member|uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
DECL|VAL|member|__IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
DECL|VTOR|member|__IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
DECL|V|member|uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
DECL|V|member|uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
DECL|Z|member|uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
DECL|Z|member|uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
DECL|_BIT_SHIFT|macro|_BIT_SHIFT
DECL|_FLD2VAL|macro|_FLD2VAL
DECL|_IP_IDX|macro|_IP_IDX
DECL|_SHP_IDX|macro|_SHP_IDX
DECL|_VAL2FLD|macro|_VAL2FLD
DECL|__CM23_CMSIS_VERSION_MAIN|macro|__CM23_CMSIS_VERSION_MAIN
DECL|__CM23_CMSIS_VERSION_SUB|macro|__CM23_CMSIS_VERSION_SUB
DECL|__CM23_CMSIS_VERSION|macro|__CM23_CMSIS_VERSION
DECL|__CM23_REV|macro|__CM23_REV
DECL|__CORE_CM23_H_DEPENDANT|macro|__CORE_CM23_H_DEPENDANT
DECL|__CORE_CM23_H_GENERIC|macro|__CORE_CM23_H_GENERIC
DECL|__CORTEX_M|macro|__CORTEX_M
DECL|__ETM_PRESENT|macro|__ETM_PRESENT
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__FPU_USED|macro|__FPU_USED
DECL|__IM|macro|__IM
DECL|__IOM|macro|__IOM
DECL|__IO|macro|__IO
DECL|__I|macro|__I
DECL|__I|macro|__I
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__MTB_PRESENT|macro|__MTB_PRESENT
DECL|__NVIC_ClearPendingIRQ|function|__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
DECL|__NVIC_DisableIRQ|function|__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
DECL|__NVIC_EnableIRQ|function|__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
DECL|__NVIC_GetActive|function|__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
DECL|__NVIC_GetEnableIRQ|function|__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
DECL|__NVIC_GetPendingIRQ|function|__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
DECL|__NVIC_GetPriority|function|__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
DECL|__NVIC_GetVector|function|__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__NVIC_SetPendingIRQ|function|__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
DECL|__NVIC_SetPriority|function|__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
DECL|__NVIC_SetVector|function|__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
DECL|__NVIC_SystemReset|function|__STATIC_INLINE void __NVIC_SystemReset(void)
DECL|__OM|macro|__OM
DECL|__O|macro|__O
DECL|__SAUREGION_PRESENT|macro|__SAUREGION_PRESENT
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|_reserved0|member|uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
DECL|_reserved0|member|uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
DECL|_reserved0|member|uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
DECL|_reserved1|member|uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
DECL|_reserved1|member|uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
DECL|b|member|} b; /*!< Structure used for bit access */
DECL|b|member|} b; /*!< Structure used for bit access */
DECL|b|member|} b; /*!< Structure used for bit access */
DECL|b|member|} b; /*!< Structure used for bit access */
DECL|nPRIV|member|uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
DECL|w|member|uint32_t w; /*!< Type used for word access */
DECL|w|member|uint32_t w; /*!< Type used for word access */
DECL|w|member|uint32_t w; /*!< Type used for word access */
DECL|w|member|uint32_t w; /*!< Type used for word access */
DECL|xPSR_C_Msk|macro|xPSR_C_Msk
DECL|xPSR_C_Pos|macro|xPSR_C_Pos
DECL|xPSR_ISR_Msk|macro|xPSR_ISR_Msk
DECL|xPSR_ISR_Pos|macro|xPSR_ISR_Pos
DECL|xPSR_N_Msk|macro|xPSR_N_Msk
DECL|xPSR_N_Pos|macro|xPSR_N_Pos
DECL|xPSR_T_Msk|macro|xPSR_T_Msk
DECL|xPSR_T_Pos|macro|xPSR_T_Pos
DECL|xPSR_Type|typedef|} xPSR_Type;
DECL|xPSR_V_Msk|macro|xPSR_V_Msk
DECL|xPSR_V_Pos|macro|xPSR_V_Pos
DECL|xPSR_Z_Msk|macro|xPSR_Z_Msk
DECL|xPSR_Z_Pos|macro|xPSR_Z_Pos
