#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1021fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1022150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10132d0 .functor NOT 1, L_0x107fb70, C4<0>, C4<0>, C4<0>;
L_0x107f950 .functor XOR 2, L_0x107f810, L_0x107f8b0, C4<00>, C4<00>;
L_0x107fa60 .functor XOR 2, L_0x107f950, L_0x107f9c0, C4<00>, C4<00>;
v0x1077110_0 .net *"_ivl_10", 1 0, L_0x107f9c0;  1 drivers
v0x1077210_0 .net *"_ivl_12", 1 0, L_0x107fa60;  1 drivers
v0x10772f0_0 .net *"_ivl_2", 1 0, L_0x107a4d0;  1 drivers
v0x10773b0_0 .net *"_ivl_4", 1 0, L_0x107f810;  1 drivers
v0x1077490_0 .net *"_ivl_6", 1 0, L_0x107f8b0;  1 drivers
v0x10775c0_0 .net *"_ivl_8", 1 0, L_0x107f950;  1 drivers
v0x10776a0_0 .net "a", 0 0, v0x1071c10_0;  1 drivers
v0x1077740_0 .net "b", 0 0, v0x1071cb0_0;  1 drivers
v0x10777e0_0 .net "c", 0 0, v0x1071d50_0;  1 drivers
v0x1077880_0 .var "clk", 0 0;
v0x1077920_0 .net "d", 0 0, v0x1071e90_0;  1 drivers
v0x10779c0_0 .net "out_pos_dut", 0 0, L_0x107f470;  1 drivers
v0x1077a60_0 .net "out_pos_ref", 0 0, L_0x1078f90;  1 drivers
v0x1077b00_0 .net "out_sop_dut", 0 0, L_0x1079ef0;  1 drivers
v0x1077ba0_0 .net "out_sop_ref", 0 0, L_0x104c3c0;  1 drivers
v0x1077c40_0 .var/2u "stats1", 223 0;
v0x1077ce0_0 .var/2u "strobe", 0 0;
v0x1077d80_0 .net "tb_match", 0 0, L_0x107fb70;  1 drivers
v0x1077e50_0 .net "tb_mismatch", 0 0, L_0x10132d0;  1 drivers
v0x1077ef0_0 .net "wavedrom_enable", 0 0, v0x1072160_0;  1 drivers
v0x1077fc0_0 .net "wavedrom_title", 511 0, v0x1072200_0;  1 drivers
L_0x107a4d0 .concat [ 1 1 0 0], L_0x1078f90, L_0x104c3c0;
L_0x107f810 .concat [ 1 1 0 0], L_0x1078f90, L_0x104c3c0;
L_0x107f8b0 .concat [ 1 1 0 0], L_0x107f470, L_0x1079ef0;
L_0x107f9c0 .concat [ 1 1 0 0], L_0x1078f90, L_0x104c3c0;
L_0x107fb70 .cmp/eeq 2, L_0x107a4d0, L_0x107fa60;
S_0x10222e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1022150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10136b0 .functor AND 1, v0x1071d50_0, v0x1071e90_0, C4<1>, C4<1>;
L_0x1013a90 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x1013e70 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x10140f0 .functor AND 1, L_0x1013a90, L_0x1013e70, C4<1>, C4<1>;
L_0x102cbd0 .functor AND 1, L_0x10140f0, v0x1071d50_0, C4<1>, C4<1>;
L_0x104c3c0 .functor OR 1, L_0x10136b0, L_0x102cbd0, C4<0>, C4<0>;
L_0x1078410 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1078480 .functor OR 1, L_0x1078410, v0x1071e90_0, C4<0>, C4<0>;
L_0x1078590 .functor AND 1, v0x1071d50_0, L_0x1078480, C4<1>, C4<1>;
L_0x1078650 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x1078720 .functor OR 1, L_0x1078650, v0x1071cb0_0, C4<0>, C4<0>;
L_0x1078790 .functor AND 1, L_0x1078590, L_0x1078720, C4<1>, C4<1>;
L_0x1078910 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1078980 .functor OR 1, L_0x1078910, v0x1071e90_0, C4<0>, C4<0>;
L_0x10788a0 .functor AND 1, v0x1071d50_0, L_0x1078980, C4<1>, C4<1>;
L_0x1078b10 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x1078c10 .functor OR 1, L_0x1078b10, v0x1071e90_0, C4<0>, C4<0>;
L_0x1078cd0 .functor AND 1, L_0x10788a0, L_0x1078c10, C4<1>, C4<1>;
L_0x1078e80 .functor XNOR 1, L_0x1078790, L_0x1078cd0, C4<0>, C4<0>;
v0x1012c00_0 .net *"_ivl_0", 0 0, L_0x10136b0;  1 drivers
v0x1013000_0 .net *"_ivl_12", 0 0, L_0x1078410;  1 drivers
v0x10133e0_0 .net *"_ivl_14", 0 0, L_0x1078480;  1 drivers
v0x10137c0_0 .net *"_ivl_16", 0 0, L_0x1078590;  1 drivers
v0x1013ba0_0 .net *"_ivl_18", 0 0, L_0x1078650;  1 drivers
v0x1013f80_0 .net *"_ivl_2", 0 0, L_0x1013a90;  1 drivers
v0x1014200_0 .net *"_ivl_20", 0 0, L_0x1078720;  1 drivers
v0x1070180_0 .net *"_ivl_24", 0 0, L_0x1078910;  1 drivers
v0x1070260_0 .net *"_ivl_26", 0 0, L_0x1078980;  1 drivers
v0x1070340_0 .net *"_ivl_28", 0 0, L_0x10788a0;  1 drivers
v0x1070420_0 .net *"_ivl_30", 0 0, L_0x1078b10;  1 drivers
v0x1070500_0 .net *"_ivl_32", 0 0, L_0x1078c10;  1 drivers
v0x10705e0_0 .net *"_ivl_36", 0 0, L_0x1078e80;  1 drivers
L_0x7fc800b1c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10706a0_0 .net *"_ivl_38", 0 0, L_0x7fc800b1c018;  1 drivers
v0x1070780_0 .net *"_ivl_4", 0 0, L_0x1013e70;  1 drivers
v0x1070860_0 .net *"_ivl_6", 0 0, L_0x10140f0;  1 drivers
v0x1070940_0 .net *"_ivl_8", 0 0, L_0x102cbd0;  1 drivers
v0x1070a20_0 .net "a", 0 0, v0x1071c10_0;  alias, 1 drivers
v0x1070ae0_0 .net "b", 0 0, v0x1071cb0_0;  alias, 1 drivers
v0x1070ba0_0 .net "c", 0 0, v0x1071d50_0;  alias, 1 drivers
v0x1070c60_0 .net "d", 0 0, v0x1071e90_0;  alias, 1 drivers
v0x1070d20_0 .net "out_pos", 0 0, L_0x1078f90;  alias, 1 drivers
v0x1070de0_0 .net "out_sop", 0 0, L_0x104c3c0;  alias, 1 drivers
v0x1070ea0_0 .net "pos0", 0 0, L_0x1078790;  1 drivers
v0x1070f60_0 .net "pos1", 0 0, L_0x1078cd0;  1 drivers
L_0x1078f90 .functor MUXZ 1, L_0x7fc800b1c018, L_0x1078790, L_0x1078e80, C4<>;
S_0x10710e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1022150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1071c10_0 .var "a", 0 0;
v0x1071cb0_0 .var "b", 0 0;
v0x1071d50_0 .var "c", 0 0;
v0x1071df0_0 .net "clk", 0 0, v0x1077880_0;  1 drivers
v0x1071e90_0 .var "d", 0 0;
v0x1071f80_0 .var/2u "fail", 0 0;
v0x1072020_0 .var/2u "fail1", 0 0;
v0x10720c0_0 .net "tb_match", 0 0, L_0x107fb70;  alias, 1 drivers
v0x1072160_0 .var "wavedrom_enable", 0 0;
v0x1072200_0 .var "wavedrom_title", 511 0;
E_0x1020930/0 .event negedge, v0x1071df0_0;
E_0x1020930/1 .event posedge, v0x1071df0_0;
E_0x1020930 .event/or E_0x1020930/0, E_0x1020930/1;
S_0x1071410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10710e0;
 .timescale -12 -12;
v0x1071650_0 .var/2s "i", 31 0;
E_0x10207d0 .event posedge, v0x1071df0_0;
S_0x1071750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10710e0;
 .timescale -12 -12;
v0x1071950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1071a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10710e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10723e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1022150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1079140 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x10792e0 .functor AND 1, v0x1071c10_0, L_0x1079140, C4<1>, C4<1>;
L_0x10793c0 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x1079540 .functor AND 1, L_0x10792e0, L_0x10793c0, C4<1>, C4<1>;
L_0x1079680 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x1079800 .functor AND 1, L_0x1079540, L_0x1079680, C4<1>, C4<1>;
L_0x1079950 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x1079ad0 .functor AND 1, L_0x1079950, v0x1071cb0_0, C4<1>, C4<1>;
L_0x1079be0 .functor AND 1, L_0x1079ad0, v0x1071d50_0, C4<1>, C4<1>;
L_0x1079ca0 .functor AND 1, L_0x1079be0, v0x1071e90_0, C4<1>, C4<1>;
L_0x1079dc0 .functor OR 1, L_0x1079800, L_0x1079ca0, C4<0>, C4<0>;
L_0x1079e80 .functor AND 1, v0x1071c10_0, v0x1071cb0_0, C4<1>, C4<1>;
L_0x1079f60 .functor AND 1, L_0x1079e80, v0x1071d50_0, C4<1>, C4<1>;
L_0x107a020 .functor AND 1, L_0x1079f60, v0x1071e90_0, C4<1>, C4<1>;
L_0x1079ef0 .functor OR 1, L_0x1079dc0, L_0x107a020, C4<0>, C4<0>;
L_0x107a250 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x107a350 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x107a3c0 .functor OR 1, L_0x107a250, L_0x107a350, C4<0>, C4<0>;
L_0x107a570 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x107a5e0 .functor OR 1, L_0x107a3c0, L_0x107a570, C4<0>, C4<0>;
L_0x107a7a0 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107a810 .functor OR 1, L_0x107a5e0, L_0x107a7a0, C4<0>, C4<0>;
L_0x107a9e0 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x107aa50 .functor OR 1, v0x1071c10_0, L_0x107a9e0, C4<0>, C4<0>;
L_0x107abe0 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x107ac50 .functor OR 1, L_0x107aa50, L_0x107abe0, C4<0>, C4<0>;
L_0x107ae40 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107aeb0 .functor OR 1, L_0x107ac50, L_0x107ae40, C4<0>, C4<0>;
L_0x107b0b0 .functor AND 1, L_0x107a810, L_0x107aeb0, C4<1>, C4<1>;
L_0x107b1c0 .functor OR 1, v0x1071c10_0, v0x1071cb0_0, C4<0>, C4<0>;
L_0x107b330 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x107b3a0 .functor OR 1, L_0x107b1c0, L_0x107b330, C4<0>, C4<0>;
L_0x107b5c0 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107b630 .functor OR 1, L_0x107b3a0, L_0x107b5c0, C4<0>, C4<0>;
L_0x107b860 .functor AND 1, L_0x107b0b0, L_0x107b630, C4<1>, C4<1>;
L_0x107b970 .functor OR 1, v0x1071c10_0, v0x1071cb0_0, C4<0>, C4<0>;
L_0x107bb10 .functor OR 1, L_0x107b970, v0x1071d50_0, C4<0>, C4<0>;
L_0x107bbd0 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107b9e0 .functor OR 1, L_0x107bb10, L_0x107bbd0, C4<0>, C4<0>;
L_0x107bd80 .functor AND 1, L_0x107b860, L_0x107b9e0, C4<1>, C4<1>;
L_0x107bfe0 .functor OR 1, v0x1071c10_0, v0x1071cb0_0, C4<0>, C4<0>;
L_0x107c050 .functor OR 1, L_0x107bfe0, v0x1071d50_0, C4<0>, C4<0>;
L_0x107c270 .functor OR 1, L_0x107c050, v0x1071e90_0, C4<0>, C4<0>;
L_0x107c330 .functor AND 1, L_0x107bd80, L_0x107c270, C4<1>, C4<1>;
L_0x107c5b0 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x107c620 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x107c810 .functor OR 1, L_0x107c5b0, L_0x107c620, C4<0>, C4<0>;
L_0x107c920 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x107cd30 .functor OR 1, L_0x107c810, L_0x107c920, C4<0>, C4<0>;
L_0x107ce40 .functor OR 1, L_0x107cd30, v0x1071e90_0, C4<0>, C4<0>;
L_0x107d2b0 .functor AND 1, L_0x107c330, L_0x107ce40, C4<1>, C4<1>;
L_0x107d3c0 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x107d7f0 .functor NOT 1, v0x1071cb0_0, C4<0>, C4<0>, C4<0>;
L_0x107d860 .functor OR 1, L_0x107d3c0, L_0x107d7f0, C4<0>, C4<0>;
L_0x107db30 .functor OR 1, L_0x107d860, v0x1071d50_0, C4<0>, C4<0>;
L_0x107dbf0 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107de30 .functor OR 1, L_0x107db30, L_0x107dbf0, C4<0>, C4<0>;
L_0x107df40 .functor AND 1, L_0x107d2b0, L_0x107de30, C4<1>, C4<1>;
L_0x107e230 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x107e2a0 .functor OR 1, L_0x107e230, v0x1071cb0_0, C4<0>, C4<0>;
L_0x107e550 .functor NOT 1, v0x1071d50_0, C4<0>, C4<0>, C4<0>;
L_0x107e5c0 .functor OR 1, L_0x107e2a0, L_0x107e550, C4<0>, C4<0>;
L_0x107e8d0 .functor OR 1, L_0x107e5c0, v0x1071e90_0, C4<0>, C4<0>;
L_0x107e990 .functor AND 1, L_0x107df40, L_0x107e8d0, C4<1>, C4<1>;
L_0x107ecb0 .functor NOT 1, v0x1071c10_0, C4<0>, C4<0>, C4<0>;
L_0x107ed20 .functor OR 1, L_0x107ecb0, v0x1071cb0_0, C4<0>, C4<0>;
L_0x107f000 .functor OR 1, L_0x107ed20, v0x1071d50_0, C4<0>, C4<0>;
L_0x107f0c0 .functor NOT 1, v0x1071e90_0, C4<0>, C4<0>, C4<0>;
L_0x107f360 .functor OR 1, L_0x107f000, L_0x107f0c0, C4<0>, C4<0>;
L_0x107f470 .functor AND 1, L_0x107e990, L_0x107f360, C4<1>, C4<1>;
v0x10725a0_0 .net *"_ivl_0", 0 0, L_0x1079140;  1 drivers
v0x1072680_0 .net *"_ivl_10", 0 0, L_0x1079800;  1 drivers
v0x1072760_0 .net *"_ivl_100", 0 0, L_0x107d2b0;  1 drivers
v0x1072850_0 .net *"_ivl_102", 0 0, L_0x107d3c0;  1 drivers
v0x1072930_0 .net *"_ivl_104", 0 0, L_0x107d7f0;  1 drivers
v0x1072a60_0 .net *"_ivl_106", 0 0, L_0x107d860;  1 drivers
v0x1072b40_0 .net *"_ivl_108", 0 0, L_0x107db30;  1 drivers
v0x1072c20_0 .net *"_ivl_110", 0 0, L_0x107dbf0;  1 drivers
v0x1072d00_0 .net *"_ivl_112", 0 0, L_0x107de30;  1 drivers
v0x1072e70_0 .net *"_ivl_114", 0 0, L_0x107df40;  1 drivers
v0x1072f50_0 .net *"_ivl_116", 0 0, L_0x107e230;  1 drivers
v0x1073030_0 .net *"_ivl_118", 0 0, L_0x107e2a0;  1 drivers
v0x1073110_0 .net *"_ivl_12", 0 0, L_0x1079950;  1 drivers
v0x10731f0_0 .net *"_ivl_120", 0 0, L_0x107e550;  1 drivers
v0x10732d0_0 .net *"_ivl_122", 0 0, L_0x107e5c0;  1 drivers
v0x10733b0_0 .net *"_ivl_124", 0 0, L_0x107e8d0;  1 drivers
v0x1073490_0 .net *"_ivl_126", 0 0, L_0x107e990;  1 drivers
v0x1073680_0 .net *"_ivl_128", 0 0, L_0x107ecb0;  1 drivers
v0x1073760_0 .net *"_ivl_130", 0 0, L_0x107ed20;  1 drivers
v0x1073840_0 .net *"_ivl_132", 0 0, L_0x107f000;  1 drivers
v0x1073920_0 .net *"_ivl_134", 0 0, L_0x107f0c0;  1 drivers
v0x1073a00_0 .net *"_ivl_136", 0 0, L_0x107f360;  1 drivers
v0x1073ae0_0 .net *"_ivl_14", 0 0, L_0x1079ad0;  1 drivers
v0x1073bc0_0 .net *"_ivl_16", 0 0, L_0x1079be0;  1 drivers
v0x1073ca0_0 .net *"_ivl_18", 0 0, L_0x1079ca0;  1 drivers
v0x1073d80_0 .net *"_ivl_2", 0 0, L_0x10792e0;  1 drivers
v0x1073e60_0 .net *"_ivl_20", 0 0, L_0x1079dc0;  1 drivers
v0x1073f40_0 .net *"_ivl_22", 0 0, L_0x1079e80;  1 drivers
v0x1074020_0 .net *"_ivl_24", 0 0, L_0x1079f60;  1 drivers
v0x1074100_0 .net *"_ivl_26", 0 0, L_0x107a020;  1 drivers
v0x10741e0_0 .net *"_ivl_30", 0 0, L_0x107a250;  1 drivers
v0x10742c0_0 .net *"_ivl_32", 0 0, L_0x107a350;  1 drivers
v0x10743a0_0 .net *"_ivl_34", 0 0, L_0x107a3c0;  1 drivers
v0x1074690_0 .net *"_ivl_36", 0 0, L_0x107a570;  1 drivers
v0x1074770_0 .net *"_ivl_38", 0 0, L_0x107a5e0;  1 drivers
v0x1074850_0 .net *"_ivl_4", 0 0, L_0x10793c0;  1 drivers
v0x1074930_0 .net *"_ivl_40", 0 0, L_0x107a7a0;  1 drivers
v0x1074a10_0 .net *"_ivl_42", 0 0, L_0x107a810;  1 drivers
v0x1074af0_0 .net *"_ivl_44", 0 0, L_0x107a9e0;  1 drivers
v0x1074bd0_0 .net *"_ivl_46", 0 0, L_0x107aa50;  1 drivers
v0x1074cb0_0 .net *"_ivl_48", 0 0, L_0x107abe0;  1 drivers
v0x1074d90_0 .net *"_ivl_50", 0 0, L_0x107ac50;  1 drivers
v0x1074e70_0 .net *"_ivl_52", 0 0, L_0x107ae40;  1 drivers
v0x1074f50_0 .net *"_ivl_54", 0 0, L_0x107aeb0;  1 drivers
v0x1075030_0 .net *"_ivl_56", 0 0, L_0x107b0b0;  1 drivers
v0x1075110_0 .net *"_ivl_58", 0 0, L_0x107b1c0;  1 drivers
v0x10751f0_0 .net *"_ivl_6", 0 0, L_0x1079540;  1 drivers
v0x10752d0_0 .net *"_ivl_60", 0 0, L_0x107b330;  1 drivers
v0x10753b0_0 .net *"_ivl_62", 0 0, L_0x107b3a0;  1 drivers
v0x1075490_0 .net *"_ivl_64", 0 0, L_0x107b5c0;  1 drivers
v0x1075570_0 .net *"_ivl_66", 0 0, L_0x107b630;  1 drivers
v0x1075650_0 .net *"_ivl_68", 0 0, L_0x107b860;  1 drivers
v0x1075730_0 .net *"_ivl_70", 0 0, L_0x107b970;  1 drivers
v0x1075810_0 .net *"_ivl_72", 0 0, L_0x107bb10;  1 drivers
v0x10758f0_0 .net *"_ivl_74", 0 0, L_0x107bbd0;  1 drivers
v0x10759d0_0 .net *"_ivl_76", 0 0, L_0x107b9e0;  1 drivers
v0x1075ab0_0 .net *"_ivl_78", 0 0, L_0x107bd80;  1 drivers
v0x1075b90_0 .net *"_ivl_8", 0 0, L_0x1079680;  1 drivers
v0x1075c70_0 .net *"_ivl_80", 0 0, L_0x107bfe0;  1 drivers
v0x1075d50_0 .net *"_ivl_82", 0 0, L_0x107c050;  1 drivers
v0x1075e30_0 .net *"_ivl_84", 0 0, L_0x107c270;  1 drivers
v0x1075f10_0 .net *"_ivl_86", 0 0, L_0x107c330;  1 drivers
v0x1075ff0_0 .net *"_ivl_88", 0 0, L_0x107c5b0;  1 drivers
v0x10760d0_0 .net *"_ivl_90", 0 0, L_0x107c620;  1 drivers
v0x10761b0_0 .net *"_ivl_92", 0 0, L_0x107c810;  1 drivers
v0x10766a0_0 .net *"_ivl_94", 0 0, L_0x107c920;  1 drivers
v0x1076780_0 .net *"_ivl_96", 0 0, L_0x107cd30;  1 drivers
v0x1076860_0 .net *"_ivl_98", 0 0, L_0x107ce40;  1 drivers
v0x1076940_0 .net "a", 0 0, v0x1071c10_0;  alias, 1 drivers
v0x10769e0_0 .net "b", 0 0, v0x1071cb0_0;  alias, 1 drivers
v0x1076ad0_0 .net "c", 0 0, v0x1071d50_0;  alias, 1 drivers
v0x1076bc0_0 .net "d", 0 0, v0x1071e90_0;  alias, 1 drivers
v0x1076cb0_0 .net "out_pos", 0 0, L_0x107f470;  alias, 1 drivers
v0x1076d70_0 .net "out_sop", 0 0, L_0x1079ef0;  alias, 1 drivers
S_0x1076ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1022150;
 .timescale -12 -12;
E_0x10089f0 .event anyedge, v0x1077ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1077ce0_0;
    %nor/r;
    %assign/vec4 v0x1077ce0_0, 0;
    %wait E_0x10089f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10710e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1071f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1072020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10710e0;
T_4 ;
    %wait E_0x1020930;
    %load/vec4 v0x10720c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1071f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10710e0;
T_5 ;
    %wait E_0x10207d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %wait E_0x10207d0;
    %load/vec4 v0x1071f80_0;
    %store/vec4 v0x1072020_0, 0, 1;
    %fork t_1, S_0x1071410;
    %jmp t_0;
    .scope S_0x1071410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1071650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1071650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x10207d0;
    %load/vec4 v0x1071650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1071650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1071650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10710e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1020930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1071e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1071cb0_0, 0;
    %assign/vec4 v0x1071c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1071f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1072020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1022150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1077880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1077ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1022150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1077880_0;
    %inv;
    %store/vec4 v0x1077880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1022150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1071df0_0, v0x1077e50_0, v0x10776a0_0, v0x1077740_0, v0x10777e0_0, v0x1077920_0, v0x1077ba0_0, v0x1077b00_0, v0x1077a60_0, v0x10779c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1022150;
T_9 ;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1022150;
T_10 ;
    %wait E_0x1020930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1077c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
    %load/vec4 v0x1077d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1077c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1077ba0_0;
    %load/vec4 v0x1077ba0_0;
    %load/vec4 v0x1077b00_0;
    %xor;
    %load/vec4 v0x1077ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1077a60_0;
    %load/vec4 v0x1077a60_0;
    %load/vec4 v0x10779c0_0;
    %xor;
    %load/vec4 v0x1077a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1077c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1077c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter5/response3/top_module.sv";
