Analysis & Synthesis report for DE1_SoC_Computer
Wed Nov 29 16:22:15 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_Computer|arbiter_state
 12. State Machine - |DE1_SoC_Computer|vga_driver:DUT|v_state
 13. State Machine - |DE1_SoC_Computer|vga_driver:DUT|h_state
 14. State Machine - |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 21. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 22. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 23. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 24. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 29. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 30. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 31. Source assignments for sld_signaltap:auto_signaltap_0
 32. Parameter Settings for User Entity Instance: boid_accelerator:xcel
 33. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg
 34. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg
 35. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg
 36. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_reg
 37. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg
 38. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg
 39. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_avg_reg
 40. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_avg_reg
 41. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_close_reg
 42. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_close_reg
 43. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg
 44. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg
 45. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg
 46. Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_ctrl:the_ctrl
 47. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem
 48. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm
 49. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x
 50. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y
 51. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx
 52. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vy
 53. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x_a
 54. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y_a
 55. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x
 56. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y
 57. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vx
 58. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vy
 59. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x_a
 60. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y_a
 61. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x
 62. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y
 63. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vx
 64. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vy
 65. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x_a
 66. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y_a
 67. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x
 68. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y
 69. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vx
 70. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vy
 71. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x_a
 72. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y_a
 73. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x
 74. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y
 75. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vx
 76. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vy
 77. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x_a
 78. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y_a
 79. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x
 80. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y
 81. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vx
 82. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vy
 83. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x_a
 84. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y_a
 85. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x
 86. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y
 87. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vx
 88. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vy
 89. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x_a
 90. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y_a
 91. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x
 92. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y
 93. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vx
 94. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vy
 95. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x_a
 96. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y_a
 97. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x
 98. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y
 99. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vx
100. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vy
101. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x_a
102. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y_a
103. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x
104. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y
105. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vx
106. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vy
107. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x_a
108. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y_a
109. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x
110. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y
111. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vx
112. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vy
113. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x_a
114. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y_a
115. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x
116. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y
117. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vx
118. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vy
119. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x_a
120. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y_a
121. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x
122. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y
123. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vx
124. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vy
125. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x_a
126. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y_a
127. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x
128. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y
129. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vx
130. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vy
131. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x_a
132. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y_a
133. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x
134. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y
135. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vx
136. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vy
137. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x_a
138. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y_a
139. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x
140. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y
141. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vx
142. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vy
143. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x_a
144. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y_a
145. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x
146. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y
147. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vx
148. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vy
149. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x_a
150. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y_a
151. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x
152. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y
153. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vx
154. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vy
155. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x_a
156. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y_a
157. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x
158. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y
159. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vx
160. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vy
161. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x_a
162. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y_a
163. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x
164. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y
165. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vx
166. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vy
167. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x_a
168. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y_a
169. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x
170. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y
171. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vx
172. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vy
173. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x_a
174. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y_a
175. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x
176. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y
177. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vx
178. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vy
179. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x_a
180. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y_a
181. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x
182. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y
183. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vx
184. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vy
185. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x_a
186. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y_a
187. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x
188. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y
189. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vx
190. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vy
191. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x_a
192. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y_a
193. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x
194. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y
195. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vx
196. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vy
197. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x_a
198. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y_a
199. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x
200. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y
201. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vx
202. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vy
203. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x_a
204. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y_a
205. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x
206. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y
207. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vx
208. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vy
209. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x_a
210. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y_a
211. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x
212. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y
213. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vx
214. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vy
215. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x_a
216. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y_a
217. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x
218. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y
219. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vx
220. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vy
221. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x_a
222. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y_a
223. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x
224. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y
225. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vx
226. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vy
227. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x_a
228. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y_a
229. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x
230. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y
231. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vx
232. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vy
233. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x_a
234. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y_a
235. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x
236. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y
237. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vx
238. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vy
239. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x_a
240. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y_a
241. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x
242. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y
243. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vx
244. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vy
245. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x_a
246. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y_a
247. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x
248. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y
249. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vx
250. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vy
251. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x_a
252. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y_a
253. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x
254. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y
255. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vx
256. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vy
257. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x_a
258. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y_a
259. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x
260. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y
261. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vx
262. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vy
263. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x_a
264. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y_a
265. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x
266. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y
267. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vx
268. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vy
269. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x_a
270. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y_a
271. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x
272. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y
273. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vx
274. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vy
275. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x_a
276. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y_a
277. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x
278. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y
279. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vx
280. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vy
281. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x_a
282. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y_a
283. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x
284. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y
285. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vx
286. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vy
287. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x_a
288. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y_a
289. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x
290. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y
291. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vx
292. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vy
293. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x_a
294. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y_a
295. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x
296. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y
297. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vx
298. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vy
299. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x_a
300. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y_a
301. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x
302. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y
303. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vx
304. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vy
305. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x_a
306. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y_a
307. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x
308. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y
309. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vx
310. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vy
311. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x_a
312. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y_a
313. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x
314. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y
315. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vx
316. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vy
317. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x_a
318. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y_a
319. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x
320. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y
321. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vx
322. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vy
323. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x_a
324. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y_a
325. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x
326. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y
327. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vx
328. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vy
329. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x_a
330. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y_a
331. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x
332. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y
333. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vx
334. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vy
335. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x_a
336. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y_a
337. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x
338. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y
339. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vx
340. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vy
341. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x_a
342. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y_a
343. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x
344. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y
345. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vx
346. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vy
347. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x_a
348. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y_a
349. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x
350. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y
351. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vx
352. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vy
353. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x_a
354. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y_a
355. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x
356. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y
357. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vx
358. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vy
359. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x_a
360. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y_a
361. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x
362. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y
363. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vx
364. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vy
365. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x_a
366. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y_a
367. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x
368. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y
369. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vx
370. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vy
371. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x_a
372. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y_a
373. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x
374. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y
375. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vx
376. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vy
377. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x_a
378. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y_a
379. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x
380. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y
381. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vx
382. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vy
383. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x_a
384. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y_a
385. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x
386. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y
387. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vx
388. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vy
389. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x_a
390. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y_a
391. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x
392. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y
393. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vx
394. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vy
395. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x_a
396. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y_a
397. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x
398. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y
399. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vx
400. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vy
401. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x_a
402. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y_a
403. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x
404. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y
405. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vx
406. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vy
407. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x_a
408. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y_a
409. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x
410. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y
411. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vx
412. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vy
413. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x_a
414. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y_a
415. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x
416. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y
417. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vx
418. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vy
419. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x_a
420. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y_a
421. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x
422. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y
423. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vx
424. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vy
425. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x_a
426. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y_a
427. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x
428. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y
429. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vx
430. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vy
431. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x_a
432. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y_a
433. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x
434. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y
435. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vx
436. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vy
437. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x_a
438. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y_a
439. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x
440. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y
441. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vx
442. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vy
443. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x_a
444. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y_a
445. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x
446. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y
447. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vx
448. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vy
449. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x_a
450. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y_a
451. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x
452. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y
453. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vx
454. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vy
455. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x_a
456. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y_a
457. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x
458. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y
459. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vx
460. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vy
461. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x_a
462. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y_a
463. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x
464. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y
465. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vx
466. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vy
467. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x_a
468. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y_a
469. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:x_out_pad
470. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:y_out_pad
471. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:vx_out_pad
472. Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:vy_out_pad
473. Parameter Settings for User Entity Instance: vga_driver:DUT
474. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps
475. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
476. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
477. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
478. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
479. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
480. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
481. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
482. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
483. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
484. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
485. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
486. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
487. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
488. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
489. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
490. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
491. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
492. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
493. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
494. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
495. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
496. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
497. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
498. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
499. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
500. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
501. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
502. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
503. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
504. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
505. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
506. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
507. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
508. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
509. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
510. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
511. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
512. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
513. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
514. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
515. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
516. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
517. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
518. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
519. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
520. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
521. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
522. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
523. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
524. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i
525. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i
526. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller
527. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001
528. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
529. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001"
530. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller"
531. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001"
532. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper"
533. Port Connectivity Checks: "Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i"
534. Port Connectivity Checks: "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i"
535. Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
536. Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll"
537. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
538. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
539. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
540. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
541. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
542. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
543. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
544. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
545. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
546. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
547. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
548. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
549. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
550. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
551. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
552. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
553. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
554. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
555. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
556. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
557. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
558. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
559. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
560. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
561. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
562. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
563. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
564. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
565. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
566. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
567. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
568. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
569. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
570. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
571. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
572. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
573. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
574. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps"
575. Port Connectivity Checks: "Computer_System:The_System"
576. Port Connectivity Checks: "vga_driver:DUT"
577. Port Connectivity Checks: "boid_accelerator:xcel|register_test_mem_wrapper:the_mem"
578. Port Connectivity Checks: "boid_accelerator:xcel|xcel_ctrl:the_ctrl"
579. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:b_mul"
580. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:a_mul"
581. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_22"
582. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_12"
583. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_41"
584. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_31"
585. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21"
586. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11"
587. Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg"
588. Port Connectivity Checks: "boid_accelerator:xcel"
589. Port Connectivity Checks: "M10K_1000_8:pixel_data"
590. Signal Tap Logic Analyzer Settings
591. Post-Synthesis Netlist Statistics for Top Partition
592. Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border
593. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
594. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
595. Elapsed Time Per Partition
596. Connections to In-System Debugging Instance "auto_signaltap_0"
597. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 29 16:22:14 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 10699                                       ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 38,144                                      ;
; Total DSP Blocks                ; 42                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 3.94        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.4%      ;
;     Processor 3            ;  27.4%      ;
;     Processor 4            ;  27.4%      ;
;     Processor 5            ;  27.2%      ;
;     Processor 6            ;  27.2%      ;
;     Processor 7            ;  27.2%      ;
;     Processor 8            ;  27.1%      ;
;     Processor 9            ;  25.9%      ;
;     Processor 10           ;  25.9%      ;
;     Processor 11           ;  25.7%      ;
;     Processor 12           ;  25.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library         ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Computer_System/synthesis/Computer_System.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v                                               ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_vga_pio.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_vga_pio.v                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_m10k_pll.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_m10k_pll.v                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v          ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                 ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                  ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v                                          ; Computer_System ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv                                      ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv                                     ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv        ; Computer_System ;
; DE1_SoC_Computer.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v                                                                        ;                 ;
; hex_decoder.v                                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v                                                                             ;                 ;
; boid_accelerator/boid_accelerator.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv                                                      ;                 ;
; boid_accelerator/boid_xcel_helper.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv                                                      ;                 ;
; boid_accelerator/boid_xcel_dp.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv                                                          ;                 ;
; boid_accelerator/boid_xcel_ctrl.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv                                                        ;                 ;
; boid_accelerator/boid_xcel_mem.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv                                                         ;                 ;
; altddio_out.tdf                                                                           ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                 ;                 ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                  ;                 ;
; stratix_ddio.inc                                                                          ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                ;                 ;
; cyclone_ddio.inc                                                                          ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                ;                 ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;                 ;
; stratix_lcell.inc                                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                               ;                 ;
; db/ddio_out_uqe.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ddio_out_uqe.tdf                                                                       ;                 ;
; altera_pll.v                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                    ;                 ;
; sld_signaltap.vhd                                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                               ;                 ;
; sld_signaltap_impl.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                          ;                 ;
; sld_ela_control.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                             ;                 ;
; lpm_shiftreg.tdf                                                                          ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                ;                 ;
; lpm_constant.inc                                                                          ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                ;                 ;
; dffeea.inc                                                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                      ;                 ;
; sld_mbpmg.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                   ;                 ;
; sld_ela_trigger_flow_sel.tdf                                                              ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                    ;                 ;
; db/sld_ela_trigger_flow_sel_bg41.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/sld_ela_trigger_flow_sel_bg41.tdf                                                      ;                 ;
; db/sld_reserved_de1_soc_computer_auto_signaltap_0_flow_mgr_c90c.v                         ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/sld_reserved_de1_soc_computer_auto_signaltap_0_flow_mgr_c90c.v                         ;                 ;
; sld_buffer_manager.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                          ;                 ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;                 ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;                 ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;                 ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;                 ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;                 ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;                 ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;                 ;
; db/altsyncram_cf84.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/altsyncram_cf84.tdf                                                                    ;                 ;
; altdpram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                    ;                 ;
; memmodes.inc                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                  ;                 ;
; a_hdffe.inc                                                                               ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                     ;                 ;
; alt_le_rden_reg.inc                                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                             ;                 ;
; altsyncram.inc                                                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                  ;                 ;
; lpm_mux.tdf                                                                               ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                     ;                 ;
; muxlut.inc                                                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                      ;                 ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                    ;                 ;
; altshift.inc                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                    ;                 ;
; db/mux_elc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/mux_elc.tdf                                                                            ;                 ;
; lpm_decode.tdf                                                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                  ;                 ;
; declut.inc                                                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                                                      ;                 ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                 ;                 ;
; db/decode_vnf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/decode_vnf.tdf                                                                         ;                 ;
; lpm_counter.tdf                                                                           ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                 ;                 ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                 ;                 ;
; cmpconst.inc                                                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                    ;                 ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                 ;                 ;
; alt_counter_stratix.inc                                                                   ; yes             ; Megafunction                                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                         ;                 ;
; db/cntr_2bi.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_2bi.tdf                                                                           ;                 ;
; db/cmpr_h9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_h9c.tdf                                                                           ;                 ;
; db/cntr_4vi.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_4vi.tdf                                                                           ;                 ;
; db/cntr_09i.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_09i.tdf                                                                           ;                 ;
; db/cmpr_c9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_c9c.tdf                                                                           ;                 ;
; db/cntr_kri.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_kri.tdf                                                                           ;                 ;
; db/cmpr_99c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_99c.tdf                                                                           ;                 ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                  ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                   ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                               ;                 ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                     ; altera_sld      ;
; db/ip/sldc8888fe3/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/alt_sld_fab.v                                                           ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                ;                 ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 7330                                                                                              ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 5701                                                                                              ;
;     -- 7 input functions                    ; 33                                                                                                ;
;     -- 6 input functions                    ; 2922                                                                                              ;
;     -- 5 input functions                    ; 979                                                                                               ;
;     -- 4 input functions                    ; 279                                                                                               ;
;     -- <=3 input functions                  ; 1488                                                                                              ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 10513                                                                                             ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 368                                                                                               ;
; I/O registers                               ; 186                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 38144                                                                                             ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 42                                                                                                ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 3                                                                                                 ;
;     -- PLLs                                 ; 3                                                                                                 ;
;                                             ;                                                                                                   ;
; Total DLLs                                  ; 1                                                                                                 ;
; Maximum fan-out node                        ; Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 7153                                                                                              ;
; Total fan-out                               ; 75020                                                                                             ;
; Average fan-out                             ; 4.14                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                  ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                                                                       ; 5701 (37)           ; 10513 (1)                 ; 38144             ; 42         ; 368  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_Computer                                             ; work            ;
;    |Computer_System:The_System|                                                                                                         ; 2 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                              ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                                   ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces                   ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                            ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border                     ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                                    ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                                   ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev            ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                                   ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                                 ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                                 ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                                ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                          ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                                  ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                                 ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                            ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                                    ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                                    ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                                    ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                                    ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                        ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                  ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                        ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                  ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                        ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                  ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                        ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                  ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                         ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                                ; Computer_System ;
;       |Computer_System_System_PLL:system_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                                   ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                           ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                                   ; work            ;
;       |Computer_System_m10k_pll:m10k_pll|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_m10k_pll:m10k_pll                                                                                                                                                                                                                                                                                                                                       ; Computer_System_m10k_pll                                     ; Computer_System ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                               ; altera_pll                                                   ; work            ;
;       |Computer_System_vga_pio:vga_pio|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_vga_pio:vga_pio                                                                                                                                                                                                                                                                                                                                         ; Computer_System_vga_pio                                      ; Computer_System ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                 ; altera_pll                                                   ; work            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                      ; Computer_System ;
;    |boid_accelerator:xcel|                                                                                                              ; 5287 (0)            ; 7108 (0)                  ; 0                 ; 42         ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel                                                                                                                                                                                                                                                                                                                                                                              ; boid_accelerator                                             ; work            ;
;       |register_test_mem_wrapper:the_mem|                                                                                               ; 3546 (0)            ; 6790 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem                                                                                                                                                                                                                                                                                                                                            ; register_test_mem_wrapper                                    ; work            ;
;          |register_test_memory:rtm|                                                                                                     ; 3546 (3347)         ; 6790 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm                                                                                                                                                                                                                                                                                                                   ; register_test_memory                                         ; work            ;
;             |d_reg:tmem[0].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[0].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[0].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[0].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[10].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[10].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[10].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[10].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[11].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[11].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[11].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[11].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[12].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[12].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[12].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[12].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[13].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[13].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[13].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[13].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[14].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[14].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[14].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[14].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[15].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[15].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[15].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[15].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[16].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[16].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[16].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[16].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[17].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[17].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[17].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[17].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[18].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[18].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[18].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[18].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[19].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[19].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[19].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[19].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[1].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[1].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[1].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[1].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[20].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[20].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[20].x|                                                                                                          ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[20].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[21].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[21].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[21].x|                                                                                                          ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[21].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[22].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[22].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[22].x|                                                                                                          ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[22].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[23].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[23].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[23].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[23].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[24].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[24].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[24].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[24].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[25].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[25].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[25].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[25].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[26].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[26].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[26].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[26].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[27].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[27].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[27].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[27].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[28].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[28].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[28].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[28].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[29].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[29].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[29].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[29].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[2].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[2].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[2].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[2].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[30].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[30].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[30].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[30].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[31].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[31].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[31].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[31].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[32].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[32].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[32].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[32].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[33].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[33].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[33].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[33].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[34].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[34].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[34].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[34].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[35].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[35].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[35].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[35].y|                                                                                                          ; 5 (5)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[36].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[36].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[36].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[36].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[37].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[37].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[37].x|                                                                                                          ; 2 (2)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[37].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[38].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[38].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[38].x|                                                                                                          ; 3 (3)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[38].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[39].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[39].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[39].x|                                                                                                          ; 4 (4)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[39].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[3].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[3].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[3].x|                                                                                                           ; 3 (3)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[3].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[40].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[40].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[40].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[40].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[41].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[41].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[41].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[41].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[42].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[42].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[42].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[42].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[43].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[43].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[43].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[43].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[44].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[44].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[44].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[44].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[45].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[45].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[45].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[45].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[46].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[46].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[46].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[46].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[47].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[47].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[47].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[47].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[48].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[48].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[48].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[48].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[49].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[49].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[49].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[49].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[4].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[4].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[4].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[4].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[50].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[50].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[50].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[50].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[51].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[51].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[51].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[51].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[52].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[52].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[52].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[52].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[53].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[53].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[53].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[53].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[54].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[54].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[54].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[54].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[55].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[55].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[55].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[55].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[56].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[56].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[56].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[56].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[57].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[57].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[57].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[57].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[58].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[58].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[58].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[58].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[59].vx|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[59].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[59].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[59].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[5].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[5].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[5].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[5].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[60].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[60].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[60].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[60].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[61].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[61].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[61].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[61].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[62].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[62].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[62].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[62].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[63].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[63].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[63].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[63].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[64].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[64].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[64].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[64].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[65].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[65].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[65].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[65].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[66].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[66].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[66].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[66].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[67].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[67].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[67].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[67].y|                                                                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[68].vx|                                                                                                         ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[68].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[68].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[68].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[69].vx|                                                                                                         ; 3 (3)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vx                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[69].vy|                                                                                                         ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vy                                                                                                                                                                                                                                                                                                 ; d_reg                                                        ; work            ;
;             |d_reg:tmem[69].x|                                                                                                          ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[69].y|                                                                                                          ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[6].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[6].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[6].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[6].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[7].vx|                                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[7].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[7].x|                                                                                                           ; 2 (2)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[7].y|                                                                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[8].vx|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[8].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[8].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[8].y|                                                                                                           ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[9].vx|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vx                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[9].vy|                                                                                                          ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vy                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;             |d_reg:tmem[9].x|                                                                                                           ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;             |d_reg:tmem[9].y|                                                                                                           ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;       |xcel_ctrl:the_ctrl|                                                                                                              ; 39 (38)             ; 23 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl                                                                                                                                                                                                                                                                                                                                                           ; xcel_ctrl                                                    ; work            ;
;          |fall_edge_detector:fed|                                                                                                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl|fall_edge_detector:fed                                                                                                                                                                                                                                                                                                                                    ; fall_edge_detector                                           ; work            ;
;       |xcel_dp:the_dp|                                                                                                                  ; 1702 (503)          ; 295 (0)                   ; 0                 ; 42         ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp                                                                                                                                                                                                                                                                                                                                                               ; xcel_dp                                                      ; work            ;
;          |amax_bmin:speed_calc|                                                                                                         ; 232 (232)           ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc                                                                                                                                                                                                                                                                                                                                          ; amax_bmin                                                    ; work            ;
;             |fix15_mul:a_mul|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:a_mul                                                                                                                                                                                                                                                                                                                          ; fix15_mul                                                    ; work            ;
;             |fix15_mul:b_mul|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:b_mul                                                                                                                                                                                                                                                                                                                          ; fix15_mul                                                    ; work            ;
;          |d_reg:boid_ctr_reg|                                                                                                           ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg                                                                                                                                                                                                                                                                                                                                            ; d_reg                                                        ; work            ;
;          |d_reg:vx_avg_reg|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_avg_reg                                                                                                                                                                                                                                                                                                                                              ; d_reg                                                        ; work            ;
;          |d_reg:vx_reg|                                                                                                                 ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg                                                                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;          |d_reg:vy_avg_reg|                                                                                                             ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_avg_reg                                                                                                                                                                                                                                                                                                                                              ; d_reg                                                        ; work            ;
;          |d_reg:vy_reg|                                                                                                                 ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_reg                                                                                                                                                                                                                                                                                                                                                  ; d_reg                                                        ; work            ;
;          |d_reg:x_avg_reg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg                                                                                                                                                                                                                                                                                                                                               ; d_reg                                                        ; work            ;
;          |d_reg:x_close_reg|                                                                                                            ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_close_reg                                                                                                                                                                                                                                                                                                                                             ; d_reg                                                        ; work            ;
;          |d_reg:x_reg|                                                                                                                  ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg                                                                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;          |d_reg:y_avg_reg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg                                                                                                                                                                                                                                                                                                                                               ; d_reg                                                        ; work            ;
;          |d_reg:y_close_reg|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_close_reg                                                                                                                                                                                                                                                                                                                                             ; d_reg                                                        ; work            ;
;          |d_reg:y_reg|                                                                                                                  ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg                                                                                                                                                                                                                                                                                                                                                   ; d_reg                                                        ; work            ;
;          |xy_sep_chk:xsc|                                                                                                               ; 320 (259)           ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_sep_chk:xsc                                                                                                                                                                                                                                                                                                                                                ; xy_sep_chk                                                   ; work            ;
;             |fix15_mul:xmul|                                                                                                            ; 29 (29)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_sep_chk:xsc|fix15_mul:xmul                                                                                                                                                                                                                                                                                                                                 ; fix15_mul                                                    ; work            ;
;             |fix15_mul:ymul|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_sep_chk:xsc|fix15_mul:ymul                                                                                                                                                                                                                                                                                                                                 ; fix15_mul                                                    ; work            ;
;          |xy_writeback:xbc|                                                                                                             ; 643 (492)           ; 0 (0)                     ; 0                 ; 30         ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc                                                                                                                                                                                                                                                                                                                                              ; xy_writeback                                                 ; work            ;
;             |fix15_mul:f15_11|                                                                                                          ; 29 (29)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_12|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_12                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_1|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_1                                                                                                                                                                                                                                                                                                                              ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_21|                                                                                                          ; 29 (29)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_22|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_22                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_2|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_2                                                                                                                                                                                                                                                                                                                              ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_31|                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_31                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_3|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_3                                                                                                                                                                                                                                                                                                                              ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_41|                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_41                                                                                                                                                                                                                                                                                                                             ; fix15_mul                                                    ; work            ;
;             |fix15_mul:f15_4|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_4                                                                                                                                                                                                                                                                                                                              ; fix15_mul                                                    ; work            ;
;             |lut_32_divider:lut|                                                                                                        ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|lut_32_divider:lut                                                                                                                                                                                                                                                                                                                           ; lut_32_divider                                               ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                      ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                                  ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                                  ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                      ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                            ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                                 ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                                   ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                               ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 207 (2)             ; 3238 (596)                ; 38144             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                                ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 205 (0)             ; 2642 (0)                  ; 38144             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                                           ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 205 (67)            ; 2642 (1266)               ; 38144             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                        ; sld_signaltap_implb                                          ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                         ; altdpram                                                     ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                     ; lpm_decode                                                   ; work            ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                           ; decode_vnf                                                   ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 38144             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                        ; altsyncram                                                   ; work            ;
;                |altsyncram_cf84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 38144             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cf84:auto_generated                                                                                                                                                                                                         ; altsyncram_cf84                                              ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                         ; lpm_shiftreg                                                 ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                           ; lpm_shiftreg                                                 ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                ; serial_crc_16                                                ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                             ; sld_buffer_manager                                           ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 902 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                            ; sld_ela_control                                              ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                    ; lpm_shiftreg                                                 ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 894 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                     ; sld_ela_basic_multi_level_trigger                            ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 894 (894)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                          ; lpm_shiftreg                                                 ; work            ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                                                                            ; sld_ela_trigger_flow_sel                                     ; work            ;
;                   |sld_ela_trigger_flow_sel_bg41:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated                                                                                                                                               ; sld_ela_trigger_flow_sel_bg41                                ; work            ;
;                      |sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                           ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated|sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                                                                        ; sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 349 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                       ; sld_offload_buffer_mgr                                       ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                             ; lpm_counter                                                  ; work            ;
;                   |cntr_2bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2bi:auto_generated                                                                                                                     ; cntr_2bi                                                     ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                      ; lpm_counter                                                  ; work            ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                              ; cntr_4vi                                                     ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                            ; lpm_counter                                                  ; work            ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                    ; cntr_09i                                                     ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                               ; lpm_counter                                                  ; work            ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                       ; cntr_kri                                                     ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                      ; lpm_shiftreg                                                 ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 298 (298)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                       ; lpm_shiftreg                                                 ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                    ; lpm_shiftreg                                                 ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                  ; sld_rom_sr                                                   ; work            ;
;    |vga_driver:DUT|                                                                                                                     ; 76 (76)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|vga_driver:DUT                                                                                                                                                                                                                                                                                                                                                                                     ; vga_driver                                                   ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cf84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 298          ; 128          ; 298          ; 38144 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 28          ;
; Sum of two 18x18                  ; 14          ;
; Total number of DSP blocks        ; 42          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 24          ;
; Fixed Point Mixed Sign Multiplier ; 28          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                               ; IP Include File      ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_hps              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_hps_io           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_irq_mapper       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper                                                                                                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_irq_mapper       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001                                                                                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_pll              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_m10k_pll:m10k_pll                                                                                                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_pll              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_pll              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_vga_pio:vga_pio                                                                                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                         ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                     ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                           ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                         ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                           ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated|sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                      ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |DE1_SoC_Computer|arbiter_state ;
+-------------------------------------------------+
; Name                                            ;
+-------------------------------------------------+
; arbiter_state.00000000                          ;
+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|vga_driver:DUT|v_state                                                               ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|vga_driver:DUT|h_state                                                               ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl|state       ;
+---------------+---------------+-------------+---------------+------------+-------------+
; Name          ; state.sa_calc ; state.sa_ld ; state.sa_init ; state.init ; state.ac_wb ;
+---------------+---------------+-------------+---------------+------------+-------------+
; state.init    ; 0             ; 0           ; 0             ; 0          ; 0           ;
; state.sa_init ; 0             ; 0           ; 1             ; 1          ; 0           ;
; state.sa_ld   ; 0             ; 1           ; 0             ; 1          ; 0           ;
; state.sa_calc ; 1             ; 0           ; 0             ; 1          ; 0           ;
; state.ac_wb   ; 0             ; 0           ; 0             ; 1          ; 1           ;
+---------------+---------------+-------------+---------------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_driver:DUT|red_reg[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; vga_driver:DUT|green_reg[0..4]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; vga_driver:DUT|blue_reg[0..5]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; vga_driver:DUT|red_reg[1..4]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg|q[0..17]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg|q[18]                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg|q[19,20]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg|q[21,22]                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg|q[23..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg|q[0..17]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg|q[18]                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg|q[19,20]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg|q[21,22]                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg|q[23..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[28..31]                                                                                                                                                                                                                                                                                             ; Merged with boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                                                                                                                 ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[27..31]                                                                                                                                                                                                                                                                                             ; Merged with boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                                                                                                                 ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg|q[21..31]                                                                                                                                                                                                                                                                                            ; Merged with boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg|q[20]                                                                                                                                ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_reg|q[21..31]                                                                                                                                                                                                                                                                                            ; Merged with boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_reg|q[20]                                                                                                                                ;
; arbiter_state~2                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~3                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~4                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~5                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~6                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~7                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~8                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; arbiter_state~9                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~5                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~6                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~7                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~8                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~9                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~10                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~11                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|v_state~12                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~5                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~6                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~7                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~8                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~9                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~10                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~11                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; vga_driver:DUT|h_state~12                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; boid_accelerator:xcel|xcel_ctrl:the_ctrl|state~2                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; boid_accelerator:xcel|xcel_ctrl:the_ctrl|state~3                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 137                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated|sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..6]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated|sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bg41:auto_generated|sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 27                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10513 ;
; Number of registers using Synchronous Clear  ; 6347  ;
; Number of registers using Synchronous Load   ; 481   ;
; Number of registers using Asynchronous Clear ; 1313  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8192  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 97 bits   ; 194 LEs       ; 0 LEs                ; 194 LEs                ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg|q[0]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_close_reg|q[17]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[3]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_avg_reg|q[25]                                                                                                                                                                                                                                                                                              ;
; 128:1              ; 93 bits   ; 7905 LEs      ; 4557 LEs             ; 3348 LEs               ; No         ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|Mux54                                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y|q[18]                                                                                                                                                                                                                                                  ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_Computer|vga_driver:DUT|v_counter[9]                                                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_Computer|vga_driver:DUT|h_counter[9]                                                                                                                                                                                                                                                                                                                              ;
; 128:1              ; 2 bits    ; 170 LEs       ; 98 LEs               ; 72 LEs                 ; No         ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|Mux28                                                                                                                                                                                                                                                                   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vx|q[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vx|q[9]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vx|q[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vx|q[9]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vx|q[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vx|q[16]                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|Mux63                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 55 bits   ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|Mux55                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y|q[22]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y|q[22]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y|q[22]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y|q[21]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl|boid_tot_ctr[1]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vy|q[14]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vy|q[20]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vy|q[9]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vy|q[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vy|q[19]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_ctrl:the_ctrl|boid_itr_ctr[4]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|Mux15                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x|q[18]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vy|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vy|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vx|q[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x|q[19]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x|q[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x|q[20]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x|q[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x|q[22]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x|q[16]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x|q[17]                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x|q[18]                                                                                                                                                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x|q[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x|q[21]                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x|q[23]                                                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x|q[20]                                                                                                                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x|q[16]                                                                                                                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x|q[18]                                                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x|q[17]                                                                                                                                                                                                                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x|q[22]                                                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x|q[20]                                                                                                                                                                                                                                                   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x|q[16]                                                                                                                                                                                                                                                   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x|q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x|q[18]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vy|q[12]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vy|q[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vy|q[11]                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vy|q[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vy|q[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vy|q[4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vy|q[4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vy|q[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vy|q[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vy|q[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vx|q[12]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vx|q[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vx|q[11]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vx|q[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vx|q[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vx|q[4]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vx|q[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vx|q[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vx|q[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vx|q[18]                                                                                                                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vx|q[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vx|q[16]                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; num_boids      ; 70    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                       ;
; d_res_v        ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                       ;
; d_res_v        ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_reg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                        ;
; d_res_v        ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_reg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                        ;
; d_res_v        ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                           ;
; d_res_v        ; 0     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                           ;
; d_res_v        ; 0     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vx_avg_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                            ;
; d_res_v        ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:vy_avg_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                            ;
; d_res_v        ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_close_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                             ;
; d_res_v        ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_close_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                             ;
; d_res_v        ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; d_width        ; 6     ; Signed Integer                                                              ;
; d_res_v        ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; d_width        ; 32                               ; Signed Integer                                  ;
; d_res_v        ; 00000000011001000000000000000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_bound_reg ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; d_width        ; 32                               ; Signed Integer                                  ;
; d_res_v        ; 00000000011001000000000000000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|xcel_ctrl:the_ctrl ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; num_boids      ; 70    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; num_boids      ; 70    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; num_boids      ; 70    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011100110000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011110000000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011111010000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100000100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100001110000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100011000000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100100010000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100101100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000100110110000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                      ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                            ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                           ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vx ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].vy ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                           ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                 ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].y_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                         ;
; d_res_v        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101000000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101001010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101010100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101011110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101101000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101110010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000101111100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110000110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110010000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110011010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110100100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110101110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000110111000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111000010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111001100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111010110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111100000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111101010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111110100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000111111110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000001000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000010010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000100110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000110000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001000111010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001000100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001001110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001011000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001100010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001101100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001001110110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010000000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010001010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010010100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010011110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010101000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010110010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001010111100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011000110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011010000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011011010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011100100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011101110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001011111000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100000010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100001100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100010110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100100000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100101010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100110100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001100111110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001101001000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000001101010010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[64].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011100110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[65].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011110000000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[66].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011111010000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[67].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000100000100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[68].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 28                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000100001110000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
; d_width        ; 27                               ; Signed Integer                                                                             ;
; d_res_v        ; 00000000011011100000000000000000 ; Unsigned Binary                                                                            ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vx ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001010000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].vy ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                            ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; d_width        ; 21                           ; Signed Integer                                                                                  ;
; d_res_v        ; 0000000001000000000000000000 ; Unsigned Binary                                                                                 ;
+----------------+------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].x_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[69].y_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; d_width        ; 32    ; Signed Integer                                                                                                          ;
; d_res_v        ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:x_out_pad ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; fix_whole_bit_width ; 28    ; Signed Integer                                                                                  ;
; total_bit_width     ; 32    ; Signed Integer                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:y_out_pad ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; fix_whole_bit_width ; 27    ; Signed Integer                                                                                  ;
; total_bit_width     ; 32    ; Signed Integer                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:vx_out_pad ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; fix_whole_bit_width ; 21    ; Signed Integer                                                                                   ;
; total_bit_width     ; 32    ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:vy_out_pad ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; fix_whole_bit_width ; 21    ; Signed Integer                                                                                   ;
; total_bit_width     ; 32    ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:DUT ;
+----------------+------------+-------------------------------+
; Parameter Name ; Value      ; Type                          ;
+----------------+------------+-------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary               ;
; H_FRONT        ; 0000001111 ; Unsigned Binary               ;
; H_PULSE        ; 0001011111 ; Unsigned Binary               ;
; H_BACK         ; 0000101111 ; Unsigned Binary               ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary               ;
; V_FRONT        ; 0000001001 ; Unsigned Binary               ;
; V_PULSE        ; 0000000001 ; Unsigned Binary               ;
; V_BACK         ; 0000100000 ; Unsigned Binary               ;
; LOW            ; 0          ; Unsigned Binary               ;
; HIGH           ; 1          ; Unsigned Binary               ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary               ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary               ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary               ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary               ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary               ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary               ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary               ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary               ;
+----------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                                       ;
; S2F_Width      ; 3     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                         ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 905                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                       ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                   ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                                ;
; reset ; Input ; Info     ; Explicitly unconnected                                                ;
+-------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                            ;
; reset ; Input ; Info     ; Explicitly unconnected                                            ;
+-------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i"                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i"                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll" ;
+---------------+--------+----------+----------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                  ;
+---------------+--------+----------+----------------------------------------------------------+
; sdram_clk_clk ; Output ; Info     ; Explicitly unconnected                                   ;
+---------------+--------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; h2f_AWID       ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWADDR     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWLEN      ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWSIZE     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWBURST    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWLOCK     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWCACHE    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWPROT     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWVALID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_AWREADY    ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_WID        ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_WDATA      ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_WSTRB      ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_WLAST      ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_WVALID     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_WREADY     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_BID        ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_BRESP      ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_BVALID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_BREADY     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARID       ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARADDR     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARLEN      ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARSIZE     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARBURST    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARLOCK     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARCACHE    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARPROT     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARVALID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_ARREADY    ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RID        ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RDATA      ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RRESP      ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RLAST      ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RVALID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_RREADY     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_AWID       ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWADDR     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWLEN      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWSIZE     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWBURST    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWLOCK     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWCACHE    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWPROT     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWVALID    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWREADY    ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_AWUSER     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WID        ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WDATA      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WSTRB      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WLAST      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WVALID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WREADY     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BID        ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BRESP      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BVALID     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BREADY     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARID       ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARADDR     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARLEN      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARSIZE     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARBURST    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARLOCK     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARCACHE    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARPROT     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARVALID    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARREADY    ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_ARUSER     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_RID        ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RDATA      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RRESP      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RLAST      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RVALID     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RREADY     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWADDR  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWLEN   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWBURST ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWCACHE ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWPROT  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWVALID ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWREADY ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WID     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WDATA   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WSTRB   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WLAST   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WVALID  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WREADY  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BRESP   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BVALID  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BREADY  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARADDR  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARLEN   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARBURST ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARCACHE ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARPROT  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARVALID ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARREADY ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RDATA   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RRESP   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RLAST   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RVALID  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RREADY  ; Output ; Info     ; Explicitly unconnected                                  ;
+----------------+--------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System"                                                                               ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_pio_locked_export      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m10k_pll_locked_export     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; system_pll_ref_reset_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:DUT"                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; color_in ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|register_test_mem_wrapper:the_mem"                                                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; is_refilling ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vx_acc_in    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vy_acc_in    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; vx_acc_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vy_acc_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_ctrl:the_ctrl"                                                                                                           ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; is_refilling ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:b_mul" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; a[31..16] ; Input ; Info     ; Stuck at VCC                                                           ;
; a[15..0]  ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc|fix15_mul:a_mul" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at VCC                                                           ;
; b[15..0]  ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_22" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; b[10..9]  ; Input ; Info     ; Stuck at VCC                                                        ;
; b[6..5]   ; Input ; Info     ; Stuck at VCC                                                        ;
; b[2..1]   ; Input ; Info     ; Stuck at VCC                                                        ;
; b[31..11] ; Input ; Info     ; Stuck at GND                                                        ;
; b[8..7]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[4..3]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[0]      ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_12" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; b[10..9]  ; Input ; Info     ; Stuck at VCC                                                        ;
; b[6..5]   ; Input ; Info     ; Stuck at VCC                                                        ;
; b[2..1]   ; Input ; Info     ; Stuck at VCC                                                        ;
; b[31..11] ; Input ; Info     ; Stuck at GND                                                        ;
; b[8..7]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[4..3]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[0]      ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_41" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; b[31..11] ; Input ; Info     ; Stuck at GND                                                        ;
; b[8..7]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[4..3]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[0]      ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_31" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; b[31..11] ; Input ; Info     ; Stuck at GND                                                        ;
; b[8..7]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[4..3]   ; Input ; Info     ; Stuck at GND                                                        ;
; b[0]      ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21" ;
+----------+-------+----------+----------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                              ;
+----------+-------+----------+----------------------------------------------------------------------+
; b[31..5] ; Input ; Info     ; Stuck at GND                                                         ;
; b[3..0]  ; Input ; Info     ; Stuck at GND                                                         ;
+----------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11" ;
+----------+-------+----------+----------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                              ;
+----------+-------+----------+----------------------------------------------------------------------+
; b[31..5] ; Input ; Info     ; Stuck at GND                                                         ;
; b[3..0]  ; Input ; Info     ; Stuck at GND                                                         ;
+----------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg"                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boid_accelerator:xcel"                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "x[31..10]" will be connected to GND. ;
; y    ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "y[31..10]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M10K_1000_8:pixel_data"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 298                 ; 298              ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                    ;
+----------------------------------------------------------------+-------+
; Type                                                           ; Count ;
+----------------------------------------------------------------+-------+
; arriav_ff                                                      ; 7148  ;
;     ENA                                                        ; 817   ;
;     ENA SCLR                                                   ; 6234  ;
;     SCLR                                                       ; 11    ;
;     SLD                                                        ; 71    ;
;     plain                                                      ; 15    ;
; arriav_hps_interface_boot_from_fpga                            ; 1     ;
; arriav_hps_interface_clocks_resets                             ; 1     ;
; arriav_hps_interface_dbg_apb                                   ; 1     ;
; arriav_hps_interface_fpga2hps                                  ; 1     ;
; arriav_hps_interface_fpga2sdram                                ; 1     ;
; arriav_hps_interface_hps2fpga                                  ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                     ; 1     ;
; arriav_hps_interface_interrupts                                ; 1     ;
; arriav_hps_interface_tpiu_trace                                ; 1     ;
; arriav_io_obuf                                                 ; 97    ;
; arriav_lcell_comb                                              ; 5401  ;
;     arith                                                      ; 739   ;
;         0 data inputs                                          ; 3     ;
;         1 data inputs                                          ; 164   ;
;         2 data inputs                                          ; 285   ;
;         4 data inputs                                          ; 146   ;
;         5 data inputs                                          ; 141   ;
;     extend                                                     ; 33    ;
;         7 data inputs                                          ; 33    ;
;     normal                                                     ; 4254  ;
;         0 data inputs                                          ; 2     ;
;         1 data inputs                                          ; 2     ;
;         2 data inputs                                          ; 267   ;
;         3 data inputs                                          ; 240   ;
;         4 data inputs                                          ; 85    ;
;         5 data inputs                                          ; 788   ;
;         6 data inputs                                          ; 2870  ;
;     shared                                                     ; 375   ;
;         0 data inputs                                          ; 4     ;
;         1 data inputs                                          ; 6     ;
;         2 data inputs                                          ; 98    ;
;         3 data inputs                                          ; 267   ;
; arriav_mac                                                     ; 42    ;
; blackbox                                                       ; 1     ;
;                 omputer_System_ARM_A9_HPS_hps_io_border:border ; 1     ;
; boundary_port                                                  ; 665   ;
; generic_pll                                                    ; 3     ;
;                                                                ;       ;
; Max LUT depth                                                  ; 23.50 ;
; Average LUT depth                                              ; 8.35  ;
+----------------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+------------------------------------------------------------+
; Type                               ; Count                                                      ;
+------------------------------------+------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                         ;
; arriav_ddio_in                     ; 32                                                         ;
; arriav_ddio_oe                     ; 4                                                          ;
; arriav_ddio_out                    ; 252                                                        ;
; arriav_delay_chain                 ; 124                                                        ;
; arriav_dll                         ; 1                                                          ;
; arriav_dqs_config                  ; 4                                                          ;
; arriav_dqs_delay_chain             ; 4                                                          ;
; arriav_dqs_enable_ctrl             ; 4                                                          ;
; arriav_ff                          ; 36                                                         ;
;     plain                          ; 36                                                         ;
; arriav_hps_peripheral_emac         ; 1                                                          ;
; arriav_hps_peripheral_gpio         ; 1                                                          ;
; arriav_hps_peripheral_i2c          ; 2                                                          ;
; arriav_hps_peripheral_qspi         ; 1                                                          ;
; arriav_hps_peripheral_sdmmc        ; 1                                                          ;
; arriav_hps_peripheral_spi_master   ; 1                                                          ;
; arriav_hps_peripheral_uart         ; 1                                                          ;
; arriav_hps_peripheral_usb          ; 1                                                          ;
; arriav_hps_sdram_pll               ; 1                                                          ;
; arriav_io_config                   ; 40                                                         ;
; arriav_io_ibuf                     ; 36                                                         ;
; arriav_io_obuf                     ; 77                                                         ;
; arriav_ir_fifo_userdes             ; 32                                                         ;
; arriav_lcell_comb                  ; 1                                                          ;
;     normal                         ; 1                                                          ;
;         0 data inputs              ; 1                                                          ;
; arriav_leveling_delay_chain        ; 40                                                         ;
; arriav_lfifo                       ; 4                                                          ;
; arriav_mem_phy                     ; 1                                                          ;
; arriav_read_fifo_read_clock_select ; 32                                                         ;
; arriav_vfifo                       ; 4                                                          ;
; boundary_port                      ; 128                                                        ;
; cyclonev_hmc                       ; 1                                                          ;
; cyclonev_termination               ; 1                                                          ;
; cyclonev_termination_logic         ; 1                                                          ;
; stratixv_pseudo_diff_out           ; 5                                                          ;
;                                    ;                                                            ;
; Max LUT depth                      ; 0.00                                                       ;
; Average LUT depth                  ; 0.00                                                       ;
+------------------------------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 3238                                                   ;
;     CLR               ; 9                                                      ;
;     CLR SLD           ; 326                                                    ;
;     ENA               ; 49                                                     ;
;     ENA CLR           ; 918                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 1813                                                   ;
; arriav_lcell_comb     ; 207                                                    ;
;     arith             ; 78                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 73                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 129                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 12                                                     ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 30                                                     ;
;         5 data inputs ; 26                                                     ;
;         6 data inputs ; 39                                                     ;
; boundary_port         ; 1574                                                   ;
; stratixv_ram_block    ; 298                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.24                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+----------------------------------------------------------------+
; Elapsed Time Per Partition                                     ;
+-------------------------------------------------+--------------+
; Partition Name                                  ; Elapsed Time ;
+-------------------------------------------------+--------------+
; Top                                             ; 00:00:17     ;
; sld_signaltap:auto_signaltap_0                  ; 00:00:01     ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 00:00:00     ;
; sld_hub:auto_hub                                ; 00:00:00     ;
+-------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                 ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                          ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|clk                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|clk                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|en                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|vsync_reg                                                                          ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|en                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|vsync_reg                                                                          ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|reset                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|reset                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[0]~0                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[0]~0                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[1]~1                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[1]~1                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[2]~2                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[2]~2                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[3]~3                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[3]~3                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[4]~4                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[4]~4                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[5]~5                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[5]~5                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[6]~6                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[6]~6                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[7]~7                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[7]~7                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[8]~8                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[8]~8                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[9]~9                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|x[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[9]~9                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[0]~0                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[0]~0                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[1]~1                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[1]~1                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[2]~2                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[2]~2                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[3]~3                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[3]~3                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[4]~4                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[4]~4                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[5]~5                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|boid_ctr_wb[5]~5                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[0]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[0]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[10]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[10]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[11]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[11]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[12]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[12]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[13]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[13]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[14]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[14]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[15]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[15]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[16]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[16]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[17]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[17]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[18]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[18]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[19]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[19]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[1]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[1]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[20]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[20]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[21]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[21]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[22]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[22]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[23]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[23]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[24]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[24]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[25]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[25]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[26]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[26]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[27]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[27]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[28]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[28]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[29]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[29]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[2]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[2]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[30]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[30]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[31]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[31]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[3]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[3]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[4]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[4]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[5]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[5]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[6]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[6]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[7]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[7]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[8]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[8]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[9]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_avg_reg|q[9]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[0]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[0]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[10]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[10]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[11]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[11]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[12]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[12]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[13]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[13]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[14]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[14]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[15]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[15]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[16]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[16]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[17]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[17]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[18]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[18]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[19]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[19]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[1]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[1]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[20]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[20]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[21]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[21]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[22]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[22]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[23]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[23]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[24]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[24]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[25]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[25]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[2]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[2]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[27]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[3]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[3]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[4]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[4]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[5]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[5]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[6]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[6]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[7]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[7]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[8]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[8]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[9]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg|q[9]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[0]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[0]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[10]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[10]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[11]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[11]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[12]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[12]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[13]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[13]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[14]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[14]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[15]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[15]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[16]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[16]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[17]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[17]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[18]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[18]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[19]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[19]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[1]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[1]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[20]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[20]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[21]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[21]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[22]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[22]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[23]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[23]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[24]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[24]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[25]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[25]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[26]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[26]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[27]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[27]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[28]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[28]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[29]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[29]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[2]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[2]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[30]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[30]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[31]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[31]                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[3]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[3]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[4]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[4]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[5]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[5]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[6]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[6]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[7]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[7]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[8]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[8]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[9]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_avg_reg|q[9]                                         ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[0]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[0]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[10]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[10]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[11]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[11]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[12]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[12]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[13]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[13]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[14]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[14]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[15]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[15]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[16]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[16]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[17]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[17]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[18]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[18]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[19]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[19]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[1]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[1]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[20]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[20]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[21]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[21]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[22]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[22]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[23]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[23]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[24]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[24]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[25]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[25]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[2]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[2]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[26]                                            ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[3]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[3]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[4]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[4]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[5]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[5]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[6]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[6]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[7]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[7]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[8]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[8]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[9]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|d_reg:y_reg|q[9]                                             ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[0]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[0]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~339                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~339                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~343                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~343                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~347                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~347                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~351                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~351                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~355                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~355                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~359                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~359                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~363                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~363                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~367                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~367                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~371                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~371                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~375                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~375                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[1]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[1]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~379                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~379                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~383                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~383                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~387                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~387                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~391                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~391                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~395                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~395                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~399                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~399                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~403                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~403                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~407                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~407                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~411                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~411                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~415                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~415                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[2]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[2]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~419                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~419                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~423                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~423                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~427                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~427                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~431                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~431                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~435                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~435                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~439                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~439                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~443                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~443                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~447                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~447                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~451                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_11|Mult0~451                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[0]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[0]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~339                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~339                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~343                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~343                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~347                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~347                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~351                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~351                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~355                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~355                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~359                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~359                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~363                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~363                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~367                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~367                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~371                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~371                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~375                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~375                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[1]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[1]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~379                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~379                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~383                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~383                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~387                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~387                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~391                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~391                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~395                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~395                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~399                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~399                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~403                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~403                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~407                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~407                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~411                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~411                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~415                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~415                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[2]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[2]                       ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~419                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~419                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~423                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~423                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~427                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~427                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~431                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~431                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~435                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~435                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~439                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~439                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~443                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~443                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~447                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~447                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~451                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|fix15_mul:f15_21|Mult0~451                  ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[0]~0                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[0]~0                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[1]~1                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[1]~1                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[2]~2                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[2]~2                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                               ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[3]~3                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[3]~3                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[4]~4                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[4]~4                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[5]~5                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[5]~5                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[6]~6                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[6]~6                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[7]~7                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[7]~7                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[8]~8                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[8]~8                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[9]~9                                                                        ; N/A                                                                                                                                                            ;
; boid_accelerator:xcel|y[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[9]~9                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; vga_driver:DUT|clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|color_in[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~33                                                                                           ; N/A                                                                                                                                                            ;
; vga_driver:DUT|hsync                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|hysnc_reg                                                                          ; N/A                                                                                                                                                            ;
; vga_driver:DUT|hsync                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|hysnc_reg                                                                          ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[0]~0                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[0]~0                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[1]~1                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[1]~1                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[2]~2                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[2]~2                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[3]~3                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[3]~3                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[4]~4                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[4]~4                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[5]~5                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[5]~5                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[6]~6                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[6]~6                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[7]~7                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[7]~7                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[8]~8                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[8]~8                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[9]~9                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_x[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_x[9]~9                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[0]~0                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[0]~0                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[1]~1                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[1]~1                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[2]~2                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[2]~2                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[3]~3                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[3]~3                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[4]~4                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[4]~4                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[5]~5                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[5]~5                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[6]~6                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[6]~6                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[7]~7                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[7]~7                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[8]~8                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[8]~8                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[9]~9                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|next_y[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|next_y[9]~9                                                                        ; N/A                                                                                                                                                            ;
; vga_driver:DUT|reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_reset                                                                                         ; N/A                                                                                                                                                            ;
; vga_driver:DUT|reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_reset                                                                                         ; N/A                                                                                                                                                            ;
; vga_driver:DUT|vsync                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|vsync_reg                                                                          ; N/A                                                                                                                                                            ;
; vga_driver:DUT|vsync                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:DUT|vsync_reg                                                                          ; N/A                                                                                                                                                            ;
; xy_comp                                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; xy_comp                                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 29 16:18:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pio.v
    Info (12023): Found entity 1: Computer_System_vga_pio File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_vga_pio.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_m10k_pll.v
    Info (12023): Found entity 1: Computer_System_m10k_pll File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_m10k_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 3 design units, including 3 entities, in source file de1_soc_computer.v
    Info (12023): Found entity 1: DE1_SoC_Computer File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 3
    Info (12023): Found entity 2: vga_driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 609
    Info (12023): Found entity 3: M10K_1000_8 File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 804
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: HexDigit File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file boid_accelerator/boid_accelerator.sv
    Info (12023): Found entity 1: boid_accelerator File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file boid_accelerator/boid_xcel_helper.sv
    Info (12023): Found entity 1: d_reg File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 1
    Info (12023): Found entity 2: fix15_mul File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 22
    Info (12023): Found entity 3: amax_bmin File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 33
    Info (12023): Found entity 4: fall_edge_detector File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 88
    Info (12023): Found entity 5: zero_pad_fix15 File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 110
    Info (12023): Found entity 6: lut_32_divider File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 125
Info (12021): Found 3 design units, including 3 entities, in source file boid_accelerator/boid_xcel_dp.sv
    Info (12023): Found entity 1: xcel_dp File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 1
    Info (12023): Found entity 2: xy_sep_chk File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 291
    Info (12023): Found entity 3: xy_writeback File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 391
Info (12021): Found 1 design units, including 1 entities, in source file boid_accelerator/boid_xcel_ctrl.sv
    Info (12023): Found entity 1: xcel_ctrl File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file boid_accelerator/boid_xcel_mem.sv
    Info (12023): Found entity 1: register_test_memory File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 1
    Info (12023): Found entity 2: register_test_mem_wrapper File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 141
    Info (12023): Found entity 3: mem_initializer File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 240
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at boid_xcel_ctrl.sv(31): created implicit net for "en_post" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 31
Info (12127): Elaborating entity "DE1_SoC_Computer" for the top level hierarchy
Warning (10858): Verilog HDL warning at DE1_SoC_Computer.v(447): object x used but never assigned File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 447
Warning (10858): Verilog HDL warning at DE1_SoC_Computer.v(447): object y used but never assigned File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 447
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(448): object "xy_comp" assigned a value but never read File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 448
Warning (10034): Output port "DRAM_ADDR" at DE1_SoC_Computer.v(209) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
Warning (10034): Output port "DRAM_BA" at DE1_SoC_Computer.v(210) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 210
Warning (10034): Output port "LEDR" at DE1_SoC_Computer.v(245) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
Warning (10034): Output port "ADC_DIN" at DE1_SoC_Computer.v(196) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 196
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_Computer.v(198) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 198
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_Computer.v(204) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 204
Warning (10034): Output port "AUD_XCK" at DE1_SoC_Computer.v(206) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 206
Warning (10034): Output port "DRAM_CAS_N" at DE1_SoC_Computer.v(211) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 211
Warning (10034): Output port "DRAM_CKE" at DE1_SoC_Computer.v(212) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 212
Warning (10034): Output port "DRAM_CLK" at DE1_SoC_Computer.v(213) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 213
Warning (10034): Output port "DRAM_CS_N" at DE1_SoC_Computer.v(214) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 214
Warning (10034): Output port "DRAM_LDQM" at DE1_SoC_Computer.v(216) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 216
Warning (10034): Output port "DRAM_RAS_N" at DE1_SoC_Computer.v(217) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 217
Warning (10034): Output port "DRAM_UDQM" at DE1_SoC_Computer.v(218) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 218
Warning (10034): Output port "DRAM_WE_N" at DE1_SoC_Computer.v(219) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 219
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_Computer.v(222) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 222
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_Computer.v(239) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 239
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_Computer.v(261) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 261
Info (12128): Elaborating entity "HexDigit" for hierarchy "HexDigit:Digit0" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 370
Info (12128): Elaborating entity "M10K_1000_8" for hierarchy "M10K_1000_8:pixel_data" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 444
Info (12128): Elaborating entity "boid_accelerator" for hierarchy "boid_accelerator:xcel" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 465
Info (12128): Elaborating entity "xcel_dp" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv Line: 54
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_reg" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 60
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|d_reg:boid_ctr_reg" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 169
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (6) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|d_reg:x_bound_reg" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 182
Info (12128): Elaborating entity "xy_sep_chk" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|xy_sep_chk:xsc" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 195
Info (12128): Elaborating entity "fix15_mul" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|xy_sep_chk:xsc|fix15_mul:xmul" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 326
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(29): truncated value with size 64 to match size of target (32) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 29
Info (12128): Elaborating entity "xy_writeback" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 240
Info (12128): Elaborating entity "lut_32_divider" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|xy_writeback:xbc|lut_32_divider:lut" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 429
Info (12128): Elaborating entity "amax_bmin" for hierarchy "boid_accelerator:xcel|xcel_dp:the_dp|amax_bmin:speed_calc" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv Line: 251
Info (12128): Elaborating entity "xcel_ctrl" for hierarchy "boid_accelerator:xcel|xcel_ctrl:the_ctrl" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv Line: 67
Warning (10230): Verilog HDL assignment warning at boid_xcel_ctrl.sv(50): truncated value with size 32 to match size of target (8) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 50
Warning (10230): Verilog HDL assignment warning at boid_xcel_ctrl.sv(58): truncated value with size 32 to match size of target (8) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 58
Warning (10230): Verilog HDL assignment warning at boid_xcel_ctrl.sv(119): truncated value with size 8 to match size of target (7) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 119
Warning (10230): Verilog HDL assignment warning at boid_xcel_ctrl.sv(131): truncated value with size 8 to match size of target (7) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 131
Info (12128): Elaborating entity "fall_edge_detector" for hierarchy "boid_accelerator:xcel|xcel_ctrl:the_ctrl|fall_edge_detector:fed" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv Line: 32
Info (12128): Elaborating entity "register_test_mem_wrapper" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv Line: 89
Info (12128): Elaborating entity "register_test_memory" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 204
Warning (10230): Verilog HDL assignment warning at boid_xcel_mem.sv(122): truncated value with size 55 to match size of target (32) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 122
Warning (10230): Verilog HDL assignment warning at boid_xcel_mem.sv(123): truncated value with size 53 to match size of target (32) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 123
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].y" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 68
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (27) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vx" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 76
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 28 to match size of target (21) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[0].vy" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 84
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 28 to match size of target (21) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[1].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[2].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[3].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[4].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[5].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[6].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[7].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[8].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[9].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[10].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[11].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[12].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[13].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[14].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[15].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[16].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[17].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[18].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[19].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[20].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[21].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[22].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[23].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[24].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[25].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[26].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[27].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[28].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[29].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[30].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[31].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[32].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[33].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[34].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[35].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[36].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[37].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[38].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[39].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[40].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[41].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[42].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[43].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[44].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[45].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[46].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[47].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[48].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[49].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[50].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[51].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[52].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[53].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[54].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[55].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[56].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[57].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[58].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[59].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[60].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[61].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[62].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "d_reg" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|register_test_memory:rtm|d_reg:tmem[63].x" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 60
Warning (10230): Verilog HDL assignment warning at boid_xcel_helper.sv(14): truncated value with size 32 to match size of target (28) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv Line: 14
Info (12128): Elaborating entity "zero_pad_fix15" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:x_out_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 212
Info (12128): Elaborating entity "zero_pad_fix15" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:y_out_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 220
Info (12128): Elaborating entity "zero_pad_fix15" for hierarchy "boid_accelerator:xcel|register_test_mem_wrapper:the_mem|zero_pad_fix15:vx_out_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv Line: 228
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:DUT" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 480
Info (12128): Elaborating entity "Computer_System" for hierarchy "Computer_System:The_System" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 605
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 287
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_fpga_interfaces" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 346
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 421
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io_border" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Computer_System_System_PLL" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 295
Info (12128): Elaborating entity "Computer_System_System_PLL_sys_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 30
Info (12128): Elaborating entity "Computer_System_m10k_pll" for hierarchy "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 302
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_m10k_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_m10k_pll.v Line: 85
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_m10k_pll:m10k_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_m10k_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_vga_pio" for hierarchy "Computer_System:The_System|Computer_System_vga_pio:vga_pio" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 309
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_vga_pio.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_vga_pio.v Line: 85
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_vga_pio:vga_pio|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_vga_pio.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_irq_mapper" for hierarchy "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 315
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/Computer_System.v Line: 384
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_bg41.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_bg41 File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/sld_ela_trigger_flow_sel_bg41.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de1_soc_computer_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_DE1_SoC_Computer_auto_signaltap_0_flow_mgr_c90c File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/sld_reserved_de1_soc_computer_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cf84.tdf
    Info (12023): Found entity 1: altsyncram_cf84 File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/altsyncram_cf84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf
    Info (12023): Found entity 1: cntr_2bi File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_2bi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_h9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.11.29.16:19:19 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 40 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 248
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 249
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 251
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 252
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 195
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 202
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 203
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 205
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 223
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 226
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 300
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 302
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 315
    Warning (13010): Node "HPS_GPIO[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 318
    Warning (13010): Node "HPS_GPIO[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 318
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 321
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 322
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 323
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 324
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 325
    Warning (13010): Node "HPS_KEY~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 328
    Warning (13010): Node "HPS_LED~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 331
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 335
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 342
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 349
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 230
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 231
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 239
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 261
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 271
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 196
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 198
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 204
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 206
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 210
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 210
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 212
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 213
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 214
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 216
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 217
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 218
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 219
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 222
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 627 of its 629 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 25 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 238
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 258
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 260
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 262
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 190
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 191
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 192
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 197
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v Line: 201
Info (21057): Implemented 17009 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 157 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 15642 logic cells
    Info (21064): Implemented 298 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 42 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 421 warnings
    Info: Peak virtual memory: 5339 megabytes
    Info: Processing ended: Wed Nov 29 16:22:15 2023
    Info: Elapsed time: 00:03:19
    Info: Total CPU time (on all processors): 00:05:32


