// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BLEPacketDetector(
  input         clock,
                reset,
  input  [31:0] io_aa,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
  output        io_sop,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
  input         io_eop,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
                io_in_valid,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
                io_in_bits,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
  output        io_out_valid,	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
  output [7:0]  io_out_bits	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
);

  reg         state;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24]
  reg  [2:0]  counter;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:22:20]
  reg  [31:0] window;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:23:20]
  wire        _GEN = window == io_aa;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:23:20, :38:21]
  wire        _GEN_0 = ~state & _GEN;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :36:19, :38:{21,32}, :39:17]
  always @(posedge clock) begin
    if (reset)
      state <= 1'h0;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24]
    else
      state <= ~io_eop & (io_in_valid & _GEN_0 | state);	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :29:16, :30:12, :32:28, :36:19, :38:32, :39:17]
    if (io_eop | ~io_in_valid) begin	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:22:20, :29:16, :32:28]
    end
    else if (_GEN_0)	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :36:19, :38:32, :39:17]
      counter <= 3'h1;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:22:20, :40:19]
    else	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :36:19, :38:32, :39:17]
      counter <= counter + 3'h1;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:22:20, :34:24, :40:19]
    if (io_eop)
      window <= 32'h0;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:23:20, :31:12]
    else if (io_in_valid)	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:8:14]
      window <= {io_in_bits, window[31:1]};	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:23:20, :33:{18,38}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        state = _RANDOM[1'h0][0];	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24]
        counter = _RANDOM[1'h0][3:1];	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :22:20]
        window = {_RANDOM[1'h0][31:4], _RANDOM[1'h1][3:0]};	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :23:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_sop = ~io_eop & io_in_valid & ~state & _GEN;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :26:10, :29:16, :30:12, :32:28, :36:19, :38:21]
  assign io_out_valid = ~io_eop & io_in_valid & state & counter == 3'h0;	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:21:24, :22:20, :27:16, :29:16, :30:12, :32:28, :34:24, :46:22]
  assign io_out_bits = window[31:24];	// @[generators/baseband/src/main/scala/modem/BLEPacketDetector.scala:23:20, :53:25]
endmodule

