Simulator report for sig
Thu Sep 19 12:13:23 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 194 nodes    ;
; Simulation Coverage         ;      62.50 % ;
; Total Number of Transitions ; 10666        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Functional       ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; Block_result.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.50 % ;
; Total nodes checked                                 ; 194          ;
; Total output ports checked                          ; 208          ;
; Total output ports with complete 1/0-value coverage ; 130          ;
; Total output ports with no 1/0-value coverage       ; 75           ;
; Total output ports with no 1-value coverage         ; 77           ;
; Total output ports with no 0-value coverage         ; 76           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                       ; Output Port Name                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block_result|clk_in                                                                                                                            ; |Block_result|clk_in                                                                                                                            ; pin_out          ;
; |Block_result|clk                                                                                                                               ; |Block_result|clk                                                                                                                               ; out              ;
; |Block_result|clk_D                                                                                                                             ; |Block_result|clk_D                                                                                                                             ; pin_out          ;
; |Block_result|DCa[7]                                                                                                                            ; |Block_result|DCa[7]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[6]                                                                                                                            ; |Block_result|DCa[6]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[5]                                                                                                                            ; |Block_result|DCa[5]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[4]                                                                                                                            ; |Block_result|DCa[4]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[3]                                                                                                                            ; |Block_result|DCa[3]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[2]                                                                                                                            ; |Block_result|DCa[2]                                                                                                                            ; pin_out          ;
; |Block_result|DCa[1]                                                                                                                            ; |Block_result|DCa[1]                                                                                                                            ; pin_out          ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                   ; sumout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                   ; sumout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT              ; cout             ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                   ; sumout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT              ; cout             ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                   ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                   ; sumout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]                 ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                            ; regout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]                 ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                            ; regout           ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                         ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                         ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                         ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                         ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                        ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                        ; out0             ;
; |Block_result|Block2:inst1|inst5                                                                                                                ; |Block_result|Block2:inst1|inst5                                                                                                                ; out0             ;
; |Block_result|Block2:inst1|inst6                                                                                                                ; |Block_result|Block2:inst1|inst6                                                                                                                ; out0             ;
; |Block_result|Block2:inst1|inst4                                                                                                                ; |Block_result|Block2:inst1|inst4                                                                                                                ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0                            ; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0                            ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb                                 ; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb                                 ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual                        ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual                        ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                 ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                 ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                 ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                 ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                 ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[3]               ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]                          ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[2]               ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]                          ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[1]               ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]                          ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[0]               ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]                          ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; |Block_result|Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0                            ; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0                            ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb                                 ; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb                                 ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]                  ; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]                  ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                         ; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                         ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]                         ; |Block_result|Block2:inst1|lpm_compare_to3:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]                         ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual                         ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual                         ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                  ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                  ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                  ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT             ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                  ; sumout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3                  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT             ; cout             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[3]                ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]                           ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[2]                ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]                           ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[1]                ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]                           ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_reg_bit1a[0]                ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]                           ; regout           ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]  ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]  ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[1]         ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[1]         ; out0             ;
; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[0]         ; |Block_result|Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cmpr_adc:cmpr2|data_wire[0]         ; out0             ;
; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][1]                                                    ; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][1]                                                    ; out0             ;
; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][2]                                                    ; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][2]                                                    ; out0             ;
; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][3]                                                    ; |Block_result|Block2:inst1|lpm_and_zero_check:inst8|lpm_and:lpm_and_component|and_node[0][3]                                                    ; out0             ;
; |Block_result|Block1:inst|inst9                                                                                                                 ; |Block_result|Block1:inst|inst9                                                                                                                 ; out0             ;
; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][1]                                                    ; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][1]                                                    ; out0             ;
; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][2]                                                    ; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][2]                                                    ; out0             ;
; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][3]                                                    ; |Block_result|Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][3]                                                    ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|aeb_int~0                           ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|aeb_int~0                           ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~1                                 ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~1                                 ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~2                                 ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~2                                 ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~3                                 ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~3                                 ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|ageb                                ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|ageb                                ; out0             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0                      ; sumout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT                 ; cout             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1                      ; sumout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT                 ; cout             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2                      ; sumout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT                 ; cout             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3                      ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3                      ; sumout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]                    ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                               ; regout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]                    ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                               ; regout           ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]                    ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                               ; regout           ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|aeb_int~0                          ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|aeb_int~0                          ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~1                                ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~1                                ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~2                                ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~2                                ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~3                                ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~3                                ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|aleb                               ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|aleb                               ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0                               ; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0                               ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1                               ; |Block_result|Block2:inst1|lpm_compare_to2:inst2|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1                               ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0                               ; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0                               ; out0             ;
; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1                               ; |Block_result|Block2:inst1|lpm_compare_to2:inst7|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1                               ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~0                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~0                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~2                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~2                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~3                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~3                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~4                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~4                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~6                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~6                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~7                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~7                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~8                              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~8                              ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~10                             ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~10                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~12                             ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~12                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~3                             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~3                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~5                             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~5                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~6                             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~6                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~7                             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~7                             ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~10                            ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~10                            ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~12                            ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~12                            ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                          ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block_result|m[3]                                                                                                              ; |Block_result|m[3]                                                                                                        ; out              ;
; |Block_result|m[2]                                                                                                              ; |Block_result|m[2]                                                                                                        ; out              ;
; |Block_result|m[1]                                                                                                              ; |Block_result|m[1]                                                                                                        ; out              ;
; |Block_result|m[0]                                                                                                              ; |Block_result|m[0]                                                                                                        ; out              ;
; |Block_result|n[3]                                                                                                              ; |Block_result|n[3]                                                                                                        ; out              ;
; |Block_result|n[2]                                                                                                              ; |Block_result|n[2]                                                                                                        ; out              ;
; |Block_result|n[1]                                                                                                              ; |Block_result|n[1]                                                                                                        ; out              ;
; |Block_result|n[0]                                                                                                              ; |Block_result|n[0]                                                                                                        ; out              ;
; |Block_result|DCa[15]                                                                                                           ; |Block_result|DCa[15]                                                                                                     ; pin_out          ;
; |Block_result|DCa[14]                                                                                                           ; |Block_result|DCa[14]                                                                                                     ; pin_out          ;
; |Block_result|DCa[13]                                                                                                           ; |Block_result|DCa[13]                                                                                                     ; pin_out          ;
; |Block_result|DCa[12]                                                                                                           ; |Block_result|DCa[12]                                                                                                     ; pin_out          ;
; |Block_result|DCa[11]                                                                                                           ; |Block_result|DCa[11]                                                                                                     ; pin_out          ;
; |Block_result|DCa[10]                                                                                                           ; |Block_result|DCa[10]                                                                                                     ; pin_out          ;
; |Block_result|DCa[9]                                                                                                            ; |Block_result|DCa[9]                                                                                                      ; pin_out          ;
; |Block_result|DCa[8]                                                                                                            ; |Block_result|DCa[8]                                                                                                      ; pin_out          ;
; |Block_result|DCa[0]                                                                                                            ; |Block_result|DCa[0]                                                                                                      ; pin_out          ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3] ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; regout           ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]         ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]   ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]  ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]  ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]  ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~0                 ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~0           ; out0             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]    ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]         ; regout           ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~0                ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~0          ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~1              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~1        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~5              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~5        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~9              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~9        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~11             ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~11       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~0             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~0       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~1             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~1       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~2             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~2       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~4             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~4       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~8             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~8       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~9             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~9       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~11            ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~11      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10     ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11     ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12     ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                          ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block_result|m[3]                                                                                                              ; |Block_result|m[3]                                                                                                        ; out              ;
; |Block_result|m[2]                                                                                                              ; |Block_result|m[2]                                                                                                        ; out              ;
; |Block_result|m[1]                                                                                                              ; |Block_result|m[1]                                                                                                        ; out              ;
; |Block_result|m[0]                                                                                                              ; |Block_result|m[0]                                                                                                        ; out              ;
; |Block_result|n[3]                                                                                                              ; |Block_result|n[3]                                                                                                        ; out              ;
; |Block_result|n[2]                                                                                                              ; |Block_result|n[2]                                                                                                        ; out              ;
; |Block_result|n[1]                                                                                                              ; |Block_result|n[1]                                                                                                        ; out              ;
; |Block_result|n[0]                                                                                                              ; |Block_result|n[0]                                                                                                        ; out              ;
; |Block_result|DCa[15]                                                                                                           ; |Block_result|DCa[15]                                                                                                     ; pin_out          ;
; |Block_result|DCa[14]                                                                                                           ; |Block_result|DCa[14]                                                                                                     ; pin_out          ;
; |Block_result|DCa[13]                                                                                                           ; |Block_result|DCa[13]                                                                                                     ; pin_out          ;
; |Block_result|DCa[12]                                                                                                           ; |Block_result|DCa[12]                                                                                                     ; pin_out          ;
; |Block_result|DCa[11]                                                                                                           ; |Block_result|DCa[11]                                                                                                     ; pin_out          ;
; |Block_result|DCa[10]                                                                                                           ; |Block_result|DCa[10]                                                                                                     ; pin_out          ;
; |Block_result|DCa[9]                                                                                                            ; |Block_result|DCa[9]                                                                                                      ; pin_out          ;
; |Block_result|DCa[8]                                                                                                            ; |Block_result|DCa[8]                                                                                                      ; pin_out          ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3] ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; regout           ;
; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2] ; |Block_result|Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; regout           ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]       ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1] ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]  ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]  ; out0             ;
; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]        ; |Block_result|Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]  ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~0                 ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|_~0           ; out0             ;
; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]    ; |Block_result|Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]         ; regout           ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~0                ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|_~0          ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~1              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~1        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~5              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~5        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~9              ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~9        ; out0             ;
; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~11             ; |Block_result|Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|op_1~11       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~0             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~0       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~1             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~1       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~2             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~2       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~4             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~4       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~8             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~8       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~9             ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~9       ; out0             ;
; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~11            ; |Block_result|Block1:inst|lpm_compare_signal:inst2|lpm_compare:lpm_compare_component|cmpr_nlg:auto_generated|op_1~11      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9            ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9      ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10     ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11     ; out0             ;
; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12           ; |Block_result|Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12     ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5          ; out0             ;
; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                ; |Block_result|Block1:inst|lpm_sub_one:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6          ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 19 12:13:23 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sig -c sig
Info: Using vector source file "d:/altera/quartus/lab2_5/Block_result.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Block_result.vwf called sig.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.50 %
Info: Number of transitions in simulation is 10666
Info: Vector file Block_result.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Thu Sep 19 12:13:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


