INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:56:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.310ns  (clk rise@4.310ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.535ns (35.820%)  route 2.750ns (64.180%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.793 - 4.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1713, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X3Y99          FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=99, routed)          0.454     1.178    mem_controller3/read_arbiter/data/sel_prev
    SLICE_X3Y98          LUT5 (Prop_lut5_I2_O)        0.043     1.221 r  mem_controller3/read_arbiter/data/data_tehb/expX_c1[2]_i_2/O
                         net (fo=6, routed)           0.433     1.654    mem_controller3/read_arbiter/data/weight_loadData_25_sn_1
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.043     1.697 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9/O
                         net (fo=1, routed)           0.163     1.861    mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.043     1.904 f  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_8/O
                         net (fo=2, routed)           0.212     2.116    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.043     2.159 f  mem_controller3/read_arbiter/data/newY_c1[22]_i_8/O
                         net (fo=23, routed)          0.444     2.603    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.043     2.646 r  mem_controller3/read_arbiter/data/newY_c1[0]_i_3/O
                         net (fo=4, routed)           0.342     2.988    mem_controller2/read_arbiter/data/excExpFracY_c0[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.043     3.031 r  mem_controller2/read_arbiter/data/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.195     3.226    addf0/operator/DI[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.488 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    addf0/operator/ltOp_carry_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.537 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.537    addf0/operator/ltOp_carry__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.586 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.586    addf0/operator/ltOp_carry__1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.635 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.635    addf0/operator/ltOp_carry__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.762 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.336     4.098    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.130     4.228 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, routed)           0.171     4.398    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.640 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.793 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.793    addf0/operator/expDiff_c0[5]
    SLICE_X5Y99          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.310     4.310 r  
                                                      0.000     4.310 r  clk (IN)
                         net (fo=1713, unset)         0.483     4.793    addf0/operator/clk
    SLICE_X5Y99          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.793    
                         clock uncertainty           -0.035     4.757    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.048     4.805    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.012    




