

================================================================
== Vivado HLS Report for 'dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0'
================================================================
* Date:           Sun Apr  7 11:30:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.903|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1039|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|     395|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     395|   1060|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln708_1_fu_243_p2     |     *    |      0|  0|  26|           6|           5|
    |mul_ln708_fu_242_p2       |     *    |      0|  0|  26|           6|           5|
    |acc_1_V_fu_1571_p2        |     +    |      0|  0|  17|          13|          13|
    |acc_2_V_fu_1593_p2        |     +    |      0|  0|   8|          16|          16|
    |acc_3_V_fu_1618_p2        |     +    |      0|  0|  21|          15|          15|
    |acc_4_V_fu_1660_p2        |     +    |      0|  0|  21|          15|          15|
    |add_ln703_10_fu_1538_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_11_fu_1548_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln703_12_fu_1385_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_13_fu_1561_p2   |     +    |      0|  0|  12|          12|          10|
    |add_ln703_15_fu_1390_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_16_fu_1584_p2   |     +    |      0|  0|   8|          16|          16|
    |add_ln703_17_fu_1396_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln703_18_fu_1406_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_20_fu_1005_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_21_fu_1415_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_22_fu_1011_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_23_fu_1428_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_24_fu_1438_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_25_fu_1444_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln703_26_fu_1454_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_27_fu_1460_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln703_28_fu_1470_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_29_fu_1608_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_31_fu_1017_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_32_fu_1479_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_33_fu_1023_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_34_fu_1488_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_35_fu_1634_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_36_fu_1029_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln703_37_fu_1497_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_38_fu_1503_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln703_39_fu_1513_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln703_40_fu_1650_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_4_fu_999_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln703_5_fu_1348_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln703_6_fu_1358_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln703_7_fu_1364_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln703_8_fu_1370_p2    |     +    |      0|  0|  14|          10|           8|
    |add_ln703_9_fu_1379_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln703_fu_993_p2       |     +    |      0|  0|  12|          12|          12|
    |sub_ln1118_10_fu_627_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_11_fu_675_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_12_fu_1165_p2  |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_13_fu_1241_p2  |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_14_fu_727_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_15_fu_760_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_16_fu_834_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_17_fu_1288_p2  |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_18_fu_913_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_19_fu_1319_p2  |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_1_fu_1050_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_20_fu_945_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_2_fu_335_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_3_fu_371_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_4_fu_443_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_5_fu_495_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_6_fu_1088_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_7_fu_527_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_8_fu_559_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_9_fu_1120_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_fu_287_p2      |     -    |      0|  0|  12|           1|          12|
    |sub_ln708_10_fu_854_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_11_fu_893_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_12_fu_977_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_1_fu_391_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_2_fu_423_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_3_fu_475_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_4_fu_591_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_5_fu_647_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_6_fu_1185_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_7_fu_1217_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_8_fu_707_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_9_fu_802_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln708_fu_315_p2       |     -    |      0|  0|  13|          11|          11|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1039|         680|         892|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln703_12_reg_1831       |   8|   0|   12|          4|
    |add_ln703_15_reg_1836       |   8|   0|   12|          4|
    |add_ln703_18_reg_1841       |  12|   0|   12|          0|
    |add_ln703_20_reg_1786       |   8|   0|   12|          4|
    |add_ln703_22_reg_1791       |   8|   0|   12|          4|
    |add_ln703_24_reg_1846       |  10|   0|   14|          4|
    |add_ln703_26_reg_1851       |  12|   0|   12|          0|
    |add_ln703_28_reg_1856       |  12|   0|   12|          0|
    |add_ln703_31_reg_1796       |   8|   0|   12|          4|
    |add_ln703_32_reg_1861       |   9|   0|   13|          4|
    |add_ln703_33_reg_1801       |   8|   0|   12|          4|
    |add_ln703_34_reg_1866       |   9|   0|   13|          4|
    |add_ln703_36_reg_1806       |  11|   0|   11|          0|
    |add_ln703_37_reg_1871       |  13|   0|   13|          0|
    |add_ln703_39_reg_1876       |  12|   0|   12|          0|
    |add_ln703_4_reg_1781        |   8|   0|   12|          4|
    |add_ln703_6_reg_1816        |  14|   0|   14|          0|
    |add_ln703_7_reg_1821        |  11|   0|   11|          0|
    |add_ln703_9_reg_1826        |  11|   0|   11|          0|
    |add_ln703_reg_1776          |   8|   0|   12|          4|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_port_reg_data_14_V_read  |   6|   0|    6|          0|
    |ap_port_reg_data_1_V_read   |   6|   0|    6|          0|
    |ap_port_reg_data_20_V_read  |   6|   0|    6|          0|
    |ap_port_reg_data_21_V_read  |   6|   0|    6|          0|
    |ap_port_reg_data_26_V_read  |   6|   0|    6|          0|
    |ap_port_reg_data_28_V_read  |   6|   0|    6|          0|
    |ap_port_reg_data_8_V_read   |   6|   0|    6|          0|
    |lshr_ln708_10_reg_1746      |  10|   0|   10|          0|
    |lshr_ln708_11_reg_1756      |  10|   0|   10|          0|
    |lshr_ln708_12_reg_1766      |  10|   0|   10|          0|
    |lshr_ln708_13_reg_1771      |  10|   0|   10|          0|
    |lshr_ln708_2_reg_1710       |  10|   0|   10|          0|
    |lshr_ln708_3_reg_1715       |  10|   0|   10|          0|
    |lshr_ln708_5_reg_1725       |  10|   0|   10|          0|
    |lshr_ln708_8_reg_1731       |  10|   0|   10|          0|
    |lshr_ln708_9_reg_1741       |  10|   0|   10|          0|
    |lshr_ln708_s_reg_1705       |  10|   0|   10|          0|
    |sext_ln1118_6_reg_1751      |   8|   0|   12|          4|
    |trunc_ln708_116_reg_1720    |  11|   0|   11|          0|
    |trunc_ln708_120_reg_1736    |   7|   0|   11|          4|
    |trunc_ln708_123_reg_1811    |   7|   0|   11|          4|
    |trunc_ln708_124_reg_1761    |  10|   0|   10|          0|
    |trunc_ln_reg_1700           |   7|   0|   11|          4|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 395|   0|  455|         60|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_0     | out |   16| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_1     | out |   16| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_2     | out |   16| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_3     | out |   16| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_4     | out |   16| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_ce           |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<16,6,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|data_0_V_read   |  in |    6|   ap_none  |                            data_0_V_read                           |    scalar    |
|data_1_V_read   |  in |    6|   ap_none  |                            data_1_V_read                           |    scalar    |
|data_2_V_read   |  in |    6|   ap_none  |                            data_2_V_read                           |    scalar    |
|data_3_V_read   |  in |    6|   ap_none  |                            data_3_V_read                           |    scalar    |
|data_4_V_read   |  in |    6|   ap_none  |                            data_4_V_read                           |    scalar    |
|data_7_V_read   |  in |    6|   ap_none  |                            data_7_V_read                           |    scalar    |
|data_8_V_read   |  in |    6|   ap_none  |                            data_8_V_read                           |    scalar    |
|data_9_V_read   |  in |    6|   ap_none  |                            data_9_V_read                           |    scalar    |
|data_10_V_read  |  in |    6|   ap_none  |                           data_10_V_read                           |    scalar    |
|data_13_V_read  |  in |    6|   ap_none  |                           data_13_V_read                           |    scalar    |
|data_14_V_read  |  in |    6|   ap_none  |                           data_14_V_read                           |    scalar    |
|data_15_V_read  |  in |    6|   ap_none  |                           data_15_V_read                           |    scalar    |
|data_19_V_read  |  in |    6|   ap_none  |                           data_19_V_read                           |    scalar    |
|data_20_V_read  |  in |    6|   ap_none  |                           data_20_V_read                           |    scalar    |
|data_21_V_read  |  in |    6|   ap_none  |                           data_21_V_read                           |    scalar    |
|data_22_V_read  |  in |    6|   ap_none  |                           data_22_V_read                           |    scalar    |
|data_23_V_read  |  in |    6|   ap_none  |                           data_23_V_read                           |    scalar    |
|data_24_V_read  |  in |    6|   ap_none  |                           data_24_V_read                           |    scalar    |
|data_25_V_read  |  in |    6|   ap_none  |                           data_25_V_read                           |    scalar    |
|data_26_V_read  |  in |    6|   ap_none  |                           data_26_V_read                           |    scalar    |
|data_27_V_read  |  in |    6|   ap_none  |                           data_27_V_read                           |    scalar    |
|data_28_V_read  |  in |    6|   ap_none  |                           data_28_V_read                           |    scalar    |
|data_29_V_read  |  in |    6|   ap_none  |                           data_29_V_read                           |    scalar    |
|data_30_V_read  |  in |    6|   ap_none  |                           data_30_V_read                           |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

