#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Nov 24 12:57:10 2014
# Process ID: 11418
# Log file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/vivado.jou
#-----------------------------------------------------------
start_gui
cd hw
source {/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/reference_switch.tcl}
# set design reference_switch 
# set top top
# set device xc7vx690t-2-ffg1761
# set proj_dir ./synth
# set repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
no such variable
    (read trace on "::env(CONSTRAINTS)")
    invoked from within
"set impl_constraints $::env(CONSTRAINTS)/vc709_generic.xdc"
    (file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/reference_switch.tcl" line 11)
source {/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/reference_switch.tcl}
# set design reference_switch 
# set top top
# set device xc7vx690t-2-ffg1761
# set proj_dir ./synth
# set repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
no such variable
    (read trace on "::env(CONSTRAINTS)")
    invoked from within
"set impl_constraints $::env(CONSTRAINTS)/vc709_generic.xdc"
    (file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/reference_switch.tcl" line 11)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 12:58:13 2014...
