s1(12Jun2018:11:46:38):  ncverilog -top test test.v -y . -y /home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim/prim -y /home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim/stim -y /home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim/meas -y /home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim/misc +incdir+/home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim -sv +libext+.v+.vp +libext+.sv +define+NCVLOG -loadpli1 /home/bclim/proj/StanfordVLSI/DaVE/mLingua/samples_ncsim/pli/libpli.so:dave_boot -sem2009 -seed random +nc64bit -y ../model +incdir+../model +nctimescale+1ps/1ps -input hdl.tcl +ncaccess+r -profile -sem2009 -svseed random 
