#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 23 20:10:04 2021
# Process ID: 11712
# Current directory: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19032 C:\Users\khali\ENSC_452_git\ENSC_452\DMA_Test\CodecDmaDemoOneshot\SPIRxTxDemo.xpr
# Log file: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/vivado.log
# Journal file: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.xpr
INFO: [Project 1-313] Project file moved from 'C:/VivadoProjects/SPICodecDmaDemo/.Xil/Vivado-5288-dennycrane/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_fifo_mm_s_0_0
design_1_processing_system7_0_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0
design_1_axi_smc_0
design_1_axi_dma_0_0

open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1081.426 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.426 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_dma_0_0 design_1_rst_ps7_0_100M_0 design_1_ps7_0_axi_periph_0 design_1_axi_smc_0 design_1_axi_fifo_mm_s_0_0 design_1_processing_system7_0_0}] -log ip_upgrade.log
Reading block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_1
Adding component instance block -- xilinx.com:user:mySPIRxTx:1.0 - mySPIRxTx_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.1 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:user:myI2STx:1.0 - myI2STx_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 14 to revision 23
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_fifo_mm_s_0_0 from AXI-Stream FIFO 4.1 to AXI-Stream FIFO 4.2
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_0 (AXI SmartConnect 1.0) from revision 5 to revision 14
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 14 to revision 23
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 11 to revision 13
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DMA_Test\CodecDmaDemoOneshot\SPIRxTxDemo.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1234.199 ; gain = 152.773
export_ip_user_files -of_objects [get_ips {design_1_axi_dma_0_0 design_1_rst_ps7_0_100M_0 design_1_ps7_0_axi_periph_0 design_1_axi_smc_0 design_1_axi_fifo_mm_s_0_0 design_1_processing_system7_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DMA_Test\CodecDmaDemoOneshot\SPIRxTxDemo.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySPIRxTx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myI2STx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1517.652 ; gain = 276.625
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mySPIRxTx_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_fifo_mm_s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_myPrescaler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myPrescaler_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_myI2STx_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_myPrescaler_0_0_synth_1 design_1_mySPIRxTx_0_0_synth_1 design_1_myPrescaler_1_0_synth_1 design_1_myI2STx_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_fifo_mm_s_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 4
[Tue Feb 23 20:13:27 2021] Launched design_1_myPrescaler_0_0_synth_1, design_1_mySPIRxTx_0_0_synth_1, design_1_myPrescaler_1_0_synth_1, design_1_myI2STx_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_fifo_mm_s_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_myPrescaler_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_myPrescaler_0_0_synth_1/runme.log
design_1_mySPIRxTx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_mySPIRxTx_0_0_synth_1/runme.log
design_1_myPrescaler_1_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_myPrescaler_1_0_synth_1/runme.log
design_1_myI2STx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_myI2STx_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.ip_user_files -ipstatic_source_dir C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.cache/compile_simlib/modelsim} {questa=C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.cache/compile_simlib/questa} {riviera=C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.cache/compile_simlib/riviera} {activehdl=C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 20:37:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/synth_1/runme.log
[Tue Feb 23 20:37:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/SPIRxTxDemo.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1839.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.660 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2614.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 112 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances
  RAM64M => RAM64M (RAMD64E(x4)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2739.445 ; gain = 1103.852
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2842.152 ; gain = 102.707
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3122.586 ; gain = 208.691
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 23 21:20:45 2021...
