// Seed: 757362217
module module_0 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5
);
  assign id_5 = -1'b0 ? (!id_3) < 1'd0 : 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    input wor id_12,
    input tri id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_4,
      id_9,
      id_0
  );
  wire  id_16;
  logic id_17;
endmodule
