# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do bcd_up_down_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work gate_work 
# Copying /home/manuel/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {bcd_up_down.svo}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:51:00 on Mar 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+." bcd_up_down.svo 
# -- Compiling module counter_div
# -- Compiling module hard_block
# 
# Top level modules:
# 	counter_div
# End time: 19:51:00 on Mar 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/bcd_up_down {/home/manuel/fpga/bcd_up_down/counter_div_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:51:00 on Mar 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/bcd_up_down" /home/manuel/fpga/bcd_up_down/counter_div_tb.v 
# -- Compiling module tb_counter_div
# 
# Top level modules:
# 	tb_counter_div
# End time: 19:51:00 on Mar 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  counter_div_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" counter_div_tb 
# Start time: 19:51:00 on Mar 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-13130) Failed to find design unit 'counter_div_tb'.
#         Searched libraries:
#             altera_ver
#             altera_lnsim_ver
#             fiftyfivenm_ver
#             gate_work
#             work
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./bcd_up_down_run_msim_gate_systemverilog.do PAUSED at line 12
# End time: 19:52:40 on Mar 13,2025, Elapsed time: 0:01:40
# Errors: 1, Warnings: 1
