--- mega/ATmega64C1.atdf	2025-07-26 21:22:31
+++ mega/ATmega64C1.atdf.new	2025-07-30 17:51:42
@@ -609,15 +609,15 @@
         <register caption="Enable MOb Register 2" name="CANEN2" offset="0xDC" size="1" ocd-rw="R">
           <bitfield caption="Enable MObs" mask="0x3F" name="ENMOB"/>
         </register>
-        <register caption="Enable MOb Register 1(empty)" name="CANEN1" offset="0xDD" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="Enable MOb Register 1(empty)" name="CANEN1" offset="0xDD" size="1" mask="0x00"/>
         <register caption="Enable Interrupt MOb Register 2" name="CANIE2" offset="0xDE" size="1">
           <bitfield caption="Interrupt Enable  MObs" mask="0x3F" name="IEMOB"/>
         </register>
-        <register caption="Enable Interrupt MOb Register 1 (empty)" name="CANIE1" offset="0xDF" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="Enable Interrupt MOb Register 1 (empty)" name="CANIE1" offset="0xDF" size="1" mask="0x00"/>
         <register caption="CAN Status Interrupt MOb Register 2" name="CANSIT2" offset="0xE0" size="1" ocd-rw="R">
           <bitfield caption="Status of Interrupt MObs" mask="0x3F" name="SIT"/>
         </register>
-        <register caption="CAN Status Interrupt MOb Register 1 (empty)" name="CANSIT1" offset="0xE1" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="CAN Status Interrupt MOb Register 1 (empty)" name="CANSIT1" offset="0xE1" size="1" mask="0x00"/>
         <register caption="CAN Bit Timing Register 1" name="CANBT1" offset="0xE2" size="1">
           <bitfield caption="Baud Rate Prescaler bits" mask="0x7E" name="BRP"/>
         </register>
@@ -630,13 +630,13 @@
           <bitfield caption="Phase Segment 1 bits" mask="0x0E" name="PHS1"/>
           <bitfield caption="Sample Type" mask="0x01" name="SMP"/>
         </register>
-        <register caption="Timer Control Register" name="CANTCON" offset="0xE5" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="Timer Register Low" name="CANTIML" offset="0xE6" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="Timer Register High" name="CANTIMH" offset="0xE7" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="TTC Timer Register Low" name="CANTTCL" offset="0xE8" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="TTC Timer Register High" name="CANTTCH" offset="0xE9" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="Transmit Error Counter Register" name="CANTEC" offset="0xEA" size="1" mask="0xFF" ocd-rw="R"/>
-        <register caption="Receive Error Counter Register" name="CANREC" offset="0xEB" size="1" mask="0xFF" ocd-rw="R"/>
+        <register caption="Timer Control Register" name="CANTCON" offset="0xE5" size="1" mask="0xFF"/>
+        <register caption="Timer Register Low" name="CANTIML" offset="0xE6" size="1" mask="0xFF"/>
+        <register caption="Timer Register High" name="CANTIMH" offset="0xE7" size="1" mask="0xFF"/>
+        <register caption="TTC Timer Register Low" name="CANTTCL" offset="0xE8" size="1" mask="0xFF"/>
+        <register caption="TTC Timer Register High" name="CANTTCH" offset="0xE9" size="1" mask="0xFF"/>
+        <register caption="Transmit Error Counter Register" name="CANTEC" offset="0xEA" size="1" mask="0xFF"/>
+        <register caption="Receive Error Counter Register" name="CANREC" offset="0xEB" size="1" mask="0xFF"/>
         <register caption="Highest Priority MOb Register" name="CANHPMOB" offset="0xEC" size="1">
           <bitfield caption="Highest Priority MOb Number bits" mask="0xF0" name="HPMOB"/>
           <bitfield caption="CAN General Purpose bits" mask="0x0F" name="CGP"/>
@@ -728,10 +728,10 @@
     </module>
     <module caption="Digital-to-Analog Converter" name="DAC">
       <register-group caption="Digital-to-Analog Converter" name="DAC">
-        <register caption="DAC Data Register High Byte" name="DACH" offset="0x92" size="1" ocd-rw="">
+        <register caption="DAC Data Register High Byte" name="DACH" offset="0x92" size="1">
           <bitfield caption="DAC Data Register High Byte Bits" mask="0xFF" name="DACH"/>
         </register>
-        <register caption="DAC Data Register Low Byte" name="DACL" offset="0x91" size="1" ocd-rw="">
+        <register caption="DAC Data Register Low Byte" name="DACL" offset="0x91" size="1">
           <bitfield caption="DAC Data Register Low Byte Bits" mask="0xFF" name="DACL"/>
         </register>
         <register caption="DAC Control Register" name="DACON" offset="0x90" size="1">
@@ -1108,7 +1108,7 @@
           <bitfield caption="Auto Increment of Data Buffer Index (Active Low)" mask="0x08" name="LAINC"/>
           <bitfield caption="FIFO LIN Data Buffer Index bits" mask="0x07" name="LINDX"/>
         </register>
-        <register caption="LIN Data Register" name="LINDAT" offset="0xD2" size="1">
+        <register caption="LIN Data Register" name="LINDAT" offset="0xD2" size="1" ocd-rw="">
           <bitfield mask="0xFF" name="LDATA"/>
         </register>
       </register-group>
@@ -1179,22 +1179,22 @@
         <register caption="External Interrupt Flag Register" name="EIFR" offset="0x3C" size="1" ocd-rw="R">
           <bitfield caption="External Interrupt Flags" mask="0x0F" name="INTF"/>
         </register>
-        <register caption="Pin Change Interrupt Control Register" name="PCICR" offset="0x68" size="1" ocd-rw="">
+        <register caption="Pin Change Interrupt Control Register" name="PCICR" offset="0x68" size="1">
           <bitfield caption="Pin Change Interrupt Enables" mask="0x0F" name="PCIE"/>
         </register>
-        <register caption="Pin Change Mask Register 3" name="PCMSK3" offset="0x6D" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 3" name="PCMSK3" offset="0x6D" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0x07" name="PCINT" lsb="24"/>
         </register>
-        <register caption="Pin Change Mask Register 2" name="PCMSK2" offset="0x6C" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 2" name="PCMSK2" offset="0x6C" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT" lsb="16"/>
         </register>
-        <register caption="Pin Change Mask Register 1" name="PCMSK1" offset="0x6B" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 1" name="PCMSK1" offset="0x6B" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT" lsb="8"/>
         </register>
-        <register caption="Pin Change Mask Register 0" name="PCMSK0" offset="0x6A" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 0" name="PCMSK0" offset="0x6A" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT"/>
         </register>
-        <register caption="Pin Change Interrupt Flag Register" name="PCIFR" offset="0x3B" size="1" ocd-rw="">
+        <register caption="Pin Change Interrupt Flag Register" name="PCIFR" offset="0x3B" size="1">
           <bitfield caption="Pin Change Interrupt Flags" mask="0x0F" name="PCIF"/>
         </register>
       </register-group>
