ISA=RV64IM
MUL=fpga
SYNTH=SIM
VERBOSITY=0
USERTRAPS=enable
USER=enable
COREFABRIC=AXI4
MULSTAGES=8
DIVSTAGES=64
FPGA=xc7a100tcsg324-1
SYNTHTOP=mkriscv
COUNTERS=0
PADDR=32
RESETPC=4096
ARITHTRAP=disable

CAUSESIZE=6
DEBUG=enable
OPENOCD=enable

# Verilator options
COVERAGE=none
TRACE=disable
THREADS=1
VERILATESIM=fast

# DebugOptions
RTLDUMP=enable
ASSERTIONS=enable

# Trigger Setup
TRIGGERS=2
