INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 13.4 - Xilinx CORE Generator IP GUI Launcher O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for my_ila root...
Gathering HDL files for my_ila root...
Creating XST project for my_ila...
Creating XST script file for my_ila...
Creating XST instantiation file for my_ila...
Running XST for my_ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for my_ila...
Skipping Verilog instantiation template for my_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'my_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: my_ila.xco
XMDF file found: my_ila_xmdf.tcl
Adding
/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_c
g/my_ila.asy -view all -origin_type imported
Adding
/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_c
g/my_ila.ngc -view all -origin_type created
Checking file
"/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_
cg/my_ila.ngc" for project device match ...
File
"/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_
cg/my_ila.ngc" device information matches project device.
Adding
/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_c
g/my_ila.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tm
   p/_cg/my_ila.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/student2/nssheth/Desktop/coe758/project2/simpleVideoGame/ipcore_dir/tmp/_c
g/my_ila.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/my_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'my_ila'.
