{"Source Block": ["zipcpu/rtl/core/dblfetch.v@209:223@HdlStmProcess", "\t\t\to_pc[AW+1:2] <= o_pc[AW+1:2] + 1'b1;\n\n\tassign\to_valid = cache_valid[cache_read_addr];\n\n\tinitial\to_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_err))\n\t\t\to_illegal <= 1'b1;\n\t\telse if ((!o_wb_cyc)&&((i_new_pc)||(invalid_bus_cycle)))\n\t\t\to_illegal <= 1'b0;\n\n`ifdef\tFORMAL\n//\n//\n// Generic setup\n"], "Clone Blocks": [["zipcpu/rtl/core/dblfetch.v@206:216", "\t\tif (i_new_pc)\n\t\t\to_pc <= i_pc;\n\t\telse if ((o_valid)&&(i_stall_n))\n\t\t\to_pc[AW+1:2] <= o_pc[AW+1:2] + 1'b1;\n\n\tassign\to_valid = cache_valid[cache_read_addr];\n\n\tinitial\to_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_err))\n\t\t\to_illegal <= 1'b1;\n"], ["zipcpu/rtl/core/dblfetch.v@208:218", "\t\telse if ((o_valid)&&(i_stall_n))\n\t\t\to_pc[AW+1:2] <= o_pc[AW+1:2] + 1'b1;\n\n\tassign\to_valid = cache_valid[cache_read_addr];\n\n\tinitial\to_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_err))\n\t\t\to_illegal <= 1'b1;\n\t\telse if ((!o_wb_cyc)&&((i_new_pc)||(invalid_bus_cycle)))\n\t\t\to_illegal <= 1'b0;\n"]], "Diff Content": {"Delete": [[215, "\t\tif ((o_wb_cyc)&&(i_wb_err))\n"], [216, "\t\t\to_illegal <= 1'b1;\n"], [217, "\t\telse if ((!o_wb_cyc)&&((i_new_pc)||(invalid_bus_cycle)))\n"]], "Add": [[217, "\t\tif ((invalid_bus_cycle)||(i_new_pc))\n"], [218, "\t\telse if ((o_wb_cyc)&&(i_wb_err))\n"], [218, "\t\t\to_illegal <= 1'b1;\n"]]}}