#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001035090 .scope module, "tb" "tb" 2 8;
 .timescale -9 -12;
v00000000010ad4d0_0 .net "bsy", 0 0, v0000000001030050_0;  1 drivers
v00000000010ad570_0 .var "ctrl", 1 0;
v00000000010adb10_0 .net "dout", 31 0, v0000000001030410_0;  1 drivers
v00000000010adbb0_0 .var "g_hclk_es1", 0 0;
v00000000010adc50_0 .var "haddr_reg", 31 0;
v00000000010adcf0_0 .var "hreset_n", 0 0;
v00000000010add90_0 .var "n", 31 0;
v00000000010ade30_0 .var "pdm_clk", 0 0;
v00000000010aded0 .array "pdm_data", 1536000 0, 0 0;
v00000000010adf70_0 .var "pdm_signal", 0 0;
S_000000000103c120 .scope begin, "clk_100MHz" "clk_100MHz" 2 33, 2 33 0, S_0000000001035090;
 .timescale -9 -12;
S_000000000103c2b0 .scope begin, "clk_1_5MHz" "clk_1_5MHz" 2 49, 2 49 0, S_0000000001035090;
 .timescale -9 -12;
S_000000000103c440 .scope module, "pdm" "pdm_m" 2 22, 3 2 0, S_0000000001035090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "AHBclk";
    .port_info 1 /INPUT 1 "PDMclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 1 "pdm_signal";
    .port_info 6 /OUTPUT 32 "dout";
    .port_info 7 /OUTPUT 1 "bsy";
v00000000010ae3d0_0 .net "AHBclk", 0 0, v00000000010adbb0_0;  1 drivers
v00000000010ae1f0_0 .net "PDMclk", 0 0, v00000000010ade30_0;  1 drivers
v00000000010ad9d0_0 .net *"_ivl_1", 15 0, L_00000000010ae510;  1 drivers
v00000000010ad1b0_0 .net "addr", 31 0, v00000000010adc50_0;  1 drivers
v00000000010ad110_0 .net "bsy", 0 0, v0000000001030050_0;  alias, 1 drivers
v00000000010ada70_0 .net "cnt_en", 0 0, v000000000102fe70_0;  1 drivers
v00000000010ae970_0 .net "ctrl", 1 0, v00000000010ad570_0;  1 drivers
v00000000010ae0b0_0 .net "dout", 31 0, v0000000001030410_0;  alias, 1 drivers
v00000000010ad250_0 .net "memory_idx", 15 0, v00000000010ad890_0;  1 drivers
v00000000010aea10_0 .net "pdm_array", 31 0, v00000000010ad7f0_0;  1 drivers
v00000000010ae330_0 .net "pdm_signal", 0 0, v00000000010adf70_0;  1 drivers
v00000000010ad610_0 .net "rst", 0 0, v00000000010adcf0_0;  1 drivers
v00000000010ad2f0_0 .net "sel_clk", 0 0, L_0000000001030e60;  1 drivers
v00000000010ad390_0 .net "w_i", 0 0, L_00000000010ae470;  1 drivers
L_00000000010ae510 .part v00000000010adc50_0, 2, 16;
L_00000000010ae650 .functor MUXZ 16, L_00000000010ae510, v00000000010ad890_0, v0000000001030050_0, C4<>;
S_0000000001052960 .scope module, "buff_m" "dbuf" 3 49, 4 1 0, S_000000000103c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 16 "didx";
    .port_info 3 /INPUT 1 "RW";
    .port_info 4 /OUTPUT 32 "di";
v00000000010305f0_0 .net "RW", 0 0, v0000000001030050_0;  alias, 1 drivers
v0000000001030a50_0 .net "clk", 0 0, L_0000000001030e60;  alias, 1 drivers
v0000000001030410_0 .var "di", 31 0;
v0000000001030730_0 .net "didx", 15 0, L_00000000010ae650;  1 drivers
v000000000102fdd0_0 .net "din", 31 0, v00000000010ad7f0_0;  alias, 1 drivers
v000000000102ff10 .array "mem", 47999 0, 31 0;
E_000000000102b890 .event posedge, v0000000001030a50_0;
S_0000000001052af0 .scope module, "ctrl_r" "read_ctrl" 3 20, 5 2 0, S_000000000103c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ahb_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "w_i";
    .port_info 3 /OUTPUT 1 "cnt_en";
    .port_info 4 /OUTPUT 1 "bsy";
P_00000000010035e0 .param/l "Idle" 1 5 13, +C4<00000000000000000000000000000000>;
P_0000000001003618 .param/l "Shift" 1 5 14, +C4<00000000000000000000000000000001>;
v0000000001030230_0 .var "CS", 0 0;
v000000000102fd30_0 .var "NS", 0 0;
v00000000010304b0_0 .net "ahb_clk", 0 0, v00000000010adbb0_0;  alias, 1 drivers
v0000000001030050_0 .var "bsy", 0 0;
v000000000102fe70_0 .var "cnt_en", 0 0;
v0000000001030b90_0 .net "rst", 0 0, v00000000010adcf0_0;  alias, 1 drivers
v000000000102fc90_0 .net "w_i", 0 0, L_00000000010ae470;  alias, 1 drivers
E_000000000102b8d0 .event edge, v0000000001030230_0;
E_000000000102b410 .event edge, v0000000001030230_0, v000000000102fc90_0;
E_000000000102be90/0 .event negedge, v0000000001030b90_0;
E_000000000102be90/1 .event posedge, v00000000010304b0_0;
E_000000000102be90 .event/or E_000000000102be90/0, E_000000000102be90/1;
S_0000000001052c80 .scope module, "ctrl_w" "write_ctrl" 3 30, 6 2 0, S_000000000103c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pdm_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 1 "pdm_signal";
    .port_info 4 /INPUT 1 "cnt_en";
    .port_info 5 /OUTPUT 1 "w_i";
    .port_info 6 /OUTPUT 32 "pdm";
    .port_info 7 /OUTPUT 16 "didx";
P_0000000001003800 .param/l "Idle" 1 6 14, +C4<00000000000000000000000000000000>;
P_0000000001003838 .param/l "Shift" 1 6 15, +C4<00000000000000000000000000000001>;
L_0000000001520088 .functor BUFT 1, C4<1011101101111111>, C4<0>, C4<0>, C4<0>;
v0000000001030190_0 .net/2u *"_ivl_0", 15 0, L_0000000001520088;  1 drivers
v00000000010302d0_0 .net *"_ivl_2", 0 0, L_00000000010ae290;  1 drivers
L_00000000015200d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010ae6f0_0 .net/2u *"_ivl_4", 0 0, L_00000000015200d0;  1 drivers
L_0000000001520118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010ad6b0_0 .net/2u *"_ivl_6", 0 0, L_0000000001520118;  1 drivers
v00000000010ae150_0 .net "cnt_en", 0 0, v000000000102fe70_0;  alias, 1 drivers
v00000000010ad750_0 .var "counter", 5 0;
v00000000010aeb50_0 .net "ctrl", 1 0, v00000000010ad570_0;  alias, 1 drivers
v00000000010ad890_0 .var "didx", 15 0;
v00000000010ad7f0_0 .var "pdm", 31 0;
v00000000010aec90_0 .net "pdm_clk", 0 0, v00000000010ade30_0;  alias, 1 drivers
v00000000010aebf0_0 .net "pdm_signal", 0 0, v00000000010adf70_0;  alias, 1 drivers
v00000000010aed30_0 .net "rst", 0 0, v00000000010adcf0_0;  alias, 1 drivers
v00000000010ae010_0 .net "w_i", 0 0, L_00000000010ae470;  alias, 1 drivers
E_000000000102b510/0 .event negedge, v0000000001030b90_0;
E_000000000102b510/1 .event posedge, v00000000010aec90_0;
E_000000000102b510 .event/or E_000000000102b510/0, E_000000000102b510/1;
E_000000000102bd90 .event negedge, v0000000001030b90_0, v00000000010aec90_0;
L_00000000010ae290 .cmp/gt 16, v00000000010ad890_0, L_0000000001520088;
L_00000000010ae470 .functor MUXZ 1, L_0000000001520118, L_00000000015200d0, L_00000000010ae290, C4<>;
S_00000000010499a0 .scope module, "gf_m" "glitch_free" 3 41, 7 1 0, S_000000000103c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk0";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 1 "outclk";
L_0000000001031170 .functor AND 1, v00000000010ae5b0_0, v00000000010ade30_0, C4<1>, C4<1>;
L_0000000001030ed0 .functor AND 1, v00000000010aef10_0, v00000000010adbb0_0, C4<1>, C4<1>;
L_0000000001030e60 .functor OR 1, L_0000000001031170, L_0000000001030ed0, C4<0>, C4<0>;
v00000000010aedd0_0 .net *"_ivl_0", 0 0, L_0000000001031170;  1 drivers
v00000000010ae830_0 .net *"_ivl_2", 0 0, L_0000000001030ed0;  1 drivers
v00000000010aefb0_0 .net "clk0", 0 0, v00000000010adbb0_0;  alias, 1 drivers
v00000000010ad430_0 .net "clk1", 0 0, v00000000010ade30_0;  alias, 1 drivers
v00000000010aef10_0 .var "out0", 0 0;
v00000000010ae5b0_0 .var "out1", 0 0;
v00000000010ad930_0 .var "out_r0", 0 0;
v00000000010aeab0_0 .var "out_r1", 0 0;
v00000000010ae790_0 .net "outclk", 0 0, L_0000000001030e60;  alias, 1 drivers
v00000000010aee70_0 .net "rst_n", 0 0, v00000000010adcf0_0;  alias, 1 drivers
v00000000010ae8d0_0 .net "select", 0 0, v0000000001030050_0;  alias, 1 drivers
E_000000000102c0d0 .event negedge, v0000000001030b90_0, v00000000010304b0_0;
    .scope S_0000000001052af0;
T_0 ;
    %wait E_000000000102be90;
    %load/vec4 v0000000001030b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001030230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000102fd30_0;
    %assign/vec4 v0000000001030230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001052af0;
T_1 ;
    %wait E_000000000102b410;
    %load/vec4 v0000000001030230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000102fd30_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000000000102fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000102fd30_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000102fd30_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000000000102fc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000102fd30_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000102fd30_0, 0, 1;
T_1.7 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001052af0;
T_2 ;
    %wait E_000000000102b8d0;
    %load/vec4 v0000000001030230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000102fe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001030050_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000102fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001030050_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000102fe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001030050_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001052c80;
T_3 ;
    %wait E_000000000102bd90;
    %load/vec4 v00000000010aed30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010ad7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010ae150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010ad7f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v00000000010aebf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010ad7f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001052c80;
T_4 ;
    %wait E_000000000102b510;
    %load/vec4 v00000000010aed30_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v00000000010aeb50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000010ad750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010ad750_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000010ad750_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010ae150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000000010ad750_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000000010ad750_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001052c80;
T_5 ;
    %wait E_000000000102b510;
    %load/vec4 v00000000010aed30_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v00000000010aeb50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010ad890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010ad750_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000010ad890_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000010ad890_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010499a0;
T_6 ;
    %wait E_000000000102b510;
    %load/vec4 v00000000010aee70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010aeab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010aef10_0;
    %inv;
    %load/vec4 v00000000010ae8d0_0;
    %and;
    %assign/vec4 v00000000010aeab0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010499a0;
T_7 ;
    %wait E_000000000102bd90;
    %load/vec4 v00000000010aee70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010ae5b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010aeab0_0;
    %assign/vec4 v00000000010ae5b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010499a0;
T_8 ;
    %wait E_000000000102be90;
    %load/vec4 v00000000010aee70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010ad930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000010ae8d0_0;
    %inv;
    %load/vec4 v00000000010ae5b0_0;
    %inv;
    %and;
    %assign/vec4 v00000000010ad930_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010499a0;
T_9 ;
    %wait E_000000000102c0d0;
    %load/vec4 v00000000010aee70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010aef10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000010ad930_0;
    %assign/vec4 v00000000010aef10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001052960;
T_10 ;
    %wait E_000000000102b890;
    %load/vec4 v00000000010305f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000000000102fdd0_0;
    %load/vec4 v0000000001030730_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000102ff10, 0, 4;
T_10.0 ;
    %load/vec4 v00000000010305f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v000000000102fdd0_0;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0000000001030730_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000000000102ff10, 4;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v0000000001030410_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001035090;
T_11 ;
    %fork t_1, S_000000000103c120;
    %jmp t_0;
    .scope S_000000000103c120;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010adbb0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000010adbb0_0;
    %inv;
    %assign/vec4 v00000000010adbb0_0, 0;
    %jmp T_11.0;
    %end;
    .scope S_0000000001035090;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0000000001035090;
T_12 ;
    %delay 1332000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010add90_0, 0, 32;
T_12.0 ;
    %delay 666000, 0;
    %load/vec4 v00000000010add90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010add90_0, 0, 32;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0000000001035090;
T_13 ;
    %fork t_3, S_000000000103c2b0;
    %jmp t_2;
    .scope S_000000000103c2b0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ade30_0, 0, 1;
    %delay 1332000, 0;
T_13.0 ;
    %delay 333000, 0;
    %load/vec4 v00000000010ade30_0;
    %inv;
    %assign/vec4 v00000000010ade30_0, 0;
    %load/vec4 v00000000010add90_0;
    %cmpi/e 1536000, 0, 32;
    %jmp/0xz  T_13.1, 4;
    %vpi_call 2 60 "$finish" {0 0 0};
T_13.1 ;
    %jmp T_13.0;
    %end;
    .scope S_0000000001035090;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_0000000001035090;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ade30_0, 0, 1;
    %delay 1042000, 0;
T_14.0 ;
    %delay 333000, 0;
    %ix/getv 4, v00000000010add90_0;
    %load/vec4a v00000000010aded0, 4;
    %assign/vec4 v00000000010adf70_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000000001035090;
T_15 ;
    %vpi_call 2 76 "$readmemb", "pdm.txt", v00000000010aded0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010adcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ade30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010adbb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010ad570_0, 0, 2;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000000010adc50_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010adcf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010adcf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000010ad570_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000010ad570_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010ad570_0, 0, 2;
    %end;
    .thread T_15;
    .scope S_0000000001035090;
T_16 ;
    %vpi_call 2 102 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 103 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb.v";
    "./pdm.v";
    "./dbuf.v";
    "./read_ctrl.v";
    "./write_ctrl.v";
    "./glitch_free.v";
