üìå **Note:** This project originally began as an 8-bit CPU written in Verilog. It then evolved into a Python-based simulator for a custom 24-bit RISC pipeline processor, built to explore instruction flow and pipelining in software. The next phase is a full RISC-V CPU implementation in Verilog targeting the DE1-SoC FPGA.

---

# üß† 24-bit RISC CPU Simulator

## üöÄ Overview

This project simulates a custom 24-bit RISC processor using a five-stage pipeline architecture ‚Äî Instruction Fetch (IF), Decode (ID), Execute (EX), Memory (MEM), and Writeback (WB). Developed entirely in Python, the simulator models instruction flow and cycle-accurate behavior using a handcrafted 17-instruction ISA. This was built as a learning-focused tool to deepen understanding of CPU design and pipelining without hardware or Verilog dependency.

---

## üí° Key Features

* üß± **Custom 24-bit ISA** with 17 simplified instructions
* ‚öôÔ∏è **5-Stage Pipeline** (IF, ID, EX, MEM, WB)
* üîÅ **Cycle-by-Cycle Simulation** with verbose logs
* üìÑ **Hex-Based Instruction Input** for easy program editing
* üõ†Ô∏è **Modular Python Design** with clear file separation

---

## üìÇ File Structure

| File                 | Description                                    |
| -------------------- | ---------------------------------------------- |
| `main.py`            | üîÅ Starts and runs the full simulation         |
| `cpu_pipeline.py`    | ‚õìÔ∏è Coordinates instruction flow across stages  |
| `register_file.py`   | üß† Implements the general-purpose register set |
| `memory.py`          | üíæ Handles both instruction and data memory    |
| `instruction_set.py` | üóÇÔ∏è Defines ISA formats, types, and opcodes    |
| `test_program.txt`   | üß™ Sample instruction program (hex-encoded)    |
| `utils.py`           | üîß Utility functions and formatting tools      |

---

## üß† Pipeline Execution

Each instruction flows through the 5 classic MIPS-style pipeline stages:

```
Cycle 1 ‚Üí IF   : Fetch instruction at PC  
Cycle 2 ‚Üí ID   : Decode and read registers  
Cycle 3 ‚Üí EX   : Perform ALU operations  
Cycle 4 ‚Üí MEM  : Access data memory (lw/sw)  
Cycle 5 ‚Üí WB   : Write result to register file  
```


---

## üìú Supported Instructions 

| Mnemonic | Type | Description                              |
| -------- | ---- | ---------------------------------------- |
| `addi`   | R/I  | Add immediate                            |
| `ori`    | R/I  | Bitwise OR immediate                     |
| `and`    | R    | Bitwise AND                              |
| `sub`    | R    | Subtract                                 |
| `lw`     | I    | Load word from memory                    |
| `sw`     | I    | Store word to memory                     |
| `beq`    | I    | Branch if equal                          |
| `j`      | J    | Unconditional jump                       |
| `bgtz`   | I    | Branch if greater than zero              |
| `r_type` | R    | Generic R-type fallback (AND, SUB, etc.) |

---

## üß™ Test Program: Assembly to Binary Mapping

This is the actual test program used in the simulation. It corresponds to the register file snapshot and full pipeline trace shown earlier in this README. Each instruction is listed alongside its 24-bit binary machine code encoding, as executed by the Python-based CPU simulator.

| Assembly Instruction     | Machine Code (24-bit Binary)       |
|--------------------------|-------------------------------------|
| `addi $1, $0, 1`         | `00001 0000 0001 00000000001`       |
| `addi $2, $0, 1`         | `00001 0000 0010 00000000001`       |
| `ori  $3, $0, 255`       | `00010 0000 0011 01111111111`       |
| `addi $4, $0, 15`        | `00001 0000 0100 00000001111`       |
| `addi $5, $0, 0`         | `00001 0000 0101 00000000000`       |
| `addi $6, $0, 16`        | `00001 0000 0110 00000100000`       |
| `addi $7, $0, 5`         | `00001 0000 0111 00000000101`       |
| `lw $8, 256($0)`         | `00100 0000 1000 10000000000`       |
| `bgtz $7, body`          | `00111 0111 0000 00000000010`       |
| `j exit`                 | `01000 0000 0000 00000000100`       |
| `addi $7, $7, -1`        | `00001 0111 0111 11111111111`       |
| `lw $5, 0($6)`           | `00100 0110 0101 00000000000`       |
| `addi $6, $6, 3`         | `00001 0110 0110 00000000011`       |
| `bgtz $5, then`          | `00111 0101 0000 00000000010`       |
| `j else`                 | `01000 0000 0000 00000000110`       |
| `mul $1, $1, $9`         | `00000 0001 1001 0001 0000010`       |
| `xor $2, $2, $5`         | `00000 0010 0101 0010 0000011`       |
| `sw $8, -3($6)`          | `00101 0110 1000 11111111101`       |
| `j loop`                 | `01000 0000 0000 11111110001`       |
| `srl $3, $3, 1`          | `00000 0011 0001 0011 0000100`       |
| `sub $4, $4, $5`         | `00000 0100 0101 0100 0000001`       |
| `sw $8, -3($6)`          | `00101 0110 1000 11111111101`       |
| `j loop`                 | `01000 0000 0000 11111101111`       |


---

## üß© Pipeline State Table (Cycles 1‚Äì5)

This figure shows instruction progression across the Writeback, Execute, and Fetch stages during the first five cycles of execution:

<p align="center">
  <img src="https://github.com/user-attachments/assets/66ca1e13-ab1b-4d84-b7fa-348522a57e30" alt="Pipeline State Table" width="600">
</p>

---

## üßæ Final Register File Snapshot

Below is the final register file content with hexadecimal values and notes showing how each register was initialized or modified:

<p align="center">
  <img src="https://github.com/user-attachments/assets/cc211ff5-9bbe-4e95-af1d-4c29449b2f3c" alt="Register File Table" width="500">
</p>

---

## üìä Full Pipeline and Register Trace

This table captures every cycle of execution, showing pipeline state and full register file contents across all 23 clock cycles:

|   Cycle | WB Stage                      | EXEC Stage        | FETCH (PC)       | Reg $00‚Äì$03                                            | Reg $04‚Äì$07                                            | Reg $08‚Äì$11                                            | Reg $12‚Äì$15                                            |
|--------:|:------------------------------|:------------------|:-----------------|:-------------------------------------------------------|:-------------------------------------------------------|:-------------------------------------------------------|:-------------------------------------------------------|
|       1 | NOP or empty                  | ‚Äî                 | 0x000000         | $00=0x000000, $01=0x000000, $02=0x000000, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       2 | opcode=None, dest=$None       | ‚Äî                 | 0x000003         | $00=0x000000, $01=0x000000, $02=0x000000, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       3 | opcode=None, dest=$None       | opcode=1 (addi)   | 0x000006         | $00=0x000000, $01=0x000000, $02=0x000000, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       4 | opcode=None, dest=$None       | opcode=1 (addi)   | 0x000009         | $00=0x000000, $01=0x000000, $02=0x000000, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       5 | opcode=1, dest=$1, result=1   | opcode=2 (ori)    | 0x00000C         | $00=0x000000, $01=0x000001, $02=0x000000, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       6 | opcode=1, dest=$2, result=1   | opcode=1 (addi)   | 0x00000F         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x000000 | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       7 | opcode=2, dest=$3, result=255 | opcode=1 (addi)   | 0x000012         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x000000, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       8 | opcode=1, dest=$4, result=15  | opcode=1 (addi)   | 0x000015         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|       9 | opcode=1, dest=$5, result=0   | opcode=1 (addi)   | 0x000018         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000000, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      10 | opcode=1, dest=$6, result=16  | opcode=4 (lw)     | 0x00001B         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000000 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      11 | opcode=1, dest=$7, result=5   | opcode=7 (bgtz)   | 0x00001E         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000005 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      12 | opcode=4, dest=$8, result=256 | opcode=8 (j)      | JUMP to 0x000027 | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000005 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      13 | opcode=7, dest=$0, result=0   | opcode=1 (addi)   | 0x000027         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000005 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      14 | opcode=8, dest=$None          | ‚Äî                 | 0x00002A         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000005 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      15 | opcode=1, dest=$7, result=4   | opcode=7 (bgtz)   | 0x00002D         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      16 | opcode=None                   | opcode=8 (j)      | JUMP to 0x00003C | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      17 | opcode=7, dest=$0, result=0   | opcode=0 (r_type) | 0x00003C         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      18 | opcode=8, dest=$None          | ‚Äî                 | 0x00003F         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      19 | opcode=0, dest=$1, result=0   | opcode=0 (r_type) | 0x000042         | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      20 | opcode=None                   | opcode=5 (sw)     | HALT at 0x000045 | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      21 | opcode=0, dest=$4, result=15  | opcode=8 (j)      | JUMP to 0x0007DF | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      22 | opcode=5, dest=$8, result=13  | ‚Äî                 | HALT at 0x0007DF | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |
|      23 | opcode=8, dest=$None          | ‚Äî                 | HALT at 0x0007DF | $00=0x000000, $01=0x000001, $02=0x000001, $03=0x0000FF | $04=0x00000F, $05=0x000000, $06=0x000010, $07=0x000004 | $08=0x000000, $09=0x000000, $10=0x000000, $11=0x000000 | $12=0x000000, $13=0x000000, $14=0x000000, $15=0x000000 |


---

## Conclusion
This project successfully demonstrates the design and simulation of a 24-bit pipelined RISC processor using Python. By implementing a custom ISA and modeling each pipeline stage at the cycle level, it provides a clear educational foundation in computer architecture concepts such as instruction flow, register management, and memory interaction.

Looking ahead, this simulation serves as the groundwork for a full Verilog-based RISC-V CPU targeting the DE1-SoC FPGA platform. The upcoming implementation will explore hardware verification, performance benchmarks, and real program execution on physical hardware.
