Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Apr 10 19:26:18 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin    1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6179)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3242)
---------------------------
 There are 3242 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6179)
---------------------------------------------------
 There are 6179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.682        0.000                      0                  582        0.157        0.000                      0                  582        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          29.682        0.000                      0                  582        0.157        0.000                      0                  582       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       29.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.682ns  (required time - arrival time)
  Source:                 VIDEO/G4/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vtemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 4.239ns (41.456%)  route 5.986ns (58.544%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.565     1.565    VIDEO/G4/clk_25
    SLICE_X12Y37         FDRE                                         r  VIDEO/G4/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  VIDEO/G4/vcount_reg[0]/Q
                         net (fo=24, routed)          1.183     3.267    VIDEO/G4/vcount_reg[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I2_O)        0.152     3.419 r  VIDEO/G4/vsync_i_2/O
                         net (fo=16, routed)          0.502     3.921    VIDEO/G4/vsync_i_2_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I3_O)        0.348     4.269 f  VIDEO/G4/vsync_i_1/O
                         net (fo=14, routed)          0.993     5.262    VIDEO/G4/vsync_i_1_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.152     5.414 r  VIDEO/G4/vtemp1_carry__0_i_4/O
                         net (fo=7, routed)           0.627     6.042    VIDEO/G4/vtemp2[2]
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.332     6.374 r  VIDEO/G4/vtemp1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.374    VIDEO/G4/vtemp1_carry__0_i_8_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.887 r  VIDEO/G4/vtemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.887    VIDEO/G4/vtemp1_carry__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.202 r  VIDEO/G4/vtemp1_carry__1/O[3]
                         net (fo=6, routed)           0.995     8.197    VIDEO/G4/vtemp1_carry__1_n_4
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.307     8.504 r  VIDEO/G4/vtemp1__24_carry_i_1/O
                         net (fo=1, routed)           0.000     8.504    VIDEO/G4/vtemp1__24_carry_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.754 r  VIDEO/G4/vtemp1__24_carry/O[2]
                         net (fo=3, routed)           0.823     9.576    VIDEO/G4/vtemp1__24_carry_n_5
    SLICE_X12Y38         LUT2 (Prop_lut2_I0_O)        0.327     9.903 r  VIDEO/G4/vtemp1__36_carry__1_i_2/O
                         net (fo=1, routed)           0.572    10.475    VIDEO/G4/vtemp1__36_carry__1_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.696    11.171 r  VIDEO/G4/vtemp1__36_carry__1/CO[1]
                         net (fo=1, routed)           0.291    11.462    VIDEO/G4/vtemp1__36_carry__1_n_2
    SLICE_X15Y38         LUT4 (Prop_lut4_I3_O)        0.329    11.791 r  VIDEO/G4/vtemp[0]_i_2/O
                         net (fo=1, routed)           0.000    11.791    VIDEO/G4/vtemp[0]_i_2_n_0
    SLICE_X15Y38         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.447    41.447    VIDEO/G4/clk_25
    SLICE_X15Y38         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.098    41.444    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.029    41.473    VIDEO/G4/vtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                 29.682    

Slack (MET) :             31.119ns  (required time - arrival time)
  Source:                 VIDEO/G4/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/htemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 3.633ns (41.405%)  route 5.141ns (58.595%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X30Y39         FDRE                                         r  VIDEO/G4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.478     2.041 f  VIDEO/G4/hcount_reg[1]/Q
                         net (fo=21, routed)          1.358     3.400    VIDEO/G4/hcount_reg[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.317     3.717 r  VIDEO/G4/hcount[6]_i_2/O
                         net (fo=2, routed)           0.847     4.564    VIDEO/G4/hcount[6]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.328     4.892 f  VIDEO/G4/htemp1_carry__0_i_1/O
                         net (fo=6, routed)           0.433     5.325    VIDEO/G4/htemp2[5]
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.449 r  VIDEO/G4/htemp1_carry__0_i_3/O
                         net (fo=1, routed)           0.546     5.996    VIDEO/G4/htemp1_carry__0_i_3_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.503 r  VIDEO/G4/htemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.503    VIDEO/G4/htemp1_carry__0_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.837 r  VIDEO/G4/htemp1_carry__1/O[1]
                         net (fo=8, routed)           0.610     7.447    VIDEO/G4/htemp1_carry__1_n_6
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.329     7.776 r  VIDEO/G4/htemp1__23_carry_i_2/O
                         net (fo=2, routed)           0.872     8.648    VIDEO/G4/htemp1__23_carry_i_2_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I3_O)        0.332     8.980 r  VIDEO/G4/htemp1__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.980    VIDEO/G4/htemp1__23_carry_i_5_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.378 r  VIDEO/G4/htemp1__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.378    VIDEO/G4/htemp1__23_carry_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.535 r  VIDEO/G4/htemp1__23_carry__0/CO[1]
                         net (fo=1, routed)           0.474    10.009    VIDEO/G4/htemp1__23_carry__0_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.329    10.338 r  VIDEO/G4/htemp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.338    VIDEO/G4/htemp[0]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  VIDEO/G4/htemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.445    41.445    VIDEO/G4/clk_25
    SLICE_X29Y40         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.029    41.457    VIDEO/G4/htemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 31.119    

Slack (MET) :             31.161ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.498ns (31.483%)  route 5.436ns (68.517%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.252 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.252    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.487 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          4.005     9.492    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.484    41.484    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    41.492    
                         clock uncertainty           -0.098    41.394    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.653    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.653    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 31.161    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 2.498ns (32.884%)  route 5.098ns (67.116%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.252 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.252    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.487 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          3.667     9.154    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.098    41.398    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.657    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 31.503    

Slack (MET) :             31.744ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.498ns (34.045%)  route 4.839ns (65.955%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.252 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.252    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.487 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          3.408     8.895    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.638    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 31.744    

Slack (MET) :             31.764ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.293ns (31.359%)  route 5.019ns (68.641%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.282 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          3.588     8.870    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.475    41.475    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.098    41.377    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    40.633    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.633    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 31.764    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.293ns (31.298%)  route 5.033ns (68.702%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.282 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          3.602     8.884    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.098    41.398    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    40.654    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.654    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.147ns (29.390%)  route 5.158ns (70.610%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.595 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.495     4.091    VIDEO/G2/pointEighty0[7]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.794 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.794    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.016 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          3.847     8.863    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.472    41.472    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.098    41.374    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    40.633    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.633    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 2.498ns (34.416%)  route 4.760ns (65.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.252 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.252    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.487 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          3.329     8.816    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490    41.490    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    41.498    
                         clock uncertainty           -0.098    41.400    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.659    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 2.353ns (33.175%)  route 4.740ns (66.825%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557     1.557    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           0.816     2.891    VIDEO/G3/ROM1_i_4[0]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.015 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.015    VIDEO/G2/ROM1_i_7[0]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.565 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.565    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.616     4.403    VIDEO/G2/pointEighty0[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     5.342 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          3.308     8.650    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.098    41.398    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.650    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.650    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 32.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.812%)  route 0.505ns (78.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G2/hpos_reg[3]/Q
                         net (fo=27, routed)          0.505     1.201    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.866     0.866    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.044    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.617%)  route 0.306ns (59.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X38Y36         FDRE                                         r  VIDEO/G3/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  VIDEO/G3/RGB_reg[9]/Q
                         net (fo=2, routed)           0.306     1.028    VIDEO/G3/rgb[9]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.073 r  VIDEO/G3/red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.073    VIDEO/G4/red_reg[1]_0
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.092     0.915    VIDEO/G4/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.402%)  route 0.339ns (64.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X39Y36         FDRE                                         r  VIDEO/G3/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G3/RGB_reg[6]/Q
                         net (fo=2, routed)           0.339     1.039    VIDEO/G4/red_reg[0]_0[2]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  VIDEO/G4/green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.084    VIDEO/G4/green[2]_i_1_n_0
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/green_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.092     0.915    VIDEO/G4/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.352%)  route 0.322ns (60.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X38Y36         FDSE                                         r  VIDEO/G3/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDSE (Prop_fdse_C_Q)         0.164     0.723 r  VIDEO/G3/RGB_reg[5]/Q
                         net (fo=2, routed)           0.322     1.045    VIDEO/G4/red_reg[0]_0[1]
    SLICE_X29Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.090 r  VIDEO/G4/green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.090    VIDEO/G4/green[1]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  VIDEO/G4/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X29Y36         FDRE                                         r  VIDEO/G4/green_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.091     0.914    VIDEO/G4/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.296%)  route 0.351ns (62.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G3/clk_25
    SLICE_X38Y38         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDSE (Prop_fdse_C_Q)         0.164     0.725 r  VIDEO/G3/RGB_reg[0]/Q
                         net (fo=2, routed)           0.351     1.076    VIDEO/G3/rgb[0]
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.121 r  VIDEO/G3/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.121    VIDEO/G4/blue_reg[0]_0
    SLICE_X30Y36         FDRE                                         r  VIDEO/G4/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G4/clk_25
    SLICE_X30Y36         FDRE                                         r  VIDEO/G4/blue_reg[0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.942    VIDEO/G4/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.514%)  route 0.546ns (79.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G2/hpos_reg[3]/Q
                         net (fo=27, routed)          0.546     1.242    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.871     0.871    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.866    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.049    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.206ns (36.490%)  route 0.359ns (63.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X38Y36         FDRE                                         r  VIDEO/G3/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  VIDEO/G3/RGB_reg[11]/Q
                         net (fo=2, routed)           0.359     1.081    VIDEO/G3/rgb[11]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.042     1.123 r  VIDEO/G3/red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.123    VIDEO/G4/red_reg[3]_0
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.107     0.930    VIDEO/G4/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VIDEO/G2/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/selectRGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G2/clk_25
    SLICE_X30Y35         FDRE                                         r  VIDEO/G2/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  VIDEO/G2/active_reg/Q
                         net (fo=5, routed)           0.105     0.828    VIDEO/G3/active
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.873 r  VIDEO/G3/selectRGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.873    VIDEO/G3/selectRGB[1]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G3/clk_25
    SLICE_X31Y35         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.091     0.663    VIDEO/G3/selectRGB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcountsquare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.470%)  route 0.132ns (41.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G4/clk_25
    SLICE_X28Y37         FDRE                                         r  VIDEO/G4/vcountsquare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VIDEO/G4/vcountsquare_reg/Q
                         net (fo=4, routed)           0.132     0.833    VIDEO/G4/vcountsquare_reg_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.878 r  VIDEO/G4/red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.878    VIDEO/G4/red[0]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  VIDEO/G4/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X29Y36         FDRE                                         r  VIDEO/G4/red_reg[0]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.092     0.666    VIDEO/G4/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.014%)  route 0.124ns (39.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X13Y33         FDRE                                         r  VIDEO/G4/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vcount_reg[7]/Q
                         net (fo=22, routed)          0.124     0.826    VIDEO/G4/vcount_reg[7]
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  VIDEO/G4/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.871    VIDEO/G4/plusOp__0[8]
    SLICE_X13Y33         FDRE                                         r  VIDEO/G4/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.829     0.829    VIDEO/G4/clk_25
    SLICE_X13Y33         FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.092     0.653    VIDEO/G4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y35     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y35     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y36     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y36     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y35     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y35     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y36     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y36     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6190 Endpoints
Min Delay          6190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.496ns  (logic 44.809ns (43.718%)  route 57.687ns (56.282%))
  Logic Levels:           189  (CARRY4=157 FDRE=1 LUT1=5 LUT2=10 LUT3=1 LUT4=14 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[0]/C
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[0]/Q
                         net (fo=11, routed)          0.664     1.120    UART/USOUND/PLAYHZ/counter_reg[0]
    SLICE_X45Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.700 r  UART/USOUND/PLAYHZ/i___1260_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.700    UART/USOUND/PLAYHZ/i___1260_i_2_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.814 r  UART/USOUND/PLAYHZ/i___1275_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.814    UART/USOUND/PLAYHZ/i___1275_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.928 r  UART/USOUND/PLAYHZ/i___1314_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.928    UART/USOUND/PLAYHZ/i___1314_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.042 r  UART/USOUND/PLAYHZ/i___1345_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.051    UART/USOUND/PLAYHZ/i___1345_i_2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.165 r  UART/USOUND/PLAYHZ/i___1371_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.165    UART/USOUND/PLAYHZ/i___1371_i_2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.279 r  UART/USOUND/PLAYHZ/i___1398_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.279    UART/USOUND/PLAYHZ/i___1398_i_2_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.393 r  UART/USOUND/PLAYHZ/i___1413_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.393    UART/USOUND/PLAYHZ/i___1413_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.632 r  UART/USOUND/PLAYHZ/i__i_2/O[2]
                         net (fo=366, routed)         6.711     9.343    UART/USOUND/PLAYHZ/i__i_2_n_5
    SLICE_X35Y106        LUT3 (Prop_lut3_I1_O)        0.302     9.645 r  UART/USOUND/PLAYHZ/i___173_i_20/O
                         net (fo=1, routed)           0.000     9.645    UART/USOUND/PLAYHZ/i___173_i_20_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 f  UART/USOUND/PLAYHZ/i___173_i_19/CO[3]
                         net (fo=3, routed)           1.202    11.245    UART/USOUND/PLAYHZ/i___173_i_19_n_0
    SLICE_X34Y106        LUT1 (Prop_lut1_I0_O)        0.124    11.369 r  UART/USOUND/PLAYHZ/i___175_i_14/O
                         net (fo=1, routed)           0.000    11.369    UART/USOUND/PLAYHZ/i___175_i_14_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.745 r  UART/USOUND/PLAYHZ/i___175_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.745    UART/USOUND/PLAYHZ/i___175_i_12_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.068 f  UART/USOUND/PLAYHZ/i___173_i_16/O[1]
                         net (fo=1, routed)           0.843    12.911    UART/USOUND/PLAYHZ/i___173_i_16_n_6
    SLICE_X36Y110        LUT1 (Prop_lut1_I0_O)        0.306    13.217 r  UART/USOUND/PLAYHZ/i___173_i_17/O
                         net (fo=1, routed)           0.000    13.217    UART/USOUND/PLAYHZ/i___173_i_17_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.615 r  UART/USOUND/PLAYHZ/i___173_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.615    UART/USOUND/PLAYHZ/i___173_i_15_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 f  UART/USOUND/PLAYHZ/i___173_i_10/CO[0]
                         net (fo=6, routed)           1.467    15.352    UART/USOUND/PLAYHZ/i___173_i_10_n_3
    SLICE_X40Y107        LUT1 (Prop_lut1_I0_O)        0.373    15.725 r  UART/USOUND/PLAYHZ/i___173_i_12/O
                         net (fo=1, routed)           0.000    15.725    UART/USOUND/PLAYHZ/i___173_i_12_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.126 r  UART/USOUND/PLAYHZ/i___173_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.126    UART/USOUND/PLAYHZ/i___173_i_8_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.348 f  UART/USOUND/PLAYHZ/i___173_i_5/O[0]
                         net (fo=1, routed)           0.821    17.170    UART/USOUND/PLAYHZ/i___173_i_5_n_7
    SLICE_X39Y108        LUT1 (Prop_lut1_I0_O)        0.299    17.469 r  UART/USOUND/PLAYHZ/i___173_i_7/O
                         net (fo=1, routed)           0.000    17.469    UART/USOUND/PLAYHZ/i___173_i_7_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.109 f  UART/USOUND/PLAYHZ/i___173_i_4/O[3]
                         net (fo=1, routed)           0.656    18.765    UART/USOUND/PLAYHZ/i___173_i_4_n_4
    SLICE_X38Y108        LUT1 (Prop_lut1_I0_O)        0.306    19.071 r  UART/USOUND/PLAYHZ/i___173_i_3/O
                         net (fo=1, routed)           0.000    19.071    UART/USOUND/PLAYHZ/i___173_i_3_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  UART/USOUND/PLAYHZ/i___173_i_1/CO[3]
                         net (fo=34, routed)          2.289    21.893    UART/USOUND/PLAYHZ/i___173_i_1_n_0
    SLICE_X37Y102        LUT4 (Prop_lut4_I0_O)        0.124    22.017 r  UART/USOUND/PLAYHZ/i___1433/O
                         net (fo=1, routed)           0.000    22.017    UART/USOUND/PLAYHZ/i___1433_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.567 r  UART/USOUND/PLAYHZ/i___183_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.567    UART/USOUND/PLAYHZ/i___183_i_1_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.681 r  UART/USOUND/PLAYHZ/i___181_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.681    UART/USOUND/PLAYHZ/i___181_i_1_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.795 r  UART/USOUND/PLAYHZ/i___180_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.795    UART/USOUND/PLAYHZ/i___180_i_2_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.909 r  UART/USOUND/PLAYHZ/i___180_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.909    UART/USOUND/PLAYHZ/i___180_i_1_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.023 r  UART/USOUND/PLAYHZ/i___179_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.023    UART/USOUND/PLAYHZ/i___179_i_2_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.294 r  UART/USOUND/PLAYHZ/i___179_i_1/CO[0]
                         net (fo=34, routed)          1.868    25.162    UART/USOUND/PLAYHZ/i___179_i_1_n_3
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.373    25.535 r  UART/USOUND/PLAYHZ/i___1430/O
                         net (fo=1, routed)           0.000    25.535    UART/USOUND/PLAYHZ/i___1430_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.068 r  UART/USOUND/PLAYHZ/i___150_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.068    UART/USOUND/PLAYHZ/i___150_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  UART/USOUND/PLAYHZ/i___151_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.186    UART/USOUND/PLAYHZ/i___151_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.303 r  UART/USOUND/PLAYHZ/i___149_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.303    UART/USOUND/PLAYHZ/i___149_i_4_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.420 r  UART/USOUND/PLAYHZ/i___149_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.420    UART/USOUND/PLAYHZ/i___149_i_2_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.537 r  UART/USOUND/PLAYHZ/i___154_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.537    UART/USOUND/PLAYHZ/i___154_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.791 r  UART/USOUND/PLAYHZ/i___149_i_1/CO[0]
                         net (fo=34, routed)          1.322    28.113    UART/USOUND/PLAYHZ/i___149_i_1_n_3
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    28.936 r  UART/USOUND/PLAYHZ/i___185_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.937    UART/USOUND/PLAYHZ/i___185_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.051 r  UART/USOUND/PLAYHZ/i___188_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.051    UART/USOUND/PLAYHZ/i___188_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.165 r  UART/USOUND/PLAYHZ/i___187_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.165    UART/USOUND/PLAYHZ/i___187_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  UART/USOUND/PLAYHZ/i___187_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.279    UART/USOUND/PLAYHZ/i___187_i_1_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  UART/USOUND/PLAYHZ/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.393    UART/USOUND/PLAYHZ/i___186_i_1_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.664 r  UART/USOUND/PLAYHZ/i___185_i_1/CO[0]
                         net (fo=34, routed)          1.592    31.256    UART/USOUND/PLAYHZ/i___185_i_1_n_3
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.373    31.629 r  UART/USOUND/PLAYHZ/i___1418/O
                         net (fo=1, routed)           0.000    31.629    UART/USOUND/PLAYHZ/i___1418_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.179 r  UART/USOUND/PLAYHZ/i___191_i_2/CO[3]
                         net (fo=1, routed)           0.001    32.179    UART/USOUND/PLAYHZ/i___191_i_2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  UART/USOUND/PLAYHZ/i___194_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.293    UART/USOUND/PLAYHZ/i___194_i_1_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.407 r  UART/USOUND/PLAYHZ/i___193_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.407    UART/USOUND/PLAYHZ/i___193_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.521 r  UART/USOUND/PLAYHZ/i___193_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.521    UART/USOUND/PLAYHZ/i___193_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.635 r  UART/USOUND/PLAYHZ/i___192_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.635    UART/USOUND/PLAYHZ/i___192_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.906 r  UART/USOUND/PLAYHZ/i___191_i_1/CO[0]
                         net (fo=34, routed)          2.209    35.115    UART/USOUND/PLAYHZ/i___191_i_1_n_3
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.373    35.488 r  UART/USOUND/PLAYHZ/i___197_i_5/O
                         net (fo=1, routed)           0.000    35.488    UART/USOUND/PLAYHZ/i___197_i_5_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.038 r  UART/USOUND/PLAYHZ/i___197_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.038    UART/USOUND/PLAYHZ/i___197_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  UART/USOUND/PLAYHZ/i___199_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.152    UART/USOUND/PLAYHZ/i___199_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  UART/USOUND/PLAYHZ/i___199_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.266    UART/USOUND/PLAYHZ/i___199_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  UART/USOUND/PLAYHZ/i___198_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.380    UART/USOUND/PLAYHZ/i___198_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.651 r  UART/USOUND/PLAYHZ/i___197_i_1/CO[0]
                         net (fo=34, routed)          1.901    38.552    UART/USOUND/PLAYHZ/i___197_i_1_n_3
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.373    38.925 r  UART/USOUND/PLAYHZ/i___1403/O
                         net (fo=1, routed)           0.000    38.925    UART/USOUND/PLAYHZ/i___1403_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.475 r  UART/USOUND/PLAYHZ/i___207_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.475    UART/USOUND/PLAYHZ/i___207_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  UART/USOUND/PLAYHZ/i___203_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.589    UART/USOUND/PLAYHZ/i___203_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  UART/USOUND/PLAYHZ/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.703    UART/USOUND/PLAYHZ/i___205_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  UART/USOUND/PLAYHZ/i___205_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.817    UART/USOUND/PLAYHZ/i___205_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  UART/USOUND/PLAYHZ/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.001    39.931    UART/USOUND/PLAYHZ/i___204_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.202 r  UART/USOUND/PLAYHZ/i___203_i_1/CO[0]
                         net (fo=34, routed)          1.846    42.049    UART/USOUND/PLAYHZ/i___203_i_1_n_3
    SLICE_X53Y89         LUT4 (Prop_lut4_I0_O)        0.373    42.422 r  UART/USOUND/PLAYHZ/i___1396/O
                         net (fo=1, routed)           0.000    42.422    UART/USOUND/PLAYHZ/i___1396_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.972 r  UART/USOUND/PLAYHZ/i___213_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.972    UART/USOUND/PLAYHZ/i___213_i_1_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.086 r  UART/USOUND/PLAYHZ/i___209_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.086    UART/USOUND/PLAYHZ/i___209_i_2_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  UART/USOUND/PLAYHZ/i___211_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.200    UART/USOUND/PLAYHZ/i___211_i_2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.314 r  UART/USOUND/PLAYHZ/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.314    UART/USOUND/PLAYHZ/i___211_i_1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.428 r  UART/USOUND/PLAYHZ/i___210_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.428    UART/USOUND/PLAYHZ/i___210_i_1_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.699 r  UART/USOUND/PLAYHZ/i___209_i_1/CO[0]
                         net (fo=34, routed)          1.698    45.396    UART/USOUND/PLAYHZ/i___209_i_1_n_3
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.373    45.769 r  UART/USOUND/PLAYHZ/i___1388/O
                         net (fo=1, routed)           0.000    45.769    UART/USOUND/PLAYHZ/i___1388_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.319 r  UART/USOUND/PLAYHZ/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.319    UART/USOUND/PLAYHZ/i___219_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.433 r  UART/USOUND/PLAYHZ/i___215_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.433    UART/USOUND/PLAYHZ/i___215_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.547 r  UART/USOUND/PLAYHZ/i___217_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.547    UART/USOUND/PLAYHZ/i___217_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.661 r  UART/USOUND/PLAYHZ/i___217_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.661    UART/USOUND/PLAYHZ/i___217_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.775 r  UART/USOUND/PLAYHZ/i___216_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.775    UART/USOUND/PLAYHZ/i___216_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.046 r  UART/USOUND/PLAYHZ/i___215_i_1/CO[0]
                         net (fo=34, routed)          1.877    48.924    UART/USOUND/PLAYHZ/i___215_i_1_n_3
    SLICE_X50Y90         LUT2 (Prop_lut2_I0_O)        0.373    49.297 r  UART/USOUND/PLAYHZ/i___223_i_8/O
                         net (fo=1, routed)           0.000    49.297    UART/USOUND/PLAYHZ/i___223_i_8_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.830 r  UART/USOUND/PLAYHZ/i___223_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.830    UART/USOUND/PLAYHZ/i___223_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.947 r  UART/USOUND/PLAYHZ/i___223_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.947    UART/USOUND/PLAYHZ/i___223_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.064 r  UART/USOUND/PLAYHZ/i___222_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.064    UART/USOUND/PLAYHZ/i___222_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.318 r  UART/USOUND/PLAYHZ/i___221_i_1/CO[0]
                         net (fo=34, routed)          1.799    52.117    UART/USOUND/PLAYHZ/i___221_i_1_n_3
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.367    52.484 r  UART/USOUND/PLAYHZ/i___1369/O
                         net (fo=1, routed)           0.000    52.484    UART/USOUND/PLAYHZ/i___1369_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.034 r  UART/USOUND/PLAYHZ/i___156_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.034    UART/USOUND/PLAYHZ/i___156_i_1_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.148 r  UART/USOUND/PLAYHZ/i___157_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.148    UART/USOUND/PLAYHZ/i___157_i_1_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  UART/USOUND/PLAYHZ/i___155_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.262    UART/USOUND/PLAYHZ/i___155_i_4_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  UART/USOUND/PLAYHZ/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.376    UART/USOUND/PLAYHZ/i___155_i_2_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.490 r  UART/USOUND/PLAYHZ/i___159_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.490    UART/USOUND/PLAYHZ/i___159_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.761 r  UART/USOUND/PLAYHZ/i___155_i_1/CO[0]
                         net (fo=34, routed)          1.934    55.696    UART/USOUND/PLAYHZ/i___155_i_1_n_3
    SLICE_X54Y85         LUT4 (Prop_lut4_I0_O)        0.373    56.069 r  UART/USOUND/PLAYHZ/i___1362/O
                         net (fo=1, routed)           0.000    56.069    UART/USOUND/PLAYHZ/i___1362_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.602 r  UART/USOUND/PLAYHZ/i___231_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.602    UART/USOUND/PLAYHZ/i___231_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.719 r  UART/USOUND/PLAYHZ/i___229_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.719    UART/USOUND/PLAYHZ/i___229_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.836 r  UART/USOUND/PLAYHZ/i___228_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.836    UART/USOUND/PLAYHZ/i___228_i_2_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.953 r  UART/USOUND/PLAYHZ/i___228_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.953    UART/USOUND/PLAYHZ/i___228_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.070 r  UART/USOUND/PLAYHZ/i___227_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.070    UART/USOUND/PLAYHZ/i___227_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.324 r  UART/USOUND/PLAYHZ/i___227_i_1/CO[0]
                         net (fo=34, routed)          2.050    59.373    UART/USOUND/PLAYHZ/i___227_i_1_n_3
    SLICE_X53Y83         LUT2 (Prop_lut2_I0_O)        0.367    59.740 r  UART/USOUND/PLAYHZ/i___237_i_3/O
                         net (fo=1, routed)           0.000    59.740    UART/USOUND/PLAYHZ/i___237_i_3_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.141 r  UART/USOUND/PLAYHZ/i___237_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.141    UART/USOUND/PLAYHZ/i___237_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  UART/USOUND/PLAYHZ/i___235_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.255    UART/USOUND/PLAYHZ/i___235_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  UART/USOUND/PLAYHZ/i___234_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.369    UART/USOUND/PLAYHZ/i___234_i_2_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.483 r  UART/USOUND/PLAYHZ/i___234_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.483    UART/USOUND/PLAYHZ/i___234_i_1_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.597 r  UART/USOUND/PLAYHZ/i___233_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.597    UART/USOUND/PLAYHZ/i___233_i_2_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.868 r  UART/USOUND/PLAYHZ/i___233_i_1/CO[0]
                         net (fo=34, routed)          1.989    62.858    UART/USOUND/PLAYHZ/i___233_i_1_n_3
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.373    63.231 r  UART/USOUND/PLAYHZ/i___1344/O
                         net (fo=1, routed)           0.000    63.231    UART/USOUND/PLAYHZ/i___1344_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.781 r  UART/USOUND/PLAYHZ/i___162_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.781    UART/USOUND/PLAYHZ/i___162_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.895 r  UART/USOUND/PLAYHZ/i___163_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.895    UART/USOUND/PLAYHZ/i___163_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.009 r  UART/USOUND/PLAYHZ/i___161_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.009    UART/USOUND/PLAYHZ/i___161_i_4_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.123 r  UART/USOUND/PLAYHZ/i___161_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.123    UART/USOUND/PLAYHZ/i___161_i_2_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.237 r  UART/USOUND/PLAYHZ/i___166_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.237    UART/USOUND/PLAYHZ/i___166_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.508 r  UART/USOUND/PLAYHZ/i___161_i_1/CO[0]
                         net (fo=34, routed)          2.044    66.552    UART/USOUND/PLAYHZ/i___161_i_1_n_3
    SLICE_X56Y78         LUT4 (Prop_lut4_I0_O)        0.373    66.925 r  UART/USOUND/PLAYHZ/i___1337/O
                         net (fo=1, routed)           0.000    66.925    UART/USOUND/PLAYHZ/i___1337_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.458 r  UART/USOUND/PLAYHZ/i___239_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.458    UART/USOUND/PLAYHZ/i___239_i_2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  UART/USOUND/PLAYHZ/i___242_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.575    UART/USOUND/PLAYHZ/i___242_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  UART/USOUND/PLAYHZ/i___241_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.692    UART/USOUND/PLAYHZ/i___241_i_2_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  UART/USOUND/PLAYHZ/i___241_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.809    UART/USOUND/PLAYHZ/i___241_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  UART/USOUND/PLAYHZ/i___240_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.926    UART/USOUND/PLAYHZ/i___240_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.180 r  UART/USOUND/PLAYHZ/i___239_i_1/CO[0]
                         net (fo=34, routed)          1.881    70.060    UART/USOUND/PLAYHZ/i___239_i_1_n_3
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.367    70.427 r  UART/USOUND/PLAYHZ/i___245_i_5/O
                         net (fo=1, routed)           0.000    70.427    UART/USOUND/PLAYHZ/i___245_i_5_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.803 r  UART/USOUND/PLAYHZ/i___245_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.803    UART/USOUND/PLAYHZ/i___245_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.920 r  UART/USOUND/PLAYHZ/i___248_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.920    UART/USOUND/PLAYHZ/i___248_i_1_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  UART/USOUND/PLAYHZ/i___247_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.037    UART/USOUND/PLAYHZ/i___247_i_2_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  UART/USOUND/PLAYHZ/i___247_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.154    UART/USOUND/PLAYHZ/i___247_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  UART/USOUND/PLAYHZ/i___246_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.271    UART/USOUND/PLAYHZ/i___246_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.525 r  UART/USOUND/PLAYHZ/i___245_i_1/CO[0]
                         net (fo=34, routed)          2.132    73.657    UART/USOUND/PLAYHZ/i___245_i_1_n_3
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.367    74.024 r  UART/USOUND/PLAYHZ/i___255_i_3/O
                         net (fo=1, routed)           0.000    74.024    UART/USOUND/PLAYHZ/i___255_i_3_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    74.400 r  UART/USOUND/PLAYHZ/i___255_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.400    UART/USOUND/PLAYHZ/i___255_i_1_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.517 r  UART/USOUND/PLAYHZ/i___251_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.517    UART/USOUND/PLAYHZ/i___251_i_2_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.634 r  UART/USOUND/PLAYHZ/i___253_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.634    UART/USOUND/PLAYHZ/i___253_i_2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.751 r  UART/USOUND/PLAYHZ/i___253_i_1/CO[3]
                         net (fo=1, routed)           0.009    74.760    UART/USOUND/PLAYHZ/i___253_i_1_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.877 r  UART/USOUND/PLAYHZ/i___252_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.877    UART/USOUND/PLAYHZ/i___252_i_1_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    75.131 r  UART/USOUND/PLAYHZ/i___251_i_1/CO[0]
                         net (fo=34, routed)          1.507    76.638    UART/USOUND/PLAYHZ/i___251_i_1_n_3
    SLICE_X57Y70         LUT4 (Prop_lut4_I0_O)        0.367    77.005 r  UART/USOUND/PLAYHZ/i___1311/O
                         net (fo=1, routed)           0.000    77.005    UART/USOUND/PLAYHZ/i___1311_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.555 r  UART/USOUND/PLAYHZ/i___261_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.555    UART/USOUND/PLAYHZ/i___261_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.669 r  UART/USOUND/PLAYHZ/i___257_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.669    UART/USOUND/PLAYHZ/i___257_i_2_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.783 r  UART/USOUND/PLAYHZ/i___259_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.783    UART/USOUND/PLAYHZ/i___259_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.897 r  UART/USOUND/PLAYHZ/i___259_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.897    UART/USOUND/PLAYHZ/i___259_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.011 r  UART/USOUND/PLAYHZ/i___258_i_1/CO[3]
                         net (fo=1, routed)           0.009    78.020    UART/USOUND/PLAYHZ/i___258_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.291 r  UART/USOUND/PLAYHZ/i___257_i_1/CO[0]
                         net (fo=34, routed)          1.929    80.220    UART/USOUND/PLAYHZ/i___257_i_1_n_3
    SLICE_X56Y69         LUT4 (Prop_lut4_I0_O)        0.373    80.593 r  UART/USOUND/PLAYHZ/i___1304/O
                         net (fo=1, routed)           0.000    80.593    UART/USOUND/PLAYHZ/i___1304_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.126 r  UART/USOUND/PLAYHZ/i___267_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.126    UART/USOUND/PLAYHZ/i___267_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  UART/USOUND/PLAYHZ/i___263_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.243    UART/USOUND/PLAYHZ/i___263_i_2_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  UART/USOUND/PLAYHZ/i___265_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.360    UART/USOUND/PLAYHZ/i___265_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  UART/USOUND/PLAYHZ/i___265_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.477    UART/USOUND/PLAYHZ/i___265_i_1_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  UART/USOUND/PLAYHZ/i___264_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.594    UART/USOUND/PLAYHZ/i___264_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.848 r  UART/USOUND/PLAYHZ/i___263_i_1/CO[0]
                         net (fo=34, routed)          1.583    83.432    UART/USOUND/PLAYHZ/i___263_i_1_n_3
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.367    83.799 r  UART/USOUND/PLAYHZ/i___273_i_3/O
                         net (fo=1, routed)           0.000    83.799    UART/USOUND/PLAYHZ/i___273_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.200 r  UART/USOUND/PLAYHZ/i___273_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.200    UART/USOUND/PLAYHZ/i___273_i_1_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  UART/USOUND/PLAYHZ/i___269_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.314    UART/USOUND/PLAYHZ/i___269_i_2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  UART/USOUND/PLAYHZ/i___271_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.428    UART/USOUND/PLAYHZ/i___271_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  UART/USOUND/PLAYHZ/i___271_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.542    UART/USOUND/PLAYHZ/i___271_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.656 r  UART/USOUND/PLAYHZ/i___270_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.656    UART/USOUND/PLAYHZ/i___270_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.927 r  UART/USOUND/PLAYHZ/i___269_i_1/CO[0]
                         net (fo=34, routed)          1.927    86.854    UART/USOUND/PLAYHZ/i___269_i_1_n_3
    SLICE_X53Y69         LUT2 (Prop_lut2_I0_O)        0.373    87.227 r  UART/USOUND/PLAYHZ/i___279_i_3/O
                         net (fo=1, routed)           0.000    87.227    UART/USOUND/PLAYHZ/i___279_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.628 r  UART/USOUND/PLAYHZ/i___279_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.628    UART/USOUND/PLAYHZ/i___279_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.742 r  UART/USOUND/PLAYHZ/i___275_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.742    UART/USOUND/PLAYHZ/i___275_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.856 r  UART/USOUND/PLAYHZ/i___277_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.856    UART/USOUND/PLAYHZ/i___277_i_2_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.970 r  UART/USOUND/PLAYHZ/i___277_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.970    UART/USOUND/PLAYHZ/i___277_i_1_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.084 r  UART/USOUND/PLAYHZ/i___276_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.084    UART/USOUND/PLAYHZ/i___276_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    88.355 r  UART/USOUND/PLAYHZ/i___275_i_1/CO[0]
                         net (fo=34, routed)          1.671    90.026    UART/USOUND/PLAYHZ/i___275_i_1_n_3
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.373    90.399 r  UART/USOUND/PLAYHZ/i___1291/O
                         net (fo=1, routed)           0.000    90.399    UART/USOUND/PLAYHZ/i___1291_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.932 r  UART/USOUND/PLAYHZ/i___168_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.932    UART/USOUND/PLAYHZ/i___168_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.049 r  UART/USOUND/PLAYHZ/i___169_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.049    UART/USOUND/PLAYHZ/i___169_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.166 r  UART/USOUND/PLAYHZ/i___167_i_4/CO[3]
                         net (fo=1, routed)           0.000    91.166    UART/USOUND/PLAYHZ/i___167_i_4_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.283 r  UART/USOUND/PLAYHZ/i___167_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.283    UART/USOUND/PLAYHZ/i___167_i_2_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.400 r  UART/USOUND/PLAYHZ/i___171_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.400    UART/USOUND/PLAYHZ/i___171_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    91.654 r  UART/USOUND/PLAYHZ/i___167_i_1/CO[0]
                         net (fo=34, routed)          1.523    93.177    UART/USOUND/PLAYHZ/i___167_i_1_n_3
    SLICE_X51Y69         LUT2 (Prop_lut2_I0_O)        0.367    93.544 r  UART/USOUND/PLAYHZ/i___285_i_3/O
                         net (fo=1, routed)           0.000    93.544    UART/USOUND/PLAYHZ/i___285_i_3_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.945 r  UART/USOUND/PLAYHZ/i___285_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.945    UART/USOUND/PLAYHZ/i___285_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.059 r  UART/USOUND/PLAYHZ/i___283_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.059    UART/USOUND/PLAYHZ/i___283_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.173 r  UART/USOUND/PLAYHZ/i___282_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.173    UART/USOUND/PLAYHZ/i___282_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.287 r  UART/USOUND/PLAYHZ/i___282_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.287    UART/USOUND/PLAYHZ/i___282_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.401 r  UART/USOUND/PLAYHZ/i___281_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.401    UART/USOUND/PLAYHZ/i___281_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.672 r  UART/USOUND/PLAYHZ/i___281_i_1/CO[0]
                         net (fo=34, routed)          1.772    96.444    UART/USOUND/PLAYHZ/i___281_i_1_n_3
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.373    96.817 r  UART/USOUND/PLAYHZ/i___291_i_3/O
                         net (fo=1, routed)           0.000    96.817    UART/USOUND/PLAYHZ/i___291_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.218 r  UART/USOUND/PLAYHZ/i___291_i_1/CO[3]
                         net (fo=1, routed)           0.000    97.218    UART/USOUND/PLAYHZ/i___291_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.332 r  UART/USOUND/PLAYHZ/i___289_i_1/CO[3]
                         net (fo=1, routed)           0.000    97.332    UART/USOUND/PLAYHZ/i___289_i_1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.446 r  UART/USOUND/PLAYHZ/i___288_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.446    UART/USOUND/PLAYHZ/i___288_i_2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.560 r  UART/USOUND/PLAYHZ/i___288_i_1/CO[3]
                         net (fo=1, routed)           0.000    97.560    UART/USOUND/PLAYHZ/i___288_i_1_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.674 r  UART/USOUND/PLAYHZ/i___287_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.674    UART/USOUND/PLAYHZ/i___287_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.945 r  UART/USOUND/PLAYHZ/i___287_i_1/CO[0]
                         net (fo=34, routed)          1.435    99.379    UART/USOUND/PLAYHZ/i___287_i_1_n_3
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.373    99.752 r  UART/USOUND/PLAYHZ/i___1270/O
                         net (fo=1, routed)           0.000    99.752    UART/USOUND/PLAYHZ/i___1270_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.265 r  UART/USOUND/PLAYHZ/i___0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.265    UART/USOUND/PLAYHZ/i___0_i_87_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.382 r  UART/USOUND/PLAYHZ/i___0_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.382    UART/USOUND/PLAYHZ/i___0_i_60_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.499 r  UART/USOUND/PLAYHZ/i___0_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.499    UART/USOUND/PLAYHZ/i___0_i_40_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.616 r  UART/USOUND/PLAYHZ/i___0_i_16/CO[3]
                         net (fo=1, routed)           0.000   100.616    UART/USOUND/PLAYHZ/i___0_i_16_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.733 f  UART/USOUND/PLAYHZ/i___0_i_5/CO[3]
                         net (fo=1, routed)           0.969   101.703    UART/USOUND/PLAYHZ/i___0_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I3_O)        0.124   101.827 r  UART/USOUND/PLAYHZ/i___0_i_1/O
                         net (fo=1, routed)           0.545   102.372    UART/USOUND/PLAYHZ/i___0_i_1_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   102.496 r  UART/USOUND/PLAYHZ/i___0/O
                         net (fo=1, routed)           0.000   102.496    UART/USOUND/PLAYHZ/i___0_n_0
    SLICE_X45Y67         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.392ns  (logic 12.173ns (29.409%)  route 29.219ns (70.591%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[6]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[6]/Q
                         net (fo=27, routed)          4.345     4.801    UART/UHANDLE/tussenwaarde_reg_n_0_[6]
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.925 r  UART/UHANDLE/BCD[3]_i_163/O
                         net (fo=1, routed)           0.000     4.925    UART/UHANDLE/BCD[3]_i_163_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.475 r  UART/UHANDLE/BCD_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.475    UART/UHANDLE/BCD_reg[3]_i_99_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     5.589    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  UART/UHANDLE/BCD_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.703    UART/UHANDLE/BCD_reg[3]_i_108_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.942 r  UART/UHANDLE/BCD_reg[3]_i_582/O[2]
                         net (fo=12, routed)          3.150     9.092    UART/UHANDLE/o_BCD_bus6[19]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.302     9.394 r  UART/UHANDLE/BCD[3]_i_581/O
                         net (fo=59, routed)          2.457    11.852    UART/UHANDLE/o_BCD_bus5[19]
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.976 r  UART/UHANDLE/BCD[3]_i_448/O
                         net (fo=3, routed)           1.550    13.526    UART/UHANDLE/BCD[3]_i_448_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.052 r  UART/UHANDLE/BCD_reg[3]_i_475/CO[3]
                         net (fo=1, routed)           0.000    14.052    UART/UHANDLE/BCD_reg[3]_i_475_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.386 r  UART/UHANDLE/BCD_reg[3]_i_714/O[1]
                         net (fo=3, routed)           1.177    15.562    UART/UHANDLE/BCD_reg[3]_i_714_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.303    15.865 r  UART/UHANDLE/BCD[3]_i_719/O
                         net (fo=2, routed)           1.643    17.508    UART/UHANDLE/BCD[3]_i_719_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.149    17.657 r  UART/UHANDLE/BCD[3]_i_494/O
                         net (fo=2, routed)           0.588    18.245    UART/UHANDLE/BCD[3]_i_494_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.332    18.577 r  UART/UHANDLE/BCD[3]_i_498/O
                         net (fo=1, routed)           0.000    18.577    UART/UHANDLE/BCD[3]_i_498_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.157 r  UART/UHANDLE/BCD_reg[3]_i_264/O[2]
                         net (fo=4, routed)           0.938    20.095    UART/UHANDLE/BCD_reg[3]_i_264_n_5
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.331    20.426 r  UART/UHANDLE/BCD[2]_i_145/O
                         net (fo=2, routed)           0.841    21.267    UART/UHANDLE/BCD[2]_i_145_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.327    21.594 r  UART/UHANDLE/BCD[2]_i_148/O
                         net (fo=1, routed)           0.000    21.594    UART/UHANDLE/BCD[2]_i_148_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.995 r  UART/UHANDLE/BCD_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.995    UART/UHANDLE/BCD_reg[2]_i_115_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.329 r  UART/UHANDLE/BCD_reg[3]_i_263/O[1]
                         net (fo=2, routed)           0.816    23.145    UART/UHANDLE/BCD_reg[3]_i_263_n_6
    SLICE_X44Y39         LUT3 (Prop_lut3_I0_O)        0.303    23.448 r  UART/UHANDLE/BCD[3]_i_191/O
                         net (fo=1, routed)           0.000    23.448    UART/UHANDLE/BCD[3]_i_191_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.695 r  UART/UHANDLE/BCD_reg[3]_i_110/O[0]
                         net (fo=1, routed)           1.409    25.105    UART/UHANDLE/BCD_reg[3]_i_110_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.299    25.404 r  UART/UHANDLE/BCD[3]_i_76/O
                         net (fo=1, routed)           0.000    25.404    UART/UHANDLE/BCD[3]_i_76_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.984 f  UART/UHANDLE/BCD_reg[3]_i_26/O[2]
                         net (fo=1, routed)           0.743    26.727    UART/UHANDLE/BCD_reg[3]_i_26_n_5
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.302    27.029 r  UART/UHANDLE/BCD[3]_i_71/O
                         net (fo=1, routed)           0.000    27.029    UART/UHANDLE/BCD[3]_i_71_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    27.343 r  UART/UHANDLE/BCD_reg[3]_i_25/CO[2]
                         net (fo=30, routed)          1.617    28.959    UART/UHANDLE/BCD_reg[3]_i_25_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.313    29.272 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.815    30.088    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.212 f  UART/UHANDLE/BCD[3]_i_24/O
                         net (fo=13, routed)          1.507    31.719    UART/UHANDLE/BCD[3]_i_24_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    31.843 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=15, routed)          1.617    33.460    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X61Y41         LUT4 (Prop_lut4_I3_O)        0.124    33.584 r  UART/UHANDLE/BCD[2]_i_157/O
                         net (fo=1, routed)           0.000    33.584    UART/UHANDLE/BCD[2]_i_157_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.134 r  UART/UHANDLE/BCD_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    34.134    UART/UHANDLE/BCD_reg[2]_i_116_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.356 r  UART/UHANDLE/BCD_reg[2]_i_71/O[0]
                         net (fo=2, routed)           0.658    35.014    UART/UHANDLE/BCD_reg[2]_i_71_n_7
    SLICE_X60Y42         LUT2 (Prop_lut2_I0_O)        0.328    35.342 r  UART/UHANDLE/BCD[2]_i_64/O
                         net (fo=2, routed)           0.708    36.050    UART/UHANDLE/BCD[2]_i_64_n_0
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.331    36.381 r  UART/UHANDLE/BCD[2]_i_67/O
                         net (fo=1, routed)           0.000    36.381    UART/UHANDLE/BCD[2]_i_67_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.757 r  UART/UHANDLE/BCD_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.757    UART/UHANDLE/BCD_reg[2]_i_22_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.080 r  UART/UHANDLE/BCD_reg[2]_i_11/O[1]
                         net (fo=3, routed)           0.720    37.800    UART/UHANDLE/BCD_reg[2]_i_11_n_6
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.306    38.106 r  UART/UHANDLE/BCD[2]_i_35/O
                         net (fo=1, routed)           0.000    38.106    UART/UHANDLE/BCD[2]_i_35_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.676 f  UART/UHANDLE/BCD_reg[2]_i_13/CO[2]
                         net (fo=4, routed)           0.988    39.664    UART/UHANDLE/BCD_reg[2]_i_13_n_1
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.341    40.005 r  UART/UHANDLE/BCD[3]_i_12/O
                         net (fo=1, routed)           0.266    40.271    UART/UHANDLE/BCD[3]_i_12_n_0
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.332    40.603 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           0.665    41.268    UART/UHANDLE/BCD[3]_i_3_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    41.392 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    41.392    UART/UDISPLAY/D[3]
    SLICE_X63Y42         FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.760ns  (logic 11.813ns (28.982%)  route 28.947ns (71.018%))
  Logic Levels:           38  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[6]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[6]/Q
                         net (fo=27, routed)          4.345     4.801    UART/UHANDLE/tussenwaarde_reg_n_0_[6]
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.925 r  UART/UHANDLE/BCD[3]_i_163/O
                         net (fo=1, routed)           0.000     4.925    UART/UHANDLE/BCD[3]_i_163_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.475 r  UART/UHANDLE/BCD_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.475    UART/UHANDLE/BCD_reg[3]_i_99_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     5.589    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  UART/UHANDLE/BCD_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.703    UART/UHANDLE/BCD_reg[3]_i_108_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.942 r  UART/UHANDLE/BCD_reg[3]_i_582/O[2]
                         net (fo=12, routed)          3.150     9.092    UART/UHANDLE/o_BCD_bus6[19]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.302     9.394 r  UART/UHANDLE/BCD[3]_i_581/O
                         net (fo=59, routed)          2.457    11.852    UART/UHANDLE/o_BCD_bus5[19]
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.976 r  UART/UHANDLE/BCD[3]_i_448/O
                         net (fo=3, routed)           1.550    13.526    UART/UHANDLE/BCD[3]_i_448_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.052 r  UART/UHANDLE/BCD_reg[3]_i_475/CO[3]
                         net (fo=1, routed)           0.000    14.052    UART/UHANDLE/BCD_reg[3]_i_475_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.386 r  UART/UHANDLE/BCD_reg[3]_i_714/O[1]
                         net (fo=3, routed)           1.177    15.562    UART/UHANDLE/BCD_reg[3]_i_714_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.303    15.865 r  UART/UHANDLE/BCD[3]_i_719/O
                         net (fo=2, routed)           1.643    17.508    UART/UHANDLE/BCD[3]_i_719_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.149    17.657 r  UART/UHANDLE/BCD[3]_i_494/O
                         net (fo=2, routed)           0.588    18.245    UART/UHANDLE/BCD[3]_i_494_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.332    18.577 r  UART/UHANDLE/BCD[3]_i_498/O
                         net (fo=1, routed)           0.000    18.577    UART/UHANDLE/BCD[3]_i_498_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.157 r  UART/UHANDLE/BCD_reg[3]_i_264/O[2]
                         net (fo=4, routed)           0.938    20.095    UART/UHANDLE/BCD_reg[3]_i_264_n_5
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.331    20.426 r  UART/UHANDLE/BCD[2]_i_145/O
                         net (fo=2, routed)           0.841    21.267    UART/UHANDLE/BCD[2]_i_145_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.327    21.594 r  UART/UHANDLE/BCD[2]_i_148/O
                         net (fo=1, routed)           0.000    21.594    UART/UHANDLE/BCD[2]_i_148_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.995 r  UART/UHANDLE/BCD_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.995    UART/UHANDLE/BCD_reg[2]_i_115_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.329 r  UART/UHANDLE/BCD_reg[3]_i_263/O[1]
                         net (fo=2, routed)           0.816    23.145    UART/UHANDLE/BCD_reg[3]_i_263_n_6
    SLICE_X44Y39         LUT3 (Prop_lut3_I0_O)        0.303    23.448 r  UART/UHANDLE/BCD[3]_i_191/O
                         net (fo=1, routed)           0.000    23.448    UART/UHANDLE/BCD[3]_i_191_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.695 r  UART/UHANDLE/BCD_reg[3]_i_110/O[0]
                         net (fo=1, routed)           1.409    25.105    UART/UHANDLE/BCD_reg[3]_i_110_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.299    25.404 r  UART/UHANDLE/BCD[3]_i_76/O
                         net (fo=1, routed)           0.000    25.404    UART/UHANDLE/BCD[3]_i_76_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.984 f  UART/UHANDLE/BCD_reg[3]_i_26/O[2]
                         net (fo=1, routed)           0.743    26.727    UART/UHANDLE/BCD_reg[3]_i_26_n_5
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.302    27.029 r  UART/UHANDLE/BCD[3]_i_71/O
                         net (fo=1, routed)           0.000    27.029    UART/UHANDLE/BCD[3]_i_71_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    27.343 r  UART/UHANDLE/BCD_reg[3]_i_25/CO[2]
                         net (fo=30, routed)          1.617    28.959    UART/UHANDLE/BCD_reg[3]_i_25_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.313    29.272 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.815    30.088    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.212 f  UART/UHANDLE/BCD[3]_i_24/O
                         net (fo=13, routed)          1.507    31.719    UART/UHANDLE/BCD[3]_i_24_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    31.843 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=15, routed)          1.617    33.460    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X61Y41         LUT4 (Prop_lut4_I3_O)        0.124    33.584 r  UART/UHANDLE/BCD[2]_i_157/O
                         net (fo=1, routed)           0.000    33.584    UART/UHANDLE/BCD[2]_i_157_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.134 r  UART/UHANDLE/BCD_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    34.134    UART/UHANDLE/BCD_reg[2]_i_116_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.356 r  UART/UHANDLE/BCD_reg[2]_i_71/O[0]
                         net (fo=2, routed)           0.658    35.014    UART/UHANDLE/BCD_reg[2]_i_71_n_7
    SLICE_X60Y42         LUT2 (Prop_lut2_I0_O)        0.328    35.342 r  UART/UHANDLE/BCD[2]_i_64/O
                         net (fo=2, routed)           0.708    36.050    UART/UHANDLE/BCD[2]_i_64_n_0
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.331    36.381 r  UART/UHANDLE/BCD[2]_i_67/O
                         net (fo=1, routed)           0.000    36.381    UART/UHANDLE/BCD[2]_i_67_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.757 r  UART/UHANDLE/BCD_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.757    UART/UHANDLE/BCD_reg[2]_i_22_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.080 r  UART/UHANDLE/BCD_reg[2]_i_11/O[1]
                         net (fo=3, routed)           0.720    37.800    UART/UHANDLE/BCD_reg[2]_i_11_n_6
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.306    38.106 r  UART/UHANDLE/BCD[2]_i_35/O
                         net (fo=1, routed)           0.000    38.106    UART/UHANDLE/BCD[2]_i_35_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.676 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[2]
                         net (fo=4, routed)           0.988    39.664    UART/UHANDLE/BCD_reg[2]_i_13_n_1
    SLICE_X63Y42         LUT5 (Prop_lut5_I2_O)        0.313    39.977 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           0.659    40.636    UART/UHANDLE/BCD[1]_i_3_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.124    40.760 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    40.760    UART/UDISPLAY/D[1]
    SLICE_X62Y42         FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.507ns  (logic 11.813ns (29.163%)  route 28.694ns (70.837%))
  Logic Levels:           38  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[6]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[6]/Q
                         net (fo=27, routed)          4.345     4.801    UART/UHANDLE/tussenwaarde_reg_n_0_[6]
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.925 r  UART/UHANDLE/BCD[3]_i_163/O
                         net (fo=1, routed)           0.000     4.925    UART/UHANDLE/BCD[3]_i_163_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.475 r  UART/UHANDLE/BCD_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.475    UART/UHANDLE/BCD_reg[3]_i_99_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     5.589    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  UART/UHANDLE/BCD_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.703    UART/UHANDLE/BCD_reg[3]_i_108_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.942 r  UART/UHANDLE/BCD_reg[3]_i_582/O[2]
                         net (fo=12, routed)          3.150     9.092    UART/UHANDLE/o_BCD_bus6[19]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.302     9.394 r  UART/UHANDLE/BCD[3]_i_581/O
                         net (fo=59, routed)          2.457    11.852    UART/UHANDLE/o_BCD_bus5[19]
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.976 r  UART/UHANDLE/BCD[3]_i_448/O
                         net (fo=3, routed)           1.550    13.526    UART/UHANDLE/BCD[3]_i_448_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.052 r  UART/UHANDLE/BCD_reg[3]_i_475/CO[3]
                         net (fo=1, routed)           0.000    14.052    UART/UHANDLE/BCD_reg[3]_i_475_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.386 r  UART/UHANDLE/BCD_reg[3]_i_714/O[1]
                         net (fo=3, routed)           1.177    15.562    UART/UHANDLE/BCD_reg[3]_i_714_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.303    15.865 r  UART/UHANDLE/BCD[3]_i_719/O
                         net (fo=2, routed)           1.643    17.508    UART/UHANDLE/BCD[3]_i_719_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.149    17.657 r  UART/UHANDLE/BCD[3]_i_494/O
                         net (fo=2, routed)           0.588    18.245    UART/UHANDLE/BCD[3]_i_494_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.332    18.577 r  UART/UHANDLE/BCD[3]_i_498/O
                         net (fo=1, routed)           0.000    18.577    UART/UHANDLE/BCD[3]_i_498_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.157 r  UART/UHANDLE/BCD_reg[3]_i_264/O[2]
                         net (fo=4, routed)           0.938    20.095    UART/UHANDLE/BCD_reg[3]_i_264_n_5
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.331    20.426 r  UART/UHANDLE/BCD[2]_i_145/O
                         net (fo=2, routed)           0.841    21.267    UART/UHANDLE/BCD[2]_i_145_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.327    21.594 r  UART/UHANDLE/BCD[2]_i_148/O
                         net (fo=1, routed)           0.000    21.594    UART/UHANDLE/BCD[2]_i_148_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.995 r  UART/UHANDLE/BCD_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.995    UART/UHANDLE/BCD_reg[2]_i_115_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.329 r  UART/UHANDLE/BCD_reg[3]_i_263/O[1]
                         net (fo=2, routed)           0.816    23.145    UART/UHANDLE/BCD_reg[3]_i_263_n_6
    SLICE_X44Y39         LUT3 (Prop_lut3_I0_O)        0.303    23.448 r  UART/UHANDLE/BCD[3]_i_191/O
                         net (fo=1, routed)           0.000    23.448    UART/UHANDLE/BCD[3]_i_191_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.695 r  UART/UHANDLE/BCD_reg[3]_i_110/O[0]
                         net (fo=1, routed)           1.409    25.105    UART/UHANDLE/BCD_reg[3]_i_110_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.299    25.404 r  UART/UHANDLE/BCD[3]_i_76/O
                         net (fo=1, routed)           0.000    25.404    UART/UHANDLE/BCD[3]_i_76_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.984 f  UART/UHANDLE/BCD_reg[3]_i_26/O[2]
                         net (fo=1, routed)           0.743    26.727    UART/UHANDLE/BCD_reg[3]_i_26_n_5
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.302    27.029 r  UART/UHANDLE/BCD[3]_i_71/O
                         net (fo=1, routed)           0.000    27.029    UART/UHANDLE/BCD[3]_i_71_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    27.343 r  UART/UHANDLE/BCD_reg[3]_i_25/CO[2]
                         net (fo=30, routed)          1.617    28.959    UART/UHANDLE/BCD_reg[3]_i_25_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.313    29.272 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.815    30.088    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.212 f  UART/UHANDLE/BCD[3]_i_24/O
                         net (fo=13, routed)          1.507    31.719    UART/UHANDLE/BCD[3]_i_24_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    31.843 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=15, routed)          1.617    33.460    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X61Y41         LUT4 (Prop_lut4_I3_O)        0.124    33.584 r  UART/UHANDLE/BCD[2]_i_157/O
                         net (fo=1, routed)           0.000    33.584    UART/UHANDLE/BCD[2]_i_157_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.134 r  UART/UHANDLE/BCD_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    34.134    UART/UHANDLE/BCD_reg[2]_i_116_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.356 r  UART/UHANDLE/BCD_reg[2]_i_71/O[0]
                         net (fo=2, routed)           0.658    35.014    UART/UHANDLE/BCD_reg[2]_i_71_n_7
    SLICE_X60Y42         LUT2 (Prop_lut2_I0_O)        0.328    35.342 r  UART/UHANDLE/BCD[2]_i_64/O
                         net (fo=2, routed)           0.708    36.050    UART/UHANDLE/BCD[2]_i_64_n_0
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.331    36.381 r  UART/UHANDLE/BCD[2]_i_67/O
                         net (fo=1, routed)           0.000    36.381    UART/UHANDLE/BCD[2]_i_67_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.757 r  UART/UHANDLE/BCD_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.757    UART/UHANDLE/BCD_reg[2]_i_22_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.080 r  UART/UHANDLE/BCD_reg[2]_i_11/O[1]
                         net (fo=3, routed)           0.720    37.800    UART/UHANDLE/BCD_reg[2]_i_11_n_6
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.306    38.106 r  UART/UHANDLE/BCD[2]_i_35/O
                         net (fo=1, routed)           0.000    38.106    UART/UHANDLE/BCD[2]_i_35_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.676 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[2]
                         net (fo=4, routed)           0.730    39.407    UART/UHANDLE/BCD_reg[2]_i_13_n_1
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.313    39.720 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.664    40.383    UART/UHANDLE/bcd_to_display[14]
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.124    40.507 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    40.507    UART/UDISPLAY/D[2]
    SLICE_X62Y42         FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.249ns  (logic 11.813ns (29.350%)  route 28.436ns (70.650%))
  Logic Levels:           38  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[6]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[6]/Q
                         net (fo=27, routed)          4.345     4.801    UART/UHANDLE/tussenwaarde_reg_n_0_[6]
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.925 r  UART/UHANDLE/BCD[3]_i_163/O
                         net (fo=1, routed)           0.000     4.925    UART/UHANDLE/BCD[3]_i_163_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.475 r  UART/UHANDLE/BCD_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.475    UART/UHANDLE/BCD_reg[3]_i_99_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  UART/UHANDLE/BCD_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     5.589    UART/UHANDLE/BCD_reg[3]_i_109_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  UART/UHANDLE/BCD_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.703    UART/UHANDLE/BCD_reg[3]_i_108_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.942 r  UART/UHANDLE/BCD_reg[3]_i_582/O[2]
                         net (fo=12, routed)          3.150     9.092    UART/UHANDLE/o_BCD_bus6[19]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.302     9.394 r  UART/UHANDLE/BCD[3]_i_581/O
                         net (fo=59, routed)          2.457    11.852    UART/UHANDLE/o_BCD_bus5[19]
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.976 r  UART/UHANDLE/BCD[3]_i_448/O
                         net (fo=3, routed)           1.550    13.526    UART/UHANDLE/BCD[3]_i_448_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.052 r  UART/UHANDLE/BCD_reg[3]_i_475/CO[3]
                         net (fo=1, routed)           0.000    14.052    UART/UHANDLE/BCD_reg[3]_i_475_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.386 r  UART/UHANDLE/BCD_reg[3]_i_714/O[1]
                         net (fo=3, routed)           1.177    15.562    UART/UHANDLE/BCD_reg[3]_i_714_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.303    15.865 r  UART/UHANDLE/BCD[3]_i_719/O
                         net (fo=2, routed)           1.643    17.508    UART/UHANDLE/BCD[3]_i_719_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.149    17.657 r  UART/UHANDLE/BCD[3]_i_494/O
                         net (fo=2, routed)           0.588    18.245    UART/UHANDLE/BCD[3]_i_494_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.332    18.577 r  UART/UHANDLE/BCD[3]_i_498/O
                         net (fo=1, routed)           0.000    18.577    UART/UHANDLE/BCD[3]_i_498_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.157 r  UART/UHANDLE/BCD_reg[3]_i_264/O[2]
                         net (fo=4, routed)           0.938    20.095    UART/UHANDLE/BCD_reg[3]_i_264_n_5
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.331    20.426 r  UART/UHANDLE/BCD[2]_i_145/O
                         net (fo=2, routed)           0.841    21.267    UART/UHANDLE/BCD[2]_i_145_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.327    21.594 r  UART/UHANDLE/BCD[2]_i_148/O
                         net (fo=1, routed)           0.000    21.594    UART/UHANDLE/BCD[2]_i_148_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.995 r  UART/UHANDLE/BCD_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.995    UART/UHANDLE/BCD_reg[2]_i_115_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.329 r  UART/UHANDLE/BCD_reg[3]_i_263/O[1]
                         net (fo=2, routed)           0.816    23.145    UART/UHANDLE/BCD_reg[3]_i_263_n_6
    SLICE_X44Y39         LUT3 (Prop_lut3_I0_O)        0.303    23.448 r  UART/UHANDLE/BCD[3]_i_191/O
                         net (fo=1, routed)           0.000    23.448    UART/UHANDLE/BCD[3]_i_191_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.695 r  UART/UHANDLE/BCD_reg[3]_i_110/O[0]
                         net (fo=1, routed)           1.409    25.105    UART/UHANDLE/BCD_reg[3]_i_110_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.299    25.404 r  UART/UHANDLE/BCD[3]_i_76/O
                         net (fo=1, routed)           0.000    25.404    UART/UHANDLE/BCD[3]_i_76_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.984 f  UART/UHANDLE/BCD_reg[3]_i_26/O[2]
                         net (fo=1, routed)           0.743    26.727    UART/UHANDLE/BCD_reg[3]_i_26_n_5
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.302    27.029 r  UART/UHANDLE/BCD[3]_i_71/O
                         net (fo=1, routed)           0.000    27.029    UART/UHANDLE/BCD[3]_i_71_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    27.343 r  UART/UHANDLE/BCD_reg[3]_i_25/CO[2]
                         net (fo=30, routed)          1.617    28.959    UART/UHANDLE/BCD_reg[3]_i_25_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.313    29.272 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.815    30.088    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.212 f  UART/UHANDLE/BCD[3]_i_24/O
                         net (fo=13, routed)          1.507    31.719    UART/UHANDLE/BCD[3]_i_24_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    31.843 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=15, routed)          1.617    33.460    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X61Y41         LUT4 (Prop_lut4_I3_O)        0.124    33.584 r  UART/UHANDLE/BCD[2]_i_157/O
                         net (fo=1, routed)           0.000    33.584    UART/UHANDLE/BCD[2]_i_157_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.134 r  UART/UHANDLE/BCD_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    34.134    UART/UHANDLE/BCD_reg[2]_i_116_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.356 r  UART/UHANDLE/BCD_reg[2]_i_71/O[0]
                         net (fo=2, routed)           0.658    35.014    UART/UHANDLE/BCD_reg[2]_i_71_n_7
    SLICE_X60Y42         LUT2 (Prop_lut2_I0_O)        0.328    35.342 r  UART/UHANDLE/BCD[2]_i_64/O
                         net (fo=2, routed)           0.708    36.050    UART/UHANDLE/BCD[2]_i_64_n_0
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.331    36.381 r  UART/UHANDLE/BCD[2]_i_67/O
                         net (fo=1, routed)           0.000    36.381    UART/UHANDLE/BCD[2]_i_67_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.757 r  UART/UHANDLE/BCD_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.757    UART/UHANDLE/BCD_reg[2]_i_22_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.080 r  UART/UHANDLE/BCD_reg[2]_i_11/O[1]
                         net (fo=3, routed)           0.720    37.800    UART/UHANDLE/BCD_reg[2]_i_11_n_6
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.306    38.106 r  UART/UHANDLE/BCD[2]_i_35/O
                         net (fo=1, routed)           0.000    38.106    UART/UHANDLE/BCD[2]_i_35_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    38.676 r  UART/UHANDLE/BCD_reg[2]_i_13/CO[2]
                         net (fo=4, routed)           0.462    39.138    UART/UHANDLE/BCD_reg[2]_i_13_n_1
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.313    39.451 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.674    40.125    UART/UHANDLE/BCD[0]_i_3_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.124    40.249 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    40.249    UART/UDISPLAY/D[0]
    SLICE_X62Y42         FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/tussenwaarde_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.963ns  (logic 9.790ns (44.574%)  route 12.173ns (55.426%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[5]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[5]/Q
                         net (fo=23, routed)          2.229     2.747    UART/URX/Data_Recieved[5]
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     2.871 f  UART/URX/robot_id[0]_i_4/O
                         net (fo=1, routed)           0.280     3.151    UART/URX/robot_id[0]_i_4_n_0
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.275 f  UART/URX/robot_id[0]_i_2/O
                         net (fo=22, routed)          1.133     4.408    UART/UUPDATE/bullet1y_reg[0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  UART/UUPDATE/bullet2y[3]_i_4/O
                         net (fo=18, routed)          2.133     6.665    UART/UHANDLE/tussenwaarde0__1_1
    SLICE_X49Y26         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  UART/UHANDLE/bullet2x[7]_i_2/O
                         net (fo=7, routed)           1.000     7.815    UART/UHANDLE/bullet2x[7]_i_2_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.358     8.173 r  UART/UHANDLE/bullet2x[4]_i_1/O
                         net (fo=3, routed)           0.626     8.799    UART/UHANDLE/r_RX_Byte_reg[5][1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.267    13.066 r  UART/UHANDLE/tussenwaarde2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.068    UART/UHANDLE/tussenwaarde2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.586 r  UART/UHANDLE/tussenwaarde0__1/P[3]
                         net (fo=1, routed)           1.579    16.165    UART/URX/tussenwaarde_reg[18]_i_3_0[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.124    16.289 r  UART/URX/tussenwaarde[7]_i_16/O
                         net (fo=1, routed)           0.000    16.289    UART/URX/tussenwaarde[7]_i_16_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.822 r  UART/URX/tussenwaarde_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.822    UART/URX/tussenwaarde_reg[7]_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  UART/URX/tussenwaarde_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.939    UART/URX/tussenwaarde_reg[11]_i_8_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.178 r  UART/URX/tussenwaarde_reg[18]_i_8/O[2]
                         net (fo=1, routed)           0.644    17.822    UART/URX/UHANDLE/PCOUT[12]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    18.655 r  UART/URX/tussenwaarde_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.655    UART/URX/tussenwaarde_reg[18]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.989 r  UART/URX/tussenwaarde_reg[18]_i_3/O[1]
                         net (fo=1, routed)           1.178    20.167    UART/UHANDLE/tussenwaarde_reg[18]_0[1]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.303    20.470 r  UART/UHANDLE/tussenwaarde[17]_i_3/O
                         net (fo=1, routed)           0.659    21.128    UART/UHANDLE/tussenwaarde[17]_i_3_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.124    21.252 r  UART/UHANDLE/tussenwaarde[17]_i_1/O
                         net (fo=1, routed)           0.711    21.963    UART/UHANDLE/tussenwaarde[17]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  UART/UHANDLE/tussenwaarde_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/tussenwaarde_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.951ns  (logic 9.674ns (46.173%)  route 11.277ns (53.827%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[5]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[5]/Q
                         net (fo=23, routed)          2.229     2.747    UART/URX/Data_Recieved[5]
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     2.871 f  UART/URX/robot_id[0]_i_4/O
                         net (fo=1, routed)           0.280     3.151    UART/URX/robot_id[0]_i_4_n_0
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.275 f  UART/URX/robot_id[0]_i_2/O
                         net (fo=22, routed)          1.133     4.408    UART/UUPDATE/bullet1y_reg[0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  UART/UUPDATE/bullet2y[3]_i_4/O
                         net (fo=18, routed)          2.133     6.665    UART/UHANDLE/tussenwaarde0__1_1
    SLICE_X49Y26         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  UART/UHANDLE/bullet2x[7]_i_2/O
                         net (fo=7, routed)           1.000     7.815    UART/UHANDLE/bullet2x[7]_i_2_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.358     8.173 r  UART/UHANDLE/bullet2x[4]_i_1/O
                         net (fo=3, routed)           0.626     8.799    UART/UHANDLE/r_RX_Byte_reg[5][1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.267    13.066 r  UART/UHANDLE/tussenwaarde2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.068    UART/UHANDLE/tussenwaarde2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.586 r  UART/UHANDLE/tussenwaarde0__1/P[3]
                         net (fo=1, routed)           1.579    16.165    UART/URX/tussenwaarde_reg[18]_i_3_0[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.124    16.289 r  UART/URX/tussenwaarde[7]_i_16/O
                         net (fo=1, routed)           0.000    16.289    UART/URX/tussenwaarde[7]_i_16_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.822 r  UART/URX/tussenwaarde_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.822    UART/URX/tussenwaarde_reg[7]_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  UART/URX/tussenwaarde_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.939    UART/URX/tussenwaarde_reg[11]_i_8_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.178 r  UART/URX/tussenwaarde_reg[18]_i_8/O[2]
                         net (fo=1, routed)           0.644    17.822    UART/URX/UHANDLE/PCOUT[12]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    18.655 r  UART/URX/tussenwaarde_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.655    UART/URX/tussenwaarde_reg[18]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.877 r  UART/URX/tussenwaarde_reg[18]_i_3/O[0]
                         net (fo=1, routed)           1.013    19.890    UART/UHANDLE/tussenwaarde_reg[18]_0[0]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.299    20.189 r  UART/UHANDLE/tussenwaarde[16]_i_2/O
                         net (fo=1, routed)           0.639    20.827    UART/UHANDLE/tussenwaarde[16]_i_2_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.124    20.951 r  UART/UHANDLE/tussenwaarde[16]_i_1/O
                         net (fo=1, routed)           0.000    20.951    UART/UHANDLE/tussenwaarde[16]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  UART/UHANDLE/tussenwaarde_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/tussenwaarde_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.924ns  (logic 9.719ns (46.449%)  route 11.205ns (53.551%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=38, routed)          1.981     2.499    UART/URX/Data_Recieved[0]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.623 r  UART/URX/plant_x[3]_i_19/O
                         net (fo=1, routed)           0.000     2.623    UART/URX/plant_x[3]_i_19_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.021 r  UART/URX/plant_x_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.021    UART/URX/plant_x_reg[3]_i_13_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.334 r  UART/URX/plant_x_reg[3]_i_10/O[3]
                         net (fo=3, routed)           0.968     4.302    UART/URX/plant_x_reg[3]_i_10_n_4
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.306     4.608 r  UART/URX/plant_x[3]_i_6/O
                         net (fo=1, routed)           0.000     4.608    UART/URX/plant_x[3]_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.188 r  UART/URX/plant_x_reg[3]_i_2/O[2]
                         net (fo=6, routed)           1.047     6.235    UART/URX/plant_x_reg[3]_i_2_n_5
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.302     6.537 f  UART/URX/plant_y[1]_i_2/O
                         net (fo=7, routed)           1.150     7.687    UART/URX/r_RX_Byte_reg[1]_3
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  UART/URX/plant_y[1]_i_3/O
                         net (fo=9, routed)           1.610     9.421    UART/UHANDLE/tussenwaarde2__2_1
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.545 r  UART/UHANDLE/plant_x[0]_i_1/O
                         net (fo=2, routed)           1.103    10.648    UART/UHANDLE/plant_x[0]_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.684 r  UART/UHANDLE/tussenwaarde2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.686    UART/UHANDLE/tussenwaarde2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.204 r  UART/UHANDLE/tussenwaarde0/P[2]
                         net (fo=1, routed)           1.614    17.818    UART/UHANDLE/tussenwaarde0_n_103
    SLICE_X42Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.942 r  UART/UHANDLE/tussenwaarde[3]_i_20/O
                         net (fo=1, routed)           0.000    17.942    UART/URX/S[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.322 r  UART/URX/tussenwaarde_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.322    UART/UHANDLE/CO[0]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  UART/UHANDLE/tussenwaarde_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.439    UART/UHANDLE/tussenwaarde_reg[7]_i_6_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  UART/UHANDLE/tussenwaarde_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.556    UART/UHANDLE/tussenwaarde_reg[11]_i_7_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.775 r  UART/UHANDLE/tussenwaarde_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.934    19.709    UART/UHANDLE/tussenwaarde0__3[12]
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.295    20.004 r  UART/UHANDLE/tussenwaarde[12]_i_2/O
                         net (fo=1, routed)           0.796    20.800    UART/UHANDLE/tussenwaarde[12]_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.124    20.924 r  UART/UHANDLE/tussenwaarde[12]_i_1/O
                         net (fo=1, routed)           0.000    20.924    UART/UHANDLE/tussenwaarde[12]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  UART/UHANDLE/tussenwaarde_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/tussenwaarde_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.707ns  (logic 9.575ns (46.240%)  route 11.132ns (53.760%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[5]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[5]/Q
                         net (fo=23, routed)          2.229     2.747    UART/URX/Data_Recieved[5]
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     2.871 f  UART/URX/robot_id[0]_i_4/O
                         net (fo=1, routed)           0.280     3.151    UART/URX/robot_id[0]_i_4_n_0
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.275 f  UART/URX/robot_id[0]_i_2/O
                         net (fo=22, routed)          1.133     4.408    UART/UUPDATE/bullet1y_reg[0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  UART/UUPDATE/bullet2y[3]_i_4/O
                         net (fo=18, routed)          2.133     6.665    UART/UHANDLE/tussenwaarde0__1_1
    SLICE_X49Y26         LUT5 (Prop_lut5_I2_O)        0.150     6.815 r  UART/UHANDLE/bullet2x[7]_i_2/O
                         net (fo=7, routed)           1.000     7.815    UART/UHANDLE/bullet2x[7]_i_2_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.358     8.173 r  UART/UHANDLE/bullet2x[4]_i_1/O
                         net (fo=3, routed)           0.626     8.799    UART/UHANDLE/r_RX_Byte_reg[5][1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.267    13.066 r  UART/UHANDLE/tussenwaarde2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.068    UART/UHANDLE/tussenwaarde2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.586 r  UART/UHANDLE/tussenwaarde0__1/P[3]
                         net (fo=1, routed)           1.579    16.165    UART/URX/tussenwaarde_reg[18]_i_3_0[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.124    16.289 r  UART/URX/tussenwaarde[7]_i_16/O
                         net (fo=1, routed)           0.000    16.289    UART/URX/tussenwaarde[7]_i_16_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.867 r  UART/URX/tussenwaarde_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.644    17.511    UART/URX/UHANDLE/PCOUT[4]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833    18.344 r  UART/URX/tussenwaarde_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.344    UART/URX/tussenwaarde_reg[7]_i_4_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  UART/URX/tussenwaarde_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.458    UART/URX/tussenwaarde_reg[11]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.771 r  UART/URX/tussenwaarde_reg[18]_i_5/O[3]
                         net (fo=1, routed)           0.928    19.699    UART/UHANDLE/tussenwaarde_reg[15]_0[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.306    20.005 r  UART/UHANDLE/tussenwaarde[15]_i_3/O
                         net (fo=1, routed)           0.578    20.583    UART/UHANDLE/tussenwaarde[15]_i_3_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.124    20.707 r  UART/UHANDLE/tussenwaarde[15]_i_1/O
                         net (fo=1, routed)           0.000    20.707    UART/UHANDLE/tussenwaarde[15]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  UART/UHANDLE/tussenwaarde_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/tussenwaarde_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.688ns  (logic 9.834ns (47.535%)  route 10.854ns (52.465%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=38, routed)          1.981     2.499    UART/URX/Data_Recieved[0]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.623 r  UART/URX/plant_x[3]_i_19/O
                         net (fo=1, routed)           0.000     2.623    UART/URX/plant_x[3]_i_19_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.021 r  UART/URX/plant_x_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.021    UART/URX/plant_x_reg[3]_i_13_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.334 r  UART/URX/plant_x_reg[3]_i_10/O[3]
                         net (fo=3, routed)           0.968     4.302    UART/URX/plant_x_reg[3]_i_10_n_4
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.306     4.608 r  UART/URX/plant_x[3]_i_6/O
                         net (fo=1, routed)           0.000     4.608    UART/URX/plant_x[3]_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.188 r  UART/URX/plant_x_reg[3]_i_2/O[2]
                         net (fo=6, routed)           1.047     6.235    UART/URX/plant_x_reg[3]_i_2_n_5
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.302     6.537 f  UART/URX/plant_y[1]_i_2/O
                         net (fo=7, routed)           1.150     7.687    UART/URX/r_RX_Byte_reg[1]_3
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  UART/URX/plant_y[1]_i_3/O
                         net (fo=9, routed)           1.610     9.421    UART/UHANDLE/tussenwaarde2__2_1
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.545 r  UART/UHANDLE/plant_x[0]_i_1/O
                         net (fo=2, routed)           1.103    10.648    UART/UHANDLE/plant_x[0]_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.684 r  UART/UHANDLE/tussenwaarde2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.686    UART/UHANDLE/tussenwaarde2_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.204 r  UART/UHANDLE/tussenwaarde0/P[2]
                         net (fo=1, routed)           1.614    17.818    UART/UHANDLE/tussenwaarde0_n_103
    SLICE_X42Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.942 r  UART/UHANDLE/tussenwaarde[3]_i_20/O
                         net (fo=1, routed)           0.000    17.942    UART/URX/S[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.322 r  UART/URX/tussenwaarde_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.322    UART/UHANDLE/CO[0]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  UART/UHANDLE/tussenwaarde_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.439    UART/UHANDLE/tussenwaarde_reg[7]_i_6_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  UART/UHANDLE/tussenwaarde_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.556    UART/UHANDLE/tussenwaarde_reg[11]_i_7_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.879 r  UART/UHANDLE/tussenwaarde_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.959    19.838    UART/UHANDLE/tussenwaarde0__3[13]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.306    20.144 r  UART/UHANDLE/tussenwaarde[13]_i_2/O
                         net (fo=1, routed)           0.420    20.564    UART/UHANDLE/tussenwaarde[13]_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.124    20.688 r  UART/UHANDLE/tussenwaarde[13]_i_1/O
                         net (fo=1, routed)           0.000    20.688    UART/UHANDLE/tussenwaarde[13]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  UART/UHANDLE/tussenwaarde_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[2]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  UART/USEND/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.059     0.207    UART/UTX/D[2]
    SLICE_X61Y50         FDRE                                         r  UART/UTX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/o_TX_Serial_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  UART/UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/UTX/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=9, routed)           0.079     0.220    UART/UTX/r_SM_Main[2]
    SLICE_X62Y50         FDRE                                         r  UART/UTX/o_TX_Serial_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.822%)  route 0.061ns (27.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[1]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/USEND/temp_byte_out_reg[1]/Q
                         net (fo=2, routed)           0.061     0.225    UART/UTX/D[1]
    SLICE_X61Y50         FDRE                                         r  UART/UTX/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant1/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  VIDEO/G1/plant1/ram_reg[0][2]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant1/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.054     0.195    VIDEO/G1/plant1/ram_reg_n_0_[0][2]
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  VIDEO/G1/plant1/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    VIDEO/G1/plant1/data[2]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  VIDEO/G1/plant1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant2/ram_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant2/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VIDEO/G1/plant2/ram_reg[1][2]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant2/ram_reg[1][2]/Q
                         net (fo=1, routed)           0.054     0.195    VIDEO/G1/plant2/ram_reg_n_0_[1][2]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  VIDEO/G1/plant2/data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    VIDEO/G1/plant2/data[2]_i_1__0_n_0
    SLICE_X12Y29         FDRE                                         r  VIDEO/G1/plant2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant5/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant5/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE                         0.000     0.000 r  VIDEO/G1/plant5/ram_reg[0][2]/C
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant5/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.197    VIDEO/G1/plant5/ram_reg_n_0_[0][2]
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.242 r  VIDEO/G1/plant5/data[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.242    VIDEO/G1/plant5/data[2]_i_1__3_n_0
    SLICE_X34Y30         FDRE                                         r  VIDEO/G1/plant5/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant4/ram_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant4/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  VIDEO/G1/plant4/ram_reg[2][2]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant4/ram_reg[2][2]/Q
                         net (fo=1, routed)           0.057     0.198    VIDEO/G1/plant4/ram_reg_n_0_[2][2]
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.243 r  VIDEO/G1/plant4/data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.243    VIDEO/G1/plant4/data[2]_i_1__2_n_0
    SLICE_X36Y27         FDRE                                         r  VIDEO/G1/plant4/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant3/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant3/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  VIDEO/G1/plant3/ram_reg[0][2]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/plant3/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.051     0.215    VIDEO/G1/plant3/ram_reg_n_0_[0][2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  VIDEO/G1/plant3/data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.260    VIDEO/G1/plant3/data[2]_i_1__1_n_0
    SLICE_X35Y31         FDRE                                         r  VIDEO/G1/plant3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant1/ram_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  VIDEO/G1/plant1/ram_reg[0][3]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant1/ram_reg[0][3]/Q
                         net (fo=1, routed)           0.089     0.230    VIDEO/G1/plant1/ram_reg_n_0_[0][3]
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.275 r  VIDEO/G1/plant1/data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.275    VIDEO/G1/plant1/data[3]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  VIDEO/G1/plant1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant2/ram_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant2/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VIDEO/G1/plant2/ram_reg[1][3]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant2/ram_reg[1][3]/Q
                         net (fo=1, routed)           0.089     0.230    VIDEO/G1/plant2/ram_reg_n_0_[1][3]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.275 r  VIDEO/G1/plant2/data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    VIDEO/G1/plant2/data[3]_i_1__0_n_0
    SLICE_X12Y29         FDRE                                         r  VIDEO/G1/plant2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.348ns  (logic 6.895ns (29.532%)  route 16.453ns (70.468%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           1.160    24.784    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.124    24.908 r  VIDEO/G4/addrCurrent[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    24.908    VIDEO/G1/addrCurrent_reg[3]_rep__0_0
    SLICE_X47Y16         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.346ns  (logic 6.895ns (29.535%)  route 16.451ns (70.465%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           1.158    24.782    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.124    24.906 r  VIDEO/G4/addrCurrent[3]_i_1/O
                         net (fo=1, routed)           0.000    24.906    VIDEO/G1/addrCurrent_reg[6]_0[3]
    SLICE_X47Y16         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.238ns  (logic 6.895ns (29.671%)  route 16.343ns (70.329%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.230    21.686    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.310    21.996 f  VIDEO/G4/addrCurrent[4]_i_2/O
                         net (fo=5, routed)           1.014    23.009    VIDEO/G4/addrCurrent[4]_i_2_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.133 r  VIDEO/G4/addrCurrent[6]_i_4/O
                         net (fo=8, routed)           1.039    24.173    VIDEO/G4/addrCurrent[6]_i_4_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.297 r  VIDEO/G4/addrCurrent[6]_i_1/O
                         net (fo=1, routed)           0.502    24.798    VIDEO/G1/addrCurrent_reg[6]_0[6]
    SLICE_X45Y24         FDRE                                         r  VIDEO/G1/addrCurrent_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.181ns  (logic 6.895ns (29.745%)  route 16.286ns (70.255%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           0.993    24.617    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.124    24.741 r  VIDEO/G4/addrCurrent[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    24.741    VIDEO/G1/addrCurrent_reg[3]_rep__1_0
    SLICE_X47Y16         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]_rep__3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.180ns  (logic 6.895ns (29.745%)  route 16.285ns (70.255%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           0.993    24.617    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y17         LUT5 (Prop_lut5_I3_O)        0.124    24.741 r  VIDEO/G4/addrCurrent[3]_rep_i_1__3/O
                         net (fo=1, routed)           0.000    24.741    VIDEO/G1/addrCurrent_reg[3]_rep__3_0
    SLICE_X47Y17         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.178ns  (logic 6.895ns (29.747%)  route 16.283ns (70.252%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           0.991    24.615    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y17         LUT5 (Prop_lut5_I3_O)        0.124    24.739 r  VIDEO/G4/addrCurrent[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    24.739    VIDEO/G1/addrCurrent_reg[3]_rep_0
    SLICE_X47Y17         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]_rep__4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.176ns  (logic 6.895ns (29.751%)  route 16.281ns (70.249%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.923    22.378    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.310    22.688 f  VIDEO/G4/addrCurrent[1]_i_4/O
                         net (fo=9, routed)           0.812    23.500    VIDEO/G4/addrCurrent[1]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    23.624 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=7, routed)           0.988    24.612    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.124    24.736 r  VIDEO/G4/addrCurrent[3]_rep_i_1__4/O
                         net (fo=1, routed)           0.000    24.736    VIDEO/G1/addrCurrent_reg[3]_rep__4_0
    SLICE_X47Y16         FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[6]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.039ns  (logic 6.895ns (29.928%)  route 16.144ns (70.072%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.230    21.686    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.310    21.996 f  VIDEO/G4/addrCurrent[4]_i_2/O
                         net (fo=5, routed)           1.014    23.009    VIDEO/G4/addrCurrent[4]_i_2_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.133 r  VIDEO/G4/addrCurrent[6]_i_4/O
                         net (fo=8, routed)           0.963    24.096    VIDEO/G4/addrCurrent[6]_i_4_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    24.220 r  VIDEO/G4/addrCurrent[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.379    24.599    VIDEO/G1/addrCurrent_reg[6]_rep__0_0
    SLICE_X45Y22         FDRE                                         r  VIDEO/G1/addrCurrent_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[2]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.899ns  (logic 6.799ns (29.691%)  route 16.100ns (70.309%))
  Logic Levels:           21  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          2.085    22.541    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X46Y19         LUT4 (Prop_lut4_I2_O)        0.310    22.851 r  VIDEO/G4/addrCurrent[2]_i_2/O
                         net (fo=8, routed)           0.829    23.680    VIDEO/G4/addrCurrent[2]_i_2_n_0
    SLICE_X47Y20         LUT5 (Prop_lut5_I2_O)        0.152    23.832 r  VIDEO/G4/addrCurrent[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.628    24.459    VIDEO/G1/addrCurrent_reg[2]_rep__1_0
    SLICE_X47Y20         FDRE                                         r  VIDEO/G1/addrCurrent_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[5]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.899ns  (logic 6.895ns (30.111%)  route 16.004ns (69.889%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.560     1.560    VIDEO/G4/clk_25
    SLICE_X31Y36         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=31, routed)          3.550     5.566    VIDEO/G4/Q[6]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     5.690 r  VIDEO/G4/addrCurrent[0]_i_155/O
                         net (fo=7, routed)           1.505     7.195    VIDEO/G4/addrCurrent[0]_i_155_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.150     7.345 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=24, routed)          1.998     9.343    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.356     9.699 r  VIDEO/G4/addrCurrent[0]_i_144/O
                         net (fo=4, routed)           0.950    10.649    VIDEO/G4/addrCurrent[0]_i_144_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    11.359 r  VIDEO/G4/addrCurrent_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/addrCurrent_reg[0]_i_70_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.693 r  VIDEO/G4/addrCurrent_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978    12.670    VIDEO/G4/addrCurrent_reg[0]_i_32_n_6
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.303    12.973 r  VIDEO/G4/addrCurrent[0]_i_38/O
                         net (fo=2, routed)           0.413    13.386    VIDEO/G4/addrCurrent[0]_i_38_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.118    13.504 r  VIDEO/G4/addrCurrent[0]_i_10/O
                         net (fo=2, routed)           1.025    14.529    VIDEO/G4/addrCurrent[0]_i_10_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.326    14.855 r  VIDEO/G4/addrCurrent[0]_i_14/O
                         net (fo=1, routed)           0.000    14.855    VIDEO/G4/addrCurrent[0]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.387 r  VIDEO/G4/addrCurrent_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.387    VIDEO/G4/addrCurrent_reg[0]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.609 r  VIDEO/G4/addrCurrent_reg[6]_i_10/O[0]
                         net (fo=8, routed)           0.876    16.485    VIDEO/G4/addrCurrent_reg[6]_i_10_n_7
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.784 r  VIDEO/G4/addrCurrent[0]_i_234/O
                         net (fo=1, routed)           0.000    16.784    VIDEO/G4/addrCurrent[0]_i_234_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.334 r  VIDEO/G4/addrCurrent_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.334    VIDEO/G4/addrCurrent_reg[0]_i_211_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.556 r  VIDEO/G4/addrCurrent_reg[0]_i_169/O[0]
                         net (fo=3, routed)           0.608    18.164    VIDEO/G4/addrCurrent_reg[0]_i_169_n_7
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.328    18.492 r  VIDEO/G4/addrCurrent[0]_i_219/O
                         net (fo=1, routed)           0.647    19.139    VIDEO/G4/addrCurrent[0]_i_219_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.727    19.866 r  VIDEO/G4/addrCurrent_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    19.866    VIDEO/G4/addrCurrent_reg[0]_i_181_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.983 r  VIDEO/G4/addrCurrent_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.983    VIDEO/G4/addrCurrent_reg[0]_i_125_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.100 r  VIDEO/G4/addrCurrent_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.100    VIDEO/G4/addrCurrent_reg[0]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.217 r  VIDEO/G4/addrCurrent_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009    20.226    VIDEO/G4/addrCurrent_reg[0]_i_18_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.455 r  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=19, routed)          1.230    21.686    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.310    21.996 f  VIDEO/G4/addrCurrent[4]_i_2/O
                         net (fo=5, routed)           1.014    23.009    VIDEO/G4/addrCurrent[4]_i_2_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.133 r  VIDEO/G4/addrCurrent[6]_i_4/O
                         net (fo=8, routed)           0.823    23.956    VIDEO/G4/addrCurrent[6]_i_4_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I3_O)        0.124    24.080 r  VIDEO/G4/addrCurrent[5]_rep_i_1/O
                         net (fo=1, routed)           0.379    24.459    VIDEO/G1/addrCurrent_reg[5]_rep_0
    SLICE_X45Y23         FDRE                                         r  VIDEO/G1/addrCurrent_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.848%)  route 0.482ns (72.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=20, routed)          0.162     0.864    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.909 r  VIDEO/G4/coordY[1]_i_1/O
                         net (fo=10, routed)          0.320     1.229    VIDEO/G1/sel0[0]
    SLICE_X28Y33         FDRE                                         r  VIDEO/G1/coordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/selector1/data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.299ns (42.085%)  route 0.411ns (57.915%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G4/clk_25
    SLICE_X14Y34         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=18, routed)          0.311     1.037    VIDEO/G4/vQ_reg[9]_0[4]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.082 f  VIDEO/G4/data_i_19/O
                         net (fo=1, routed)           0.049     1.131    VIDEO/G1/selector1/data_reg_1
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.176 f  VIDEO/G1/selector1/data_i_6/O
                         net (fo=1, routed)           0.051     1.227    VIDEO/G4/data_reg_1
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.272 r  VIDEO/G4/data_i_1/O
                         net (fo=1, routed)           0.000     1.272    VIDEO/G1/selector1/data_reg_0
    SLICE_X15Y30         FDRE                                         r  VIDEO/G1/selector1/data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.231ns (32.021%)  route 0.490ns (67.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.261     0.962    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.007 r  VIDEO/G4/coordY[7]_i_2/O
                         net (fo=17, routed)          0.230     1.237    VIDEO/G1/bot1/spriteSelect_reg[1]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.282 r  VIDEO/G1/bot1/coordX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.282    VIDEO/G1/bot1_n_631
    SLICE_X14Y29         FDRE                                         r  VIDEO/G1/coordX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.276ns (36.216%)  route 0.486ns (63.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.174     0.875    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.920 r  VIDEO/G4/coordY[8]_i_3/O
                         net (fo=20, routed)          0.261     1.181    VIDEO/G1/bot3/spriteSelect_reg[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.226 r  VIDEO/G1/bot3/coordX[9]_i_3/O
                         net (fo=1, routed)           0.051     1.278    VIDEO/G1/bot2/coordX_reg[9]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  VIDEO/G1/bot2/coordX[9]_i_1/O
                         net (fo=1, routed)           0.000     1.323    VIDEO/G1/bot2_n_4
    SLICE_X15Y29         FDRE                                         r  VIDEO/G1/coordX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.231ns (29.185%)  route 0.561ns (70.815%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.261     0.962    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.007 r  VIDEO/G4/coordY[7]_i_2/O
                         net (fo=17, routed)          0.300     1.307    VIDEO/G1/bot2/coordX_reg[6]_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  VIDEO/G1/bot2/coordX[6]_i_1/O
                         net (fo=1, routed)           0.000     1.352    VIDEO/G1/bot2_n_5
    SLICE_X14Y28         FDRE                                         r  VIDEO/G1/coordX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.231ns (29.148%)  route 0.562ns (70.852%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.261     0.962    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.007 r  VIDEO/G4/coordY[7]_i_2/O
                         net (fo=17, routed)          0.301     1.308    VIDEO/G1/bot1/spriteSelect_reg[1]
    SLICE_X14Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.353 r  VIDEO/G1/bot1/coordX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.353    VIDEO/G1/bot1_n_633
    SLICE_X14Y28         FDRE                                         r  VIDEO/G1/coordX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.842ns  (logic 0.186ns (22.080%)  route 0.656ns (77.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.174     0.875    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.920 r  VIDEO/G4/coordY[8]_i_3/O
                         net (fo=20, routed)          0.483     1.403    VIDEO/G1/coordY_reg[8]_0[5]
    SLICE_X29Y33         FDRE                                         r  VIDEO/G1/coordY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.231ns (26.506%)  route 0.641ns (73.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=18, routed)          0.261     0.962    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.007 r  VIDEO/G4/coordY[7]_i_2/O
                         net (fo=17, routed)          0.380     1.387    VIDEO/G1/bot1/spriteSelect_reg[1]
    SLICE_X15Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.432 r  VIDEO/G1/bot1/coordX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.432    VIDEO/G1/bot1_n_634
    SLICE_X15Y28         FDRE                                         r  VIDEO/G1/coordX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.929ns  (logic 0.230ns (24.769%)  route 0.699ns (75.231%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=20, routed)          0.162     0.864    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.909 f  VIDEO/G4/coordY[1]_i_1/O
                         net (fo=10, routed)          0.537     1.445    VIDEO/G4/sel0[0]
    SLICE_X31Y32         LUT4 (Prop_lut4_I2_O)        0.044     1.489 r  VIDEO/G4/coordY[6]_i_1/O
                         net (fo=1, routed)           0.000     1.489    VIDEO/G1/coordY_reg[8]_0[3]
    SLICE_X31Y32         FDRE                                         r  VIDEO/G1/coordY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/coordY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.231ns (24.850%)  route 0.699ns (75.150%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X15Y33         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=20, routed)          0.162     0.864    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.909 f  VIDEO/G4/coordY[1]_i_1/O
                         net (fo=10, routed)          0.537     1.445    VIDEO/G4/sel0[0]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.490 r  VIDEO/G4/coordY[4]_i_1/O
                         net (fo=1, routed)           0.000     1.490    VIDEO/G1/coordY_reg[8]_0[1]
    SLICE_X31Y32         FDRE                                         r  VIDEO/G1/coordY_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 2.041ns (33.688%)  route 4.018ns (66.312%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.801     6.059    VIDEO/G2/E[0]
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 2.041ns (33.688%)  route 4.018ns (66.312%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.801     6.059    VIDEO/G2/E[0]
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 2.041ns (33.688%)  route 4.018ns (66.312%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.801     6.059    VIDEO/G2/E[0]
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 2.041ns (33.688%)  route 4.018ns (66.312%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.801     6.059    VIDEO/G2/E[0]
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.434     1.434    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 2.041ns (34.350%)  route 3.901ns (65.650%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.684     5.942    VIDEO/G2/E[0]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 2.041ns (34.350%)  route 3.901ns (65.650%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.684     5.942    VIDEO/G2/E[0]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 2.041ns (34.350%)  route 3.901ns (65.650%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.684     5.942    VIDEO/G2/E[0]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 2.041ns (34.484%)  route 3.878ns (65.516%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.661     5.919    VIDEO/G2/E[0]
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 2.041ns (34.484%)  route 3.878ns (65.516%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.661     5.919    VIDEO/G2/E[0]
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 2.041ns (34.484%)  route 3.878ns (65.516%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[2]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G1/coordX_reg[2]/Q
                         net (fo=16, routed)          1.432     1.950    VIDEO/G1/coordX_reg[4]_0[2]
    SLICE_X29Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.102 r  VIDEO/G1/i__carry_i_9/O
                         net (fo=2, routed)           0.824     2.926    VIDEO/G1/i__carry_i_9_n_0
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.326     3.252 r  VIDEO/G1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.252    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.653 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.653    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.924 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.961     4.884    VIDEO/G1/CO[0]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.373     5.257 r  VIDEO/G1/hpos[6]_i_1/O
                         net (fo=14, routed)          0.661     5.919    VIDEO/G2/E[0]
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G2/clk_25
    SLICE_X32Y31         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.252ns (60.635%)  route 0.164ns (39.365%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[1]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[1]/Q
                         net (fo=13, routed)          0.164     0.305    VIDEO/G1/Q[0]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  VIDEO/G1/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.350    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.416 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.416    VIDEO/G2/vpos0[1]
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.189ns (45.117%)  route 0.230ns (54.883%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[2]/C
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[2]/Q
                         net (fo=2, routed)           0.230     0.371    VIDEO/G2/mySpriteSelect_reg[3]_1[2]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.048     0.419 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.419    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X33Y35         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.292ns (68.578%)  route 0.134ns (31.422%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[6]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/G1/coordY_reg[6]/Q
                         net (fo=8, routed)           0.134     0.262    VIDEO/G1/coordY[6]
    SLICE_X30Y34         LUT4 (Prop_lut4_I2_O)        0.099     0.361 r  VIDEO/G1/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.361    VIDEO/G2/vpos_reg[6]_1[2]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.426 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.426    VIDEO/G2/vpos0[6]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.687%)  route 0.295ns (61.313%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[1]/C
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[1]/Q
                         net (fo=2, routed)           0.295     0.436    VIDEO/G2/mySpriteSelect_reg[3]_1[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.481 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.481    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X33Y35         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X33Y35         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.252ns (50.722%)  route 0.245ns (49.278%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[4]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[4]/Q
                         net (fo=9, routed)           0.245     0.386    VIDEO/G1/Q[2]
    SLICE_X30Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.431 r  VIDEO/G1/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.431    VIDEO/G2/vpos_reg[6]_1[1]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.497 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.497    VIDEO/G2/vpos0[5]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.337ns (67.319%)  route 0.164ns (32.681%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[1]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[1]/Q
                         net (fo=13, routed)          0.164     0.305    VIDEO/G1/Q[0]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  VIDEO/G1/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.350    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.501 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.501    VIDEO/G2/vpos0[2]
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.256ns (51.115%)  route 0.245ns (48.885%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[4]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[4]/Q
                         net (fo=9, routed)           0.245     0.386    VIDEO/G4/active2__0_carry__0[2]
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.045     0.431 r  VIDEO/G4/vpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.431    VIDEO/G2/vpos_reg[6]_1[0]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.501 r  VIDEO/G2/vpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.501    VIDEO/G2/vpos0[4]
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G2/clk_25
    SLICE_X30Y34         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.207ns (40.348%)  route 0.306ns (59.652%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[3]/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/spriteSelect_reg[3]/Q
                         net (fo=2, routed)           0.306     0.470    VIDEO/G2/mySpriteSelect_reg[3]_1[3]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.043     0.513 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.513    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X33Y35         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X33Y35         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.358ns (68.635%)  route 0.164ns (31.365%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[1]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[1]/Q
                         net (fo=13, routed)          0.164     0.305    VIDEO/G1/Q[0]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  VIDEO/G1/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.350    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.522 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.522    VIDEO/G2/vpos0[3]
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G2/clk_25
    SLICE_X30Y33         FDRE                                         r  VIDEO/G2/vpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.272ns (48.206%)  route 0.292ns (51.794%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[3]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/coordX_reg[3]/Q
                         net (fo=14, routed)          0.292     0.456    VIDEO/G1/coordX_reg[4]_0[3]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.501 r  VIDEO/G1/hpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.501    VIDEO/G2/hpos_reg[3]_1[3]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.564 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.564    VIDEO/G2/hpos00_in[3]
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3243, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.822     0.822    VIDEO/G2/clk_25
    SLICE_X32Y30         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C





