
---------- Begin Simulation Statistics ----------
final_tick                               200002970500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 516942                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730160                       # Number of bytes of host memory used
host_op_rate                                   877642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.91                       # Real time elapsed on the host
host_tick_rate                              934982215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110579396                       # Number of instructions simulated
sim_ops                                     187737269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200003                       # Number of seconds simulated
sim_ticks                                200002970500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           7776591                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   110579396                       # Number of instructions committed
system.cpu.committedOps                     187737269                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18385.523871                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 18385.523871                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   1204196657                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   1204196657                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        65497                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        65497                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18837.234019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18837.234019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17827.617490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17827.617490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     27092812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27092812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    841892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    841892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        44693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    795860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    795860500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44642                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45026.811594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45026.811594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44126.465684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44126.465684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9559290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9559290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1708767500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1708767500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        37950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1667142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1667142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37781                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37781                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30863.594013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30863.594013                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29882.466059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29882.466059                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     36652102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36652102                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   2550660000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2550660000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002250                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        82643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82643                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2463002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2463002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        82423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30863.594013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30863.594013                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29882.466059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18385.523871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24791.773641                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     36652102                       # number of overall hits
system.cpu.dcache.overall_hits::total        36652102                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   2550660000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2550660000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002250                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        82643                       # number of overall misses
system.cpu.dcache.overall_misses::total         82643                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2463002500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1204196657                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3667199157                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        65497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       147920                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     95962711                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       365254                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     96365104                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          438                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       5869168                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 146896                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          568                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            248.783275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         73617410                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   480.978622                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   542.586589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.469706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.529870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            147920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          73617410                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.565211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36800022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             16809                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       121103                       # number of writebacks
system.cpu.dcache.writebacks::total            121103                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    27137505                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     9597240                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           929                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18739.507667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18739.507667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17739.507667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17739.507667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1300222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1300222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1230838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1230838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69384                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18739.507667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18739.507667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17739.507667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17739.507667                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1300222000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1300222000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        69384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69384                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1230838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1230838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18739.507667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18739.507667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17739.507667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17739.507667                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    159602689                       # number of overall hits
system.cpu.icache.overall_hits::total       159602689                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1300222000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1300222000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        69384                       # number of overall misses
system.cpu.icache.overall_misses::total         69384                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1230838000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1230838000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68872                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           2301.280886                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        319413530                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.207349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             69384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         319413530                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.207349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159672073                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68872                       # number of writebacks
system.cpu.icache.writebacks::total             68872                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   159672073                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1463                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        400005941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               400005940.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             54232392                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45345396                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6805704                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               96307035                       # Number of float alu accesses
system.cpu.num_fp_insts                      96307035                       # number of float instructions
system.cpu.num_fp_register_reads            145839479                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            86555738                       # number of times the floating registers were written
system.cpu.num_func_calls                      485460                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             114944786                       # Number of integer alu accesses
system.cpu.num_int_insts                    114944786                       # number of integer instructions
system.cpu.num_int_register_reads           235929553                       # number of times the integer registers were read
system.cpu.num_int_register_writes           83749126                       # number of times the integer registers were written
system.cpu.num_load_insts                    26947465                       # Number of load instructions
system.cpu.num_mem_refs                      36536526                       # number of memory refs
system.cpu.num_store_insts                    9589061                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                956446      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                  84508922     45.01%     45.52% # Class of executed instruction
system.cpu.op_class::IntMult                  1071143      0.57%     46.09% # Class of executed instruction
system.cpu.op_class::IntDiv                      4095      0.00%     46.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                14896101      7.93%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                     544      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    18362      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                 14216088      7.57%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1105818      0.59%     62.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3935337      2.10%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMult                      36      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdShift                  23724      0.01%     64.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            11540282      6.15%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              639425      0.34%     70.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8692884      4.63%     75.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              155668      0.08%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9306064      4.96%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt             129790      0.07%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::MemRead                 11391471      6.07%     86.61% # Class of executed instruction
system.cpu.op_class::MemWrite                 3995511      2.13%     88.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead            15555994      8.29%     97.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5593550      2.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  187737269                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    200002970500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    82                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101726.708075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101726.708075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91726.708075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91726.708075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    442206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    442206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    398736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    398736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4347                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         37781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80868.605730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80868.605730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70868.605730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70868.605730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             20539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20539                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1394336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1394336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.456367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.456367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           17242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17242                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1221916500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1221916500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.456367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        17242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17242                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        44642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        65497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        110139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 134118.082061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 96336.897918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107659.368888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 124118.082061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86336.897918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97659.368888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        60599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            103145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    281111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    471858126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    752969626                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.046951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.074782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         4898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    260151500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    422878126                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    683029626                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.074782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         4898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6994                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68870                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68870                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68870                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68870                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       121103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       121103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121103                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            69384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        65497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               217304                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101726.708075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86640.190299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 96336.897918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90596.232936                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91726.708075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76640.190299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86336.897918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80596.232936                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                65037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                63085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        60599                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188721                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    442206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1675448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    471858126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2589512126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.062651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.234619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.074782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131535                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         4898                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28583                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    398736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1482068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    422878126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2303682126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.234619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.074782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         4898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28583                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           69384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        65497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              217304                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 101726.708075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86640.190299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 96336.897918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90596.232936                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91726.708075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76640.190299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86336.897918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80596.232936                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               65037                       # number of overall hits
system.l2.overall_hits::.cpu.data               63085                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        60599                       # number of overall hits
system.l2.overall_hits::total                  188721                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    442206000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1675448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    471858126                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2589512126                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.062651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.234619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.074782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131535                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4347                       # number of overall misses
system.l2.overall_misses::.cpu.data             19338                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         4898                       # number of overall misses
system.l2.overall_misses::total                 28583                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    398736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1482068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    422878126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2303682126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.234619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.074782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         4898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28583                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                            815                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         4549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22875                       # Occupied blocks per task id
system.l2.tags.avg_refs                     15.150894                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3493047                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      3817.790691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18600.949881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  4381.945397                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.116510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.567656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.133726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          4579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         23189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.139740                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.707672                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     28583                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3493047                       # Number of tag accesses
system.l2.tags.tagsinuse                 26800.685968                       # Cycle average of tags in use
system.l2.tags.total_refs                      433058                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 614                       # number of writebacks
system.l2.writebacks::total                       614                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    6850120.06                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39580.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      4898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20830.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         9.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1391019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1391019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1391019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6188068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      1567337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9146424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         196477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1391019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6188068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      1567337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9342901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         196477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               196477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         4137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    450.598985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   268.140559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.392728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          977     23.62%     23.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1072     25.91%     49.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274      6.62%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          208      5.03%     61.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          169      4.09%     65.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          128      3.09%     68.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      2.83%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          156      3.77%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1036     25.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4137                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1829248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1829312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                39296                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       278208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        278208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         278208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1237632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       313472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1829312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           39296                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        19338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         4898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50887.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35841.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     44302.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       278208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1237568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       313472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1391019.339885254391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6187748.096471397206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 1567336.721131349448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    221206228                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    693093698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    216995226                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 7819503981.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        37248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 186237.233911483345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4801175444500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               59891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                550                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         4898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                614                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.328629352750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     815.114286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.703819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3851.533390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           34     97.14%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   27271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     28583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28583                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       28583                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    24572                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  142910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  200002955500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1131295152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    595382652                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.628571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.603379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     68.57%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     31.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  614                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        614                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                72.80                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     447                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            389834970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 18878160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3490113420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            258.773595                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    105269500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     419120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 187348035000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3996813707                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     479883215                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7653849078                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             57358080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 10018800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1534763040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               105079380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         990799680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      45155738820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            51755487750                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         198998654035                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2839680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            232817640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10717140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1152836970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            246.866920                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     42623000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     143260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 195669250000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1233852382                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     385822989                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2528162129                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             23361600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5681115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       473800320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                98996100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         338666640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      47036904120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49374117255                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         199431015761                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 198360                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        57981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        57981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1868608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1868608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1868608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            33670859                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          150787659                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28583                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              11341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.membus.trans_dist::CleanEvict              201                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17242                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11341                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       442736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                650376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17217472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26065856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 200002970500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          430446849                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104083984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         221880499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     39296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           218119                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 218105     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218119                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       215768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       433072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             815                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            179523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       121717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37781                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       110139                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
