---
hide:
  - navigation
---

# ğŸš€ UVM & SystemVerilog Cookbook

<div align="center">

![UVM Banner](assets/images/uvm-banner.png){ width=80% }

**å·¥ä¸šçº§éªŒè¯å¹³å°å­¦ä¹ èµ„æº**

[å¿«é€Ÿå¼€å§‹](quick-start.md){ .md-button .md-button--primary }
[GitHub](https://github.com/jingzhoushii/uvm-sv-cookbook){ .md-button }
[åœ¨çº¿ä»¿çœŸ](https://eda-playground){ .md-button }

</div>

---

## ğŸ“š è¯¾ç¨‹ä½“ç³»

```mermaid
graph LR
    A[SV åŸºç¡€] --> B[UVM å…¥é—¨]
    B --> C[éªŒè¯æ–¹æ³•å­¦]
    C --> D[é¡¹ç›®å®æˆ˜]
    D --> E[å·¥ä¸šçº§å¹³å°]
```

### ğŸ¯ å­¦ä¹ è·¯å¾„

| è·¯å¾„ | å‘¨æœŸ | ç›®æ ‡ | é€‚åˆäººç¾¤ |
|------|------|------|----------|
| âš¡ Fast Track | 2 å‘¨ | å¿«é€Ÿå…¥é—¨ | ç´§æ€¥é¡¹ç›® |
| ğŸ› ï¸ Engineer | 4 å‘¨ | å·¥ç¨‹èƒ½åŠ› | è½¬å²—/é¢è¯• |
| ğŸ—ï¸ Architect | 6 å‘¨ | æ¶æ„è®¾è®¡ | èµ„æ·±å·¥ç¨‹å¸ˆ |

---

## âœ¨ æ ¸å¿ƒç‰¹æ€§

- âœ… **å·¥ä¸šçº§éªŒè¯å¹³å°** - Mini SoC å®Œæ•´å®ç°
- âœ… **å®Œæ•´æºç ** - 50+ SystemVerilog æ–‡ä»¶
- âœ… **åˆ†å±‚æ¶æ„** - Agent â†’ Environment â†’ Testbench
- âœ… **å¯äº¤äº’ç¤ºä¾‹** - åœ¨çº¿è¿è¡Œ + ä¿®æ”¹
- âœ… **å¯è§†åŒ–å›¾è¡¨** - Mermaid UML å›¾è§£

---

## ğŸ“¦ é¡¹ç›®ç»“æ„

```
uvm-sv-cookbook/
â”œâ”€â”€ 01-sv-fundamentals/      # SystemVerilog åŸºç¡€
â”œâ”€â”€ 02-uvm-phases/           # UVM é˜¶æ®µ
â”œâ”€â”€ 03-sequences/            # åºåˆ—è®¾è®¡
â”œâ”€â”€ 04-configuration/        # é…ç½®æœºåˆ¶
â”œâ”€â”€ 05-tlm-communication/    # TLM é€šä¿¡
â”œâ”€â”€ 06-register-verification/# å¯„å­˜å™¨éªŒè¯
â”œâ”€â”€ 07-testbench-architecture/# æµ‹è¯•å¹³å°æ¶æ„
â”œâ”€â”€ 08-coverage/             # è¦†ç›–ç‡
â”œâ”€â”€ 09-performance/         # æ€§èƒ½ä¼˜åŒ–
â”œâ”€â”€ 10-projects/            # é¡¹ç›®å®æˆ˜
â”‚   â””â”€â”€ mini_soc/           # Mini SoC å¹³å°
â”œâ”€â”€ projects/mini_soc/      # Mini SoC æºç 
â”œâ”€â”€ docs/                   # æ–‡æ¡£
â””â”€â”€ assets/                 # èµ„æºæ–‡ä»¶
```

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

```bash
# å…‹éš†é¡¹ç›®
git clone https://github.com/jingzhoushii/uvm-sv-cookbook.git
cd uvm-sv-cookbook

# è¿è¡Œç¤ºä¾‹
cd projects/mini_soc
make
python3 regress/run_industrial.py --mode nightly
```

---

## ğŸ“Š é¡¹ç›®ç»Ÿè®¡

- **SV æ–‡ä»¶**: 50+
- **æµ‹è¯•ç”¨ä¾‹**: 9+
- **å­¦ä¹ ç« èŠ‚**: 30+
- **ä»£ç è¡Œæ•°**: 10,000+

---

<div align="center">

**Made with â¤ï¸ for Verification Engineers**

</div>
