// Seed: 2712275594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  wand id_5
);
  assign id_0 = 1;
  assign id_0 = id_5;
  xor (id_1, id_2, id_7, id_3, id_4, id_5);
  wire id_7;
  assign id_0 = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
