<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="D_74LS138_TEST.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="D_74LS138_TEST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_74LS138_TEST.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="D_74LS138_TEST.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_74LS138_TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_TEST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_74LS138_TEST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="D_74LS138_TEST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_74LS138_TEST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="D_74LS138_TEST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="D_74LS138_TEST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="D_74LS138_TEST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_74LS138_TEST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="D_74LS138_TEST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_74LS138_TEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_74LS138_TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="D_74LS138_TEST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="D_74LS138_TEST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="D_74LS138_TEST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="D_74LS138_TEST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_74LS138_TEST.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="D_74LS138_TEST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_74LS138_TEST.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_74LS138_TEST_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_TEST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_74LS138_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_74LS138_TEST_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_74LS138_TEST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_74LS138_TEST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_74LS138_TEST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="D_74LS138_TEST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_TEST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_TEST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="D_74LS138_TEST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="D_74LS138_TEST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_TEST_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_74LS138_TEST_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="D_74LS138_TEST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="D_74LS138_TEST_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_74LS138_TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="d_74ls138_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="d_74ls138_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="d_74ls138_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542421373" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542421373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542421373" xil_pn:in_ck="3584992359597492627" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542421373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1542421373" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3672132088404239457" xil_pn:start_ts="1542421373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542421375" xil_pn:in_ck="-3859515706134964076" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3782116423976180371" xil_pn:start_ts="1542421373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.vf"/>
    </transform>
    <transform xil_pn:end_ts="1542421375" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7786863492246131458" xil_pn:start_ts="1542421375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542421375" xil_pn:in_ck="1354891984010315013" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542421375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="D_74LS138_TEST.vf"/>
    </transform>
    <transform xil_pn:end_ts="1542421378" xil_pn:in_ck="1354891984010315013" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5144164020928106456" xil_pn:start_ts="1542421375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_74LS138_TEST_beh.prj"/>
      <outfile xil_pn:name="D_74LS138_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542421379" xil_pn:in_ck="6517422635333198295" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4642574131448868325" xil_pn:start_ts="1542421378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1540280231" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1540280231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:in_ck="-3859515706134964076" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5422963541649535379" xil_pn:start_ts="1540280231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.vf"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7786863492246131458" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3672132088404239457" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280233" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5627119965520396216" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280242" xil_pn:in_ck="1354891984010315013" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="235042555829600326" xil_pn:start_ts="1540280233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_TEST.jhd"/>
      <outfile xil_pn:name="D_74LS138_TEST.lso"/>
      <outfile xil_pn:name="D_74LS138_TEST.ngc"/>
      <outfile xil_pn:name="D_74LS138_TEST.ngr"/>
      <outfile xil_pn:name="D_74LS138_TEST.prj"/>
      <outfile xil_pn:name="D_74LS138_TEST.stx"/>
      <outfile xil_pn:name="D_74LS138_TEST.syr"/>
      <outfile xil_pn:name="D_74LS138_TEST.xst"/>
      <outfile xil_pn:name="D_74LS138_TEST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540280375" xil_pn:in_ck="4254496590" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5953679368554874934" xil_pn:start_ts="1540280375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280382" xil_pn:in_ck="-3321134827494548068" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4125583514935882522" xil_pn:start_ts="1540280375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.bld"/>
      <outfile xil_pn:name="D_74LS138_TEST.ngd"/>
      <outfile xil_pn:name="D_74LS138_TEST_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540280404" xil_pn:in_ck="-3321134826203080099" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1540280382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_74LS138_TEST.pcf"/>
      <outfile xil_pn:name="D_74LS138_TEST_map.map"/>
      <outfile xil_pn:name="D_74LS138_TEST_map.mrp"/>
      <outfile xil_pn:name="D_74LS138_TEST_map.ncd"/>
      <outfile xil_pn:name="D_74LS138_TEST_map.ngm"/>
      <outfile xil_pn:name="D_74LS138_TEST_map.xrpt"/>
      <outfile xil_pn:name="D_74LS138_TEST_summary.xml"/>
      <outfile xil_pn:name="D_74LS138_TEST_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540280439" xil_pn:in_ck="-516363508992342090" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1540280404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.ncd"/>
      <outfile xil_pn:name="D_74LS138_TEST.pad"/>
      <outfile xil_pn:name="D_74LS138_TEST.par"/>
      <outfile xil_pn:name="D_74LS138_TEST.ptwx"/>
      <outfile xil_pn:name="D_74LS138_TEST.unroutes"/>
      <outfile xil_pn:name="D_74LS138_TEST.xpi"/>
      <outfile xil_pn:name="D_74LS138_TEST_pad.csv"/>
      <outfile xil_pn:name="D_74LS138_TEST_pad.txt"/>
      <outfile xil_pn:name="D_74LS138_TEST_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540280478" xil_pn:in_ck="-3859515706134969525" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1540280439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="d_74ls138_test.bgn"/>
      <outfile xil_pn:name="d_74ls138_test.bit"/>
      <outfile xil_pn:name="d_74ls138_test.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540280478" xil_pn:in_ck="3312786342842175989" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1540280478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540280439" xil_pn:in_ck="-3321134996676852007" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1540280426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138_TEST.twr"/>
      <outfile xil_pn:name="D_74LS138_TEST.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
