
21_I2C_ADXL345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c60  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000de8  08000df0  00001df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000de8  08000de8  00001df0  2**0
                  CONTENTS
  4 .ARM          00000000  08000de8  08000de8  00001df0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000de8  08000df0  00001df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000de8  08000de8  00001de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000dec  08000dec  00001dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001df0  2**0
                  CONTENTS
 10 .bss          00000048  20000000  20000000  00002000  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000048  20000048  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001df0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000007b4  00000000  00000000  00001e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000031b  00000000  00000000  000025d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b8  00000000  00000000  000028f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007b  00000000  00000000  000029a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000167e1  00000000  00000000  00002a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001575  00000000  00000000  00019204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e609  00000000  00000000  0001a779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00098d82  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000274  00000000  00000000  00098dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  0009903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000dd0 	.word	0x08000dd0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000dd0 	.word	0x08000dd0

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <adxl_read_address>:
uint8_t data_rec[6];

void adxl_read_address (uint8_t reg);
void adxl_write (uint8_t reg, char value);

void adxl_read_address (uint8_t reg){
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
	 I2C1_byteRead( DEVICE_ADDR, reg, &data);
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	4a04      	ldr	r2, [pc, #16]	@ (80007b4 <adxl_read_address+0x20>)
 80007a2:	4619      	mov	r1, r3
 80007a4:	2053      	movs	r0, #83	@ 0x53
 80007a6:	f000 f8e5 	bl	8000974 <I2C1_byteRead>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	2000001c 	.word	0x2000001c

080007b8 <adxl_write>:

void adxl_write (uint8_t reg, char value){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 80007c8:	79bb      	ldrb	r3, [r7, #6]
 80007ca:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite( DEVICE_ADDR, reg,1, data) ;
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	79f9      	ldrb	r1, [r7, #7]
 80007d2:	2201      	movs	r2, #1
 80007d4:	2053      	movs	r0, #83	@ 0x53
 80007d6:	f000 f9dd 	bl	8000b94 <I2C1_burstWrite>
}
 80007da:	bf00      	nop
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <adxl_read_values>:

void adxl_read_values (uint8_t reg){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6,(char *)data_rec);
 80007ee:	79f9      	ldrb	r1, [r7, #7]
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <adxl_read_values+0x20>)
 80007f2:	2206      	movs	r2, #6
 80007f4:	2053      	movs	r0, #83	@ 0x53
 80007f6:	f000 f931 	bl	8000a5c <I2C1_burstRead>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000020 	.word	0x20000020

08000808 <adxl_init>:


void adxl_init (void){
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	/*Enable I2C*/
	I2C1_init();
 800080c:	f000 f812 	bl	8000834 <I2C1_init>

	/*Read the DEVID, this should return 0xE5*/
	adxl_read_address(DEVID_R);
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff ffbf 	bl	8000794 <adxl_read_address>

	/*Set data format range to +-4g*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 8000816:	2101      	movs	r1, #1
 8000818:	2031      	movs	r0, #49	@ 0x31
 800081a:	f7ff ffcd 	bl	80007b8 <adxl_write>

	/*Reset all bits*/
	adxl_write (POWER_CTL_R, RESET);
 800081e:	2100      	movs	r1, #0
 8000820:	202d      	movs	r0, #45	@ 0x2d
 8000822:	f7ff ffc9 	bl	80007b8 <adxl_write>

	/*Configure power control measure bit*/
	adxl_write (POWER_CTL_R, SET_MEASURE_B);
 8000826:	2108      	movs	r1, #8
 8000828:	202d      	movs	r0, #45	@ 0x2d
 800082a:	f7ff ffc5 	bl	80007b8 <adxl_write>
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <I2C1_init>:
 * PB8 ---- SCL
 * PB9 ----- SDA
 * */

void I2C1_init(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	 RCC->AHB1ENR |=GPIOBEN;
 8000838:	4b4b      	ldr	r3, [pc, #300]	@ (8000968 <I2C1_init+0x134>)
 800083a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083c:	4a4a      	ldr	r2, [pc, #296]	@ (8000968 <I2C1_init+0x134>)
 800083e:	f043 0302 	orr.w	r3, r3, #2
 8000842:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PB8 and PB9 mode to alternate function*/
	GPIOB->MODER &=~(1U<<16);
 8000844:	4b49      	ldr	r3, [pc, #292]	@ (800096c <I2C1_init+0x138>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a48      	ldr	r2, [pc, #288]	@ (800096c <I2C1_init+0x138>)
 800084a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800084e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=(1U<<17);
 8000850:	4b46      	ldr	r3, [pc, #280]	@ (800096c <I2C1_init+0x138>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a45      	ldr	r2, [pc, #276]	@ (800096c <I2C1_init+0x138>)
 8000856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800085a:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &=~(1U<<18);
 800085c:	4b43      	ldr	r3, [pc, #268]	@ (800096c <I2C1_init+0x138>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a42      	ldr	r2, [pc, #264]	@ (800096c <I2C1_init+0x138>)
 8000862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000866:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=(1U<<19);
 8000868:	4b40      	ldr	r3, [pc, #256]	@ (800096c <I2C1_init+0x138>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a3f      	ldr	r2, [pc, #252]	@ (800096c <I2C1_init+0x138>)
 800086e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000872:	6013      	str	r3, [r2, #0]

	/*Set PB8 and PB9 output type to  open drain*/
	GPIOB->OTYPER |=(1U<<8);
 8000874:	4b3d      	ldr	r3, [pc, #244]	@ (800096c <I2C1_init+0x138>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	4a3c      	ldr	r2, [pc, #240]	@ (800096c <I2C1_init+0x138>)
 800087a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800087e:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |=(1U<<9);
 8000880:	4b3a      	ldr	r3, [pc, #232]	@ (800096c <I2C1_init+0x138>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	4a39      	ldr	r2, [pc, #228]	@ (800096c <I2C1_init+0x138>)
 8000886:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800088a:	6053      	str	r3, [r2, #4]

	/*Enable Pull-up for PB8 and PB9*/
	GPIOB->PUPDR |=(1U<<16);
 800088c:	4b37      	ldr	r3, [pc, #220]	@ (800096c <I2C1_init+0x138>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	4a36      	ldr	r2, [pc, #216]	@ (800096c <I2C1_init+0x138>)
 8000892:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000896:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~(1U<<17);
 8000898:	4b34      	ldr	r3, [pc, #208]	@ (800096c <I2C1_init+0x138>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a33      	ldr	r2, [pc, #204]	@ (800096c <I2C1_init+0x138>)
 800089e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80008a2:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |=(1U<<18);
 80008a4:	4b31      	ldr	r3, [pc, #196]	@ (800096c <I2C1_init+0x138>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	4a30      	ldr	r2, [pc, #192]	@ (800096c <I2C1_init+0x138>)
 80008aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008ae:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~(1U<<19);
 80008b0:	4b2e      	ldr	r3, [pc, #184]	@ (800096c <I2C1_init+0x138>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	4a2d      	ldr	r2, [pc, #180]	@ (800096c <I2C1_init+0x138>)
 80008b6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80008ba:	60d3      	str	r3, [r2, #12]

	/*Set PB8 and PB9 alternate function type to I2C (AF4)*/
	GPIOB->AFR[1] &=~(1U<<0);
 80008bc:	4b2b      	ldr	r3, [pc, #172]	@ (800096c <I2C1_init+0x138>)
 80008be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008c0:	4a2a      	ldr	r2, [pc, #168]	@ (800096c <I2C1_init+0x138>)
 80008c2:	f023 0301 	bic.w	r3, r3, #1
 80008c6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<1);
 80008c8:	4b28      	ldr	r3, [pc, #160]	@ (800096c <I2C1_init+0x138>)
 80008ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008cc:	4a27      	ldr	r2, [pc, #156]	@ (800096c <I2C1_init+0x138>)
 80008ce:	f023 0302 	bic.w	r3, r3, #2
 80008d2:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=(1U<<2);
 80008d4:	4b25      	ldr	r3, [pc, #148]	@ (800096c <I2C1_init+0x138>)
 80008d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008d8:	4a24      	ldr	r2, [pc, #144]	@ (800096c <I2C1_init+0x138>)
 80008da:	f043 0304 	orr.w	r3, r3, #4
 80008de:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<3);
 80008e0:	4b22      	ldr	r3, [pc, #136]	@ (800096c <I2C1_init+0x138>)
 80008e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008e4:	4a21      	ldr	r2, [pc, #132]	@ (800096c <I2C1_init+0x138>)
 80008e6:	f023 0308 	bic.w	r3, r3, #8
 80008ea:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->AFR[1] &=~(1U<<4);
 80008ec:	4b1f      	ldr	r3, [pc, #124]	@ (800096c <I2C1_init+0x138>)
 80008ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008f0:	4a1e      	ldr	r2, [pc, #120]	@ (800096c <I2C1_init+0x138>)
 80008f2:	f023 0310 	bic.w	r3, r3, #16
 80008f6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<5);
 80008f8:	4b1c      	ldr	r3, [pc, #112]	@ (800096c <I2C1_init+0x138>)
 80008fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008fc:	4a1b      	ldr	r2, [pc, #108]	@ (800096c <I2C1_init+0x138>)
 80008fe:	f023 0320 	bic.w	r3, r3, #32
 8000902:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=(1U<<6);
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <I2C1_init+0x138>)
 8000906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000908:	4a18      	ldr	r2, [pc, #96]	@ (800096c <I2C1_init+0x138>)
 800090a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800090e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<7);
 8000910:	4b16      	ldr	r3, [pc, #88]	@ (800096c <I2C1_init+0x138>)
 8000912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000914:	4a15      	ldr	r2, [pc, #84]	@ (800096c <I2C1_init+0x138>)
 8000916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800091a:	6253      	str	r3, [r2, #36]	@ 0x24


	/*Enable clock access to I2C1*/
	 RCC->APB1ENR |= I2C1EN;
 800091c:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <I2C1_init+0x134>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000920:	4a11      	ldr	r2, [pc, #68]	@ (8000968 <I2C1_init+0x134>)
 8000922:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000926:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Enter reset mode  */
	I2C1->CR1 |= (1U<<15);
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <I2C1_init+0x13c>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a10      	ldr	r2, [pc, #64]	@ (8000970 <I2C1_init+0x13c>)
 800092e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000932:	6013      	str	r3, [r2, #0]

	/*Come out of reset mode  */
	I2C1->CR1 &=~(1U<<15);
 8000934:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <I2C1_init+0x13c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a0d      	ldr	r2, [pc, #52]	@ (8000970 <I2C1_init+0x13c>)
 800093a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800093e:	6013      	str	r3, [r2, #0]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 = (1U<<4);   //16 Mhz
 8000940:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <I2C1_init+0x13c>)
 8000942:	2210      	movs	r2, #16
 8000944:	605a      	str	r2, [r3, #4]

	/*Set I2C to standard mode, 100kHz clock */
	I2C1->CCR = I2C_100KHZ;
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <I2C1_init+0x13c>)
 8000948:	2250      	movs	r2, #80	@ 0x50
 800094a:	61da      	str	r2, [r3, #28]

	/*Set rise time */
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 800094c:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <I2C1_init+0x13c>)
 800094e:	2211      	movs	r2, #17
 8000950:	621a      	str	r2, [r3, #32]

	/*Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 8000952:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <I2C1_init+0x13c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a06      	ldr	r2, [pc, #24]	@ (8000970 <I2C1_init+0x13c>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6013      	str	r3, [r2, #0]


}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	40023800 	.word	0x40023800
 800096c:	40020400 	.word	0x40020400
 8000970:	40005400 	.word	0x40005400

08000974 <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data) {
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	603a      	str	r2, [r7, #0]
 800097e:	71fb      	strb	r3, [r7, #7]
 8000980:	460b      	mov	r3, r1
 8000982:	71bb      	strb	r3, [r7, #6]

      volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8000984:	bf00      	nop
 8000986:	4b34      	ldr	r3, [pc, #208]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	2b00      	cmp	r3, #0
 8000990:	d1f9      	bne.n	8000986 <I2C1_byteRead+0x12>

	  /* Generate start */
	  I2C1->CR1 |= CR1_START;
 8000992:	4b31      	ldr	r3, [pc, #196]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a30      	ldr	r2, [pc, #192]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800099c:	6013      	str	r3, [r2, #0]

	  /* Wait until start flag is set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 800099e:	bf00      	nop
 80009a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009a2:	695b      	ldr	r3, [r3, #20]
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d0f9      	beq.n	80009a0 <I2C1_byteRead+0x2c>

	  /* Transmit slave address + Write */
	   I2C1->DR = saddr << 1;
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	4a2a      	ldr	r2, [pc, #168]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	6113      	str	r3, [r2, #16]

	  /* Wait until addr flag is set */
	   while (!(I2C1->SR1 & (SR1_ADDR))){}
 80009b4:	bf00      	nop
 80009b6:	4b28      	ldr	r3, [pc, #160]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	f003 0302 	and.w	r3, r3, #2
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0f9      	beq.n	80009b6 <I2C1_byteRead+0x42>

	  /* Clear addr flag */
	  tmp = I2C1->SR2;
 80009c2:	4b25      	ldr	r3, [pc, #148]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009c4:	699b      	ldr	r3, [r3, #24]
 80009c6:	60fb      	str	r3, [r7, #12]

      /* Send memory address */
      I2C1->DR = maddr;
 80009c8:	4a23      	ldr	r2, [pc, #140]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009ca:	79bb      	ldrb	r3, [r7, #6]
 80009cc:	6113      	str	r3, [r2, #16]

      /*Wait until transmitter empty */
     while (!(I2C1->SR1 & SR1_TXE)){}
 80009ce:	bf00      	nop
 80009d0:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009d2:	695b      	ldr	r3, [r3, #20]
 80009d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d0f9      	beq.n	80009d0 <I2C1_byteRead+0x5c>

     /*Generate restart */
      I2C1->CR1 |= CR1_START;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a1d      	ldr	r2, [pc, #116]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009e6:	6013      	str	r3, [r2, #0]

      /* Wait until start flag is set */
     while (!(I2C1->SR1 & SR1_SB)){}
 80009e8:	bf00      	nop
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <I2C1_byteRead+0xe4>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d0f9      	beq.n	80009ea <I2C1_byteRead+0x76>

     /* Transmit slave address + Read */
     I2C1->DR = saddr << 1 | 1;
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	f043 0201 	orr.w	r2, r3, #1
 80009fe:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a00:	611a      	str	r2, [r3, #16]

     /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000a02:	bf00      	nop
 8000a04:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d0f9      	beq.n	8000a04 <I2C1_byteRead+0x90>

    /* Disable Acknowledge */
    I2C1->CR1 &= ~CR1_ACK;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a10      	ldr	r2, [pc, #64]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000a1a:	6013      	str	r3, [r2, #0]

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	60fb      	str	r3, [r7, #12]

    /* Generate stop after data received */
     I2C1->CR1 |= CR1_STOP;
 8000a22:	4b0d      	ldr	r3, [pc, #52]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a0c      	ldr	r2, [pc, #48]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a2c:	6013      	str	r3, [r2, #0]

    /* Wait until RXNE flag is set */
    while (!(I2C1->SR1 & SR1_RXNE)){}
 8000a2e:	bf00      	nop
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a32:	695b      	ldr	r3, [r3, #20]
 8000a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d0f9      	beq.n	8000a30 <I2C1_byteRead+0xbc>

    /* Read data from DR */
      *data++ = I2C1->DR;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <I2C1_byteRead+0xe4>)
 8000a3e:	6919      	ldr	r1, [r3, #16]
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	1c5a      	adds	r2, r3, #1
 8000a44:	603a      	str	r2, [r7, #0]
 8000a46:	b2ca      	uxtb	r2, r1
 8000a48:	701a      	strb	r2, [r3, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	40005400 	.word	0x40005400

08000a5c <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data) {
 8000a5c:	b480      	push	{r7}
 8000a5e:	b087      	sub	sp, #28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60ba      	str	r2, [r7, #8]
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4603      	mov	r3, r0
 8000a68:	73fb      	strb	r3, [r7, #15]
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	73bb      	strb	r3, [r7, #14]

	volatile int tmp;

	 /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8000a6e:	bf00      	nop
 8000a70:	4b47      	ldr	r3, [pc, #284]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	f003 0302 	and.w	r3, r3, #2
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d1f9      	bne.n	8000a70 <I2C1_burstRead+0x14>

      /* Generate start */
    I2C1->CR1 |= CR1_START;
 8000a7c:	4b44      	ldr	r3, [pc, #272]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a43      	ldr	r2, [pc, #268]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000a82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a86:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
     while (!(I2C1->SR1 & SR1_SB)){}
 8000a88:	bf00      	nop
 8000a8a:	4b41      	ldr	r3, [pc, #260]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d0f9      	beq.n	8000a8a <I2C1_burstRead+0x2e>

     /* Transmit slave address + Write */
     I2C1->DR = saddr << 1;
 8000a96:	7bfb      	ldrb	r3, [r7, #15]
 8000a98:	4a3d      	ldr	r2, [pc, #244]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	6113      	str	r3, [r2, #16]

     /* Wait until addr flag is set */
    while (!(I2C1->SR1 & SR1_ADDR)){}
 8000a9e:	bf00      	nop
 8000aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000aa2:	695b      	ldr	r3, [r3, #20]
 8000aa4:	f003 0302 	and.w	r3, r3, #2
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d0f9      	beq.n	8000aa0 <I2C1_burstRead+0x44>

    /* Clear addr flag */
     tmp = I2C1->SR2;
 8000aac:	4b38      	ldr	r3, [pc, #224]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000aae:	699b      	ldr	r3, [r3, #24]
 8000ab0:	617b      	str	r3, [r7, #20]

     /* Wait until transmitter empty */
    while (!(I2C1->SR1 & SR1_TXE)){}
 8000ab2:	bf00      	nop
 8000ab4:	4b36      	ldr	r3, [pc, #216]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000ab6:	695b      	ldr	r3, [r3, #20]
 8000ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d0f9      	beq.n	8000ab4 <I2C1_burstRead+0x58>

    /*Send memory address */
    I2C1->DR = maddr;
 8000ac0:	4a33      	ldr	r2, [pc, #204]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000ac2:	7bbb      	ldrb	r3, [r7, #14]
 8000ac4:	6113      	str	r3, [r2, #16]

    /*Wait until transmitter empty */
    while (!(I2C1->SR1 & SR1_TXE)){}
 8000ac6:	bf00      	nop
 8000ac8:	4b31      	ldr	r3, [pc, #196]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000aca:	695b      	ldr	r3, [r3, #20]
 8000acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d0f9      	beq.n	8000ac8 <I2C1_burstRead+0x6c>

    /*Generate restart */
    I2C1->CR1 |= CR1_START;
 8000ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000ada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ade:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
    while (!(I2C1->SR1 & SR1_SB)){}
 8000ae0:	bf00      	nop
 8000ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000ae4:	695b      	ldr	r3, [r3, #20]
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0f9      	beq.n	8000ae2 <I2C1_burstRead+0x86>

    /* Transmit slave address + Read */
    I2C1->DR = saddr << 1 | 1;
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	f043 0201 	orr.w	r2, r3, #1
 8000af6:	4b26      	ldr	r3, [pc, #152]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000af8:	611a      	str	r2, [r3, #16]

    /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000afa:	bf00      	nop
 8000afc:	4b24      	ldr	r3, [pc, #144]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000afe:	695b      	ldr	r3, [r3, #20]
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d0f9      	beq.n	8000afc <I2C1_burstRead+0xa0>

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000b08:	4b21      	ldr	r3, [pc, #132]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	617b      	str	r3, [r7, #20]

    /* Enable Acknowledge */
      I2C1->CR1 |=  CR1_ACK;
 8000b0e:	4b20      	ldr	r3, [pc, #128]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a1f      	ldr	r2, [pc, #124]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b14:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b18:	6013      	str	r3, [r2, #0]

    while(n > 0U)
 8000b1a:	e02e      	b.n	8000b7a <I2C1_burstRead+0x11e>
    {
    	/*if one byte*/
    	if(n == 1U)
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d11a      	bne.n	8000b58 <I2C1_burstRead+0xfc>
    	{
    		/* Disable Acknowledge */
    	    I2C1->CR1 &= ~CR1_ACK;
 8000b22:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a1a      	ldr	r2, [pc, #104]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000b2c:	6013      	str	r3, [r2, #0]

    	    /* Generate Stop */
    	    I2C1->CR1 |= CR1_STOP;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b38:	6013      	str	r3, [r2, #0]

 			/* Wait for RXNE flag set */
            while (!(I2C1->SR1 & SR1_RXNE)){}
 8000b3a:	bf00      	nop
 8000b3c:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b3e:	695b      	ldr	r3, [r3, #20]
 8000b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0f9      	beq.n	8000b3c <I2C1_burstRead+0xe0>

            /* Read data from DR */
            *data++ = I2C1->DR;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b4a:	6919      	ldr	r1, [r3, #16]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	1c5a      	adds	r2, r3, #1
 8000b50:	607a      	str	r2, [r7, #4]
 8000b52:	b2ca      	uxtb	r2, r1
 8000b54:	701a      	strb	r2, [r3, #0]
            break;
 8000b56:	e014      	b.n	8000b82 <I2C1_burstRead+0x126>
    	}
    	else
    	{
       	 /* Wait until RXNE flag is set */
           while (!(I2C1->SR1 & SR1_RXNE)){}
 8000b58:	bf00      	nop
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b5c:	695b      	ldr	r3, [r3, #20]
 8000b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f9      	beq.n	8000b5a <I2C1_burstRead+0xfe>

           /* Read data from DR */
           (*data++) = I2C1->DR;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <I2C1_burstRead+0x134>)
 8000b68:	6919      	ldr	r1, [r3, #16]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	1c5a      	adds	r2, r3, #1
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	b2ca      	uxtb	r2, r1
 8000b72:	701a      	strb	r2, [r3, #0]

           n--;
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	60bb      	str	r3, [r7, #8]
    while(n > 0U)
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d1cd      	bne.n	8000b1c <I2C1_burstRead+0xc0>
    	}
    }

}
 8000b80:	bf00      	nop
 8000b82:	bf00      	nop
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40005400 	.word	0x40005400

08000b94 <I2C1_burstWrite>:


void I2C1_burstWrite(char saddr, char maddr, int n, char* data) {
 8000b94:	b480      	push	{r7}
 8000b96:	b087      	sub	sp, #28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60ba      	str	r2, [r7, #8]
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	73fb      	strb	r3, [r7, #15]
 8000ba2:	460b      	mov	r3, r1
 8000ba4:	73bb      	strb	r3, [r7, #14]

	volatile int tmp;

	 /* Wait until bus not busy */
	 while (I2C1->SR2 & (SR2_BUSY)){}
 8000ba6:	bf00      	nop
 8000ba8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0302 	and.w	r3, r3, #2
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1f9      	bne.n	8000ba8 <I2C1_burstWrite+0x14>

     /* Generate start */
    I2C1->CR1 |= CR1_START;
 8000bb4:	4b27      	ldr	r3, [pc, #156]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a26      	ldr	r2, [pc, #152]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bbe:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
    while (!(I2C1->SR1 & (SR1_SB))){}
 8000bc0:	bf00      	nop
 8000bc2:	4b24      	ldr	r3, [pc, #144]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bc4:	695b      	ldr	r3, [r3, #20]
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d0f9      	beq.n	8000bc2 <I2C1_burstWrite+0x2e>

    /* Transmit slave address */
    I2C1->DR = saddr << 1;
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	4a20      	ldr	r2, [pc, #128]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	6113      	str	r3, [r2, #16]

    /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000bd6:	bf00      	nop
 8000bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bda:	695b      	ldr	r3, [r3, #20]
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0f9      	beq.n	8000bd8 <I2C1_burstWrite+0x44>

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000be4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000be6:	699b      	ldr	r3, [r3, #24]
 8000be8:	613b      	str	r3, [r7, #16]

    /* Wait until data register empty */
    while (!(I2C1->SR1 & (SR1_TXE))){}
 8000bea:	bf00      	nop
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d0f9      	beq.n	8000bec <I2C1_burstWrite+0x58>

    /* Send memory address */
    I2C1->DR = maddr;
 8000bf8:	4a16      	ldr	r2, [pc, #88]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000bfa:	7bbb      	ldrb	r3, [r7, #14]
 8000bfc:	6113      	str	r3, [r2, #16]

    for (int i = 0; i < n; i++) {
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	e00f      	b.n	8000c24 <I2C1_burstWrite+0x90>

     /* Wait until data register empty */
        while (!(I2C1->SR1 & (SR1_TXE))){}
 8000c04:	bf00      	nop
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000c08:	695b      	ldr	r3, [r3, #20]
 8000c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0f9      	beq.n	8000c06 <I2C1_burstWrite+0x72>

      /* Transmit memory address */
      I2C1->DR = *data++;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	607a      	str	r2, [r7, #4]
 8000c18:	781a      	ldrb	r2, [r3, #0]
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000c1c:	611a      	str	r2, [r3, #16]
    for (int i = 0; i < n; i++) {
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3301      	adds	r3, #1
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	697a      	ldr	r2, [r7, #20]
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	dbeb      	blt.n	8000c04 <I2C1_burstWrite+0x70>
    }

    /* Wait until transfer finished */
    while (!(I2C1->SR1 & (SR1_BTF))){}
 8000c2c:	bf00      	nop
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f003 0304 	and.w	r3, r3, #4
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d0f9      	beq.n	8000c2e <I2C1_burstWrite+0x9a>

    /* Generate stop */
   I2C1->CR1 |= CR1_STOP;
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <I2C1_burstWrite+0xc0>)
 8000c40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c44:	6013      	str	r3, [r2, #0]
}
 8000c46:	bf00      	nop
 8000c48:	371c      	adds	r7, #28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40005400 	.word	0x40005400

08000c58 <main>:
double xg, yg, zg;

extern uint8_t data_rec[6];

int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0


	adxl_init();
 8000c5c:	f7ff fdd4 	bl	8000808 <adxl_init>


	while(1)
	{
		adxl_read_values (DATA_START_ADDR);
 8000c60:	2032      	movs	r0, #50	@ 0x32
 8000c62:	f7ff fdbf 	bl	80007e4 <adxl_read_values>

		 x = ((data_rec[1]<<8)|data_rec[0]);
 8000c66:	4b2c      	ldr	r3, [pc, #176]	@ (8000d18 <main+0xc0>)
 8000c68:	785b      	ldrb	r3, [r3, #1]
 8000c6a:	021b      	lsls	r3, r3, #8
 8000c6c:	b21a      	sxth	r2, r3
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d18 <main+0xc0>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b21b      	sxth	r3, r3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21a      	sxth	r2, r3
 8000c78:	4b28      	ldr	r3, [pc, #160]	@ (8000d1c <main+0xc4>)
 8000c7a:	801a      	strh	r2, [r3, #0]
		 y = ((data_rec[3]<<8)|data_rec[2]);
 8000c7c:	4b26      	ldr	r3, [pc, #152]	@ (8000d18 <main+0xc0>)
 8000c7e:	78db      	ldrb	r3, [r3, #3]
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	b21a      	sxth	r2, r3
 8000c84:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <main+0xc0>)
 8000c86:	789b      	ldrb	r3, [r3, #2]
 8000c88:	b21b      	sxth	r3, r3
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	b21a      	sxth	r2, r3
 8000c8e:	4b24      	ldr	r3, [pc, #144]	@ (8000d20 <main+0xc8>)
 8000c90:	801a      	strh	r2, [r3, #0]
		 z = ((data_rec[5]<<8)|data_rec[4]);
 8000c92:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <main+0xc0>)
 8000c94:	795b      	ldrb	r3, [r3, #5]
 8000c96:	021b      	lsls	r3, r3, #8
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <main+0xc0>)
 8000c9c:	791b      	ldrb	r3, [r3, #4]
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d24 <main+0xcc>)
 8000ca6:	801a      	strh	r2, [r3, #0]

		xg = (x * 0.0078);
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <main+0xc4>)
 8000caa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fd06 	bl	80006c0 <__aeabi_i2d>
 8000cb4:	a316      	add	r3, pc, #88	@ (adr r3, 8000d10 <main+0xb8>)
 8000cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cba:	f7ff fa85 	bl	80001c8 <__aeabi_dmul>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	4919      	ldr	r1, [pc, #100]	@ (8000d28 <main+0xd0>)
 8000cc4:	e9c1 2300 	strd	r2, r3, [r1]
		yg = (y * 0.0078);
 8000cc8:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <main+0xc8>)
 8000cca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fcf6 	bl	80006c0 <__aeabi_i2d>
 8000cd4:	a30e      	add	r3, pc, #56	@ (adr r3, 8000d10 <main+0xb8>)
 8000cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cda:	f7ff fa75 	bl	80001c8 <__aeabi_dmul>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	4912      	ldr	r1, [pc, #72]	@ (8000d2c <main+0xd4>)
 8000ce4:	e9c1 2300 	strd	r2, r3, [r1]
		zg = (z * 0.0078);
 8000ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <main+0xcc>)
 8000cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fce6 	bl	80006c0 <__aeabi_i2d>
 8000cf4:	a306      	add	r3, pc, #24	@ (adr r3, 8000d10 <main+0xb8>)
 8000cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cfa:	f7ff fa65 	bl	80001c8 <__aeabi_dmul>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	460b      	mov	r3, r1
 8000d02:	490b      	ldr	r1, [pc, #44]	@ (8000d30 <main+0xd8>)
 8000d04:	e9c1 2300 	strd	r2, r3, [r1]
		adxl_read_values (DATA_START_ADDR);
 8000d08:	bf00      	nop
 8000d0a:	e7a9      	b.n	8000c60 <main+0x8>
 8000d0c:	f3af 8000 	nop.w
 8000d10:	8e8a71de 	.word	0x8e8a71de
 8000d14:	3f7ff2e4 	.word	0x3f7ff2e4
 8000d18:	20000020 	.word	0x20000020
 8000d1c:	20000026 	.word	0x20000026
 8000d20:	20000028 	.word	0x20000028
 8000d24:	2000002a 	.word	0x2000002a
 8000d28:	20000030 	.word	0x20000030
 8000d2c:	20000038 	.word	0x20000038
 8000d30:	20000040 	.word	0x20000040

08000d34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d34:	480d      	ldr	r0, [pc, #52]	@ (8000d6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d36:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d38:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d3c:	480c      	ldr	r0, [pc, #48]	@ (8000d70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d3e:	490d      	ldr	r1, [pc, #52]	@ (8000d74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d40:	4a0d      	ldr	r2, [pc, #52]	@ (8000d78 <LoopForever+0xe>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d44:	e002      	b.n	8000d4c <LoopCopyDataInit>

08000d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4a:	3304      	adds	r3, #4

08000d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d50:	d3f9      	bcc.n	8000d46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d52:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d54:	4c0a      	ldr	r4, [pc, #40]	@ (8000d80 <LoopForever+0x16>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d58:	e001      	b.n	8000d5e <LoopFillZerobss>

08000d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d5c:	3204      	adds	r2, #4

08000d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d60:	d3fb      	bcc.n	8000d5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d62:	f000 f811 	bl	8000d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d66:	f7ff ff77 	bl	8000c58 <main>

08000d6a <LoopForever>:

LoopForever:
  b LoopForever
 8000d6a:	e7fe      	b.n	8000d6a <LoopForever>
  ldr   r0, =_estack
 8000d6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d74:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000d78:	08000df0 	.word	0x08000df0
  ldr r2, =_sbss
 8000d7c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000d80:	20000048 	.word	0x20000048

08000d84 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d84:	e7fe      	b.n	8000d84 <ADC_IRQHandler>
	...

08000d88 <__libc_init_array>:
 8000d88:	b570      	push	{r4, r5, r6, lr}
 8000d8a:	4d0d      	ldr	r5, [pc, #52]	@ (8000dc0 <__libc_init_array+0x38>)
 8000d8c:	4c0d      	ldr	r4, [pc, #52]	@ (8000dc4 <__libc_init_array+0x3c>)
 8000d8e:	1b64      	subs	r4, r4, r5
 8000d90:	10a4      	asrs	r4, r4, #2
 8000d92:	2600      	movs	r6, #0
 8000d94:	42a6      	cmp	r6, r4
 8000d96:	d109      	bne.n	8000dac <__libc_init_array+0x24>
 8000d98:	4d0b      	ldr	r5, [pc, #44]	@ (8000dc8 <__libc_init_array+0x40>)
 8000d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8000dcc <__libc_init_array+0x44>)
 8000d9c:	f000 f818 	bl	8000dd0 <_init>
 8000da0:	1b64      	subs	r4, r4, r5
 8000da2:	10a4      	asrs	r4, r4, #2
 8000da4:	2600      	movs	r6, #0
 8000da6:	42a6      	cmp	r6, r4
 8000da8:	d105      	bne.n	8000db6 <__libc_init_array+0x2e>
 8000daa:	bd70      	pop	{r4, r5, r6, pc}
 8000dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8000db0:	4798      	blx	r3
 8000db2:	3601      	adds	r6, #1
 8000db4:	e7ee      	b.n	8000d94 <__libc_init_array+0xc>
 8000db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dba:	4798      	blx	r3
 8000dbc:	3601      	adds	r6, #1
 8000dbe:	e7f2      	b.n	8000da6 <__libc_init_array+0x1e>
 8000dc0:	08000de8 	.word	0x08000de8
 8000dc4:	08000de8 	.word	0x08000de8
 8000dc8:	08000de8 	.word	0x08000de8
 8000dcc:	08000dec 	.word	0x08000dec

08000dd0 <_init>:
 8000dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dd2:	bf00      	nop
 8000dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dd6:	bc08      	pop	{r3}
 8000dd8:	469e      	mov	lr, r3
 8000dda:	4770      	bx	lr

08000ddc <_fini>:
 8000ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dde:	bf00      	nop
 8000de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000de2:	bc08      	pop	{r3}
 8000de4:	469e      	mov	lr, r3
 8000de6:	4770      	bx	lr
