DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=6
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.16.tar.gz https://github.com/YosysHQ/abc/archive/00b674d5b3ccefc7f2abcbf5b650fc14298ac549.tar.gz -> abc-00b674d5b3ccefc7f2abcbf5b650fc14298ac549.tar.gz
_md5_=297a526f423212b127d916b3d5997bcd
