# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     May 6 2018 12:49:45

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for inthosc/CLKHF
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (inthosc/CLKHF:R vs. inthosc/CLKHF:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: RGB0
			6.2.2::Path details for port: RGB1
			6.2.3::Path details for port: RGB2
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: RGB0
			6.5.2::Path details for port: RGB1
			6.5.3::Path details for port: RGB2
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: inthosc/CLKHF  | Frequency: 50.17 MHz  | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
inthosc/CLKHF  inthosc/CLKHF  20833.3          900         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port     Clock to Out  Clock Reference:Phase  
---------  -------------  ------------  ---------------------  
RGB0       inthosc/CLKHF  143955        inthosc/CLKHF:R        
RGB1       inthosc/CLKHF  143955        inthosc/CLKHF:R        
RGB2       inthosc/CLKHF  144392        inthosc/CLKHF:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port     Minimum Clock to Out  Clock Reference:Phase  
---------  -------------  --------------------  ---------------------  
RGB0       inthosc/CLKHF  103784                inthosc/CLKHF:R        
RGB1       inthosc/CLKHF  103784                inthosc/CLKHF:R        
RGB2       inthosc/CLKHF  104235                inthosc/CLKHF:R        


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for inthosc/CLKHF
*******************************************
Clock: inthosc/CLKHF
Frequency: 50.17 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : pwm_r_LC_3_28_4/in3
Capture Clock    : pwm_r_LC_3_28_4/clk
Setup Constraint : 20833p
Path slack       : 900p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               17814
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   20344
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout                           LogicCell40_SEQ_MODE_1000   1391              2530    900  RISE      11
I__1086/I                                        LocalMux                       0              2530    900  RISE       1
I__1086/O                                        LocalMux                    1099              3629    900  RISE       1
I__1090/I                                        InMux                          0              3629    900  RISE       1
I__1090/O                                        InMux                        662              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/in1                     LogicCell40_SEQ_MODE_0000      0              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/carryout                LogicCell40_SEQ_MODE_0000    675              4967    900  RISE       2
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4967    900  RISE       1
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryout  LogicCell40_SEQ_MODE_0000    278              5245    900  RISE       2
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryin   LogicCell40_SEQ_MODE_0000      0              5245    900  RISE       1
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryout  LogicCell40_SEQ_MODE_0000    278              5523    900  RISE       2
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryin   LogicCell40_SEQ_MODE_0000      0              5523    900  RISE       1
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryout  LogicCell40_SEQ_MODE_0000    278              5801    900  RISE       2
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryin   LogicCell40_SEQ_MODE_0000      0              5801    900  RISE       1
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryout  LogicCell40_SEQ_MODE_0000    278              6079    900  RISE       2
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryin   LogicCell40_SEQ_MODE_0000      0              6079    900  RISE       1
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryout  LogicCell40_SEQ_MODE_0000    278              6357    900  RISE       2
I__267/I                                         InMux                          0              6357    900  RISE       1
I__267/O                                         InMux                        662              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/in3       LogicCell40_SEQ_MODE_0000      0              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/lcout     LogicCell40_SEQ_MODE_0000    861              7880    900  RISE       3
I__1019/I                                        LocalMux                       0              7880    900  RISE       1
I__1019/O                                        LocalMux                    1099              8980    900  RISE       1
I__1022/I                                        InMux                          0              8980    900  RISE       1
I__1022/O                                        InMux                        662              9642    900  RISE       1
I__1025/I                                        CascadeMux                     0              9642    900  RISE       1
I__1025/O                                        CascadeMux                     0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/in2       LogicCell40_SEQ_MODE_0000      0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_0000    609             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout                  ICE_CARRY_IN_MUX             556             10808    900  RISE       2
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             10808    900  RISE       1
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_0000    278             11086    900  RISE       2
I__387/I                                         InMux                          0             11086    900  RISE       1
I__387/O                                         InMux                        662             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/in3       LogicCell40_SEQ_MODE_0000      0             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/lcout     LogicCell40_SEQ_MODE_0000    861             12609    900  RISE       1
I__448/I                                         Odrv4                          0             12609    900  RISE       1
I__448/O                                         Odrv4                        596             13205    900  RISE       1
I__449/I                                         LocalMux                       0             13205    900  RISE       1
I__449/O                                         LocalMux                    1099             14304    900  RISE       1
I__450/I                                         InMux                          0             14304    900  RISE       1
I__450/O                                         InMux                        662             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/in3              LogicCell40_SEQ_MODE_0000      0             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/ltout            LogicCell40_SEQ_MODE_0000    609             15576    900  FALL       1
I__447/I                                         CascadeMux                     0             15576    900  FALL       1
I__447/O                                         CascadeMux                     0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/in2                LogicCell40_SEQ_MODE_0000      0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/lcout              LogicCell40_SEQ_MODE_0000   1179             16754    900  RISE       1
I__444/I                                         LocalMux                       0             16754    900  RISE       1
I__444/O                                         LocalMux                    1099             17854    900  RISE       1
I__445/I                                         InMux                          0             17854    900  RISE       1
I__445/O                                         InMux                        662             18516    900  RISE       1
I__446/I                                         CascadeMux                     0             18516    900  RISE       1
I__446/O                                         CascadeMux                     0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/in2                    LogicCell40_SEQ_MODE_0000      0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/carryout               LogicCell40_SEQ_MODE_0000    609             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryin               LogicCell40_SEQ_MODE_0000      0             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryout              LogicCell40_SEQ_MODE_0000    278             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryin               LogicCell40_SEQ_MODE_0000      0             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryout              LogicCell40_SEQ_MODE_0000    278             19681    900  RISE       1
I__455/I                                         InMux                          0             19681    900  RISE       1
I__455/O                                         InMux                        662             20344    900  RISE       1
pwm_r_LC_3_28_4/in3                              LogicCell40_SEQ_MODE_1000      0             20344    900  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (inthosc/CLKHF:R vs. inthosc/CLKHF:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : pwm_r_LC_3_28_4/in3
Capture Clock    : pwm_r_LC_3_28_4/clk
Setup Constraint : 20833p
Path slack       : 900p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               17814
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   20344
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout                           LogicCell40_SEQ_MODE_1000   1391              2530    900  RISE      11
I__1086/I                                        LocalMux                       0              2530    900  RISE       1
I__1086/O                                        LocalMux                    1099              3629    900  RISE       1
I__1090/I                                        InMux                          0              3629    900  RISE       1
I__1090/O                                        InMux                        662              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/in1                     LogicCell40_SEQ_MODE_0000      0              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/carryout                LogicCell40_SEQ_MODE_0000    675              4967    900  RISE       2
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4967    900  RISE       1
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryout  LogicCell40_SEQ_MODE_0000    278              5245    900  RISE       2
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryin   LogicCell40_SEQ_MODE_0000      0              5245    900  RISE       1
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryout  LogicCell40_SEQ_MODE_0000    278              5523    900  RISE       2
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryin   LogicCell40_SEQ_MODE_0000      0              5523    900  RISE       1
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryout  LogicCell40_SEQ_MODE_0000    278              5801    900  RISE       2
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryin   LogicCell40_SEQ_MODE_0000      0              5801    900  RISE       1
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryout  LogicCell40_SEQ_MODE_0000    278              6079    900  RISE       2
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryin   LogicCell40_SEQ_MODE_0000      0              6079    900  RISE       1
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryout  LogicCell40_SEQ_MODE_0000    278              6357    900  RISE       2
I__267/I                                         InMux                          0              6357    900  RISE       1
I__267/O                                         InMux                        662              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/in3       LogicCell40_SEQ_MODE_0000      0              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/lcout     LogicCell40_SEQ_MODE_0000    861              7880    900  RISE       3
I__1019/I                                        LocalMux                       0              7880    900  RISE       1
I__1019/O                                        LocalMux                    1099              8980    900  RISE       1
I__1022/I                                        InMux                          0              8980    900  RISE       1
I__1022/O                                        InMux                        662              9642    900  RISE       1
I__1025/I                                        CascadeMux                     0              9642    900  RISE       1
I__1025/O                                        CascadeMux                     0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/in2       LogicCell40_SEQ_MODE_0000      0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_0000    609             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout                  ICE_CARRY_IN_MUX             556             10808    900  RISE       2
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             10808    900  RISE       1
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_0000    278             11086    900  RISE       2
I__387/I                                         InMux                          0             11086    900  RISE       1
I__387/O                                         InMux                        662             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/in3       LogicCell40_SEQ_MODE_0000      0             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/lcout     LogicCell40_SEQ_MODE_0000    861             12609    900  RISE       1
I__448/I                                         Odrv4                          0             12609    900  RISE       1
I__448/O                                         Odrv4                        596             13205    900  RISE       1
I__449/I                                         LocalMux                       0             13205    900  RISE       1
I__449/O                                         LocalMux                    1099             14304    900  RISE       1
I__450/I                                         InMux                          0             14304    900  RISE       1
I__450/O                                         InMux                        662             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/in3              LogicCell40_SEQ_MODE_0000      0             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/ltout            LogicCell40_SEQ_MODE_0000    609             15576    900  FALL       1
I__447/I                                         CascadeMux                     0             15576    900  FALL       1
I__447/O                                         CascadeMux                     0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/in2                LogicCell40_SEQ_MODE_0000      0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/lcout              LogicCell40_SEQ_MODE_0000   1179             16754    900  RISE       1
I__444/I                                         LocalMux                       0             16754    900  RISE       1
I__444/O                                         LocalMux                    1099             17854    900  RISE       1
I__445/I                                         InMux                          0             17854    900  RISE       1
I__445/O                                         InMux                        662             18516    900  RISE       1
I__446/I                                         CascadeMux                     0             18516    900  RISE       1
I__446/O                                         CascadeMux                     0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/in2                    LogicCell40_SEQ_MODE_0000      0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/carryout               LogicCell40_SEQ_MODE_0000    609             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryin               LogicCell40_SEQ_MODE_0000      0             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryout              LogicCell40_SEQ_MODE_0000    278             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryin               LogicCell40_SEQ_MODE_0000      0             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryout              LogicCell40_SEQ_MODE_0000    278             19681    900  RISE       1
I__455/I                                         InMux                          0             19681    900  RISE       1
I__455/O                                         InMux                        662             20344    900  RISE       1
pwm_r_LC_3_28_4/in3                              LogicCell40_SEQ_MODE_1000      0             20344    900  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: RGB0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB0
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 143955


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            141425
---------------------------- ------
Clock To Out Delay           143955

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__552/I             ClkMux                     0      252                RISE  1       
I__552/O             ClkMux                     887    1139               RISE  1       
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay   cummulative delay  edge  Fanout  
---------------------  -------------------------  ------  -----------------  ----  ------  
pwm_g_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_1000  1391    2530               RISE  1       
I__374/I               Odrv4                      0       2530               RISE  1       
I__374/O               Odrv4                      596     3126               RISE  1       
I__375/I               LocalMux                   0       3126               RISE  1       
I__375/O               LocalMux                   1099    4225               RISE  1       
I__376/I               InMux                      0       4225               RISE  1       
I__376/O               InMux                      662     4887               RISE  1       
RGBA_DRIVER/RGB0PWM    SB_RGBA_DRV                0       4887               RISE  1       
RGBA_DRIVER/RGB0       SB_RGBA_DRV                139068  143955             FALL  0       
RGB0                   top                        0       143955             FALL  1       

6.2.2::Path details for port: RGB1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB1
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 143955


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            141425
---------------------------- ------
Clock To Out Delay           143955

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__554/I             ClkMux                     0      252                RISE  1       
I__554/O             ClkMux                     887    1139               RISE  1       
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay   cummulative delay  edge  Fanout  
---------------------  -------------------------  ------  -----------------  ----  ------  
pwm_b_LC_3_30_4/lcout  LogicCell40_SEQ_MODE_1000  1391    2530               RISE  1       
I__559/I               Odrv4                      0       2530               RISE  1       
I__559/O               Odrv4                      596     3126               RISE  1       
I__560/I               LocalMux                   0       3126               RISE  1       
I__560/O               LocalMux                   1099    4225               RISE  1       
I__561/I               InMux                      0       4225               RISE  1       
I__561/O               InMux                      662     4887               RISE  1       
RGBA_DRIVER/RGB1PWM    SB_RGBA_DRV                0       4887               RISE  1       
RGBA_DRIVER/RGB1       SB_RGBA_DRV                139068  143955             FALL  0       
RGB1                   top                        0       143955             FALL  1       

6.2.3::Path details for port: RGB2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB2
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 144392


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            141862
---------------------------- ------
Clock To Out Delay           144392

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__557/I             ClkMux                     0      252                RISE  1       
I__557/O             ClkMux                     887    1139               RISE  1       
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay   cummulative delay  edge  Fanout  
---------------------  -------------------------  ------  -----------------  ----  ------  
pwm_r_LC_3_28_4/lcout  LogicCell40_SEQ_MODE_1000  1391    2530               RISE  1       
I__451/I               Odrv4                      0       2530               RISE  1       
I__451/O               Odrv4                      596     3126               RISE  1       
I__452/I               Span4Mux_s2_v              0       3126               RISE  1       
I__452/O               Span4Mux_s2_v              437     3563               RISE  1       
I__453/I               LocalMux                   0       3563               RISE  1       
I__453/O               LocalMux                   1099    4662               RISE  1       
I__454/I               InMux                      0       4662               RISE  1       
I__454/O               InMux                      662     5324               RISE  1       
RGBA_DRIVER/RGB2PWM    SB_RGBA_DRV                0       5324               RISE  1       
RGBA_DRIVER/RGB2       SB_RGBA_DRV                139068  144392             FALL  0       
RGB2                   top                        0       144392             FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: RGB0      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB0
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 103784


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            101254
---------------------------- ------
Clock To Out Delay           103784

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__552/I             ClkMux                     0      252                RISE  1       
I__552/O             ClkMux                     887    1139               RISE  1       
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay  cummulative delay  edge  Fanout  
---------------------  -------------------------  -----  -----------------  ----  ------  
pwm_g_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_1000  1391   2530               FALL  1       
I__374/I               Odrv4                      0      2530               FALL  1       
I__374/O               Odrv4                      649    3179               FALL  1       
I__375/I               LocalMux                   0      3179               FALL  1       
I__375/O               LocalMux                   768    3947               FALL  1       
I__376/I               InMux                      0      3947               FALL  1       
I__376/O               InMux                      503    4450               FALL  1       
RGBA_DRIVER/RGB0PWM    SB_RGBA_DRV                0      4450               FALL  1       
RGBA_DRIVER/RGB0       SB_RGBA_DRV                99334  103784             RISE  0       
RGB0                   top                        0      103784             RISE  1       

6.5.2::Path details for port: RGB1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB1
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 103784


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            101254
---------------------------- ------
Clock To Out Delay           103784

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__554/I             ClkMux                     0      252                RISE  1       
I__554/O             ClkMux                     887    1139               RISE  1       
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay  cummulative delay  edge  Fanout  
---------------------  -------------------------  -----  -----------------  ----  ------  
pwm_b_LC_3_30_4/lcout  LogicCell40_SEQ_MODE_1000  1391   2530               FALL  1       
I__559/I               Odrv4                      0      2530               FALL  1       
I__559/O               Odrv4                      649    3179               FALL  1       
I__560/I               LocalMux                   0      3179               FALL  1       
I__560/O               LocalMux                   768    3947               FALL  1       
I__561/I               InMux                      0      3947               FALL  1       
I__561/O               InMux                      503    4450               FALL  1       
RGBA_DRIVER/RGB1PWM    SB_RGBA_DRV                0      4450               FALL  1       
RGBA_DRIVER/RGB1       SB_RGBA_DRV                99334  103784             RISE  0       
RGB1                   top                        0      103784             RISE  1       

6.5.3::Path details for port: RGB2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RGB2
Clock Port         : inthosc/CLKHF
Clock Reference    : inthosc/CLKHF:R
Clock to Out Delay : 104235


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            101705
---------------------------- ------
Clock To Out Delay           104235

Launch Clock Path
pin name             model name                 delay  cummulative delay  edge  Fanout  
-------------------  -------------------------  -----  -----------------  ----  ------  
inthosc/CLKHF        SB_HFOSC                   0      0                  RISE  47      
I__549/I             GlobalMux                  0      0                  RISE  1       
I__549/O             GlobalMux                  252    252                RISE  1       
I__557/I             ClkMux                     0      252                RISE  1       
I__557/O             ClkMux                     887    1139               RISE  1       
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name               model name                 delay  cummulative delay  edge  Fanout  
---------------------  -------------------------  -----  -----------------  ----  ------  
pwm_r_LC_3_28_4/lcout  LogicCell40_SEQ_MODE_1000  1391   2530               FALL  1       
I__451/I               Odrv4                      0      2530               FALL  1       
I__451/O               Odrv4                      649    3179               FALL  1       
I__452/I               Span4Mux_s2_v              0      3179               FALL  1       
I__452/O               Span4Mux_s2_v              450    3629               FALL  1       
I__453/I               LocalMux                   0      3629               FALL  1       
I__453/O               LocalMux                   768    4397               FALL  1       
I__454/I               InMux                      0      4397               FALL  1       
I__454/O               InMux                      503    4900               FALL  1       
RGBA_DRIVER/RGB2PWM    SB_RGBA_DRV                0      4900               FALL  1       
RGBA_DRIVER/RGB2       SB_RGBA_DRV                99334  104235             RISE  0       
RGB2                   top                        0      104235             RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : pwm_r_LC_3_28_4/in3
Capture Clock    : pwm_r_LC_3_28_4/clk
Setup Constraint : 20833p
Path slack       : 900p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               17814
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   20344
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout                           LogicCell40_SEQ_MODE_1000   1391              2530    900  RISE      11
I__1086/I                                        LocalMux                       0              2530    900  RISE       1
I__1086/O                                        LocalMux                    1099              3629    900  RISE       1
I__1090/I                                        InMux                          0              3629    900  RISE       1
I__1090/O                                        InMux                        662              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/in1                     LogicCell40_SEQ_MODE_0000      0              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/carryout                LogicCell40_SEQ_MODE_0000    675              4967    900  RISE       2
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4967    900  RISE       1
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryout  LogicCell40_SEQ_MODE_0000    278              5245    900  RISE       2
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryin   LogicCell40_SEQ_MODE_0000      0              5245    900  RISE       1
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryout  LogicCell40_SEQ_MODE_0000    278              5523    900  RISE       2
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryin   LogicCell40_SEQ_MODE_0000      0              5523    900  RISE       1
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryout  LogicCell40_SEQ_MODE_0000    278              5801    900  RISE       2
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryin   LogicCell40_SEQ_MODE_0000      0              5801    900  RISE       1
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryout  LogicCell40_SEQ_MODE_0000    278              6079    900  RISE       2
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryin   LogicCell40_SEQ_MODE_0000      0              6079    900  RISE       1
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/carryout  LogicCell40_SEQ_MODE_0000    278              6357    900  RISE       2
I__267/I                                         InMux                          0              6357    900  RISE       1
I__267/O                                         InMux                        662              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/in3       LogicCell40_SEQ_MODE_0000      0              7020    900  RISE       1
un34_r_val_0_cry_6_c_RNI3LIV_LC_2_26_6/lcout     LogicCell40_SEQ_MODE_0000    861              7880    900  RISE       3
I__1019/I                                        LocalMux                       0              7880    900  RISE       1
I__1019/O                                        LocalMux                    1099              8980    900  RISE       1
I__1022/I                                        InMux                          0              8980    900  RISE       1
I__1022/O                                        InMux                        662              9642    900  RISE       1
I__1025/I                                        CascadeMux                     0              9642    900  RISE       1
I__1025/O                                        CascadeMux                     0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/in2       LogicCell40_SEQ_MODE_0000      0              9642    900  RISE       1
un33_r_val_cry_6_THRU_LUT4_0_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_0000    609             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin                   ICE_CARRY_IN_MUX               0             10251    900  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout                  ICE_CARRY_IN_MUX             556             10808    900  RISE       2
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             10808    900  RISE       1
un33_r_val_cry_7_THRU_LUT4_0_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_0000    278             11086    900  RISE       2
I__387/I                                         InMux                          0             11086    900  RISE       1
I__387/O                                         InMux                        662             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/in3       LogicCell40_SEQ_MODE_0000      0             11748    900  RISE       1
un33_r_val_cry_8_THRU_LUT4_0_LC_3_26_1/lcout     LogicCell40_SEQ_MODE_0000    861             12609    900  RISE       1
I__448/I                                         Odrv4                          0             12609    900  RISE       1
I__448/O                                         Odrv4                        596             13205    900  RISE       1
I__449/I                                         LocalMux                       0             13205    900  RISE       1
I__449/O                                         LocalMux                    1099             14304    900  RISE       1
I__450/I                                         InMux                          0             14304    900  RISE       1
I__450/O                                         InMux                        662             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/in3              LogicCell40_SEQ_MODE_0000      0             14966    900  RISE       1
pwm_r_1_cry_9_c_RNO_0_LC_3_28_5/ltout            LogicCell40_SEQ_MODE_0000    609             15576    900  FALL       1
I__447/I                                         CascadeMux                     0             15576    900  FALL       1
I__447/O                                         CascadeMux                     0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/in2                LogicCell40_SEQ_MODE_0000      0             15576    900  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/lcout              LogicCell40_SEQ_MODE_0000   1179             16754    900  RISE       1
I__444/I                                         LocalMux                       0             16754    900  RISE       1
I__444/O                                         LocalMux                    1099             17854    900  RISE       1
I__445/I                                         InMux                          0             17854    900  RISE       1
I__445/O                                         InMux                        662             18516    900  RISE       1
I__446/I                                         CascadeMux                     0             18516    900  RISE       1
I__446/O                                         CascadeMux                     0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/in2                    LogicCell40_SEQ_MODE_0000      0             18516    900  RISE       1
pwm_r_1_cry_9_c_LC_3_28_1/carryout               LogicCell40_SEQ_MODE_0000    609             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryin               LogicCell40_SEQ_MODE_0000      0             19125    900  RISE       1
pwm_r_1_cry_10_c_LC_3_28_2/carryout              LogicCell40_SEQ_MODE_0000    278             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryin               LogicCell40_SEQ_MODE_0000      0             19403    900  RISE       1
pwm_r_1_cry_11_c_LC_3_28_3/carryout              LogicCell40_SEQ_MODE_0000    278             19681    900  RISE       1
I__455/I                                         InMux                          0             19681    900  RISE       1
I__455/O                                         InMux                        662             20344    900  RISE       1
pwm_r_LC_3_28_4/in3                              LogicCell40_SEQ_MODE_1000      0             20344    900  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : pwm_b_LC_3_30_4/in3
Capture Clock    : pwm_b_LC_3_30_4/clk
Setup Constraint : 20833p
Path slack       : 3258p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               15456
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   17986
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout                           LogicCell40_SEQ_MODE_1000   1391              2530    900  RISE      11
I__1086/I                                        LocalMux                       0              2530    900  RISE       1
I__1086/O                                        LocalMux                    1099              3629    900  RISE       1
I__1090/I                                        InMux                          0              3629    900  RISE       1
I__1090/O                                        InMux                        662              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/in1                     LogicCell40_SEQ_MODE_0000      0              4291    900  RISE       1
ctr_RNI7D9M_21_LC_2_26_0/carryout                LogicCell40_SEQ_MODE_0000    675              4967    900  RISE       2
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4967    900  RISE       1
un34_r_val_0_cry_1_c_RNIK0DV_LC_2_26_1/carryout  LogicCell40_SEQ_MODE_0000    278              5245    900  RISE       2
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryin   LogicCell40_SEQ_MODE_0000      0              5245    900  RISE       1
un34_r_val_0_cry_2_c_RNIN4EV_LC_2_26_2/carryout  LogicCell40_SEQ_MODE_0000    278              5523    900  RISE       2
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryin   LogicCell40_SEQ_MODE_0000      0              5523    900  RISE       1
un34_r_val_0_cry_3_c_RNIQ8FV_LC_2_26_3/carryout  LogicCell40_SEQ_MODE_0000    278              5801    900  RISE       2
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryin   LogicCell40_SEQ_MODE_0000      0              5801    900  RISE       1
un34_r_val_0_cry_4_c_RNITCGV_LC_2_26_4/carryout  LogicCell40_SEQ_MODE_0000    278              6079    900  RISE       2
I__268/I                                         InMux                          0              6079    900  RISE       1
I__268/O                                         InMux                        662              6741    900  RISE       1
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/in3       LogicCell40_SEQ_MODE_0000      0              6741    900  RISE       1
un34_r_val_0_cry_5_c_RNI0HHV_LC_2_26_5/lcout     LogicCell40_SEQ_MODE_0000    861              7602    900  RISE       3
I__758/I                                         Odrv4                          0              7602   3258  RISE       1
I__758/O                                         Odrv4                        596              8198   3258  RISE       1
I__761/I                                         Span4Mux_v                     0              8198   3258  RISE       1
I__761/O                                         Span4Mux_v                   596              8794   3258  RISE       1
I__764/I                                         LocalMux                       0              8794   3258  RISE       1
I__764/O                                         LocalMux                    1099              9894   3258  RISE       1
I__765/I                                         InMux                          0              9894   3258  RISE       1
I__765/O                                         InMux                        662             10556   3258  RISE       1
pwm_b_1_cry_6_c_RNO_0_LC_4_27_5/in3              LogicCell40_SEQ_MODE_0000      0             10556   3258  RISE       1
pwm_b_1_cry_6_c_RNO_0_LC_4_27_5/ltout            LogicCell40_SEQ_MODE_0000    609             11165   3258  FALL       1
I__755/I                                         CascadeMux                     0             11165   3258  FALL       1
I__755/O                                         CascadeMux                     0             11165   3258  FALL       1
pwm_b_1_cry_6_c_RNO_LC_4_27_6/in2                LogicCell40_SEQ_MODE_0000      0             11165   3258  FALL       1
pwm_b_1_cry_6_c_RNO_LC_4_27_6/lcout              LogicCell40_SEQ_MODE_0000   1179             12344   3258  RISE       1
I__730/I                                         Odrv4                          0             12344   3258  RISE       1
I__730/O                                         Odrv4                        596             12940   3258  RISE       1
I__731/I                                         LocalMux                       0             12940   3258  RISE       1
I__731/O                                         LocalMux                    1099             14039   3258  RISE       1
I__732/I                                         InMux                          0             14039   3258  RISE       1
I__732/O                                         InMux                        662             14701   3258  RISE       1
pwm_b_1_cry_6_c_LC_3_29_6/in1                    LogicCell40_SEQ_MODE_0000      0             14701   3258  RISE       1
pwm_b_1_cry_6_c_LC_3_29_6/carryout               LogicCell40_SEQ_MODE_0000    675             15377   3258  RISE       1
pwm_b_1_cry_7_c_LC_3_29_7/carryin                LogicCell40_SEQ_MODE_0000      0             15377   3258  RISE       1
pwm_b_1_cry_7_c_LC_3_29_7/carryout               LogicCell40_SEQ_MODE_0000    278             15655   3258  RISE       1
IN_MUX_bfv_3_30_0_/carryinitin                   ICE_CARRY_IN_MUX               0             15655   3258  RISE       1
IN_MUX_bfv_3_30_0_/carryinitout                  ICE_CARRY_IN_MUX             556             16211   3258  RISE       1
pwm_b_1_cry_8_c_LC_3_30_0/carryin                LogicCell40_SEQ_MODE_0000      0             16211   3258  RISE       1
pwm_b_1_cry_8_c_LC_3_30_0/carryout               LogicCell40_SEQ_MODE_0000    278             16489   3258  RISE       1
pwm_b_1_cry_9_c_LC_3_30_1/carryin                LogicCell40_SEQ_MODE_0000      0             16489   3258  RISE       1
pwm_b_1_cry_9_c_LC_3_30_1/carryout               LogicCell40_SEQ_MODE_0000    278             16768   3258  RISE       1
pwm_b_1_cry_10_c_LC_3_30_2/carryin               LogicCell40_SEQ_MODE_0000      0             16768   3258  RISE       1
pwm_b_1_cry_10_c_LC_3_30_2/carryout              LogicCell40_SEQ_MODE_0000    278             17046   3258  RISE       1
pwm_b_1_cry_11_c_LC_3_30_3/carryin               LogicCell40_SEQ_MODE_0000      0             17046   3258  RISE       1
pwm_b_1_cry_11_c_LC_3_30_3/carryout              LogicCell40_SEQ_MODE_0000    278             17324   3258  RISE       1
I__562/I                                         InMux                          0             17324   3258  RISE       1
I__562/O                                         InMux                        662             17986   3258  RISE       1
pwm_b_LC_3_30_4/in3                              LogicCell40_SEQ_MODE_1000      0             17986   3258  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__554/I             ClkMux                         0               252  RISE       1
I__554/O             ClkMux                       887              1139  RISE       1
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_31_LC_1_28_7/in3
Capture Clock    : ctr_31_LC_1_28_7/clk
Setup Constraint : 20833p
Path slack       : 5602p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               13112
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   15642
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
ctr_26_LC_1_28_2/carryin         LogicCell40_SEQ_MODE_1000      0             13589   5602  RISE       1
ctr_26_LC_1_28_2/carryout        LogicCell40_SEQ_MODE_1000    278             13867   5602  RISE       2
ctr_27_LC_1_28_3/carryin         LogicCell40_SEQ_MODE_1000      0             13867   5602  RISE       1
ctr_27_LC_1_28_3/carryout        LogicCell40_SEQ_MODE_1000    278             14145   5602  RISE       2
ctr_28_LC_1_28_4/carryin         LogicCell40_SEQ_MODE_1000      0             14145   5602  RISE       1
ctr_28_LC_1_28_4/carryout        LogicCell40_SEQ_MODE_1000    278             14423   5602  RISE       2
ctr_29_LC_1_28_5/carryin         LogicCell40_SEQ_MODE_1000      0             14423   5602  RISE       1
ctr_29_LC_1_28_5/carryout        LogicCell40_SEQ_MODE_1000    278             14701   5602  RISE       2
ctr_30_LC_1_28_6/carryin         LogicCell40_SEQ_MODE_1000      0             14701   5602  RISE       1
ctr_30_LC_1_28_6/carryout        LogicCell40_SEQ_MODE_1000    278             14980   5602  RISE       1
I__243/I                         InMux                          0             14980   5602  RISE       1
I__243/O                         InMux                        662             15642   5602  RISE       1
ctr_31_LC_1_28_7/in3             LogicCell40_SEQ_MODE_1000      0             15642   5602  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_30_LC_1_28_6/in3
Capture Clock    : ctr_30_LC_1_28_6/clk
Setup Constraint : 20833p
Path slack       : 5880p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               12834
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   15364
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
ctr_26_LC_1_28_2/carryin         LogicCell40_SEQ_MODE_1000      0             13589   5602  RISE       1
ctr_26_LC_1_28_2/carryout        LogicCell40_SEQ_MODE_1000    278             13867   5602  RISE       2
ctr_27_LC_1_28_3/carryin         LogicCell40_SEQ_MODE_1000      0             13867   5602  RISE       1
ctr_27_LC_1_28_3/carryout        LogicCell40_SEQ_MODE_1000    278             14145   5602  RISE       2
ctr_28_LC_1_28_4/carryin         LogicCell40_SEQ_MODE_1000      0             14145   5602  RISE       1
ctr_28_LC_1_28_4/carryout        LogicCell40_SEQ_MODE_1000    278             14423   5602  RISE       2
ctr_29_LC_1_28_5/carryin         LogicCell40_SEQ_MODE_1000      0             14423   5602  RISE       1
ctr_29_LC_1_28_5/carryout        LogicCell40_SEQ_MODE_1000    278             14701   5602  RISE       2
I__244/I                         InMux                          0             14701   5880  RISE       1
I__244/O                         InMux                        662             15364   5880  RISE       1
ctr_30_LC_1_28_6/in3             LogicCell40_SEQ_MODE_1000      0             15364   5880  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_29_LC_1_28_5/in3
Capture Clock    : ctr_29_LC_1_28_5/clk
Setup Constraint : 20833p
Path slack       : 6158p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               12556
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   15086
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
ctr_26_LC_1_28_2/carryin         LogicCell40_SEQ_MODE_1000      0             13589   5602  RISE       1
ctr_26_LC_1_28_2/carryout        LogicCell40_SEQ_MODE_1000    278             13867   5602  RISE       2
ctr_27_LC_1_28_3/carryin         LogicCell40_SEQ_MODE_1000      0             13867   5602  RISE       1
ctr_27_LC_1_28_3/carryout        LogicCell40_SEQ_MODE_1000    278             14145   5602  RISE       2
ctr_28_LC_1_28_4/carryin         LogicCell40_SEQ_MODE_1000      0             14145   5602  RISE       1
ctr_28_LC_1_28_4/carryout        LogicCell40_SEQ_MODE_1000    278             14423   5602  RISE       2
I__245/I                         InMux                          0             14423   6158  RISE       1
I__245/O                         InMux                        662             15086   6158  RISE       1
ctr_29_LC_1_28_5/in3             LogicCell40_SEQ_MODE_1000      0             15086   6158  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_28_LC_1_28_4/in3
Capture Clock    : ctr_28_LC_1_28_4/clk
Setup Constraint : 20833p
Path slack       : 6437p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               12277
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   14807
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
ctr_26_LC_1_28_2/carryin         LogicCell40_SEQ_MODE_1000      0             13589   5602  RISE       1
ctr_26_LC_1_28_2/carryout        LogicCell40_SEQ_MODE_1000    278             13867   5602  RISE       2
ctr_27_LC_1_28_3/carryin         LogicCell40_SEQ_MODE_1000      0             13867   5602  RISE       1
ctr_27_LC_1_28_3/carryout        LogicCell40_SEQ_MODE_1000    278             14145   5602  RISE       2
I__246/I                         InMux                          0             14145   6436  RISE       1
I__246/O                         InMux                        662             14807   6436  RISE       1
ctr_28_LC_1_28_4/in3             LogicCell40_SEQ_MODE_1000      0             14807   6436  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_27_LC_1_28_3/in3
Capture Clock    : ctr_27_LC_1_28_3/clk
Setup Constraint : 20833p
Path slack       : 6715p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               11999
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   14529
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
ctr_26_LC_1_28_2/carryin         LogicCell40_SEQ_MODE_1000      0             13589   5602  RISE       1
ctr_26_LC_1_28_2/carryout        LogicCell40_SEQ_MODE_1000    278             13867   5602  RISE       2
I__247/I                         InMux                          0             13867   6715  RISE       1
I__247/O                         InMux                        662             14529   6715  RISE       1
ctr_27_LC_1_28_3/in3             LogicCell40_SEQ_MODE_1000      0             14529   6715  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_26_LC_1_28_2/in3
Capture Clock    : ctr_26_LC_1_28_2/clk
Setup Constraint : 20833p
Path slack       : 6993p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               11721
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   14251
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
ctr_25_LC_1_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             13311   5602  RISE       1
ctr_25_LC_1_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             13589   5602  RISE       2
I__248/I                         InMux                          0             13589   6993  RISE       1
I__248/O                         InMux                        662             14251   6993  RISE       1
ctr_26_LC_1_28_2/in3             LogicCell40_SEQ_MODE_1000      0             14251   6993  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_25_LC_1_28_1/in3
Capture Clock    : ctr_25_LC_1_28_1/clk
Setup Constraint : 20833p
Path slack       : 7271p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               11443
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   13973
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
ctr_24_LC_1_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             13033   5602  RISE       1
ctr_24_LC_1_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             13311   5602  RISE       2
I__249/I                         InMux                          0             13311   7271  RISE       1
I__249/O                         InMux                        662             13973   7271  RISE       1
ctr_25_LC_1_28_1/in3             LogicCell40_SEQ_MODE_1000      0             13973   7271  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_30_LC_1_28_6/lcout
Path End         : pwm_g_LC_2_30_4/in3
Capture Clock    : pwm_g_LC_2_30_4/clk
Setup Constraint : 20833p
Path slack       : 7536p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               11178
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   13708
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_30_LC_1_28_6/lcout                   LogicCell40_SEQ_MODE_1000   1391              2530   6728  RISE      56
I__815/I                                 Odrv4                          0              2530   6728  RISE       1
I__815/O                                 Odrv4                        596              3126   6728  RISE       1
I__820/I                                 Span4Mux_h                     0              3126   6728  RISE       1
I__820/O                                 Span4Mux_h                   517              3642   6728  RISE       1
I__842/I                                 Span4Mux_v                     0              3642   6728  RISE       1
I__842/O                                 Span4Mux_v                   596              4238   6728  RISE       1
I__863/I                                 LocalMux                       0              4238   7006  RISE       1
I__863/O                                 LocalMux                    1099              5338   7006  RISE       1
I__884/I                                 InMux                          0              5338   7536  RISE       1
I__884/O                                 InMux                        662              6000   7536  RISE       1
I__902/I                                 CascadeMux                     0              6000   7536  RISE       1
I__902/O                                 CascadeMux                     0              6000   7536  RISE       1
ctr_RNIL3LC1_22_LC_4_29_2/in2            LogicCell40_SEQ_MODE_0000      0              6000   7536  RISE       1
ctr_RNIL3LC1_22_LC_4_29_2/lcout          LogicCell40_SEQ_MODE_0000   1179              7179   7536  RISE       1
I__1034/I                                Odrv4                          0              7179   7536  RISE       1
I__1034/O                                Odrv4                        596              7775   7536  RISE       1
I__1035/I                                Span4Mux_s3_h                  0              7775   7536  RISE       1
I__1035/O                                Span4Mux_s3_h                397              8172   7536  RISE       1
I__1036/I                                LocalMux                       0              8172   7536  RISE       1
I__1036/O                                LocalMux                    1099              9271   7536  RISE       1
I__1037/I                                InMux                          0              9271   7536  RISE       1
I__1037/O                                InMux                        662              9933   7536  RISE       1
I__1038/I                                CascadeMux                     0              9933   7536  RISE       1
I__1038/O                                CascadeMux                     0              9933   7536  RISE       1
pwm_g_1_cry_4_c_inv_LC_2_29_4/in2        LogicCell40_SEQ_MODE_0000      0              9933   7536  RISE       1
pwm_g_1_cry_4_c_inv_LC_2_29_4/carryout   LogicCell40_SEQ_MODE_0000    609             10543   7536  RISE       1
pwm_g_1_cry_5_c_inv_LC_2_29_5/carryin    LogicCell40_SEQ_MODE_0000      0             10543   7536  RISE       1
pwm_g_1_cry_5_c_inv_LC_2_29_5/carryout   LogicCell40_SEQ_MODE_0000    278             10821   7536  RISE       1
pwm_g_1_cry_6_c_inv_LC_2_29_6/carryin    LogicCell40_SEQ_MODE_0000      0             10821   7536  RISE       1
pwm_g_1_cry_6_c_inv_LC_2_29_6/carryout   LogicCell40_SEQ_MODE_0000    278             11099   7536  RISE       1
pwm_g_1_cry_7_c_inv_LC_2_29_7/carryin    LogicCell40_SEQ_MODE_0000      0             11099   7536  RISE       1
pwm_g_1_cry_7_c_inv_LC_2_29_7/carryout   LogicCell40_SEQ_MODE_0000    278             11377   7536  RISE       1
IN_MUX_bfv_2_30_0_/carryinitin           ICE_CARRY_IN_MUX               0             11377   7536  RISE       1
IN_MUX_bfv_2_30_0_/carryinitout          ICE_CARRY_IN_MUX             556             11933   7536  RISE       1
pwm_g_1_cry_8_c_inv_LC_2_30_0/carryin    LogicCell40_SEQ_MODE_0000      0             11933   7536  RISE       1
pwm_g_1_cry_8_c_inv_LC_2_30_0/carryout   LogicCell40_SEQ_MODE_0000    278             12211   7536  RISE       1
pwm_g_1_cry_9_c_inv_LC_2_30_1/carryin    LogicCell40_SEQ_MODE_0000      0             12211   7536  RISE       1
pwm_g_1_cry_9_c_inv_LC_2_30_1/carryout   LogicCell40_SEQ_MODE_0000    278             12490   7536  RISE       1
pwm_g_1_cry_10_c_inv_LC_2_30_2/carryin   LogicCell40_SEQ_MODE_0000      0             12490   7536  RISE       1
pwm_g_1_cry_10_c_inv_LC_2_30_2/carryout  LogicCell40_SEQ_MODE_0000    278             12768   7536  RISE       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/carryin   LogicCell40_SEQ_MODE_0000      0             12768   7536  RISE       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/carryout  LogicCell40_SEQ_MODE_0000    278             13046   7536  RISE       1
I__377/I                                 InMux                          0             13046   7536  RISE       1
I__377/O                                 InMux                        662             13708   7536  RISE       1
pwm_g_LC_2_30_4/in3                      LogicCell40_SEQ_MODE_1000      0             13708   7536  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__552/I             ClkMux                         0               252  RISE       1
I__552/O             ClkMux                       887              1139  RISE       1
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_24_LC_1_28_0/in3
Capture Clock    : ctr_24_LC_1_28_0/clk
Setup Constraint : 20833p
Path slack       : 7549p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               11165
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   13695
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
ctr_23_LC_1_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             12198   5602  RISE       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             12476   5602  RISE       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             556             13033   5602  RISE       2
I__250/I                         InMux                          0             13033   7549  RISE       1
I__250/O                         InMux                        662             13695   7549  RISE       1
ctr_24_LC_1_28_0/in3             LogicCell40_SEQ_MODE_1000      0             13695   7549  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_23_LC_1_27_7/in3
Capture Clock    : ctr_23_LC_1_27_7/clk
Setup Constraint : 20833p
Path slack       : 8384p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               10330
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12860
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
ctr_22_LC_1_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             11920   5602  RISE       1
ctr_22_LC_1_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             12198   5602  RISE       2
I__251/I                         InMux                          0             12198   8383  RISE       1
I__251/O                         InMux                        662             12860   8383  RISE       1
ctr_23_LC_1_27_7/in3             LogicCell40_SEQ_MODE_1000      0             12860   8383  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_22_LC_1_27_6/in3
Capture Clock    : ctr_22_LC_1_27_6/clk
Setup Constraint : 20833p
Path slack       : 8662p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                               10052
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12582
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
ctr_21_LC_1_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             11642   5602  RISE       1
ctr_21_LC_1_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             11920   5602  RISE       2
I__226/I                         InMux                          0             11920   8662  RISE       1
I__226/O                         InMux                        662             12582   8662  RISE       1
ctr_22_LC_1_27_6/in3             LogicCell40_SEQ_MODE_1000      0             12582   8662  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_21_LC_1_27_5/in3
Capture Clock    : ctr_21_LC_1_27_5/clk
Setup Constraint : 20833p
Path slack       : 8940p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                9774
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12304
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
ctr_20_LC_1_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             11364   5602  RISE       1
ctr_20_LC_1_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             11642   5602  RISE       2
I__227/I                         InMux                          0             11642   8940  RISE       1
I__227/O                         InMux                        662             12304   8940  RISE       1
ctr_21_LC_1_27_5/in3             LogicCell40_SEQ_MODE_1000      0             12304   8940  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_20_LC_1_27_4/in3
Capture Clock    : ctr_20_LC_1_27_4/clk
Setup Constraint : 20833p
Path slack       : 9218p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                9496
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12026
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
ctr_19_LC_1_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             11086   5602  RISE       1
ctr_19_LC_1_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             11364   5602  RISE       2
I__228/I                         InMux                          0             11364   9218  RISE       1
I__228/O                         InMux                        662             12026   9218  RISE       1
ctr_20_LC_1_27_4/in3             LogicCell40_SEQ_MODE_1000      0             12026   9218  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_19_LC_1_27_3/in3
Capture Clock    : ctr_19_LC_1_27_3/clk
Setup Constraint : 20833p
Path slack       : 9496p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                9218
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11748
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
ctr_18_LC_1_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             10808   5602  RISE       1
ctr_18_LC_1_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             11086   5602  RISE       2
I__229/I                         InMux                          0             11086   9496  RISE       1
I__229/O                         InMux                        662             11748   9496  RISE       1
ctr_19_LC_1_27_3/in3             LogicCell40_SEQ_MODE_1000      0             11748   9496  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_18_LC_1_27_2/in3
Capture Clock    : ctr_18_LC_1_27_2/clk
Setup Constraint : 20833p
Path slack       : 9774p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                8940
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11470
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
ctr_17_LC_1_27_1/carryin         LogicCell40_SEQ_MODE_1000      0             10529   5602  RISE       1
ctr_17_LC_1_27_1/carryout        LogicCell40_SEQ_MODE_1000    278             10808   5602  RISE       2
I__230/I                         InMux                          0             10808   9774  RISE       1
I__230/O                         InMux                        662             11470   9774  RISE       1
ctr_18_LC_1_27_2/in3             LogicCell40_SEQ_MODE_1000      0             11470   9774  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_17_LC_1_27_1/in3
Capture Clock    : ctr_17_LC_1_27_1/clk
Setup Constraint : 20833p
Path slack       : 10052p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                8662
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11192
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
ctr_16_LC_1_27_0/carryin         LogicCell40_SEQ_MODE_1000      0             10251   5602  RISE       1
ctr_16_LC_1_27_0/carryout        LogicCell40_SEQ_MODE_1000    278             10529   5602  RISE       2
I__231/I                         InMux                          0             10529  10052  RISE       1
I__231/O                         InMux                        662             11192  10052  RISE       1
ctr_17_LC_1_27_1/in3             LogicCell40_SEQ_MODE_1000      0             11192  10052  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_16_LC_1_27_0/in3
Capture Clock    : ctr_16_LC_1_27_0/clk
Setup Constraint : 20833p
Path slack       : 10331p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                8383
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   10913
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
ctr_15_LC_1_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              9417   5602  RISE       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    278              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695   5602  RISE       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251   5602  RISE       2
I__234/I                         InMux                          0             10251  10330  RISE       1
I__234/O                         InMux                        662             10913  10330  RISE       1
ctr_16_LC_1_27_0/in3             LogicCell40_SEQ_MODE_1000      0             10913  10330  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_15_LC_1_26_7/in3
Capture Clock    : ctr_15_LC_1_26_7/clk
Setup Constraint : 20833p
Path slack       : 11165p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        1139
+ Clock To Q                                     1391
+ Data Path Delay                                7549
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   10079
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
ctr_14_LC_1_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              9139   5602  RISE       1
ctr_14_LC_1_26_6/carryout        LogicCell40_SEQ_MODE_1000    278              9417   5602  RISE       2
I__237/I                         InMux                          0              9417  11165  RISE       1
I__237/O                         InMux                        662             10079  11165  RISE       1
ctr_15_LC_1_26_7/in3             LogicCell40_SEQ_MODE_1000      0             10079  11165  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_14_LC_1_26_6/in3
Capture Clock    : ctr_14_LC_1_26_6/clk
Setup Constraint : 20833p
Path slack       : 11443p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               7271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
ctr_13_LC_1_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8861   5602  RISE       1
ctr_13_LC_1_26_5/carryout        LogicCell40_SEQ_MODE_1000    278              9139   5602  RISE       2
I__240/I                         InMux                          0              9139  11443  RISE       1
I__240/O                         InMux                        662              9801  11443  RISE       1
ctr_14_LC_1_26_6/in3             LogicCell40_SEQ_MODE_1000      0              9801  11443  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_13_LC_1_26_5/in3
Capture Clock    : ctr_13_LC_1_26_5/clk
Setup Constraint : 20833p
Path slack       : 11721p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6993
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9523
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
ctr_12_LC_1_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8582   5602  RISE       1
ctr_12_LC_1_26_4/carryout        LogicCell40_SEQ_MODE_1000    278              8861   5602  RISE       2
I__202/I                         InMux                          0              8861  11721  RISE       1
I__202/O                         InMux                        662              9523  11721  RISE       1
ctr_13_LC_1_26_5/in3             LogicCell40_SEQ_MODE_1000      0              9523  11721  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_12_LC_1_26_4/in3
Capture Clock    : ctr_12_LC_1_26_4/clk
Setup Constraint : 20833p
Path slack       : 11999p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6715
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9245
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
ctr_11_LC_1_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8304   5602  RISE       1
ctr_11_LC_1_26_3/carryout        LogicCell40_SEQ_MODE_1000    278              8582   5602  RISE       2
I__205/I                         InMux                          0              8582  11999  RISE       1
I__205/O                         InMux                        662              9245  11999  RISE       1
ctr_12_LC_1_26_4/in3             LogicCell40_SEQ_MODE_1000      0              9245  11999  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_11_LC_1_26_3/in3
Capture Clock    : ctr_11_LC_1_26_3/clk
Setup Constraint : 20833p
Path slack       : 12277p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
ctr_10_LC_1_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              8026   5602  RISE       1
ctr_10_LC_1_26_2/carryout        LogicCell40_SEQ_MODE_1000    278              8304   5602  RISE       2
I__208/I                         InMux                          0              8304  12277  RISE       1
I__208/O                         InMux                        662              8967  12277  RISE       1
ctr_11_LC_1_26_3/in3             LogicCell40_SEQ_MODE_1000      0              8967  12277  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_11_LC_1_30_3/in3
Capture Clock    : pwm_ctr_11_LC_1_30_3/clk
Setup Constraint : 20833p
Path slack       : 12277p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                         LocalMux                       0              2530  12277  RISE       1
I__292/O                         LocalMux                    1099              3629  12277  RISE       1
I__294/I                         InMux                          0              3629  12277  RISE       1
I__294/O                         InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
pwm_ctr_6_LC_1_29_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  12277  RISE       1
pwm_ctr_6_LC_1_29_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  12277  RISE       2
pwm_ctr_7_LC_1_29_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  12277  RISE       1
pwm_ctr_7_LC_1_29_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  12277  RISE       2
pwm_ctr_8_LC_1_30_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  12277  RISE       1
pwm_ctr_8_LC_1_30_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  12277  RISE       2
pwm_ctr_9_LC_1_30_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  12277  RISE       1
pwm_ctr_9_LC_1_30_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  12277  RISE       2
pwm_ctr_10_LC_1_30_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  12277  RISE       1
pwm_ctr_10_LC_1_30_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  12277  RISE       1
I__262/I                         InMux                          0              8304  12277  RISE       1
I__262/O                         InMux                        662              8967  12277  RISE       1
pwm_ctr_11_LC_1_30_3/in3         LogicCell40_SEQ_MODE_1000      0              8967  12277  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_10_LC_1_26_2/in3
Capture Clock    : ctr_10_LC_1_26_2/clk
Setup Constraint : 20833p
Path slack       : 12556p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6158
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8688
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
ctr_9_LC_1_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7748   5602  RISE       1
ctr_9_LC_1_26_1/carryout         LogicCell40_SEQ_MODE_1000    278              8026   5602  RISE       2
I__211/I                         InMux                          0              8026  12555  RISE       1
I__211/O                         InMux                        662              8688  12555  RISE       1
ctr_10_LC_1_26_2/in3             LogicCell40_SEQ_MODE_1000      0              8688  12555  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_10_LC_1_30_2/in3
Capture Clock    : pwm_ctr_10_LC_1_30_2/clk
Setup Constraint : 20833p
Path slack       : 12556p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               6158
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8688
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                         LocalMux                       0              2530  12277  RISE       1
I__292/O                         LocalMux                    1099              3629  12277  RISE       1
I__294/I                         InMux                          0              3629  12277  RISE       1
I__294/O                         InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
pwm_ctr_6_LC_1_29_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  12277  RISE       1
pwm_ctr_6_LC_1_29_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  12277  RISE       2
pwm_ctr_7_LC_1_29_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  12277  RISE       1
pwm_ctr_7_LC_1_29_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  12277  RISE       2
pwm_ctr_8_LC_1_30_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  12277  RISE       1
pwm_ctr_8_LC_1_30_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  12277  RISE       2
pwm_ctr_9_LC_1_30_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  12277  RISE       1
pwm_ctr_9_LC_1_30_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  12277  RISE       2
I__263/I                         InMux                          0              8026  12555  RISE       1
I__263/O                         InMux                        662              8688  12555  RISE       1
pwm_ctr_10_LC_1_30_2/in3         LogicCell40_SEQ_MODE_1000      0              8688  12555  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_9_LC_1_26_1/in3
Capture Clock    : ctr_9_LC_1_26_1/clk
Setup Constraint : 20833p
Path slack       : 12834p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               5880
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8410
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
ctr_8_LC_1_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7470   5602  RISE       1
ctr_8_LC_1_26_0/carryout         LogicCell40_SEQ_MODE_1000    278              7748   5602  RISE       2
I__214/I                         InMux                          0              7748  12834  RISE       1
I__214/O                         InMux                        662              8410  12834  RISE       1
ctr_9_LC_1_26_1/in3              LogicCell40_SEQ_MODE_1000      0              8410  12834  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_9_LC_1_30_1/in3
Capture Clock    : pwm_ctr_9_LC_1_30_1/clk
Setup Constraint : 20833p
Path slack       : 12834p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               5880
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8410
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                         LocalMux                       0              2530  12277  RISE       1
I__292/O                         LocalMux                    1099              3629  12277  RISE       1
I__294/I                         InMux                          0              3629  12277  RISE       1
I__294/O                         InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
pwm_ctr_6_LC_1_29_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  12277  RISE       1
pwm_ctr_6_LC_1_29_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  12277  RISE       2
pwm_ctr_7_LC_1_29_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  12277  RISE       1
pwm_ctr_7_LC_1_29_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  12277  RISE       2
pwm_ctr_8_LC_1_30_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  12277  RISE       1
pwm_ctr_8_LC_1_30_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  12277  RISE       2
I__264/I                         InMux                          0              7748  12834  RISE       1
I__264/O                         InMux                        662              8410  12834  RISE       1
pwm_ctr_9_LC_1_30_1/in3          LogicCell40_SEQ_MODE_1000      0              8410  12834  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_8_LC_1_26_0/in3
Capture Clock    : ctr_8_LC_1_26_0/clk
Setup Constraint : 20833p
Path slack       : 13112p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               5602
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8132
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                         LocalMux                       0              2530   5602  RISE       1
I__200/O                         LocalMux                    1099              3629   5602  RISE       1
I__201/I                         InMux                          0              3629   5602  RISE       1
I__201/O                         InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1              LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout         LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout         LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout         LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout         LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout         LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout         LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout         LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
ctr_7_LC_1_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              6636   5602  RISE       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    278              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914   5602  RISE       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470   5602  RISE       2
I__217/I                         InMux                          0              7470  13112  RISE       1
I__217/O                         InMux                        662              8132  13112  RISE       1
ctr_8_LC_1_26_0/in3              LogicCell40_SEQ_MODE_1000      0              8132  13112  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_8_LC_1_30_0/in3
Capture Clock    : pwm_ctr_8_LC_1_30_0/clk
Setup Constraint : 20833p
Path slack       : 13112p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               5602
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8132
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                         LocalMux                       0              2530  12277  RISE       1
I__292/O                         LocalMux                    1099              3629  12277  RISE       1
I__294/I                         InMux                          0              3629  12277  RISE       1
I__294/O                         InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
pwm_ctr_6_LC_1_29_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  12277  RISE       1
pwm_ctr_6_LC_1_29_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  12277  RISE       2
pwm_ctr_7_LC_1_29_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  12277  RISE       1
pwm_ctr_7_LC_1_29_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  12277  RISE       1
IN_MUX_bfv_1_30_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  12277  RISE       2
I__252/I                         InMux                          0              7470  13112  RISE       1
I__252/O                         InMux                        662              8132  13112  RISE       1
pwm_ctr_8_LC_1_30_0/in3          LogicCell40_SEQ_MODE_1000      0              8132  13112  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_7_LC_1_25_7/in3
Capture Clock    : ctr_7_LC_1_25_7/clk
Setup Constraint : 20833p
Path slack       : 13946p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4768
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7298
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
ctr_6_LC_1_25_6/carryin   LogicCell40_SEQ_MODE_1000      0              6357   5602  RISE       1
ctr_6_LC_1_25_6/carryout  LogicCell40_SEQ_MODE_1000    278              6636   5602  RISE       2
I__220/I                  InMux                          0              6636  13946  RISE       1
I__220/O                  InMux                        662              7298  13946  RISE       1
ctr_7_LC_1_25_7/in3       LogicCell40_SEQ_MODE_1000      0              7298  13946  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_7_LC_1_29_7/in3
Capture Clock    : pwm_ctr_7_LC_1_29_7/clk
Setup Constraint : 20833p
Path slack       : 13946p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4768
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7298
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
pwm_ctr_6_LC_1_29_6/carryin   LogicCell40_SEQ_MODE_1000      0              6357  12277  RISE       1
pwm_ctr_6_LC_1_29_6/carryout  LogicCell40_SEQ_MODE_1000    278              6636  12277  RISE       2
I__253/I                      InMux                          0              6636  13946  RISE       1
I__253/O                      InMux                        662              7298  13946  RISE       1
pwm_ctr_7_LC_1_29_7/in3       LogicCell40_SEQ_MODE_1000      0              7298  13946  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_6_LC_1_25_6/in3
Capture Clock    : ctr_6_LC_1_25_6/clk
Setup Constraint : 20833p
Path slack       : 14224p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4490
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7020
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
ctr_5_LC_1_25_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079   5602  RISE       1
ctr_5_LC_1_25_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357   5602  RISE       2
I__223/I                  InMux                          0              6357  14224  RISE       1
I__223/O                  InMux                        662              7020  14224  RISE       1
ctr_6_LC_1_25_6/in3       LogicCell40_SEQ_MODE_1000      0              7020  14224  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_6_LC_1_29_6/in3
Capture Clock    : pwm_ctr_6_LC_1_29_6/clk
Setup Constraint : 20833p
Path slack       : 14224p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4490
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7020
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
pwm_ctr_5_LC_1_29_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079  12277  RISE       1
pwm_ctr_5_LC_1_29_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357  12277  RISE       2
I__254/I                      InMux                          0              6357  14224  RISE       1
I__254/O                      InMux                        662              7020  14224  RISE       1
pwm_ctr_6_LC_1_29_6/in3       LogicCell40_SEQ_MODE_1000      0              7020  14224  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_5_LC_1_25_5/in3
Capture Clock    : ctr_5_LC_1_25_5/clk
Setup Constraint : 20833p
Path slack       : 14503p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4211
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6741
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
ctr_4_LC_1_25_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801   5602  RISE       1
ctr_4_LC_1_25_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079   5602  RISE       2
I__184/I                  InMux                          0              6079  14502  RISE       1
I__184/O                  InMux                        662              6741  14502  RISE       1
ctr_5_LC_1_25_5/in3       LogicCell40_SEQ_MODE_1000      0              6741  14502  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_5_LC_1_29_5/in3
Capture Clock    : pwm_ctr_5_LC_1_29_5/clk
Setup Constraint : 20833p
Path slack       : 14503p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4211
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6741
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
pwm_ctr_4_LC_1_29_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  12277  RISE       1
pwm_ctr_4_LC_1_29_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  12277  RISE       2
I__255/I                      InMux                          0              6079  14502  RISE       1
I__255/O                      InMux                        662              6741  14502  RISE       1
pwm_ctr_5_LC_1_29_5/in3       LogicCell40_SEQ_MODE_1000      0              6741  14502  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_4_LC_1_25_4/in3
Capture Clock    : ctr_4_LC_1_25_4/clk
Setup Constraint : 20833p
Path slack       : 14781p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3933
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6463
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
ctr_3_LC_1_25_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523   5602  RISE       1
ctr_3_LC_1_25_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801   5602  RISE       2
I__187/I                  InMux                          0              5801  14781  RISE       1
I__187/O                  InMux                        662              6463  14781  RISE       1
ctr_4_LC_1_25_4/in3       LogicCell40_SEQ_MODE_1000      0              6463  14781  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_4_LC_1_29_4/in3
Capture Clock    : pwm_ctr_4_LC_1_29_4/clk
Setup Constraint : 20833p
Path slack       : 14781p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3933
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6463
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
pwm_ctr_3_LC_1_29_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  12277  RISE       1
pwm_ctr_3_LC_1_29_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  12277  RISE       2
I__256/I                      InMux                          0              5801  14781  RISE       1
I__256/O                      InMux                        662              6463  14781  RISE       1
pwm_ctr_4_LC_1_29_4/in3       LogicCell40_SEQ_MODE_1000      0              6463  14781  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_3_LC_1_25_3/in3
Capture Clock    : ctr_3_LC_1_25_3/clk
Setup Constraint : 20833p
Path slack       : 15059p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3655
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6185
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
ctr_2_LC_1_25_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245   5602  RISE       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523   5602  RISE       2
I__190/I                  InMux                          0              5523  15059  RISE       1
I__190/O                  InMux                        662              6185  15059  RISE       1
ctr_3_LC_1_25_3/in3       LogicCell40_SEQ_MODE_1000      0              6185  15059  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_3_LC_1_29_3/in3
Capture Clock    : pwm_ctr_3_LC_1_29_3/clk
Setup Constraint : 20833p
Path slack       : 15059p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3655
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6185
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
pwm_ctr_2_LC_1_29_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  12277  RISE       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  12277  RISE       2
I__257/I                      InMux                          0              5523  15059  RISE       1
I__257/O                      InMux                        662              6185  15059  RISE       1
pwm_ctr_3_LC_1_29_3/in3       LogicCell40_SEQ_MODE_1000      0              6185  15059  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_2_LC_1_25_2/in3
Capture Clock    : ctr_2_LC_1_25_2/clk
Setup Constraint : 20833p
Path slack       : 15337p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3377
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5907
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
ctr_1_LC_1_25_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967   5602  RISE       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245   5602  RISE       2
I__193/I                  InMux                          0              5245  15337  RISE       1
I__193/O                  InMux                        662              5907  15337  RISE       1
ctr_2_LC_1_25_2/in3       LogicCell40_SEQ_MODE_1000      0              5907  15337  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_2_LC_1_29_2/in3
Capture Clock    : pwm_ctr_2_LC_1_29_2/clk
Setup Constraint : 20833p
Path slack       : 15337p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3377
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5907
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
pwm_ctr_1_LC_1_29_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  12277  RISE       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  12277  RISE       2
I__258/I                      InMux                          0              5245  15337  RISE       1
I__258/O                      InMux                        662              5907  15337  RISE       1
pwm_ctr_2_LC_1_29_2/in3       LogicCell40_SEQ_MODE_1000      0              5907  15337  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_1_LC_1_25_1/in3
Capture Clock    : ctr_1_LC_1_25_1/clk
Setup Constraint : 20833p
Path slack       : 15615p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3099
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5629
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I                  LocalMux                       0              2530   5602  RISE       1
I__200/O                  LocalMux                    1099              3629   5602  RISE       1
I__201/I                  InMux                          0              3629   5602  RISE       1
I__201/O                  InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              4291   5602  RISE       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967   5602  RISE       2
I__196/I                  InMux                          0              4967  15615  RISE       1
I__196/O                  InMux                        662              5629  15615  RISE       1
ctr_1_LC_1_25_1/in3       LogicCell40_SEQ_MODE_1000      0              5629  15615  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_1_LC_1_29_1/in3
Capture Clock    : pwm_ctr_1_LC_1_29_1/clk
Setup Constraint : 20833p
Path slack       : 15615p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                      -728
----------------------------------------------   ----- 
End-of-path required time (ps)                   21244

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3099
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5629
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                      LocalMux                       0              2530  12277  RISE       1
I__292/O                      LocalMux                    1099              3629  12277  RISE       1
I__294/I                      InMux                          0              3629  12277  RISE       1
I__294/O                      InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  12277  RISE       2
I__259/I                      InMux                          0              4967  15615  RISE       1
I__259/O                      InMux                        662              5629  15615  RISE       1
pwm_ctr_1_LC_1_29_1/in3       LogicCell40_SEQ_MODE_1000      0              5629  15615  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_24_LC_1_28_0/lcout
Path End         : ctr_24_LC_1_28_0/in1
Capture Clock    : ctr_24_LC_1_28_0/clk
Setup Constraint : 20833p
Path slack       : 16026p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2357
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4887
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_24_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   1205  RISE       9
I__1040/I               Odrv4                          0              2530   8052  RISE       1
I__1040/O               Odrv4                        596              3126   8052  RISE       1
I__1044/I               LocalMux                       0              3126  13350  RISE       1
I__1044/O               LocalMux                    1099              4225  13350  RISE       1
I__1052/I               InMux                          0              4225  13350  RISE       1
I__1052/O               InMux                        662              4887  13350  RISE       1
ctr_24_LC_1_28_0/in1    LogicCell40_SEQ_MODE_1000      0              4887  16026  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_30_LC_1_28_6/lcout
Path End         : ctr_30_LC_1_28_6/in1
Capture Clock    : ctr_30_LC_1_28_6/clk
Setup Constraint : 20833p
Path slack       : 16026p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2357
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4887
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_30_LC_1_28_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6728  RISE      56
I__819/I                Odrv4                          0              2530  10728  RISE       1
I__819/O                Odrv4                        596              3126  10728  RISE       1
I__840/I                LocalMux                       0              3126  15019  RISE       1
I__840/O                LocalMux                    1099              4225  15019  RISE       1
I__858/I                InMux                          0              4225  15019  RISE       1
I__858/O                InMux                        662              4887  15019  RISE       1
ctr_30_LC_1_28_6/in1    LogicCell40_SEQ_MODE_1000      0              4887  16026  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_11_LC_1_30_3/lcout
Path End         : pwm_ctr_11_LC_1_30_3/in1
Capture Clock    : pwm_ctr_11_LC_1_30_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_11_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  12012  RISE       2
I__311/I                    LocalMux                       0              2530  16622  RISE       1
I__311/O                    LocalMux                    1099              3629  16622  RISE       1
I__313/I                    InMux                          0              3629  16622  RISE       1
I__313/O                    InMux                        662              4291  16622  RISE       1
pwm_ctr_11_LC_1_30_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_10_LC_1_30_2/lcout
Path End         : pwm_ctr_10_LC_1_30_2/in1
Capture Clock    : pwm_ctr_10_LC_1_30_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_10_LC_1_30_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  11801  RISE       2
I__315/I                    LocalMux                       0              2530  15615  RISE       1
I__315/O                    LocalMux                    1099              3629  15615  RISE       1
I__317/I                    InMux                          0              3629  15615  RISE       1
I__317/O                    InMux                        662              4291  15615  RISE       1
pwm_ctr_10_LC_1_30_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_9_LC_1_30_1/lcout
Path End         : pwm_ctr_9_LC_1_30_1/in1
Capture Clock    : pwm_ctr_9_LC_1_30_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_9_LC_1_30_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  11840  RISE       2
I__319/I                   LocalMux                       0              2530  15337  RISE       1
I__319/O                   LocalMux                    1099              3629  15337  RISE       1
I__321/I                   InMux                          0              3629  15337  RISE       1
I__321/O                   InMux                        662              4291  15337  RISE       1
pwm_ctr_9_LC_1_30_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_8_LC_1_30_0/lcout
Path End         : pwm_ctr_8_LC_1_30_0/in1
Capture Clock    : pwm_ctr_8_LC_1_30_0/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_8_LC_1_30_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  11562  RISE       2
I__327/I                   LocalMux                       0              2530  15059  RISE       1
I__327/O                   LocalMux                    1099              3629  15059  RISE       1
I__329/I                   InMux                          0              3629  15059  RISE       1
I__329/O                   InMux                        662              4291  15059  RISE       1
pwm_ctr_8_LC_1_30_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_7_LC_1_29_7/lcout
Path End         : pwm_ctr_7_LC_1_29_7/in1
Capture Clock    : pwm_ctr_7_LC_1_29_7/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_7_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  10211  RISE       2
I__334/I                   LocalMux                       0              2530  14224  RISE       1
I__334/O                   LocalMux                    1099              3629  14224  RISE       1
I__336/I                   InMux                          0              3629  14224  RISE       1
I__336/O                   InMux                        662              4291  14224  RISE       1
pwm_ctr_7_LC_1_29_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_6_LC_1_29_6/lcout
Path End         : pwm_ctr_6_LC_1_29_6/in1
Capture Clock    : pwm_ctr_6_LC_1_29_6/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_6_LC_1_29_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9933  RISE       2
I__338/I                   LocalMux                       0              2530  13946  RISE       1
I__338/O                   LocalMux                    1099              3629  13946  RISE       1
I__340/I                   InMux                          0              3629  13946  RISE       1
I__340/O                   InMux                        662              4291  13946  RISE       1
pwm_ctr_6_LC_1_29_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_5_LC_1_29_5/lcout
Path End         : pwm_ctr_5_LC_1_29_5/in1
Capture Clock    : pwm_ctr_5_LC_1_29_5/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_5_LC_1_29_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  10171  RISE       2
I__342/I                   LocalMux                       0              2530  13668  RISE       1
I__342/O                   LocalMux                    1099              3629  13668  RISE       1
I__344/I                   InMux                          0              3629  13668  RISE       1
I__344/O                   InMux                        662              4291  13668  RISE       1
pwm_ctr_5_LC_1_29_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_4_LC_1_29_4/lcout
Path End         : pwm_ctr_4_LC_1_29_4/in1
Capture Clock    : pwm_ctr_4_LC_1_29_4/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_4_LC_1_29_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9377  RISE       2
I__351/I                   LocalMux                       0              2530  13390  RISE       1
I__351/O                   LocalMux                    1099              3629  13390  RISE       1
I__353/I                   InMux                          0              3629  13390  RISE       1
I__353/O                   InMux                        662              4291  13390  RISE       1
pwm_ctr_4_LC_1_29_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_3_LC_1_29_3/lcout
Path End         : pwm_ctr_3_LC_1_29_3/in1
Capture Clock    : pwm_ctr_3_LC_1_29_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9231  RISE       2
I__358/I                   LocalMux                       0              2530  13112  RISE       1
I__358/O                   LocalMux                    1099              3629  13112  RISE       1
I__360/I                   InMux                          0              3629  13112  RISE       1
I__360/O                   InMux                        662              4291  13112  RISE       1
pwm_ctr_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_2_LC_1_29_2/lcout
Path End         : pwm_ctr_2_LC_1_29_2/in1
Capture Clock    : pwm_ctr_2_LC_1_29_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_2_LC_1_29_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8953  RISE       2
I__282/I                   LocalMux                       0              2530  12834  RISE       1
I__282/O                   LocalMux                    1099              3629  12834  RISE       1
I__284/I                   InMux                          0              3629  12834  RISE       1
I__284/O                   InMux                        662              4291  12834  RISE       1
pwm_ctr_2_LC_1_29_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_1_LC_1_29_1/lcout
Path End         : pwm_ctr_1_LC_1_29_1/in1
Capture Clock    : pwm_ctr_1_LC_1_29_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_1_LC_1_29_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8225  RISE       2
I__288/I                   LocalMux                       0              2530  12555  RISE       1
I__288/O                   LocalMux                    1099              3629  12555  RISE       1
I__290/I                   InMux                          0              3629  12555  RISE       1
I__290/O                   InMux                        662              4291  12555  RISE       1
pwm_ctr_1_LC_1_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_0_LC_1_29_0/in1
Capture Clock    : pwm_ctr_0_LC_1_29_0/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8847  RISE       2
I__292/I                   LocalMux                       0              2530  12277  RISE       1
I__292/O                   LocalMux                    1099              3629  12277  RISE       1
I__294/I                   InMux                          0              3629  12277  RISE       1
I__294/O                   InMux                        662              4291  12277  RISE       1
pwm_ctr_0_LC_1_29_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_31_LC_1_28_7/lcout
Path End         : ctr_31_LC_1_28_7/in1
Capture Clock    : ctr_31_LC_1_28_7/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_31_LC_1_28_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   7337  RISE      37
I__914/I                LocalMux                       0              2530  16622  RISE       1
I__914/O                LocalMux                    1099              3629  16622  RISE       1
I__931/I                InMux                          0              3629  16622  RISE       1
I__931/O                InMux                        662              4291  16622  RISE       1
ctr_31_LC_1_28_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_29_LC_1_28_5/lcout
Path End         : ctr_29_LC_1_28_5/in1
Capture Clock    : ctr_29_LC_1_28_5/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_29_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   4278  RISE       9
I__795/I                LocalMux                       0              2530  15337  RISE       1
I__795/O                LocalMux                    1099              3629  15337  RISE       1
I__803/I                InMux                          0              3629  15337  RISE       1
I__803/O                InMux                        662              4291  15337  RISE       1
ctr_29_LC_1_28_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_28_LC_1_28_4/lcout
Path End         : ctr_28_LC_1_28_4/in1
Capture Clock    : ctr_28_LC_1_28_4/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_28_LC_1_28_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2397  RISE       9
I__711/I                LocalMux                       0              2530  15059  RISE       1
I__711/O                LocalMux                    1099              3629  15059  RISE       1
I__718/I                InMux                          0              3629  15059  RISE       1
I__718/O                InMux                        662              4291  15059  RISE       1
ctr_28_LC_1_28_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_27_LC_1_28_3/lcout
Path End         : ctr_27_LC_1_28_3/in1
Capture Clock    : ctr_27_LC_1_28_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_27_LC_1_28_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2000  RISE       9
I__977/I                LocalMux                       0              2530  14781  RISE       1
I__977/O                LocalMux                    1099              3629  14781  RISE       1
I__982/I                InMux                          0              3629  14781  RISE       1
I__982/O                InMux                        662              4291  14781  RISE       1
ctr_27_LC_1_28_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_26_LC_1_28_2/lcout
Path End         : ctr_26_LC_1_28_2/in1
Capture Clock    : ctr_26_LC_1_28_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_26_LC_1_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   1761  RISE       9
I__736/I                LocalMux                       0              2530  14502  RISE       1
I__736/O                LocalMux                    1099              3629  14502  RISE       1
I__741/I                InMux                          0              3629  14502  RISE       1
I__741/O                InMux                        662              4291  14502  RISE       1
ctr_26_LC_1_28_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_25_LC_1_28_1/lcout
Path End         : ctr_25_LC_1_28_1/in1
Capture Clock    : ctr_25_LC_1_28_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_25_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   1483  RISE       9
I__1002/I               LocalMux                       0              2530  14224  RISE       1
I__1002/O               LocalMux                    1099              3629  14224  RISE       1
I__1008/I               InMux                          0              3629  14224  RISE       1
I__1008/O               InMux                        662              4291  14224  RISE       1
ctr_25_LC_1_28_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_23_LC_1_27_7/lcout
Path End         : ctr_23_LC_1_27_7/in1
Capture Clock    : ctr_23_LC_1_27_7/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_23_LC_1_27_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   1523  RISE       9
I__631/I                LocalMux                       0              2530  13112  RISE       1
I__631/O                LocalMux                    1099              3629  13112  RISE       1
I__639/I                InMux                          0              3629  13112  RISE       1
I__639/O                InMux                        662              4291  13112  RISE       1
ctr_23_LC_1_27_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_22_LC_1_27_6/lcout
Path End         : ctr_22_LC_1_27_6/in1
Capture Clock    : ctr_22_LC_1_27_6/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_22_LC_1_27_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   1245  RISE       9
I__1064/I               LocalMux                       0              2530  12834  RISE       1
I__1064/O               LocalMux                    1099              3629  12834  RISE       1
I__1070/I               InMux                          0              3629  12834  RISE       1
I__1070/O               InMux                        662              4291  12834  RISE       1
ctr_22_LC_1_27_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_21_LC_1_27_5/lcout
Path End         : ctr_21_LC_1_27_5/in1
Capture Clock    : ctr_21_LC_1_27_5/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_21_LC_1_27_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530    966  RISE       9
I__675/I                LocalMux                       0              2530  12555  RISE       1
I__675/O                LocalMux                    1099              3629  12555  RISE       1
I__683/I                InMux                          0              3629  12555  RISE       1
I__683/O                InMux                        662              4291  12555  RISE       1
ctr_21_LC_1_27_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_19_LC_1_27_3/lcout
Path End         : ctr_19_LC_1_27_3/in1
Capture Clock    : ctr_19_LC_1_27_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_19_LC_1_27_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6768  RISE       4
I__301/I                LocalMux                       0              2530  11999  RISE       1
I__301/O                LocalMux                    1099              3629  11999  RISE       1
I__305/I                InMux                          0              3629  11999  RISE       1
I__305/O                InMux                        662              4291  11999  RISE       1
ctr_19_LC_1_27_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_18_LC_1_27_2/lcout
Path End         : ctr_18_LC_1_27_2/in1
Capture Clock    : ctr_18_LC_1_27_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_18_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   7946  RISE       4
I__1124/I               LocalMux                       0              2530  11721  RISE       1
I__1124/O               LocalMux                    1099              3629  11721  RISE       1
I__1128/I               InMux                          0              3629  11721  RISE       1
I__1128/O               InMux                        662              4291  11721  RISE       1
ctr_18_LC_1_27_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_1_27_1/lcout
Path End         : ctr_17_LC_1_27_1/in1
Capture Clock    : ctr_17_LC_1_27_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_1_27_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  11443  RISE       1
I__232/I                LocalMux                       0              2530  11443  RISE       1
I__232/O                LocalMux                    1099              3629  11443  RISE       1
I__233/I                InMux                          0              3629  11443  RISE       1
I__233/O                InMux                        662              4291  11443  RISE       1
ctr_17_LC_1_27_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_1_27_0/lcout
Path End         : ctr_16_LC_1_27_0/in1
Capture Clock    : ctr_16_LC_1_27_0/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_1_27_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  11165  RISE       1
I__235/I                LocalMux                       0              2530  11165  RISE       1
I__235/O                LocalMux                    1099              3629  11165  RISE       1
I__236/I                InMux                          0              3629  11165  RISE       1
I__236/O                InMux                        662              4291  11165  RISE       1
ctr_16_LC_1_27_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_1_26_7/lcout
Path End         : ctr_15_LC_1_26_7/in1
Capture Clock    : ctr_15_LC_1_26_7/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_1_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  10330  RISE       1
I__238/I                LocalMux                       0              2530  10330  RISE       1
I__238/O                LocalMux                    1099              3629  10330  RISE       1
I__239/I                InMux                          0              3629  10330  RISE       1
I__239/O                InMux                        662              4291  10330  RISE       1
ctr_15_LC_1_26_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_1_26_6/lcout
Path End         : ctr_14_LC_1_26_6/in1
Capture Clock    : ctr_14_LC_1_26_6/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_1_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  10052  RISE       1
I__241/I                LocalMux                       0              2530  10052  RISE       1
I__241/O                LocalMux                    1099              3629  10052  RISE       1
I__242/I                InMux                          0              3629  10052  RISE       1
I__242/O                InMux                        662              4291  10052  RISE       1
ctr_14_LC_1_26_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_1_26_5/lcout
Path End         : ctr_13_LC_1_26_5/in1
Capture Clock    : ctr_13_LC_1_26_5/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_1_26_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9774  RISE       1
I__203/I                LocalMux                       0              2530   9774  RISE       1
I__203/O                LocalMux                    1099              3629   9774  RISE       1
I__204/I                InMux                          0              3629   9774  RISE       1
I__204/O                InMux                        662              4291   9774  RISE       1
ctr_13_LC_1_26_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_1_26_4/lcout
Path End         : ctr_12_LC_1_26_4/in1
Capture Clock    : ctr_12_LC_1_26_4/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_1_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9496  RISE       1
I__206/I                LocalMux                       0              2530   9496  RISE       1
I__206/O                LocalMux                    1099              3629   9496  RISE       1
I__207/I                InMux                          0              3629   9496  RISE       1
I__207/O                InMux                        662              4291   9496  RISE       1
ctr_12_LC_1_26_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_1_26_3/lcout
Path End         : ctr_11_LC_1_26_3/in1
Capture Clock    : ctr_11_LC_1_26_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_1_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   9218  RISE       1
I__209/I                LocalMux                       0              2530   9218  RISE       1
I__209/O                LocalMux                    1099              3629   9218  RISE       1
I__210/I                InMux                          0              3629   9218  RISE       1
I__210/O                InMux                        662              4291   9218  RISE       1
ctr_11_LC_1_26_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_1_26_2/lcout
Path End         : ctr_10_LC_1_26_2/in1
Capture Clock    : ctr_10_LC_1_26_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_1_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8940  RISE       1
I__212/I                LocalMux                       0              2530   8940  RISE       1
I__212/O                LocalMux                    1099              3629   8940  RISE       1
I__213/I                InMux                          0              3629   8940  RISE       1
I__213/O                InMux                        662              4291   8940  RISE       1
ctr_10_LC_1_26_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_1_26_1/lcout
Path End         : ctr_9_LC_1_26_1/in1
Capture Clock    : ctr_9_LC_1_26_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_1_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8662  RISE       1
I__215/I               LocalMux                       0              2530   8662  RISE       1
I__215/O               LocalMux                    1099              3629   8662  RISE       1
I__216/I               InMux                          0              3629   8662  RISE       1
I__216/O               InMux                        662              4291   8662  RISE       1
ctr_9_LC_1_26_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_1_26_0/lcout
Path End         : ctr_8_LC_1_26_0/in1
Capture Clock    : ctr_8_LC_1_26_0/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   8383  RISE       1
I__218/I               LocalMux                       0              2530   8383  RISE       1
I__218/O               LocalMux                    1099              3629   8383  RISE       1
I__219/I               InMux                          0              3629   8383  RISE       1
I__219/O               InMux                        662              4291   8383  RISE       1
ctr_8_LC_1_26_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_7_LC_1_25_7/lcout
Path End         : ctr_7_LC_1_25_7/in1
Capture Clock    : ctr_7_LC_1_25_7/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_7_LC_1_25_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   7549  RISE       1
I__221/I               LocalMux                       0              2530   7549  RISE       1
I__221/O               LocalMux                    1099              3629   7549  RISE       1
I__222/I               InMux                          0              3629   7549  RISE       1
I__222/O               InMux                        662              4291   7549  RISE       1
ctr_7_LC_1_25_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_1_25_6/lcout
Path End         : ctr_6_LC_1_25_6/in1
Capture Clock    : ctr_6_LC_1_25_6/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_1_25_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   7271  RISE       1
I__224/I               LocalMux                       0              2530   7271  RISE       1
I__224/O               LocalMux                    1099              3629   7271  RISE       1
I__225/I               InMux                          0              3629   7271  RISE       1
I__225/O               InMux                        662              4291   7271  RISE       1
ctr_6_LC_1_25_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_1_25_5/lcout
Path End         : ctr_5_LC_1_25_5/in1
Capture Clock    : ctr_5_LC_1_25_5/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_1_25_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6993  RISE       1
I__185/I               LocalMux                       0              2530   6993  RISE       1
I__185/O               LocalMux                    1099              3629   6993  RISE       1
I__186/I               InMux                          0              3629   6993  RISE       1
I__186/O               InMux                        662              4291   6993  RISE       1
ctr_5_LC_1_25_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_1_25_4/lcout
Path End         : ctr_4_LC_1_25_4/in1
Capture Clock    : ctr_4_LC_1_25_4/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_1_25_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6715  RISE       1
I__188/I               LocalMux                       0              2530   6715  RISE       1
I__188/O               LocalMux                    1099              3629   6715  RISE       1
I__189/I               InMux                          0              3629   6715  RISE       1
I__189/O               InMux                        662              4291   6715  RISE       1
ctr_4_LC_1_25_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_1_25_3/lcout
Path End         : ctr_3_LC_1_25_3/in1
Capture Clock    : ctr_3_LC_1_25_3/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_1_25_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6436  RISE       1
I__191/I               LocalMux                       0              2530   6436  RISE       1
I__191/O               LocalMux                    1099              3629   6436  RISE       1
I__192/I               InMux                          0              3629   6436  RISE       1
I__192/O               InMux                        662              4291   6436  RISE       1
ctr_3_LC_1_25_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_1_25_2/lcout
Path End         : ctr_2_LC_1_25_2/in1
Capture Clock    : ctr_2_LC_1_25_2/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_1_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   6158  RISE       1
I__194/I               LocalMux                       0              2530   6158  RISE       1
I__194/O               LocalMux                    1099              3629   6158  RISE       1
I__195/I               InMux                          0              3629   6158  RISE       1
I__195/O               InMux                        662              4291   6158  RISE       1
ctr_2_LC_1_25_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_1_25_1/lcout
Path End         : ctr_1_LC_1_25_1/in1
Capture Clock    : ctr_1_LC_1_25_1/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_1_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   5880  RISE       1
I__197/I               LocalMux                       0              2530   5880  RISE       1
I__197/O               LocalMux                    1099              3629   5880  RISE       1
I__198/I               InMux                          0              3629   5880  RISE       1
I__198/O               InMux                        662              4291   5880  RISE       1
ctr_1_LC_1_25_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_0_LC_1_25_0/in1
Capture Clock    : ctr_0_LC_1_25_0/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   5602  RISE       1
I__200/I               LocalMux                       0              2530   5602  RISE       1
I__200/O               LocalMux                    1099              3629   5602  RISE       1
I__201/I               InMux                          0              3629   5602  RISE       1
I__201/O               InMux                        662              4291   5602  RISE       1
ctr_0_LC_1_25_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : ctr_20_LC_1_27_4/in1
Capture Clock    : ctr_20_LC_1_27_4/clk
Setup Constraint : 20833p
Path slack       : 16622p

Capture Clock Arrival Time (inthosc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1139
- Setup Time                                     -1060
----------------------------------------------   ----- 
End-of-path required time (ps)                   20913

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1761
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4291
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530    900  RISE      11
I__1089/I               LocalMux                       0              2530  12277  RISE       1
I__1089/O               LocalMux                    1099              3629  12277  RISE       1
I__1098/I               InMux                          0              3629  12277  RISE       1
I__1098/O               InMux                        662              4291  12277  RISE       1
ctr_20_LC_1_27_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  16622  RISE       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_b_LC_3_30_4/lcout
Path End         : RGB1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141425
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   143955
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__554/I             ClkMux                         0               252  RISE       1
I__554/O             ClkMux                       887              1139  RISE       1
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_b_LC_3_30_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__559/I               Odrv4                           0              2530   +INF  RISE       1
I__559/O               Odrv4                         596              3126   +INF  RISE       1
I__560/I               LocalMux                        0              3126   +INF  RISE       1
I__560/O               LocalMux                     1099              4225   +INF  RISE       1
I__561/I               InMux                           0              4225   +INF  RISE       1
I__561/O               InMux                         662              4887   +INF  RISE       1
RGBA_DRIVER/RGB1PWM    SB_RGBA_DRV                     0              4887   +INF  RISE       1
RGBA_DRIVER/RGB1       SB_RGBA_DRV                139068            143955   +INF  FALL       0
RGB1                   top                             0            143955   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_r_LC_3_28_4/lcout
Path End         : RGB2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141862
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   144392
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_r_LC_3_28_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__451/I               Odrv4                           0              2530   +INF  RISE       1
I__451/O               Odrv4                         596              3126   +INF  RISE       1
I__452/I               Span4Mux_s2_v                   0              3126   +INF  RISE       1
I__452/O               Span4Mux_s2_v                 437              3563   +INF  RISE       1
I__453/I               LocalMux                        0              3563   +INF  RISE       1
I__453/O               LocalMux                     1099              4662   +INF  RISE       1
I__454/I               InMux                           0              4662   +INF  RISE       1
I__454/O               InMux                         662              5324   +INF  RISE       1
RGBA_DRIVER/RGB2PWM    SB_RGBA_DRV                     0              5324   +INF  RISE       1
RGBA_DRIVER/RGB2       SB_RGBA_DRV                139068            144392   +INF  FALL       0
RGB2                   top                             0            144392   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_g_LC_2_30_4/lcout
Path End         : RGB0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141425
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   143955
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__552/I             ClkMux                         0               252  RISE       1
I__552/O             ClkMux                       887              1139  RISE       1
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_g_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__374/I               Odrv4                           0              2530   +INF  RISE       1
I__374/O               Odrv4                         596              3126   +INF  RISE       1
I__375/I               LocalMux                        0              3126   +INF  RISE       1
I__375/O               LocalMux                     1099              4225   +INF  RISE       1
I__376/I               InMux                           0              4225   +INF  RISE       1
I__376/O               InMux                         662              4887   +INF  RISE       1
RGBA_DRIVER/RGB0PWM    SB_RGBA_DRV                     0              4887   +INF  RISE       1
RGBA_DRIVER/RGB0       SB_RGBA_DRV                139068            143955   +INF  FALL       0
RGB0                   top                             0            143955   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_11_LC_1_30_3/lcout
Path End         : pwm_ctr_11_LC_1_30_3/in1
Capture Clock    : pwm_ctr_11_LC_1_30_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_11_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__311/I                    LocalMux                       0              2530   2662  FALL       1
I__311/O                    LocalMux                     768              3298   2662  FALL       1
I__313/I                    InMux                          0              3298   2662  FALL       1
I__313/O                    InMux                        503              3801   2662  FALL       1
pwm_ctr_11_LC_1_30_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_10_LC_1_30_2/lcout
Path End         : pwm_ctr_10_LC_1_30_2/in1
Capture Clock    : pwm_ctr_10_LC_1_30_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_10_LC_1_30_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__315/I                    LocalMux                       0              2530   2662  FALL       1
I__315/O                    LocalMux                     768              3298   2662  FALL       1
I__317/I                    InMux                          0              3298   2662  FALL       1
I__317/O                    InMux                        503              3801   2662  FALL       1
pwm_ctr_10_LC_1_30_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_9_LC_1_30_1/lcout
Path End         : pwm_ctr_9_LC_1_30_1/in1
Capture Clock    : pwm_ctr_9_LC_1_30_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_9_LC_1_30_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__319/I                   LocalMux                       0              2530   2662  FALL       1
I__319/O                   LocalMux                     768              3298   2662  FALL       1
I__321/I                   InMux                          0              3298   2662  FALL       1
I__321/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_9_LC_1_30_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_8_LC_1_30_0/lcout
Path End         : pwm_ctr_8_LC_1_30_0/in1
Capture Clock    : pwm_ctr_8_LC_1_30_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_8_LC_1_30_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__327/I                   LocalMux                       0              2530   2662  FALL       1
I__327/O                   LocalMux                     768              3298   2662  FALL       1
I__329/I                   InMux                          0              3298   2662  FALL       1
I__329/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_8_LC_1_30_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_7_LC_1_29_7/lcout
Path End         : pwm_ctr_7_LC_1_29_7/in1
Capture Clock    : pwm_ctr_7_LC_1_29_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_7_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__334/I                   LocalMux                       0              2530   2662  FALL       1
I__334/O                   LocalMux                     768              3298   2662  FALL       1
I__336/I                   InMux                          0              3298   2662  FALL       1
I__336/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_7_LC_1_29_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_6_LC_1_29_6/lcout
Path End         : pwm_ctr_6_LC_1_29_6/in1
Capture Clock    : pwm_ctr_6_LC_1_29_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_6_LC_1_29_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__338/I                   LocalMux                       0              2530   2662  FALL       1
I__338/O                   LocalMux                     768              3298   2662  FALL       1
I__340/I                   InMux                          0              3298   2662  FALL       1
I__340/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_6_LC_1_29_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_5_LC_1_29_5/lcout
Path End         : pwm_ctr_5_LC_1_29_5/in1
Capture Clock    : pwm_ctr_5_LC_1_29_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_5_LC_1_29_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__342/I                   LocalMux                       0              2530   2662  FALL       1
I__342/O                   LocalMux                     768              3298   2662  FALL       1
I__344/I                   InMux                          0              3298   2662  FALL       1
I__344/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_5_LC_1_29_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_4_LC_1_29_4/lcout
Path End         : pwm_ctr_4_LC_1_29_4/in1
Capture Clock    : pwm_ctr_4_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_4_LC_1_29_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__351/I                   LocalMux                       0              2530   2662  FALL       1
I__351/O                   LocalMux                     768              3298   2662  FALL       1
I__353/I                   InMux                          0              3298   2662  FALL       1
I__353/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_4_LC_1_29_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_3_LC_1_29_3/lcout
Path End         : pwm_ctr_3_LC_1_29_3/in1
Capture Clock    : pwm_ctr_3_LC_1_29_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__358/I                   LocalMux                       0              2530   2662  FALL       1
I__358/O                   LocalMux                     768              3298   2662  FALL       1
I__360/I                   InMux                          0              3298   2662  FALL       1
I__360/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_2_LC_1_29_2/lcout
Path End         : pwm_ctr_2_LC_1_29_2/in1
Capture Clock    : pwm_ctr_2_LC_1_29_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_2_LC_1_29_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__282/I                   LocalMux                       0              2530   2662  FALL       1
I__282/O                   LocalMux                     768              3298   2662  FALL       1
I__284/I                   InMux                          0              3298   2662  FALL       1
I__284/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_2_LC_1_29_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_1_LC_1_29_1/lcout
Path End         : pwm_ctr_1_LC_1_29_1/in1
Capture Clock    : pwm_ctr_1_LC_1_29_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_1_LC_1_29_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__288/I                   LocalMux                       0              2530   2662  FALL       1
I__288/O                   LocalMux                     768              3298   2662  FALL       1
I__290/I                   InMux                          0              3298   2662  FALL       1
I__290/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_1_LC_1_29_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_0_LC_1_29_0/in1
Capture Clock    : pwm_ctr_0_LC_1_29_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__292/I                   LocalMux                       0              2530   2662  FALL       1
I__292/O                   LocalMux                     768              3298   2662  FALL       1
I__294/I                   InMux                          0              3298   2662  FALL       1
I__294/O                   InMux                        503              3801   2662  FALL       1
pwm_ctr_0_LC_1_29_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_31_LC_1_28_7/lcout
Path End         : ctr_31_LC_1_28_7/in1
Capture Clock    : ctr_31_LC_1_28_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_31_LC_1_28_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL      37
I__914/I                LocalMux                       0              2530   2662  FALL       1
I__914/O                LocalMux                     768              3298   2662  FALL       1
I__931/I                InMux                          0              3298   2662  FALL       1
I__931/O                InMux                        503              3801   2662  FALL       1
ctr_31_LC_1_28_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_29_LC_1_28_5/lcout
Path End         : ctr_29_LC_1_28_5/in1
Capture Clock    : ctr_29_LC_1_28_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_29_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__795/I                LocalMux                       0              2530   2662  FALL       1
I__795/O                LocalMux                     768              3298   2662  FALL       1
I__803/I                InMux                          0              3298   2662  FALL       1
I__803/O                InMux                        503              3801   2662  FALL       1
ctr_29_LC_1_28_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_28_LC_1_28_4/lcout
Path End         : ctr_28_LC_1_28_4/in1
Capture Clock    : ctr_28_LC_1_28_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_28_LC_1_28_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__711/I                LocalMux                       0              2530   2662  FALL       1
I__711/O                LocalMux                     768              3298   2662  FALL       1
I__718/I                InMux                          0              3298   2662  FALL       1
I__718/O                InMux                        503              3801   2662  FALL       1
ctr_28_LC_1_28_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_27_LC_1_28_3/lcout
Path End         : ctr_27_LC_1_28_3/in1
Capture Clock    : ctr_27_LC_1_28_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_27_LC_1_28_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__977/I                LocalMux                       0              2530   2662  FALL       1
I__977/O                LocalMux                     768              3298   2662  FALL       1
I__982/I                InMux                          0              3298   2662  FALL       1
I__982/O                InMux                        503              3801   2662  FALL       1
ctr_27_LC_1_28_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_26_LC_1_28_2/lcout
Path End         : ctr_26_LC_1_28_2/in1
Capture Clock    : ctr_26_LC_1_28_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_26_LC_1_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__736/I                LocalMux                       0              2530   2662  FALL       1
I__736/O                LocalMux                     768              3298   2662  FALL       1
I__741/I                InMux                          0              3298   2662  FALL       1
I__741/O                InMux                        503              3801   2662  FALL       1
ctr_26_LC_1_28_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_25_LC_1_28_1/lcout
Path End         : ctr_25_LC_1_28_1/in1
Capture Clock    : ctr_25_LC_1_28_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_25_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__1002/I               LocalMux                       0              2530   2662  FALL       1
I__1002/O               LocalMux                     768              3298   2662  FALL       1
I__1008/I               InMux                          0              3298   2662  FALL       1
I__1008/O               InMux                        503              3801   2662  FALL       1
ctr_25_LC_1_28_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_23_LC_1_27_7/lcout
Path End         : ctr_23_LC_1_27_7/in1
Capture Clock    : ctr_23_LC_1_27_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_23_LC_1_27_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__631/I                LocalMux                       0              2530   2662  FALL       1
I__631/O                LocalMux                     768              3298   2662  FALL       1
I__639/I                InMux                          0              3298   2662  FALL       1
I__639/O                InMux                        503              3801   2662  FALL       1
ctr_23_LC_1_27_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_22_LC_1_27_6/lcout
Path End         : ctr_22_LC_1_27_6/in1
Capture Clock    : ctr_22_LC_1_27_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_22_LC_1_27_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__1064/I               LocalMux                       0              2530   2662  FALL       1
I__1064/O               LocalMux                     768              3298   2662  FALL       1
I__1070/I               InMux                          0              3298   2662  FALL       1
I__1070/O               InMux                        503              3801   2662  FALL       1
ctr_22_LC_1_27_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_21_LC_1_27_5/lcout
Path End         : ctr_21_LC_1_27_5/in1
Capture Clock    : ctr_21_LC_1_27_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_21_LC_1_27_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__675/I                LocalMux                       0              2530   2662  FALL       1
I__675/O                LocalMux                     768              3298   2662  FALL       1
I__683/I                InMux                          0              3298   2662  FALL       1
I__683/O                InMux                        503              3801   2662  FALL       1
ctr_21_LC_1_27_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : ctr_20_LC_1_27_4/in1
Capture Clock    : ctr_20_LC_1_27_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL      11
I__1089/I               LocalMux                       0              2530   2662  FALL       1
I__1089/O               LocalMux                     768              3298   2662  FALL       1
I__1098/I               InMux                          0              3298   2662  FALL       1
I__1098/O               InMux                        503              3801   2662  FALL       1
ctr_20_LC_1_27_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_19_LC_1_27_3/lcout
Path End         : ctr_19_LC_1_27_3/in1
Capture Clock    : ctr_19_LC_1_27_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_19_LC_1_27_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       4
I__301/I                LocalMux                       0              2530   2662  FALL       1
I__301/O                LocalMux                     768              3298   2662  FALL       1
I__305/I                InMux                          0              3298   2662  FALL       1
I__305/O                InMux                        503              3801   2662  FALL       1
ctr_19_LC_1_27_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_18_LC_1_27_2/lcout
Path End         : ctr_18_LC_1_27_2/in1
Capture Clock    : ctr_18_LC_1_27_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_18_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       4
I__1124/I               LocalMux                       0              2530   2662  FALL       1
I__1124/O               LocalMux                     768              3298   2662  FALL       1
I__1128/I               InMux                          0              3298   2662  FALL       1
I__1128/O               InMux                        503              3801   2662  FALL       1
ctr_18_LC_1_27_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_1_27_1/lcout
Path End         : ctr_17_LC_1_27_1/in1
Capture Clock    : ctr_17_LC_1_27_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_1_27_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__232/I                LocalMux                       0              2530   2662  FALL       1
I__232/O                LocalMux                     768              3298   2662  FALL       1
I__233/I                InMux                          0              3298   2662  FALL       1
I__233/O                InMux                        503              3801   2662  FALL       1
ctr_17_LC_1_27_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_1_27_0/lcout
Path End         : ctr_16_LC_1_27_0/in1
Capture Clock    : ctr_16_LC_1_27_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_1_27_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__235/I                LocalMux                       0              2530   2662  FALL       1
I__235/O                LocalMux                     768              3298   2662  FALL       1
I__236/I                InMux                          0              3298   2662  FALL       1
I__236/O                InMux                        503              3801   2662  FALL       1
ctr_16_LC_1_27_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_1_26_7/lcout
Path End         : ctr_15_LC_1_26_7/in1
Capture Clock    : ctr_15_LC_1_26_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_1_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__238/I                LocalMux                       0              2530   2662  FALL       1
I__238/O                LocalMux                     768              3298   2662  FALL       1
I__239/I                InMux                          0              3298   2662  FALL       1
I__239/O                InMux                        503              3801   2662  FALL       1
ctr_15_LC_1_26_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_1_26_6/lcout
Path End         : ctr_14_LC_1_26_6/in1
Capture Clock    : ctr_14_LC_1_26_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_1_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__241/I                LocalMux                       0              2530   2662  FALL       1
I__241/O                LocalMux                     768              3298   2662  FALL       1
I__242/I                InMux                          0              3298   2662  FALL       1
I__242/O                InMux                        503              3801   2662  FALL       1
ctr_14_LC_1_26_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_1_26_5/lcout
Path End         : ctr_13_LC_1_26_5/in1
Capture Clock    : ctr_13_LC_1_26_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_1_26_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__203/I                LocalMux                       0              2530   2662  FALL       1
I__203/O                LocalMux                     768              3298   2662  FALL       1
I__204/I                InMux                          0              3298   2662  FALL       1
I__204/O                InMux                        503              3801   2662  FALL       1
ctr_13_LC_1_26_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_1_26_4/lcout
Path End         : ctr_12_LC_1_26_4/in1
Capture Clock    : ctr_12_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_1_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__206/I                LocalMux                       0              2530   2662  FALL       1
I__206/O                LocalMux                     768              3298   2662  FALL       1
I__207/I                InMux                          0              3298   2662  FALL       1
I__207/O                InMux                        503              3801   2662  FALL       1
ctr_12_LC_1_26_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_1_26_3/lcout
Path End         : ctr_11_LC_1_26_3/in1
Capture Clock    : ctr_11_LC_1_26_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_1_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__209/I                LocalMux                       0              2530   2662  FALL       1
I__209/O                LocalMux                     768              3298   2662  FALL       1
I__210/I                InMux                          0              3298   2662  FALL       1
I__210/O                InMux                        503              3801   2662  FALL       1
ctr_11_LC_1_26_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_1_26_2/lcout
Path End         : ctr_10_LC_1_26_2/in1
Capture Clock    : ctr_10_LC_1_26_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_1_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__212/I                LocalMux                       0              2530   2662  FALL       1
I__212/O                LocalMux                     768              3298   2662  FALL       1
I__213/I                InMux                          0              3298   2662  FALL       1
I__213/O                InMux                        503              3801   2662  FALL       1
ctr_10_LC_1_26_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_1_26_1/lcout
Path End         : ctr_9_LC_1_26_1/in1
Capture Clock    : ctr_9_LC_1_26_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_1_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__215/I               LocalMux                       0              2530   2662  FALL       1
I__215/O               LocalMux                     768              3298   2662  FALL       1
I__216/I               InMux                          0              3298   2662  FALL       1
I__216/O               InMux                        503              3801   2662  FALL       1
ctr_9_LC_1_26_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_1_26_0/lcout
Path End         : ctr_8_LC_1_26_0/in1
Capture Clock    : ctr_8_LC_1_26_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__218/I               LocalMux                       0              2530   2662  FALL       1
I__218/O               LocalMux                     768              3298   2662  FALL       1
I__219/I               InMux                          0              3298   2662  FALL       1
I__219/O               InMux                        503              3801   2662  FALL       1
ctr_8_LC_1_26_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_7_LC_1_25_7/lcout
Path End         : ctr_7_LC_1_25_7/in1
Capture Clock    : ctr_7_LC_1_25_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_7_LC_1_25_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__221/I               LocalMux                       0              2530   2662  FALL       1
I__221/O               LocalMux                     768              3298   2662  FALL       1
I__222/I               InMux                          0              3298   2662  FALL       1
I__222/O               InMux                        503              3801   2662  FALL       1
ctr_7_LC_1_25_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_1_25_6/lcout
Path End         : ctr_6_LC_1_25_6/in1
Capture Clock    : ctr_6_LC_1_25_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_1_25_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__224/I               LocalMux                       0              2530   2662  FALL       1
I__224/O               LocalMux                     768              3298   2662  FALL       1
I__225/I               InMux                          0              3298   2662  FALL       1
I__225/O               InMux                        503              3801   2662  FALL       1
ctr_6_LC_1_25_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_1_25_5/lcout
Path End         : ctr_5_LC_1_25_5/in1
Capture Clock    : ctr_5_LC_1_25_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_1_25_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__185/I               LocalMux                       0              2530   2662  FALL       1
I__185/O               LocalMux                     768              3298   2662  FALL       1
I__186/I               InMux                          0              3298   2662  FALL       1
I__186/O               InMux                        503              3801   2662  FALL       1
ctr_5_LC_1_25_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_1_25_4/lcout
Path End         : ctr_4_LC_1_25_4/in1
Capture Clock    : ctr_4_LC_1_25_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_1_25_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__188/I               LocalMux                       0              2530   2662  FALL       1
I__188/O               LocalMux                     768              3298   2662  FALL       1
I__189/I               InMux                          0              3298   2662  FALL       1
I__189/O               InMux                        503              3801   2662  FALL       1
ctr_4_LC_1_25_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_1_25_3/lcout
Path End         : ctr_3_LC_1_25_3/in1
Capture Clock    : ctr_3_LC_1_25_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_1_25_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__191/I               LocalMux                       0              2530   2662  FALL       1
I__191/O               LocalMux                     768              3298   2662  FALL       1
I__192/I               InMux                          0              3298   2662  FALL       1
I__192/O               InMux                        503              3801   2662  FALL       1
ctr_3_LC_1_25_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_1_25_2/lcout
Path End         : ctr_2_LC_1_25_2/in1
Capture Clock    : ctr_2_LC_1_25_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_1_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__194/I               LocalMux                       0              2530   2662  FALL       1
I__194/O               LocalMux                     768              3298   2662  FALL       1
I__195/I               InMux                          0              3298   2662  FALL       1
I__195/O               InMux                        503              3801   2662  FALL       1
ctr_2_LC_1_25_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_1_25_1/lcout
Path End         : ctr_1_LC_1_25_1/in1
Capture Clock    : ctr_1_LC_1_25_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_1_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__197/I               LocalMux                       0              2530   2662  FALL       1
I__197/O               LocalMux                     768              3298   2662  FALL       1
I__198/I               InMux                          0              3298   2662  FALL       1
I__198/O               InMux                        503              3801   2662  FALL       1
ctr_1_LC_1_25_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_0_LC_1_25_0/in1
Capture Clock    : ctr_0_LC_1_25_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1271
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3801
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__200/I               LocalMux                       0              2530   2662  FALL       1
I__200/O               LocalMux                     768              3298   2662  FALL       1
I__201/I               InMux                          0              3298   2662  FALL       1
I__201/O               InMux                        503              3801   2662  FALL       1
ctr_0_LC_1_25_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_30_LC_1_28_6/lcout
Path End         : ctr_30_LC_1_28_6/in1
Capture Clock    : ctr_30_LC_1_28_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1920
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4450
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_30_LC_1_28_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   3311  FALL      56
I__819/I                Odrv4                          0              2530   3311  FALL       1
I__819/O                Odrv4                        649              3179   3311  FALL       1
I__840/I                LocalMux                       0              3179   3311  FALL       1
I__840/O                LocalMux                     768              3947   3311  FALL       1
I__858/I                InMux                          0              3947   3311  FALL       1
I__858/O                InMux                        503              4450   3311  FALL       1
ctr_30_LC_1_28_6/in1    LogicCell40_SEQ_MODE_1000      0              4450   3311  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_24_LC_1_28_0/lcout
Path End         : ctr_24_LC_1_28_0/in1
Capture Clock    : ctr_24_LC_1_28_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               1920
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4450
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_24_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   3311  FALL       9
I__1040/I               Odrv4                          0              2530   3311  FALL       1
I__1040/O               Odrv4                        649              3179   3311  FALL       1
I__1044/I               LocalMux                       0              3179   3311  FALL       1
I__1044/O               LocalMux                     768              3947   3311  FALL       1
I__1052/I               InMux                          0              3947   3311  FALL       1
I__1052/O               InMux                        503              4450   3311  FALL       1
ctr_24_LC_1_28_0/in1    LogicCell40_SEQ_MODE_1000      0              4450   3311  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_10_LC_1_30_2/lcout
Path End         : pwm_ctr_11_LC_1_30_3/in3
Capture Clock    : pwm_ctr_11_LC_1_30_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_10_LC_1_30_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__315/I                       LocalMux                       0              2530   2662  FALL       1
I__315/O                       LocalMux                     768              3298   2662  FALL       1
I__317/I                       InMux                          0              3298   2662  FALL       1
I__317/O                       InMux                        503              3801   2662  FALL       1
pwm_ctr_10_LC_1_30_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_10_LC_1_30_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       1
I__262/I                       InMux                          0              4463   3828  FALL       1
I__262/O                       InMux                        503              4967   3828  FALL       1
pwm_ctr_11_LC_1_30_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_9_LC_1_30_1/lcout
Path End         : pwm_ctr_10_LC_1_30_2/in3
Capture Clock    : pwm_ctr_10_LC_1_30_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_9_LC_1_30_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__319/I                      LocalMux                       0              2530   2662  FALL       1
I__319/O                      LocalMux                     768              3298   2662  FALL       1
I__321/I                      InMux                          0              3298   2662  FALL       1
I__321/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_9_LC_1_30_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_9_LC_1_30_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__263/I                      InMux                          0              4463   3828  FALL       1
I__263/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_10_LC_1_30_2/in3      LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_10_LC_1_30_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_8_LC_1_30_0/lcout
Path End         : pwm_ctr_9_LC_1_30_1/in3
Capture Clock    : pwm_ctr_9_LC_1_30_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_8_LC_1_30_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__327/I                      LocalMux                       0              2530   2662  FALL       1
I__327/O                      LocalMux                     768              3298   2662  FALL       1
I__329/I                      InMux                          0              3298   2662  FALL       1
I__329/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_8_LC_1_30_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_8_LC_1_30_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__264/I                      InMux                          0              4463   3828  FALL       1
I__264/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_9_LC_1_30_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_6_LC_1_29_6/lcout
Path End         : pwm_ctr_7_LC_1_29_7/in3
Capture Clock    : pwm_ctr_7_LC_1_29_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_6_LC_1_29_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__338/I                      LocalMux                       0              2530   2662  FALL       1
I__338/O                      LocalMux                     768              3298   2662  FALL       1
I__340/I                      InMux                          0              3298   2662  FALL       1
I__340/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_6_LC_1_29_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_6_LC_1_29_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__253/I                      InMux                          0              4463   3828  FALL       1
I__253/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_7_LC_1_29_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_5_LC_1_29_5/lcout
Path End         : pwm_ctr_6_LC_1_29_6/in3
Capture Clock    : pwm_ctr_6_LC_1_29_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_5_LC_1_29_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__342/I                      LocalMux                       0              2530   2662  FALL       1
I__342/O                      LocalMux                     768              3298   2662  FALL       1
I__344/I                      InMux                          0              3298   2662  FALL       1
I__344/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_5_LC_1_29_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_5_LC_1_29_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__254/I                      InMux                          0              4463   3828  FALL       1
I__254/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_6_LC_1_29_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_6_LC_1_29_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_4_LC_1_29_4/lcout
Path End         : pwm_ctr_5_LC_1_29_5/in3
Capture Clock    : pwm_ctr_5_LC_1_29_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_4_LC_1_29_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__351/I                      LocalMux                       0              2530   2662  FALL       1
I__351/O                      LocalMux                     768              3298   2662  FALL       1
I__353/I                      InMux                          0              3298   2662  FALL       1
I__353/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_4_LC_1_29_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_4_LC_1_29_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__255/I                      InMux                          0              4463   3828  FALL       1
I__255/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_5_LC_1_29_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_5_LC_1_29_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_3_LC_1_29_3/lcout
Path End         : pwm_ctr_4_LC_1_29_4/in3
Capture Clock    : pwm_ctr_4_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_3_LC_1_29_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__358/I                      LocalMux                       0              2530   2662  FALL       1
I__358/O                      LocalMux                     768              3298   2662  FALL       1
I__360/I                      InMux                          0              3298   2662  FALL       1
I__360/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_3_LC_1_29_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_3_LC_1_29_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__256/I                      InMux                          0              4463   3828  FALL       1
I__256/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_4_LC_1_29_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_4_LC_1_29_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_2_LC_1_29_2/lcout
Path End         : pwm_ctr_3_LC_1_29_3/in3
Capture Clock    : pwm_ctr_3_LC_1_29_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_2_LC_1_29_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__282/I                      LocalMux                       0              2530   2662  FALL       1
I__282/O                      LocalMux                     768              3298   2662  FALL       1
I__284/I                      InMux                          0              3298   2662  FALL       1
I__284/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_2_LC_1_29_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_2_LC_1_29_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__257/I                      InMux                          0              4463   3828  FALL       1
I__257/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_3_LC_1_29_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_3_LC_1_29_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_1_LC_1_29_1/lcout
Path End         : pwm_ctr_2_LC_1_29_2/in3
Capture Clock    : pwm_ctr_2_LC_1_29_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_1_LC_1_29_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__288/I                      LocalMux                       0              2530   2662  FALL       1
I__288/O                      LocalMux                     768              3298   2662  FALL       1
I__290/I                      InMux                          0              3298   2662  FALL       1
I__290/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_1_LC_1_29_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_1_LC_1_29_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__258/I                      InMux                          0              4463   3828  FALL       1
I__258/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_2_LC_1_29_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_2_LC_1_29_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_0_LC_1_29_0/lcout
Path End         : pwm_ctr_1_LC_1_29_1/in3
Capture Clock    : pwm_ctr_1_LC_1_29_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_0_LC_1_29_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_0_LC_1_29_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__292/I                      LocalMux                       0              2530   2662  FALL       1
I__292/O                      LocalMux                     768              3298   2662  FALL       1
I__294/I                      InMux                          0              3298   2662  FALL       1
I__294/O                      InMux                        503              3801   2662  FALL       1
pwm_ctr_0_LC_1_29_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
pwm_ctr_0_LC_1_29_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__259/I                      InMux                          0              4463   3828  FALL       1
I__259/O                      InMux                        503              4967   3828  FALL       1
pwm_ctr_1_LC_1_29_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_1_LC_1_29_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_29_LC_1_28_5/lcout
Path End         : ctr_30_LC_1_28_6/in3
Capture Clock    : ctr_30_LC_1_28_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_29_LC_1_28_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__795/I                   LocalMux                       0              2530   2662  FALL       1
I__795/O                   LocalMux                     768              3298   2662  FALL       1
I__803/I                   InMux                          0              3298   2662  FALL       1
I__803/O                   InMux                        503              3801   2662  FALL       1
ctr_29_LC_1_28_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_29_LC_1_28_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__244/I                   InMux                          0              4463   3828  FALL       1
I__244/O                   InMux                        503              4967   3828  FALL       1
ctr_30_LC_1_28_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_30_LC_1_28_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_28_LC_1_28_4/lcout
Path End         : ctr_29_LC_1_28_5/in3
Capture Clock    : ctr_29_LC_1_28_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_28_LC_1_28_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__711/I                   LocalMux                       0              2530   2662  FALL       1
I__711/O                   LocalMux                     768              3298   2662  FALL       1
I__718/I                   InMux                          0              3298   2662  FALL       1
I__718/O                   InMux                        503              3801   2662  FALL       1
ctr_28_LC_1_28_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_28_LC_1_28_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__245/I                   InMux                          0              4463   3828  FALL       1
I__245/O                   InMux                        503              4967   3828  FALL       1
ctr_29_LC_1_28_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_27_LC_1_28_3/lcout
Path End         : ctr_28_LC_1_28_4/in3
Capture Clock    : ctr_28_LC_1_28_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_27_LC_1_28_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__977/I                   LocalMux                       0              2530   2662  FALL       1
I__977/O                   LocalMux                     768              3298   2662  FALL       1
I__982/I                   InMux                          0              3298   2662  FALL       1
I__982/O                   InMux                        503              3801   2662  FALL       1
ctr_27_LC_1_28_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_27_LC_1_28_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__246/I                   InMux                          0              4463   3828  FALL       1
I__246/O                   InMux                        503              4967   3828  FALL       1
ctr_28_LC_1_28_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_28_LC_1_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_26_LC_1_28_2/lcout
Path End         : ctr_27_LC_1_28_3/in3
Capture Clock    : ctr_27_LC_1_28_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_26_LC_1_28_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__736/I                   LocalMux                       0              2530   2662  FALL       1
I__736/O                   LocalMux                     768              3298   2662  FALL       1
I__741/I                   InMux                          0              3298   2662  FALL       1
I__741/O                   InMux                        503              3801   2662  FALL       1
ctr_26_LC_1_28_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_26_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__247/I                   InMux                          0              4463   3828  FALL       1
I__247/O                   InMux                        503              4967   3828  FALL       1
ctr_27_LC_1_28_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_27_LC_1_28_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_25_LC_1_28_1/lcout
Path End         : ctr_26_LC_1_28_2/in3
Capture Clock    : ctr_26_LC_1_28_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_25_LC_1_28_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__1002/I                  LocalMux                       0              2530   2662  FALL       1
I__1002/O                  LocalMux                     768              3298   2662  FALL       1
I__1008/I                  InMux                          0              3298   2662  FALL       1
I__1008/O                  InMux                        503              3801   2662  FALL       1
ctr_25_LC_1_28_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_25_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__248/I                   InMux                          0              4463   3828  FALL       1
I__248/O                   InMux                        503              4967   3828  FALL       1
ctr_26_LC_1_28_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_26_LC_1_28_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_22_LC_1_27_6/lcout
Path End         : ctr_23_LC_1_27_7/in3
Capture Clock    : ctr_23_LC_1_27_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_22_LC_1_27_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__1064/I                  LocalMux                       0              2530   2662  FALL       1
I__1064/O                  LocalMux                     768              3298   2662  FALL       1
I__1070/I                  InMux                          0              3298   2662  FALL       1
I__1070/O                  InMux                        503              3801   2662  FALL       1
ctr_22_LC_1_27_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_22_LC_1_27_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__251/I                   InMux                          0              4463   3828  FALL       1
I__251/O                   InMux                        503              4967   3828  FALL       1
ctr_23_LC_1_27_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_21_LC_1_27_5/lcout
Path End         : ctr_22_LC_1_27_6/in3
Capture Clock    : ctr_22_LC_1_27_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_21_LC_1_27_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__675/I                   LocalMux                       0              2530   2662  FALL       1
I__675/O                   LocalMux                     768              3298   2662  FALL       1
I__683/I                   InMux                          0              3298   2662  FALL       1
I__683/O                   InMux                        503              3801   2662  FALL       1
ctr_21_LC_1_27_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_21_LC_1_27_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__226/I                   InMux                          0              4463   3828  FALL       1
I__226/O                   InMux                        503              4967   3828  FALL       1
ctr_22_LC_1_27_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_22_LC_1_27_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_20_LC_1_27_4/lcout
Path End         : ctr_21_LC_1_27_5/in3
Capture Clock    : ctr_21_LC_1_27_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_20_LC_1_27_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL      11
I__1089/I                  LocalMux                       0              2530   2662  FALL       1
I__1089/O                  LocalMux                     768              3298   2662  FALL       1
I__1098/I                  InMux                          0              3298   2662  FALL       1
I__1098/O                  InMux                        503              3801   2662  FALL       1
ctr_20_LC_1_27_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_20_LC_1_27_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__227/I                   InMux                          0              4463   3828  FALL       1
I__227/O                   InMux                        503              4967   3828  FALL       1
ctr_21_LC_1_27_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_21_LC_1_27_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_19_LC_1_27_3/lcout
Path End         : ctr_20_LC_1_27_4/in3
Capture Clock    : ctr_20_LC_1_27_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_19_LC_1_27_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       4
I__301/I                   LocalMux                       0              2530   2662  FALL       1
I__301/O                   LocalMux                     768              3298   2662  FALL       1
I__305/I                   InMux                          0              3298   2662  FALL       1
I__305/O                   InMux                        503              3801   2662  FALL       1
ctr_19_LC_1_27_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_19_LC_1_27_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__228/I                   InMux                          0              4463   3828  FALL       1
I__228/O                   InMux                        503              4967   3828  FALL       1
ctr_20_LC_1_27_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_20_LC_1_27_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_18_LC_1_27_2/lcout
Path End         : ctr_19_LC_1_27_3/in3
Capture Clock    : ctr_19_LC_1_27_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_18_LC_1_27_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       4
I__1124/I                  LocalMux                       0              2530   2662  FALL       1
I__1124/O                  LocalMux                     768              3298   2662  FALL       1
I__1128/I                  InMux                          0              3298   2662  FALL       1
I__1128/O                  InMux                        503              3801   2662  FALL       1
ctr_18_LC_1_27_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_18_LC_1_27_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__229/I                   InMux                          0              4463   3828  FALL       1
I__229/O                   InMux                        503              4967   3828  FALL       1
ctr_19_LC_1_27_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_19_LC_1_27_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_1_27_1/lcout
Path End         : ctr_18_LC_1_27_2/in3
Capture Clock    : ctr_18_LC_1_27_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_1_27_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__232/I                   LocalMux                       0              2530   2662  FALL       1
I__232/O                   LocalMux                     768              3298   2662  FALL       1
I__233/I                   InMux                          0              3298   2662  FALL       1
I__233/O                   InMux                        503              3801   2662  FALL       1
ctr_17_LC_1_27_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_17_LC_1_27_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__230/I                   InMux                          0              4463   3828  FALL       1
I__230/O                   InMux                        503              4967   3828  FALL       1
ctr_18_LC_1_27_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_18_LC_1_27_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_1_27_0/lcout
Path End         : ctr_17_LC_1_27_1/in3
Capture Clock    : ctr_17_LC_1_27_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_1_27_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__235/I                   LocalMux                       0              2530   2662  FALL       1
I__235/O                   LocalMux                     768              3298   2662  FALL       1
I__236/I                   InMux                          0              3298   2662  FALL       1
I__236/O                   InMux                        503              3801   2662  FALL       1
ctr_16_LC_1_27_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_16_LC_1_27_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__231/I                   InMux                          0              4463   3828  FALL       1
I__231/O                   InMux                        503              4967   3828  FALL       1
ctr_17_LC_1_27_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_17_LC_1_27_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_1_26_6/lcout
Path End         : ctr_15_LC_1_26_7/in3
Capture Clock    : ctr_15_LC_1_26_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_1_26_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__241/I                   LocalMux                       0              2530   2662  FALL       1
I__241/O                   LocalMux                     768              3298   2662  FALL       1
I__242/I                   InMux                          0              3298   2662  FALL       1
I__242/O                   InMux                        503              3801   2662  FALL       1
ctr_14_LC_1_26_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_14_LC_1_26_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__237/I                   InMux                          0              4463   3828  FALL       1
I__237/O                   InMux                        503              4967   3828  FALL       1
ctr_15_LC_1_26_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_1_26_5/lcout
Path End         : ctr_14_LC_1_26_6/in3
Capture Clock    : ctr_14_LC_1_26_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_1_26_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__203/I                   LocalMux                       0              2530   2662  FALL       1
I__203/O                   LocalMux                     768              3298   2662  FALL       1
I__204/I                   InMux                          0              3298   2662  FALL       1
I__204/O                   InMux                        503              3801   2662  FALL       1
ctr_13_LC_1_26_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_13_LC_1_26_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__240/I                   InMux                          0              4463   3828  FALL       1
I__240/O                   InMux                        503              4967   3828  FALL       1
ctr_14_LC_1_26_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_14_LC_1_26_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_1_26_4/lcout
Path End         : ctr_13_LC_1_26_5/in3
Capture Clock    : ctr_13_LC_1_26_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_1_26_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__206/I                   LocalMux                       0              2530   2662  FALL       1
I__206/O                   LocalMux                     768              3298   2662  FALL       1
I__207/I                   InMux                          0              3298   2662  FALL       1
I__207/O                   InMux                        503              3801   2662  FALL       1
ctr_12_LC_1_26_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_12_LC_1_26_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__202/I                   InMux                          0              4463   3828  FALL       1
I__202/O                   InMux                        503              4967   3828  FALL       1
ctr_13_LC_1_26_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_13_LC_1_26_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_1_26_3/lcout
Path End         : ctr_12_LC_1_26_4/in3
Capture Clock    : ctr_12_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_1_26_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__209/I                   LocalMux                       0              2530   2662  FALL       1
I__209/O                   LocalMux                     768              3298   2662  FALL       1
I__210/I                   InMux                          0              3298   2662  FALL       1
I__210/O                   InMux                        503              3801   2662  FALL       1
ctr_11_LC_1_26_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_11_LC_1_26_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__205/I                   InMux                          0              4463   3828  FALL       1
I__205/O                   InMux                        503              4967   3828  FALL       1
ctr_12_LC_1_26_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_12_LC_1_26_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_1_26_2/lcout
Path End         : ctr_11_LC_1_26_3/in3
Capture Clock    : ctr_11_LC_1_26_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_1_26_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__212/I                   LocalMux                       0              2530   2662  FALL       1
I__212/O                   LocalMux                     768              3298   2662  FALL       1
I__213/I                   InMux                          0              3298   2662  FALL       1
I__213/O                   InMux                        503              3801   2662  FALL       1
ctr_10_LC_1_26_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_10_LC_1_26_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__208/I                   InMux                          0              4463   3828  FALL       1
I__208/O                   InMux                        503              4967   3828  FALL       1
ctr_11_LC_1_26_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_11_LC_1_26_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_1_26_1/lcout
Path End         : ctr_10_LC_1_26_2/in3
Capture Clock    : ctr_10_LC_1_26_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_1_26_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__215/I                  LocalMux                       0              2530   2662  FALL       1
I__215/O                  LocalMux                     768              3298   2662  FALL       1
I__216/I                  InMux                          0              3298   2662  FALL       1
I__216/O                  InMux                        503              3801   2662  FALL       1
ctr_9_LC_1_26_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_9_LC_1_26_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__211/I                  InMux                          0              4463   3828  FALL       1
I__211/O                  InMux                        503              4967   3828  FALL       1
ctr_10_LC_1_26_2/in3      LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_10_LC_1_26_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_1_26_0/lcout
Path End         : ctr_9_LC_1_26_1/in3
Capture Clock    : ctr_9_LC_1_26_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_1_26_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__218/I                  LocalMux                       0              2530   2662  FALL       1
I__218/O                  LocalMux                     768              3298   2662  FALL       1
I__219/I                  InMux                          0              3298   2662  FALL       1
I__219/O                  InMux                        503              3801   2662  FALL       1
ctr_8_LC_1_26_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_8_LC_1_26_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__214/I                  InMux                          0              4463   3828  FALL       1
I__214/O                  InMux                        503              4967   3828  FALL       1
ctr_9_LC_1_26_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_9_LC_1_26_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_1_25_6/lcout
Path End         : ctr_7_LC_1_25_7/in3
Capture Clock    : ctr_7_LC_1_25_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_1_25_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__224/I                  LocalMux                       0              2530   2662  FALL       1
I__224/O                  LocalMux                     768              3298   2662  FALL       1
I__225/I                  InMux                          0              3298   2662  FALL       1
I__225/O                  InMux                        503              3801   2662  FALL       1
ctr_6_LC_1_25_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_6_LC_1_25_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__220/I                  InMux                          0              4463   3828  FALL       1
I__220/O                  InMux                        503              4967   3828  FALL       1
ctr_7_LC_1_25_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_1_25_5/lcout
Path End         : ctr_6_LC_1_25_6/in3
Capture Clock    : ctr_6_LC_1_25_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_1_25_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__185/I                  LocalMux                       0              2530   2662  FALL       1
I__185/O                  LocalMux                     768              3298   2662  FALL       1
I__186/I                  InMux                          0              3298   2662  FALL       1
I__186/O                  InMux                        503              3801   2662  FALL       1
ctr_5_LC_1_25_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_5_LC_1_25_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__223/I                  InMux                          0              4463   3828  FALL       1
I__223/O                  InMux                        503              4967   3828  FALL       1
ctr_6_LC_1_25_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_6_LC_1_25_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_1_25_4/lcout
Path End         : ctr_5_LC_1_25_5/in3
Capture Clock    : ctr_5_LC_1_25_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_1_25_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__188/I                  LocalMux                       0              2530   2662  FALL       1
I__188/O                  LocalMux                     768              3298   2662  FALL       1
I__189/I                  InMux                          0              3298   2662  FALL       1
I__189/O                  InMux                        503              3801   2662  FALL       1
ctr_4_LC_1_25_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_4_LC_1_25_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__184/I                  InMux                          0              4463   3828  FALL       1
I__184/O                  InMux                        503              4967   3828  FALL       1
ctr_5_LC_1_25_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_5_LC_1_25_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_1_25_3/lcout
Path End         : ctr_4_LC_1_25_4/in3
Capture Clock    : ctr_4_LC_1_25_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_1_25_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__191/I                  LocalMux                       0              2530   2662  FALL       1
I__191/O                  LocalMux                     768              3298   2662  FALL       1
I__192/I                  InMux                          0              3298   2662  FALL       1
I__192/O                  InMux                        503              3801   2662  FALL       1
ctr_3_LC_1_25_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_3_LC_1_25_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__187/I                  InMux                          0              4463   3828  FALL       1
I__187/O                  InMux                        503              4967   3828  FALL       1
ctr_4_LC_1_25_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_4_LC_1_25_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_1_25_2/lcout
Path End         : ctr_3_LC_1_25_3/in3
Capture Clock    : ctr_3_LC_1_25_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_1_25_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__194/I                  LocalMux                       0              2530   2662  FALL       1
I__194/O                  LocalMux                     768              3298   2662  FALL       1
I__195/I                  InMux                          0              3298   2662  FALL       1
I__195/O                  InMux                        503              3801   2662  FALL       1
ctr_2_LC_1_25_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_2_LC_1_25_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__190/I                  InMux                          0              4463   3828  FALL       1
I__190/O                  InMux                        503              4967   3828  FALL       1
ctr_3_LC_1_25_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_3_LC_1_25_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_1_25_1/lcout
Path End         : ctr_2_LC_1_25_2/in3
Capture Clock    : ctr_2_LC_1_25_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_1_25_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__197/I                  LocalMux                       0              2530   2662  FALL       1
I__197/O                  LocalMux                     768              3298   2662  FALL       1
I__198/I                  InMux                          0              3298   2662  FALL       1
I__198/O                  InMux                        503              3801   2662  FALL       1
ctr_1_LC_1_25_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_1_LC_1_25_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__193/I                  InMux                          0              4463   3828  FALL       1
I__193/O                  InMux                        503              4967   3828  FALL       1
ctr_2_LC_1_25_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_2_LC_1_25_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_1_25_0/lcout
Path End         : ctr_1_LC_1_25_1/in3
Capture Clock    : ctr_1_LC_1_25_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2437
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4967
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_0_LC_1_25_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_1_25_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__200/I                  LocalMux                       0              2530   2662  FALL       1
I__200/O                  LocalMux                     768              3298   2662  FALL       1
I__201/I                  InMux                          0              3298   2662  FALL       1
I__201/O                  InMux                        503              3801   2662  FALL       1
ctr_0_LC_1_25_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_0_LC_1_25_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__196/I                  InMux                          0              4463   3828  FALL       1
I__196/O                  InMux                        503              4967   3828  FALL       1
ctr_1_LC_1_25_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_1_LC_1_25_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_29_LC_1_28_5/lcout
Path End         : ctr_31_LC_1_28_7/in3
Capture Clock    : ctr_31_LC_1_28_7/clk
Hold Constraint  : 0p
Path slack       : 4106p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2715
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5245
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_29_LC_1_28_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__795/I                   LocalMux                       0              2530   2662  FALL       1
I__795/O                   LocalMux                     768              3298   2662  FALL       1
I__803/I                   InMux                          0              3298   2662  FALL       1
I__803/O                   InMux                        503              3801   2662  FALL       1
ctr_29_LC_1_28_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
ctr_29_LC_1_28_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
ctr_30_LC_1_28_6/carryin   LogicCell40_SEQ_MODE_1000      0              4463   4106  FALL       1
ctr_30_LC_1_28_6/carryout  LogicCell40_SEQ_MODE_1000    278              4742   4106  FALL       1
I__243/I                   InMux                          0              4742   4106  FALL       1
I__243/O                   InMux                        503              5245   4106  FALL       1
ctr_31_LC_1_28_7/in3       LogicCell40_SEQ_MODE_1000      0              5245   4106  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_31_LC_1_28_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_7_LC_1_29_7/lcout
Path End         : pwm_ctr_8_LC_1_30_0/in3
Capture Clock    : pwm_ctr_8_LC_1_30_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2887
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5417
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__551/I                 ClkMux                         0               252  RISE       1
I__551/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_7_LC_1_29_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_7_LC_1_29_7/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__334/I                         LocalMux                       0              2530   2662  FALL       1
I__334/O                         LocalMux                     768              3298   2662  FALL       1
I__336/I                         InMux                          0              3298   2662  FALL       1
I__336/O                         InMux                        503              3801   2662  FALL       1
pwm_ctr_7_LC_1_29_7/in1          LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
pwm_ctr_7_LC_1_29_7/carryout     LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_1_30_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_1_30_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__252/I                         InMux                          0              4914   4278  FALL       1
I__252/O                         InMux                        503              5417   4278  FALL       1
pwm_ctr_8_LC_1_30_0/in3          LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_8_LC_1_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_23_LC_1_27_7/lcout
Path End         : ctr_24_LC_1_28_0/in3
Capture Clock    : ctr_24_LC_1_28_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2887
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5417
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_23_LC_1_27_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_23_LC_1_27_7/lcout           LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__631/I                         LocalMux                       0              2530   2662  FALL       1
I__631/O                         LocalMux                     768              3298   2662  FALL       1
I__639/I                         InMux                          0              3298   2662  FALL       1
I__639/O                         InMux                        503              3801   2662  FALL       1
ctr_23_LC_1_27_7/in1             LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
ctr_23_LC_1_27_7/carryout        LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_1_28_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_1_28_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__250/I                         InMux                          0              4914   4278  FALL       1
I__250/O                         InMux                        503              5417   4278  FALL       1
ctr_24_LC_1_28_0/in3             LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_1_26_7/lcout
Path End         : ctr_16_LC_1_27_0/in3
Capture Clock    : ctr_16_LC_1_27_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2887
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5417
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__556/I              ClkMux                         0               252  RISE       1
I__556/O              ClkMux                       887              1139  RISE       1
ctr_15_LC_1_26_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_1_26_7/lcout           LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__238/I                         LocalMux                       0              2530   2662  FALL       1
I__238/O                         LocalMux                     768              3298   2662  FALL       1
I__239/I                         InMux                          0              3298   2662  FALL       1
I__239/O                         InMux                        503              3801   2662  FALL       1
ctr_15_LC_1_26_7/in1             LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
ctr_15_LC_1_26_7/carryout        LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_1_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_1_27_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__234/I                         InMux                          0              4914   4278  FALL       1
I__234/O                         InMux                        503              5417   4278  FALL       1
ctr_16_LC_1_27_0/in3             LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__555/I              ClkMux                         0               252  RISE       1
I__555/O              ClkMux                       887              1139  RISE       1
ctr_16_LC_1_27_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_7_LC_1_25_7/lcout
Path End         : ctr_8_LC_1_26_0/in3
Capture Clock    : ctr_8_LC_1_26_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               2887
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5417
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__558/I             ClkMux                         0               252  RISE       1
I__558/O             ClkMux                       887              1139  RISE       1
ctr_7_LC_1_25_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_7_LC_1_25_7/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       1
I__221/I                         LocalMux                       0              2530   2662  FALL       1
I__221/O                         LocalMux                     768              3298   2662  FALL       1
I__222/I                         InMux                          0              3298   2662  FALL       1
I__222/O                         InMux                        503              3801   2662  FALL       1
ctr_7_LC_1_25_7/in1              LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
ctr_7_LC_1_25_7/carryout         LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_1_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_1_26_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__217/I                         InMux                          0              4914   4278  FALL       1
I__217/O                         InMux                        503              5417   4278  FALL       1
ctr_8_LC_1_26_0/in3              LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__556/I             ClkMux                         0               252  RISE       1
I__556/O             ClkMux                       887              1139  RISE       1
ctr_8_LC_1_26_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_24_LC_1_28_0/lcout
Path End         : ctr_25_LC_1_28_1/in3
Capture Clock    : ctr_25_LC_1_28_1/clk
Hold Constraint  : 0p
Path slack       : 4477p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               3086
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5616
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_24_LC_1_28_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_24_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   3311  FALL       9
I__1040/I                  Odrv4                          0              2530   3311  FALL       1
I__1040/O                  Odrv4                        649              3179   3311  FALL       1
I__1044/I                  LocalMux                       0              3179   3311  FALL       1
I__1044/O                  LocalMux                     768              3947   3311  FALL       1
I__1052/I                  InMux                          0              3947   3311  FALL       1
I__1052/O                  InMux                        503              4450   3311  FALL       1
ctr_24_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1000      0              4450   4477  FALL       1
ctr_24_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1000    662              5112   4477  FALL       2
I__249/I                   InMux                          0              5112   4477  FALL       1
I__249/O                   InMux                        503              5616   4477  FALL       1
ctr_25_LC_1_28_1/in3       LogicCell40_SEQ_MODE_1000      0              5616   4477  FALL       1

Capture Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_25_LC_1_28_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_9_LC_1_30_1/lcout
Path End         : pwm_b_LC_3_30_4/in3
Capture Clock    : pwm_b_LC_3_30_4/clk
Hold Constraint  : 0p
Path slack       : 6225p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4834
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7364
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF            SB_HFOSC                       0                 0  RISE      47
I__549/I                 GlobalMux                      0                 0  RISE       1
I__549/O                 GlobalMux                    252               252  RISE       1
I__550/I                 ClkMux                         0               252  RISE       1
I__550/O                 ClkMux                       887              1139  RISE       1
pwm_ctr_9_LC_1_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_9_LC_1_30_1/lcout            LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__318/I                             LocalMux                       0              2530   6225  FALL       1
I__318/O                             LocalMux                     768              3298   6225  FALL       1
I__320/I                             InMux                          0              3298   6225  FALL       1
I__320/O                             InMux                        503              3801   6225  FALL       1
pwm_g_1_cry_9_c_inv_LC_2_30_1/in3    LogicCell40_SEQ_MODE_0000      0              3801   6225  FALL       1
pwm_g_1_cry_9_c_inv_LC_2_30_1/lcout  LogicCell40_SEQ_MODE_0000    874              4675   6225  FALL       3
I__589/I                             LocalMux                       0              4675   6225  FALL       1
I__589/O                             LocalMux                     768              5444   6225  FALL       1
I__592/I                             InMux                          0              5444   6225  FALL       1
I__592/O                             InMux                        503              5947   6225  FALL       1
I__594/I                             CascadeMux                     0              5947   6225  FALL       1
I__594/O                             CascadeMux                     0              5947   6225  FALL       1
pwm_b_1_cry_9_c_LC_3_30_1/in2        LogicCell40_SEQ_MODE_0000      0              5947   6225  FALL       1
pwm_b_1_cry_9_c_LC_3_30_1/carryout   LogicCell40_SEQ_MODE_0000    358              6304   6225  FALL       1
pwm_b_1_cry_10_c_LC_3_30_2/carryin   LogicCell40_SEQ_MODE_0000      0              6304   6225  FALL       1
pwm_b_1_cry_10_c_LC_3_30_2/carryout  LogicCell40_SEQ_MODE_0000    278              6583   6225  FALL       1
pwm_b_1_cry_11_c_LC_3_30_3/carryin   LogicCell40_SEQ_MODE_0000      0              6583   6225  FALL       1
pwm_b_1_cry_11_c_LC_3_30_3/carryout  LogicCell40_SEQ_MODE_0000    278              6861   6225  FALL       1
I__562/I                             InMux                          0              6861   6225  FALL       1
I__562/O                             InMux                        503              7364   6225  FALL       1
pwm_b_LC_3_30_4/in3                  LogicCell40_SEQ_MODE_1000      0              7364   6225  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__554/I             ClkMux                         0               252  RISE       1
I__554/O             ClkMux                       887              1139  RISE       1
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_ctr_11_LC_1_30_3/lcout
Path End         : pwm_g_LC_2_30_4/in3
Capture Clock    : pwm_g_LC_2_30_4/clk
Hold Constraint  : 0p
Path slack       : 6384p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               4993
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   7523
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF             SB_HFOSC                       0                 0  RISE      47
I__549/I                  GlobalMux                      0                 0  RISE       1
I__549/O                  GlobalMux                    252               252  RISE       1
I__550/I                  ClkMux                         0               252  RISE       1
I__550/O                  ClkMux                       887              1139  RISE       1
pwm_ctr_11_LC_1_30_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pwm_ctr_11_LC_1_30_3/lcout               LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__310/I                                 LocalMux                       0              2530   6384  FALL       1
I__310/O                                 LocalMux                     768              3298   6384  FALL       1
I__312/I                                 InMux                          0              3298   6384  FALL       1
I__312/O                                 InMux                        503              3801   6384  FALL       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/in0       LogicCell40_SEQ_MODE_0000      0              3801   6384  FALL       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/lcout     LogicCell40_SEQ_MODE_0000   1285              5086   6384  FALL       3
I__563/I                                 LocalMux                       0              5086   6384  FALL       1
I__563/O                                 LocalMux                     768              5854   6384  FALL       1
I__566/I                                 InMux                          0              5854   6384  FALL       1
I__566/O                                 InMux                        503              6357   6384  FALL       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/in1       LogicCell40_SEQ_MODE_0000      0              6357   6384  FALL       1
pwm_g_1_cry_11_c_inv_LC_2_30_3/carryout  LogicCell40_SEQ_MODE_0000    662              7020   6384  FALL       1
I__377/I                                 InMux                          0              7020   6384  FALL       1
I__377/O                                 InMux                        503              7523   6384  FALL       1
pwm_g_LC_2_30_4/in3                      LogicCell40_SEQ_MODE_1000      0              7523   6384  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__552/I             ClkMux                         0               252  RISE       1
I__552/O             ClkMux                       887              1139  RISE       1
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_29_LC_1_28_5/lcout
Path End         : pwm_r_LC_3_28_4/in3
Capture Clock    : pwm_r_LC_3_28_4/clk
Hold Constraint  : 0p
Path slack       : 6874p

Capture Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       1139
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   1139

Launch Clock Arrival Time (inthosc/CLKHF:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       1139
+ Clock To Q                                    1391
+ Data Path Delay                               5483
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8013
 
Launch Clock Path
pin name              model name                 delay  cumulative delay  edge  Fanout
--------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF         SB_HFOSC                       0                 0  RISE      47
I__549/I              GlobalMux                      0                 0  RISE       1
I__549/O              GlobalMux                    252               252  RISE       1
I__553/I              ClkMux                         0               252  RISE       1
I__553/O              ClkMux                       887              1139  RISE       1
ctr_29_LC_1_28_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_29_LC_1_28_5/lcout               LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       9
I__794/I                             Odrv4                          0              2530   6874  FALL       1
I__794/O                             Odrv4                        649              3179   6874  FALL       1
I__802/I                             LocalMux                       0              3179   6874  FALL       1
I__802/O                             LocalMux                     768              3947   6874  FALL       1
I__809/I                             InMux                          0              3947   6874  FALL       1
I__809/O                             InMux                        503              4450   6874  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/in3    LogicCell40_SEQ_MODE_0000      0              4450   6874  FALL       1
pwm_r_1_cry_9_c_RNO_LC_3_28_6/lcout  LogicCell40_SEQ_MODE_0000    874              5324   6874  FALL       1
I__444/I                             LocalMux                       0              5324   6874  FALL       1
I__444/O                             LocalMux                     768              6092   6874  FALL       1
I__445/I                             InMux                          0              6092   6874  FALL       1
I__445/O                             InMux                        503              6596   6874  FALL       1
I__446/I                             CascadeMux                     0              6596   6874  FALL       1
I__446/O                             CascadeMux                     0              6596   6874  FALL       1
pwm_r_1_cry_9_c_LC_3_28_1/in2        LogicCell40_SEQ_MODE_0000      0              6596   6874  FALL       1
pwm_r_1_cry_9_c_LC_3_28_1/carryout   LogicCell40_SEQ_MODE_0000    358              6953   6874  FALL       1
pwm_r_1_cry_10_c_LC_3_28_2/carryin   LogicCell40_SEQ_MODE_0000      0              6953   6874  FALL       1
pwm_r_1_cry_10_c_LC_3_28_2/carryout  LogicCell40_SEQ_MODE_0000    278              7232   6874  FALL       1
pwm_r_1_cry_11_c_LC_3_28_3/carryin   LogicCell40_SEQ_MODE_0000      0              7232   6874  FALL       1
pwm_r_1_cry_11_c_LC_3_28_3/carryout  LogicCell40_SEQ_MODE_0000    278              7510   6874  FALL       1
I__455/I                             InMux                          0              7510   6874  FALL       1
I__455/O                             InMux                        503              8013   6874  FALL       1
pwm_r_LC_3_28_4/in3                  LogicCell40_SEQ_MODE_1000      0              8013   6874  FALL       1

Capture Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_b_LC_3_30_4/lcout
Path End         : RGB1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141425
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   143955
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__554/I             ClkMux                         0               252  RISE       1
I__554/O             ClkMux                       887              1139  RISE       1
pwm_b_LC_3_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_b_LC_3_30_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__559/I               Odrv4                           0              2530   +INF  RISE       1
I__559/O               Odrv4                         596              3126   +INF  RISE       1
I__560/I               LocalMux                        0              3126   +INF  RISE       1
I__560/O               LocalMux                     1099              4225   +INF  RISE       1
I__561/I               InMux                           0              4225   +INF  RISE       1
I__561/O               InMux                         662              4887   +INF  RISE       1
RGBA_DRIVER/RGB1PWM    SB_RGBA_DRV                     0              4887   +INF  RISE       1
RGBA_DRIVER/RGB1       SB_RGBA_DRV                139068            143955   +INF  FALL       0
RGB1                   top                             0            143955   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_r_LC_3_28_4/lcout
Path End         : RGB2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141862
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   144392
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__557/I             ClkMux                         0               252  RISE       1
I__557/O             ClkMux                       887              1139  RISE       1
pwm_r_LC_3_28_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_r_LC_3_28_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__451/I               Odrv4                           0              2530   +INF  RISE       1
I__451/O               Odrv4                         596              3126   +INF  RISE       1
I__452/I               Span4Mux_s2_v                   0              3126   +INF  RISE       1
I__452/O               Span4Mux_s2_v                 437              3563   +INF  RISE       1
I__453/I               LocalMux                        0              3563   +INF  RISE       1
I__453/O               LocalMux                     1099              4662   +INF  RISE       1
I__454/I               InMux                           0              4662   +INF  RISE       1
I__454/O               InMux                         662              5324   +INF  RISE       1
RGBA_DRIVER/RGB2PWM    SB_RGBA_DRV                     0              5324   +INF  RISE       1
RGBA_DRIVER/RGB2       SB_RGBA_DRV                139068            144392   +INF  FALL       0
RGB2                   top                             0            144392   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_g_LC_2_30_4/lcout
Path End         : RGB0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (inthosc/CLKHF:R#1)        0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         1139
+ Clock To Q                                      1391
+ Data Path Delay                               141425
---------------------------------------------   ------ 
End-of-path arrival time (ps)                   143955
 
Launch Clock Path
pin name             model name                 delay  cumulative delay  edge  Fanout
-------------------  -------------------------  -----  ----------------  ----  ------
inthosc/CLKHF        SB_HFOSC                       0                 0  RISE      47
I__549/I             GlobalMux                      0                 0  RISE       1
I__549/O             GlobalMux                    252               252  RISE       1
I__552/I             ClkMux                         0               252  RISE       1
I__552/O             ClkMux                       887              1139  RISE       1
pwm_g_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name               model name                  delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  ------  ----------------  -----  ----  ------
pwm_g_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_1000    1391              2530   +INF  RISE       1
I__374/I               Odrv4                           0              2530   +INF  RISE       1
I__374/O               Odrv4                         596              3126   +INF  RISE       1
I__375/I               LocalMux                        0              3126   +INF  RISE       1
I__375/O               LocalMux                     1099              4225   +INF  RISE       1
I__376/I               InMux                           0              4225   +INF  RISE       1
I__376/O               InMux                         662              4887   +INF  RISE       1
RGBA_DRIVER/RGB0PWM    SB_RGBA_DRV                     0              4887   +INF  RISE       1
RGBA_DRIVER/RGB0       SB_RGBA_DRV                139068            143955   +INF  FALL       0
RGB0                   top                             0            143955   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

