// Seed: 3298099722
module module_0 ();
  logic [7:0] id_1;
  ;
  assign module_2.id_1 = 0;
  assign id_1 = id_1[-1];
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_4 = 32'd0
);
  uwire _id_1, id_2;
  assign id_2 = -1'b0 & id_2;
  module_0 modCall_1 ();
  logic [-1 : id_1] id_3;
  parameter id_4 = 1;
  logic [7:0] id_5, id_6;
  localparam id_7 = id_4;
  parameter id_8 = id_4;
  assign id_1 = id_6[id_4];
endmodule
module module_2 #(
    parameter id_1  = 32'd51,
    parameter id_10 = 32'd30,
    parameter id_12 = 32'd39,
    parameter id_8  = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output tri0 id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [-1 : id_1] _id_8 = id_8;
  always_ff disable id_9;
  assign id_5 = -1'b0;
  uwire [1 : -1 'b0] _id_10 = 1;
  logic id_11;
  assign id_8 = id_7;
  module_0 modCall_1 ();
  localparam id_12 = 1, id_13 = id_9;
  rtran #(id_10) (1'b0 & 1, -1 * 1);
  wire id_14 = id_8;
  wire [1 : 1] id_15 = id_11[-1-:id_12];
  supply0 [id_8 : id_10] id_16 = -1;
endmodule
