{
  "module_name": "mt6795-pm-domains.h",
  "hash_id": "b081b2d6f4ca55487b9653f98c778e84ba8bdf6d56ea0e2780e1b8294ec4dc53",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt6795-pm-domains.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT6795_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT6795_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt6795-power.h>\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt6795[] = {\n\t[MT6795_POWER_DOMAIN_VDEC] = {\n\t\t.name = \"vdec\",\n\t\t.sta_mask = PWR_STATUS_VDEC,\n\t\t.ctl_offs = SPM_VDE_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_VENC] = {\n\t\t.name = \"venc\",\n\t\t.sta_mask = PWR_STATUS_VENC,\n\t\t.ctl_offs = SPM_VEN_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_ISP] = {\n\t\t.name = \"isp\",\n\t\t.sta_mask = PWR_STATUS_ISP,\n\t\t.ctl_offs = SPM_ISP_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_MM] = {\n\t\t.name = \"mm\",\n\t\t.sta_mask = PWR_STATUS_DISP,\n\t\t.ctl_offs = SPM_DIS_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_UPDATE_TOPAXI(MT8173_TOP_AXI_PROT_EN_MM_M0 |\n\t\t\t\t\t       MT8173_TOP_AXI_PROT_EN_MM_M1),\n\t\t},\n\t},\n\t[MT6795_POWER_DOMAIN_MJC] = {\n\t\t.name = \"mjc\",\n\t\t.sta_mask = BIT(20),\n\t\t.ctl_offs = 0x298,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_AUDIO] = {\n\t\t.name = \"audio\",\n\t\t.sta_mask = PWR_STATUS_AUDIO,\n\t\t.ctl_offs = SPM_AUDIO_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_MFG_ASYNC] = {\n\t\t.name = \"mfg_async\",\n\t\t.sta_mask = PWR_STATUS_MFG_ASYNC,\n\t\t.ctl_offs = SPM_MFG_ASYNC_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = 0,\n\t},\n\t[MT6795_POWER_DOMAIN_MFG_2D] = {\n\t\t.name = \"mfg_2d\",\n\t\t.sta_mask = PWR_STATUS_MFG_2D,\n\t\t.ctl_offs = SPM_MFG_2D_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t},\n\t[MT6795_POWER_DOMAIN_MFG] = {\n\t\t.name = \"mfg\",\n\t\t.sta_mask = PWR_STATUS_MFG,\n\t\t.ctl_offs = SPM_MFG_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(13, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(21, 16),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_UPDATE_TOPAXI(MT8173_TOP_AXI_PROT_EN_MFG_S |\n\t\t\t\t\t       MT8173_TOP_AXI_PROT_EN_MFG_M0 |\n\t\t\t\t\t       MT8173_TOP_AXI_PROT_EN_MFG_M1 |\n\t\t\t\t\t       MT8173_TOP_AXI_PROT_EN_MFG_SNOOP_OUT),\n\t\t},\n\t},\n};\n\nstatic const struct scpsys_soc_data mt6795_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt6795,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt6795),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}