{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 45.7952,
	"cts__clock__skew__setup__pre_repair": 0.304697,
	"cts__clock__skew__hold__pre_repair": 0.395544,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.112793,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.939735,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.199596,
	"cts__power__switching__total__pre_repair": 0.184386,
	"cts__power__leakage__total__pre_repair": 4.63993e-06,
	"cts__power__total__pre_repair": 0.383987,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 2.18382e+06,
	"cts__design__core__area__pre_repair": 2.16089e+06,
	"cts__design__instance__count__pre_repair": 26353,
	"cts__design__instance__area__pre_repair": 778093,
	"cts__design__instance__count__stdcell__pre_repair": 26353,
	"cts__design__instance__area__stdcell__pre_repair": 778093,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.36008,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.36008,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 45.7952,
	"cts__clock__skew__setup__post_repair": 0.304697,
	"cts__clock__skew__hold__post_repair": 0.395544,
	"cts__timing__drv__max_slew_limit__post_repair": 0.112793,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.939735,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.199596,
	"cts__power__switching__total__post_repair": 0.184386,
	"cts__power__leakage__total__post_repair": 4.63993e-06,
	"cts__power__total__post_repair": 0.383987,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 2.18382e+06,
	"cts__design__core__area__post_repair": 2.16089e+06,
	"cts__design__instance__count__post_repair": 26353,
	"cts__design__instance__area__post_repair": 778093,
	"cts__design__instance__count__stdcell__post_repair": 26353,
	"cts__design__instance__area__stdcell__post_repair": 778093,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.36008,
	"cts__design__instance__utilization__stdcell__post_repair": 0.36008,
	"cts__design__instance__displacement__total": 2738.35,
	"cts__design__instance__displacement__mean": 0.1035,
	"cts__design__instance__displacement__max": 47.04,
	"cts__route__wirelength__estimated": 1.45128e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.45128e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 45.7938,
	"cts__clock__skew__setup": 0.305059,
	"cts__clock__skew__hold": 0.399603,
	"cts__timing__drv__max_slew_limit": 0.12142,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.939735,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.199603,
	"cts__power__switching__total": 0.184465,
	"cts__power__leakage__total": 4.63993e-06,
	"cts__power__total": 0.384072,
	"cts__design__io": 388,
	"cts__design__die__area": 2.18382e+06,
	"cts__design__core__area": 2.16089e+06,
	"cts__design__instance__count": 26353,
	"cts__design__instance__area": 778093,
	"cts__design__instance__count__stdcell": 26353,
	"cts__design__instance__area__stdcell": 778093,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.36008,
	"cts__design__instance__utilization__stdcell": 0.36008
}