<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/pm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">pm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for PM.  
<a href="#details">More...</a></p>

<p><a href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3e6693609a44e03fca75a204d3ff302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a3e6693609a44e03fca75a204d3ff302b">REG_PM_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000400U)</td></tr>
<tr class="memdesc:a3e6693609a44e03fca75a204d3ff302b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Control  <a href="#a3e6693609a44e03fca75a204d3ff302b">More...</a><br /></td></tr>
<tr class="separator:a3e6693609a44e03fca75a204d3ff302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536f4327052a952b9afbb7812d7ab8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a536f4327052a952b9afbb7812d7ab8a0">REG_PM_SLEEP</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000401U)</td></tr>
<tr class="memdesc:a536f4327052a952b9afbb7812d7ab8a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Sleep Mode  <a href="#a536f4327052a952b9afbb7812d7ab8a0">More...</a><br /></td></tr>
<tr class="separator:a536f4327052a952b9afbb7812d7ab8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5894026dabc7397650ac5090ce4a56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#ab5894026dabc7397650ac5090ce4a56f">REG_PM_CPUSEL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000408U)</td></tr>
<tr class="memdesc:ab5894026dabc7397650ac5090ce4a56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) CPU Clock Select  <a href="#ab5894026dabc7397650ac5090ce4a56f">More...</a><br /></td></tr>
<tr class="separator:ab5894026dabc7397650ac5090ce4a56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd6173fe4dd7c0eac7d5a1c36953a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#abcd6173fe4dd7c0eac7d5a1c36953a73">REG_PM_APBASEL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000409U)</td></tr>
<tr class="memdesc:abcd6173fe4dd7c0eac7d5a1c36953a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBA Clock Select  <a href="#abcd6173fe4dd7c0eac7d5a1c36953a73">More...</a><br /></td></tr>
<tr class="separator:abcd6173fe4dd7c0eac7d5a1c36953a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0940ab215ca53044d199899b3b08f6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a0940ab215ca53044d199899b3b08f6ff">REG_PM_APBBSEL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000040AU)</td></tr>
<tr class="memdesc:a0940ab215ca53044d199899b3b08f6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBB Clock Select  <a href="#a0940ab215ca53044d199899b3b08f6ff">More...</a><br /></td></tr>
<tr class="separator:a0940ab215ca53044d199899b3b08f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af766e6a6afde31b7954551afe575b3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#af766e6a6afde31b7954551afe575b3df">REG_PM_APBCSEL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000040BU)</td></tr>
<tr class="memdesc:af766e6a6afde31b7954551afe575b3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBC Clock Select  <a href="#af766e6a6afde31b7954551afe575b3df">More...</a><br /></td></tr>
<tr class="separator:af766e6a6afde31b7954551afe575b3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0082990e0b03668a63f74a44ab330fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a0082990e0b03668a63f74a44ab330fc0">REG_PM_AHBMASK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000414U)</td></tr>
<tr class="memdesc:a0082990e0b03668a63f74a44ab330fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) AHB Mask  <a href="#a0082990e0b03668a63f74a44ab330fc0">More...</a><br /></td></tr>
<tr class="separator:a0082990e0b03668a63f74a44ab330fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f94b6c633a2b8c1f6424e16c9b3dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#aa6f94b6c633a2b8c1f6424e16c9b3dcd">REG_PM_APBAMASK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000418U)</td></tr>
<tr class="memdesc:aa6f94b6c633a2b8c1f6424e16c9b3dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBA Mask  <a href="#aa6f94b6c633a2b8c1f6424e16c9b3dcd">More...</a><br /></td></tr>
<tr class="separator:aa6f94b6c633a2b8c1f6424e16c9b3dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5416d15291037842606d31132c50bcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a5416d15291037842606d31132c50bcc4">REG_PM_APBBMASK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000041CU)</td></tr>
<tr class="memdesc:a5416d15291037842606d31132c50bcc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBB Mask  <a href="#a5416d15291037842606d31132c50bcc4">More...</a><br /></td></tr>
<tr class="separator:a5416d15291037842606d31132c50bcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6559336bdddb056dd3a8f4c47d26504b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a6559336bdddb056dd3a8f4c47d26504b">REG_PM_APBCMASK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000420U)</td></tr>
<tr class="memdesc:a6559336bdddb056dd3a8f4c47d26504b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) APBC Mask  <a href="#a6559336bdddb056dd3a8f4c47d26504b">More...</a><br /></td></tr>
<tr class="separator:a6559336bdddb056dd3a8f4c47d26504b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fec4591a5c92dbfb6a176ac50d87e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a9fec4591a5c92dbfb6a176ac50d87e25">REG_PM_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000434U)</td></tr>
<tr class="memdesc:a9fec4591a5c92dbfb6a176ac50d87e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Interrupt Enable Clear  <a href="#a9fec4591a5c92dbfb6a176ac50d87e25">More...</a><br /></td></tr>
<tr class="separator:a9fec4591a5c92dbfb6a176ac50d87e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4f864027deb8bff0b36f36fa898a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a3f4f864027deb8bff0b36f36fa898a88">REG_PM_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000435U)</td></tr>
<tr class="memdesc:a3f4f864027deb8bff0b36f36fa898a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Interrupt Enable Set  <a href="#a3f4f864027deb8bff0b36f36fa898a88">More...</a><br /></td></tr>
<tr class="separator:a3f4f864027deb8bff0b36f36fa898a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d690098eeb5c383329cf77821ffcff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#ae3d690098eeb5c383329cf77821ffcff">REG_PM_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000436U)</td></tr>
<tr class="memdesc:ae3d690098eeb5c383329cf77821ffcff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Interrupt Flag Status and Clear  <a href="#ae3d690098eeb5c383329cf77821ffcff">More...</a><br /></td></tr>
<tr class="separator:ae3d690098eeb5c383329cf77821ffcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7ae9945191820edcf6faf555392a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a8c7ae9945191820edcf6faf555392a45">REG_PM_RCAUSE</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x40000438U)</td></tr>
<tr class="memdesc:a8c7ae9945191820edcf6faf555392a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PM) Reset Cause  <a href="#a8c7ae9945191820edcf6faf555392a45">More...</a><br /></td></tr>
<tr class="separator:a8c7ae9945191820edcf6faf555392a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5806ee03298d65a57f93efeb25e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#a6b5806ee03298d65a57f93efeb25e44e">PM_CTRL_MCSEL_DFLL48M</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b5806ee03298d65a57f93efeb25e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cb9981d96de43f4b36272907884212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#af2cb9981d96de43f4b36272907884212">PM_CTRL_MCSEL_GCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af2cb9981d96de43f4b36272907884212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8cdff103cd942ce54355bf20e1004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#add8cdff103cd942ce54355bf20e1004d">PM_CTRL_MCSEL_OSC8M</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:add8cdff103cd942ce54355bf20e1004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e6a6f06c659108ba72ee33539a595e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#ae1e6a6f06c659108ba72ee33539a595e">PM_CTRL_MCSEL_XOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ae1e6a6f06c659108ba72ee33539a595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c9d41b7a16944ce095b19d35724e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h.html#af8c9d41b7a16944ce095b19d35724e85">PM_PM_CLK_APB_NUM</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af8c9d41b7a16944ce095b19d35724e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for PM. </p>
<p>Copyright (c) 2014 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6b5806ee03298d65a57f93efeb25e44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5806ee03298d65a57f93efeb25e44e">&#9670;&nbsp;</a></span>PM_CTRL_MCSEL_DFLL48M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CTRL_MCSEL_DFLL48M&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00084">84</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="af2cb9981d96de43f4b36272907884212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cb9981d96de43f4b36272907884212">&#9670;&nbsp;</a></span>PM_CTRL_MCSEL_GCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CTRL_MCSEL_GCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00085">85</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="add8cdff103cd942ce54355bf20e1004d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8cdff103cd942ce54355bf20e1004d">&#9670;&nbsp;</a></span>PM_CTRL_MCSEL_OSC8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CTRL_MCSEL_OSC8M&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00086">86</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="ae1e6a6f06c659108ba72ee33539a595e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e6a6f06c659108ba72ee33539a595e">&#9670;&nbsp;</a></span>PM_CTRL_MCSEL_XOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CTRL_MCSEL_XOSC&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00087">87</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="af8c9d41b7a16944ce095b19d35724e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c9d41b7a16944ce095b19d35724e85">&#9670;&nbsp;</a></span>PM_PM_CLK_APB_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_PM_CLK_APB_NUM&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00088">88</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a0082990e0b03668a63f74a44ab330fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0082990e0b03668a63f74a44ab330fc0">&#9670;&nbsp;</a></span>REG_PM_AHBMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_AHBMASK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) AHB Mask </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00073">73</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="aa6f94b6c633a2b8c1f6424e16c9b3dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f94b6c633a2b8c1f6424e16c9b3dcd">&#9670;&nbsp;</a></span>REG_PM_APBAMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBAMASK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBA Mask </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00074">74</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="abcd6173fe4dd7c0eac7d5a1c36953a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd6173fe4dd7c0eac7d5a1c36953a73">&#9670;&nbsp;</a></span>REG_PM_APBASEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBASEL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000409U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBA Clock Select </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00070">70</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a5416d15291037842606d31132c50bcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5416d15291037842606d31132c50bcc4">&#9670;&nbsp;</a></span>REG_PM_APBBMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBBMASK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000041CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBB Mask </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00075">75</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a0940ab215ca53044d199899b3b08f6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0940ab215ca53044d199899b3b08f6ff">&#9670;&nbsp;</a></span>REG_PM_APBBSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBBSEL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000040AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBB Clock Select </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00071">71</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a6559336bdddb056dd3a8f4c47d26504b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6559336bdddb056dd3a8f4c47d26504b">&#9670;&nbsp;</a></span>REG_PM_APBCMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBCMASK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40000420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBC Mask </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00076">76</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="af766e6a6afde31b7954551afe575b3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af766e6a6afde31b7954551afe575b3df">&#9670;&nbsp;</a></span>REG_PM_APBCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_APBCSEL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000040BU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) APBC Clock Select </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00072">72</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="ab5894026dabc7397650ac5090ce4a56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5894026dabc7397650ac5090ce4a56f">&#9670;&nbsp;</a></span>REG_PM_CPUSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_CPUSEL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) CPU Clock Select </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00069">69</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a3e6693609a44e03fca75a204d3ff302b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6693609a44e03fca75a204d3ff302b">&#9670;&nbsp;</a></span>REG_PM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Control </p>
<p>Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a> </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00067">67</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a9fec4591a5c92dbfb6a176ac50d87e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fec4591a5c92dbfb6a176ac50d87e25">&#9670;&nbsp;</a></span>REG_PM_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000434U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00077">77</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a3f4f864027deb8bff0b36f36fa898a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4f864027deb8bff0b36f36fa898a88">&#9670;&nbsp;</a></span>REG_PM_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000435U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00078">78</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="ae3d690098eeb5c383329cf77821ffcff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d690098eeb5c383329cf77821ffcff">&#9670;&nbsp;</a></span>REG_PM_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000436U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00079">79</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a8c7ae9945191820edcf6faf555392a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7ae9945191820edcf6faf555392a45">&#9670;&nbsp;</a></span>REG_PM_RCAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_RCAUSE&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x40000438U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Reset Cause </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00080">80</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
<a id="a536f4327052a952b9afbb7812d7ab8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536f4327052a952b9afbb7812d7ab8a0">&#9670;&nbsp;</a></span>REG_PM_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PM_SLEEP&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40000401U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PM) Sleep Mode </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html#l00068">68</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2pm_8h_source.html">pm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:16 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
