Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 100 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:29]
WARNING: [VRFC 10-3705] select index 104 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:30]
WARNING: [VRFC 10-3705] select index 108 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:31]
WARNING: [VRFC 10-3705] select index 112 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:32]
WARNING: [VRFC 10-3705] select index 116 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
