0.6
2017.4
Dec 15 2017
21:07:18
D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sim_1/new/sim_RegFile.v,1731081227,verilog,,,,sim_RegFile,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v,1731081114,verilog,,D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sim_1/new/sim_RegFile.v,,RegFile,,,,,,,,
