//===========================================================================
// Verilog file generated by Clarity Designer    10/02/2024    19:54:05  
// Filename  : dut_inst.v                                                
// IP package: Pixel to Byte Converter 1.3                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================

p2b p2b_inst (
  .pix_clk_i     (pix_clk_i),
  .byte_clk_i    (byte_clk_i),
  .rst_n_i       (rst_n_i),
  .fv_i          (fv_i),
  .lv_i          (lv_i),
  .dvalid_i      (dvalid_i),      
  .pix_data0_i   (pix_data0_i),
  .fv_start_o    (fv_start_o),
  .fv_end_o      (fv_end_o),
  .lv_start_o    (lv_start_o),
  .lv_end_o      (lv_end_o),
  .data_type_o   (data_type_o),
  .c2d_ready_i  (c2d_ready_i),
  .txfr_en_i    (txfr_en_i),
  .txfr_req_o   (txfr_req_o),
  .byte_en_o    (byte_en_o),
  .byte_data_o  (byte_data_o)
);

