
f401ccu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003640  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  080037e0  080037e0  000137e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b68  08003b68  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08003b68  08003b68  00013b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b70  08003b70  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b70  08003b70  00013b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b74  08003b74  00013b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08003b78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  2000007c  08003bf4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08003bf4  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095bc  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d20  00000000  00000000  00029668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0002b388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000708  00000000  00000000  0002bb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167cc  00000000  00000000  0002c270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af7f  00000000  00000000  00042a3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085ad6  00000000  00000000  0004d9bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3491  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021ac  00000000  00000000  000d34e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080037c8 	.word	0x080037c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	080037c8 	.word	0x080037c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <BL_UART_Featch_Host_Command>:
/*---------------------- Section : Functions Definitions ------- */
/**
 * 
 * @return 
 */
BL_Status BL_UART_Featch_Host_Command(void){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
	BL_Status Status = BL_NACK;
 800058a:	2300      	movs	r3, #0
 800058c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	71bb      	strb	r3, [r7, #6]
	uint8_t Data_Length = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	717b      	strb	r3, [r7, #5]


	memset(BL_Host_Buffer, 0, BL_HOST_BUFFER_RC_LENGTH);
 8000596:	22c8      	movs	r2, #200	; 0xc8
 8000598:	2100      	movs	r1, #0
 800059a:	485f      	ldr	r0, [pc, #380]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800059c:	f002 fc9e 	bl	8002edc <memset>
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_Host_Buffer, 1, HAL_MAX_DELAY);
 80005a0:	f04f 33ff 	mov.w	r3, #4294967295
 80005a4:	2201      	movs	r2, #1
 80005a6:	495c      	ldr	r1, [pc, #368]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80005a8:	485c      	ldr	r0, [pc, #368]	; (800071c <BL_UART_Featch_Host_Command+0x198>)
 80005aa:	f002 f8e9 	bl	8002780 <HAL_UART_Receive>
 80005ae:	4603      	mov	r3, r0
 80005b0:	71bb      	strb	r3, [r7, #6]
	if(HAL_OK != HAL_Status)
 80005b2:	79bb      	ldrb	r3, [r7, #6]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d002      	beq.n	80005be <BL_UART_Featch_Host_Command+0x3a>
	{
		Status = BL_NACK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	e0a6      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
	}
	else
	{
		Data_Length = BL_Host_Buffer[0];
 80005be:	4b56      	ldr	r3, [pc, #344]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	717b      	strb	r3, [r7, #5]
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART,  &BL_Host_Buffer[1], Data_Length, HAL_MAX_DELAY);
 80005c4:	797b      	ldrb	r3, [r7, #5]
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	f04f 33ff 	mov.w	r3, #4294967295
 80005cc:	4954      	ldr	r1, [pc, #336]	; (8000720 <BL_UART_Featch_Host_Command+0x19c>)
 80005ce:	4853      	ldr	r0, [pc, #332]	; (800071c <BL_UART_Featch_Host_Command+0x198>)
 80005d0:	f002 f8d6 	bl	8002780 <HAL_UART_Receive>
 80005d4:	4603      	mov	r3, r0
 80005d6:	71bb      	strb	r3, [r7, #6]
		if(HAL_OK != HAL_Status)
 80005d8:	79bb      	ldrb	r3, [r7, #6]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d002      	beq.n	80005e4 <BL_UART_Featch_Host_Command+0x60>
		{
			Status = BL_NACK;
 80005de:	2300      	movs	r3, #0
 80005e0:	71fb      	strb	r3, [r7, #7]
 80005e2:	e093      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
		}
		else
		{
			switch(BL_Host_Buffer[1])
 80005e4:	4b4c      	ldr	r3, [pc, #304]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80005e6:	785b      	ldrb	r3, [r3, #1]
 80005e8:	3b10      	subs	r3, #16
 80005ea:	2b11      	cmp	r3, #17
 80005ec:	f200 8088 	bhi.w	8000700 <BL_UART_Featch_Host_Command+0x17c>
 80005f0:	a201      	add	r2, pc, #4	; (adr r2, 80005f8 <BL_UART_Featch_Host_Command+0x74>)
 80005f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f6:	bf00      	nop
 80005f8:	08000641 	.word	0x08000641
 80005fc:	0800064d 	.word	0x0800064d
 8000600:	08000659 	.word	0x08000659
 8000604:	08000665 	.word	0x08000665
 8000608:	08000677 	.word	0x08000677
 800060c:	08000683 	.word	0x08000683
 8000610:	08000695 	.word	0x08000695
 8000614:	080006a7 	.word	0x080006a7
 8000618:	080006b9 	.word	0x080006b9
 800061c:	080006cb 	.word	0x080006cb
 8000620:	08000701 	.word	0x08000701
 8000624:	08000701 	.word	0x08000701
 8000628:	08000701 	.word	0x08000701
 800062c:	08000701 	.word	0x08000701
 8000630:	08000701 	.word	0x08000701
 8000634:	08000701 	.word	0x08000701
 8000638:	080006dd 	.word	0x080006dd
 800063c:	080006ef 	.word	0x080006ef
			{
				case CBL_GET_VER_CMD:
					Bootloader_Get_Version(BL_Host_Buffer);
 8000640:	4835      	ldr	r0, [pc, #212]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 8000642:	f000 f95d 	bl	8000900 <Bootloader_Get_Version>
					Status = BL_OK;
 8000646:	2301      	movs	r3, #1
 8000648:	71fb      	strb	r3, [r7, #7]
					break;
 800064a:	e05f      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_GET_HELP_CMD:
					//BL_print_message("Read the commands supported by the bootloader \r\n");
					Bootloader_Get_Help(BL_Host_Buffer);
 800064c:	4832      	ldr	r0, [pc, #200]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800064e:	f000 f99d 	bl	800098c <Bootloader_Get_Help>
					Status = BL_OK;
 8000652:	2301      	movs	r3, #1
 8000654:	71fb      	strb	r3, [r7, #7]
					break;
 8000656:	e059      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_GET_CID_CMD:

					//BL_print_message("Read the MCU chip identification number \r\n");
					Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 8000658:	482f      	ldr	r0, [pc, #188]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800065a:	f000 f9d7 	bl	8000a0c <Bootloader_Get_Chip_Identification_Number>
					Status = BL_OK;
 800065e:	2301      	movs	r3, #1
 8000660:	71fb      	strb	r3, [r7, #7]
					break;
 8000662:	e053      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_GET_RDP_STATUS_CMD:

					BL_print_message("Read the FLASH Read Protection level \r\n");
 8000664:	482f      	ldr	r0, [pc, #188]	; (8000724 <BL_UART_Featch_Host_Command+0x1a0>)
 8000666:	f000 fadb 	bl	8000c20 <BL_print_message>
					Bootloader_Read_Protection_Level(BL_Host_Buffer);
 800066a:	482b      	ldr	r0, [pc, #172]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800066c:	f000 fa1a 	bl	8000aa4 <Bootloader_Read_Protection_Level>
					Status = BL_OK;
 8000670:	2301      	movs	r3, #1
 8000672:	71fb      	strb	r3, [r7, #7]
					break;
 8000674:	e04a      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_GO_TO_ADDR_CMD:

					//BL_print_message("Jump bootloader to specified address \r\n");
					Bootloader_Jump_To_Address(BL_Host_Buffer);
 8000676:	4828      	ldr	r0, [pc, #160]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 8000678:	f000 fa1e 	bl	8000ab8 <Bootloader_Jump_To_Address>
					Status = BL_OK;
 800067c:	2301      	movs	r3, #1
 800067e:	71fb      	strb	r3, [r7, #7]
					break;
 8000680:	e044      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_FLASH_ERASE_CMD:

					BL_print_message("Mass erase or sector erase of the user flash \r\n");
 8000682:	4829      	ldr	r0, [pc, #164]	; (8000728 <BL_UART_Featch_Host_Command+0x1a4>)
 8000684:	f000 facc 	bl	8000c20 <BL_print_message>
					Bootloader_Erase_Flash(BL_Host_Buffer);
 8000688:	4823      	ldr	r0, [pc, #140]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800068a:	f000 fa83 	bl	8000b94 <Bootloader_Erase_Flash>
					Status = BL_OK;
 800068e:	2301      	movs	r3, #1
 8000690:	71fb      	strb	r3, [r7, #7]
					break;
 8000692:	e03b      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_MEM_WRITE_CMD:

					BL_print_message("Write data into different memories of the MCU \r\n");
 8000694:	4825      	ldr	r0, [pc, #148]	; (800072c <BL_UART_Featch_Host_Command+0x1a8>)
 8000696:	f000 fac3 	bl	8000c20 <BL_print_message>
					Bootloader_Memory_Write(BL_Host_Buffer);
 800069a:	481f      	ldr	r0, [pc, #124]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 800069c:	f000 fa84 	bl	8000ba8 <Bootloader_Memory_Write>
					Status = BL_OK;
 80006a0:	2301      	movs	r3, #1
 80006a2:	71fb      	strb	r3, [r7, #7]
					break;
 80006a4:	e032      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_EN_R_W_PROTECT_CMD:

					BL_print_message("Enable read/write protect on different sectors of the user flash \r\n");
 80006a6:	4822      	ldr	r0, [pc, #136]	; (8000730 <BL_UART_Featch_Host_Command+0x1ac>)
 80006a8:	f000 faba 	bl	8000c20 <BL_print_message>
					Bootloader_Enable_RW_Protection(BL_Host_Buffer);
 80006ac:	481a      	ldr	r0, [pc, #104]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006ae:	f000 fa85 	bl	8000bbc <Bootloader_Enable_RW_Protection>
					Status = BL_OK;
 80006b2:	2301      	movs	r3, #1
 80006b4:	71fb      	strb	r3, [r7, #7]
					break;
 80006b6:	e029      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_MEM_READ_CMD:

					BL_print_message("Read data from different memories of the microcontroller \r\n");
 80006b8:	481e      	ldr	r0, [pc, #120]	; (8000734 <BL_UART_Featch_Host_Command+0x1b0>)
 80006ba:	f000 fab1 	bl	8000c20 <BL_print_message>
					Bootloader_Memory_Read(BL_Host_Buffer);
 80006be:	4816      	ldr	r0, [pc, #88]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006c0:	f000 fa86 	bl	8000bd0 <Bootloader_Memory_Read>
					Status = BL_OK;
 80006c4:	2301      	movs	r3, #1
 80006c6:	71fb      	strb	r3, [r7, #7]
					break;
 80006c8:	e020      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_READ_SECTOR_STATUS_CMD:

					BL_print_message("Read all the sector protection status \r\n");
 80006ca:	481b      	ldr	r0, [pc, #108]	; (8000738 <BL_UART_Featch_Host_Command+0x1b4>)
 80006cc:	f000 faa8 	bl	8000c20 <BL_print_message>
					Bootloader_Get_Sector_Protection_Status(BL_Host_Buffer);
 80006d0:	4811      	ldr	r0, [pc, #68]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006d2:	f000 fa87 	bl	8000be4 <Bootloader_Get_Sector_Protection_Status>
					Status = BL_OK;
 80006d6:	2301      	movs	r3, #1
 80006d8:	71fb      	strb	r3, [r7, #7]
					break;
 80006da:	e017      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_OTP_READ_CMD:

					BL_print_message("Read the OTP contents \r\n");
 80006dc:	4817      	ldr	r0, [pc, #92]	; (800073c <BL_UART_Featch_Host_Command+0x1b8>)
 80006de:	f000 fa9f 	bl	8000c20 <BL_print_message>
					Bootloader_Read_OTP(BL_Host_Buffer);
 80006e2:	480d      	ldr	r0, [pc, #52]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006e4:	f000 fa88 	bl	8000bf8 <Bootloader_Read_OTP>
					Status = BL_OK;
 80006e8:	2301      	movs	r3, #1
 80006ea:	71fb      	strb	r3, [r7, #7]
					break;
 80006ec:	e00e      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				case CBL_DIS_R_W_PROTECT_CMD:

					BL_print_message("Disable read/write protection on different sectors of the user flash \r\n");
 80006ee:	4814      	ldr	r0, [pc, #80]	; (8000740 <BL_UART_Featch_Host_Command+0x1bc>)
 80006f0:	f000 fa96 	bl	8000c20 <BL_print_message>
					Bootloader_Disable_RW_Protection(BL_Host_Buffer);
 80006f4:	4808      	ldr	r0, [pc, #32]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006f6:	f000 fa89 	bl	8000c0c <Bootloader_Disable_RW_Protection>
					Status = BL_OK;
 80006fa:	2301      	movs	r3, #1
 80006fc:	71fb      	strb	r3, [r7, #7]
					break;
 80006fe:	e005      	b.n	800070c <BL_UART_Featch_Host_Command+0x188>
				default:
					BL_print_message("Invaild command code received from host !! \r\n");
 8000700:	4810      	ldr	r0, [pc, #64]	; (8000744 <BL_UART_Featch_Host_Command+0x1c0>)
 8000702:	f000 fa8d 	bl	8000c20 <BL_print_message>
					Status = BL_NACK;
 8000706:	2300      	movs	r3, #0
 8000708:	71fb      	strb	r3, [r7, #7]
					break;
 800070a:	bf00      	nop
			}
		}
	}

	return Status;
 800070c:	79fb      	ldrb	r3, [r7, #7]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000098 	.word	0x20000098
 800071c:	200001b0 	.word	0x200001b0
 8000720:	20000099 	.word	0x20000099
 8000724:	080037e0 	.word	0x080037e0
 8000728:	08003808 	.word	0x08003808
 800072c:	08003838 	.word	0x08003838
 8000730:	0800386c 	.word	0x0800386c
 8000734:	080038b0 	.word	0x080038b0
 8000738:	080038ec 	.word	0x080038ec
 800073c:	08003918 	.word	0x08003918
 8000740:	08003934 	.word	0x08003934
 8000744:	0800397c 	.word	0x0800397c

08000748 <Bootloader_Jump_to_user_app>:

/**
 * 
 */
static void Bootloader_Jump_to_user_app(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
	/* Value of the main stack pointer of our main application */
	uint32_t MSP_Value = *((volatile uint32_t *)FLASH_SECTOR2_BASE_ADDRESS);
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <Bootloader_Jump_to_user_app+0x50>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	60fb      	str	r3, [r7, #12]
	/* Reset Handler definition function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t *)(FLASH_SECTOR2_BASE_ADDRESS + 4));
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <Bootloader_Jump_to_user_app+0x54>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	60bb      	str	r3, [r7, #8]

	pMainApp ResetHandler_Address = (pMainApp)MainAppAddr;
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	607b      	str	r3, [r7, #4]



	/* DeInitialize of modules */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 800075e:	f001 fe33 	bl	80023c8 <HAL_RCC_DeInit>
	HAL_GPIO_DeInit(LED_ALSIKELY_GPIO_Port, LED_ALSIKELY_Pin);
 8000762:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000766:	480e      	ldr	r0, [pc, #56]	; (80007a0 <Bootloader_Jump_to_user_app+0x58>)
 8000768:	f001 f8d8 	bl	800191c <HAL_GPIO_DeInit>
	HAL_CRC_DeInit(BL_CRC_ENABLE_OBJ);
 800076c:	480d      	ldr	r0, [pc, #52]	; (80007a4 <Bootloader_Jump_to_user_app+0x5c>)
 800076e:	f000 fef6 	bl	800155e <HAL_CRC_DeInit>
	HAL_UART_DeInit(BL_DEBUG_UART);
 8000772:	480d      	ldr	r0, [pc, #52]	; (80007a8 <Bootloader_Jump_to_user_app+0x60>)
 8000774:	f001 ff43 	bl	80025fe <HAL_UART_DeInit>
	HAL_UART_DeInit(BL_HOST_COMMUNICATION_UART);
 8000778:	480c      	ldr	r0, [pc, #48]	; (80007ac <Bootloader_Jump_to_user_app+0x64>)
 800077a:	f001 ff40 	bl	80025fe <HAL_UART_DeInit>
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	f383 8808 	msr	MSP, r3
}
 8000788:	bf00      	nop

	/* Set Main Stack Pointer */
	__set_MSP(MSP_Value);
	/* Jump to Application Reset Handler*/
	ResetHandler_Address();
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4798      	blx	r3
}
 800078e:	bf00      	nop
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	0800c000 	.word	0x0800c000
 800079c:	0800c004 	.word	0x0800c004
 80007a0:	40020800 	.word	0x40020800
 80007a4:	20000160 	.word	0x20000160
 80007a8:	2000016c 	.word	0x2000016c
 80007ac:	200001b0 	.word	0x200001b0

080007b0 <Host_Jump_Address_Verification>:
/**
 * 
 * @param Jump_Address
 * @return 
 */
static uint8_t Host_Jump_Address_Verification(uint32_t Jump_Address){
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 80007b8:	2300      	movs	r3, #0
 80007ba:	73fb      	strb	r3, [r7, #15]
	if((Jump_Address >= FLASH_BASE) && (Jump_Address <= STM32F401_FLASH_END)){
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80007c2:	d306      	bcc.n	80007d2 <Host_Jump_Address_Verification+0x22>
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <Host_Jump_Address_Verification+0x4c>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d802      	bhi.n	80007d2 <Host_Jump_Address_Verification+0x22>
		Address_Verification = ADDRESS_IS_VALID;
 80007cc:	2301      	movs	r3, #1
 80007ce:	73fb      	strb	r3, [r7, #15]
 80007d0:	e00c      	b.n	80007ec <Host_Jump_Address_Verification+0x3c>
	}else if((Jump_Address >= SRAM1_BASE) && (Jump_Address <= STM32F401_SRAM1_END)){
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80007d8:	d306      	bcc.n	80007e8 <Host_Jump_Address_Verification+0x38>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a08      	ldr	r2, [pc, #32]	; (8000800 <Host_Jump_Address_Verification+0x50>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d802      	bhi.n	80007e8 <Host_Jump_Address_Verification+0x38>
		Address_Verification = ADDRESS_IS_VALID;
 80007e2:	2301      	movs	r3, #1
 80007e4:	73fb      	strb	r3, [r7, #15]
 80007e6:	e001      	b.n	80007ec <Host_Jump_Address_Verification+0x3c>
	}else{
		Address_Verification = ADDRESS_IS_INVALID;
 80007e8:	2300      	movs	r3, #0
 80007ea:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification;
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	08040000 	.word	0x08040000
 8000800:	20010000 	.word	0x20010000

08000804 <Bootloader_CRC_Verify>:
 * @param pData
 * @param Data_len
 * @param Host_CRC
 * @return 
 */
static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_len, uint32_t Host_CRC){
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af00      	add	r7, sp, #0
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 8000810:	2300      	movs	r3, #0
 8000812:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculate = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
	uint8_t Data_Counter = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	75fb      	strb	r3, [r7, #23]
	uint32_t Data_Buffer = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]

	for(Data_Counter = 0; Data_Counter < Data_len; Data_Counter++){
 8000820:	2300      	movs	r3, #0
 8000822:	75fb      	strb	r3, [r7, #23]
 8000824:	e00f      	b.n	8000846 <Bootloader_CRC_Verify+0x42>
		Data_Buffer = (uint32_t)pData[Data_Counter];
 8000826:	7dfb      	ldrb	r3, [r7, #23]
 8000828:	68fa      	ldr	r2, [r7, #12]
 800082a:	4413      	add	r3, r2
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculate = HAL_CRC_Accumulate(BL_CRC_ENABLE_OBJ, &Data_Buffer, 1);
 8000830:	f107 0310 	add.w	r3, r7, #16
 8000834:	2201      	movs	r2, #1
 8000836:	4619      	mov	r1, r3
 8000838:	4810      	ldr	r0, [pc, #64]	; (800087c <Bootloader_CRC_Verify+0x78>)
 800083a:	f000 fec0 	bl	80015be <HAL_CRC_Accumulate>
 800083e:	61b8      	str	r0, [r7, #24]
	for(Data_Counter = 0; Data_Counter < Data_len; Data_Counter++){
 8000840:	7dfb      	ldrb	r3, [r7, #23]
 8000842:	3301      	adds	r3, #1
 8000844:	75fb      	strb	r3, [r7, #23]
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	68ba      	ldr	r2, [r7, #8]
 800084a:	429a      	cmp	r2, r3
 800084c:	d8eb      	bhi.n	8000826 <Bootloader_CRC_Verify+0x22>
	}

	__HAL_CRC_DR_RESET(BL_CRC_ENABLE_OBJ);
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <Bootloader_CRC_Verify+0x78>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	689a      	ldr	r2, [r3, #8]
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <Bootloader_CRC_Verify+0x78>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f042 0201 	orr.w	r2, r2, #1
 800085c:	609a      	str	r2, [r3, #8]

	if(MCU_CRC_Calculate == Host_CRC){
 800085e:	69ba      	ldr	r2, [r7, #24]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	429a      	cmp	r2, r3
 8000864:	d102      	bne.n	800086c <Bootloader_CRC_Verify+0x68>
		CRC_Status = CRC_VERIFICATION_PASSED;
 8000866:	2301      	movs	r3, #1
 8000868:	77fb      	strb	r3, [r7, #31]
 800086a:	e001      	b.n	8000870 <Bootloader_CRC_Verify+0x6c>
	}else{
		CRC_Status = CRC_VERIFICATION_FAILED;
 800086c:	2300      	movs	r3, #0
 800086e:	77fb      	strb	r3, [r7, #31]
	}

	return CRC_Status;
 8000870:	7ffb      	ldrb	r3, [r7, #31]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3720      	adds	r7, #32
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000160 	.word	0x20000160

08000880 <Bootloader_Send_ACK>:

/**
 * 
 * @param Replay_len
 */
static void Bootloader_Send_ACK(uint8_t Replay_len){
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
	uint8_t ACK_Value[2]={0};
 800088a:	2300      	movs	r3, #0
 800088c:	81bb      	strh	r3, [r7, #12]
	ACK_Value[0] = CBL_SEND_ACK;
 800088e:	23cd      	movs	r3, #205	; 0xcd
 8000890:	733b      	strb	r3, [r7, #12]
	ACK_Value[1] = Replay_len;
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, (uint8_t *)ACK_Value, 2, HAL_MAX_DELAY);
 8000896:	f107 010c 	add.w	r1, r7, #12
 800089a:	f04f 33ff 	mov.w	r3, #4294967295
 800089e:	2202      	movs	r2, #2
 80008a0:	4803      	ldr	r0, [pc, #12]	; (80008b0 <Bootloader_Send_ACK+0x30>)
 80008a2:	f001 fedb 	bl	800265c <HAL_UART_Transmit>
}
 80008a6:	bf00      	nop
 80008a8:	3710      	adds	r7, #16
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	200001b0 	.word	0x200001b0

080008b4 <Bootloader_Send_NACK>:

/**
 * 
 */
static void Bootloader_Send_NACK(void){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
	uint8_t NACK_Value = CBL_SEND_NACK;
 80008ba:	23ab      	movs	r3, #171	; 0xab
 80008bc:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, &NACK_Value, 1, HAL_MAX_DELAY);
 80008be:	1df9      	adds	r1, r7, #7
 80008c0:	f04f 33ff 	mov.w	r3, #4294967295
 80008c4:	2201      	movs	r2, #1
 80008c6:	4803      	ldr	r0, [pc, #12]	; (80008d4 <Bootloader_Send_NACK+0x20>)
 80008c8:	f001 fec8 	bl	800265c <HAL_UART_Transmit>
}
 80008cc:	bf00      	nop
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200001b0 	.word	0x200001b0

080008d8 <Bootloader_Send_Data_To_Host>:
/**
 * 
 * @param Host_Buffer
 * @param Data_len
 */
static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_len){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, (uint8_t *)Host_Buffer, Data_len, HAL_MAX_DELAY);
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	f04f 33ff 	mov.w	r3, #4294967295
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	4803      	ldr	r0, [pc, #12]	; (80008fc <Bootloader_Send_Data_To_Host+0x24>)
 80008ee:	f001 feb5 	bl	800265c <HAL_UART_Transmit>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200001b0 	.word	0x200001b0

08000900 <Bootloader_Get_Version>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Version(uint8_t *Host_Buffer){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t BL_Version[4] = {CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION, CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION};
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <Bootloader_Get_Version+0x7c>)
 800090a:	60bb      	str	r3, [r7, #8]
	uint16_t Host_CMD_Packet_Len = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	73fb      	strb	r3, [r7, #15]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the bootloader version from the MCU \r\n");
 8000918:	4819      	ldr	r0, [pc, #100]	; (8000980 <Bootloader_Get_Version+0x80>)
 800091a:	f000 f981 	bl	8000c20 <BL_print_message>
#endif
	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b29b      	uxth	r3, r3
 8000924:	3301      	adds	r3, #1
 8000926:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000928:	8afb      	ldrh	r3, [r7, #22]
 800092a:	3b04      	subs	r3, #4
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	4413      	add	r3, r2
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000934:	8afb      	ldrh	r3, [r7, #22]
 8000936:	3b04      	subs	r3, #4
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4619      	mov	r1, r3
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f7ff ff61 	bl	8000804 <Bootloader_CRC_Verify>
 8000942:	4603      	mov	r3, r0
 8000944:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000946:	7bfb      	ldrb	r3, [r7, #15]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d10e      	bne.n	800096a <Bootloader_Get_Version+0x6a>
		Bootloader_Send_ACK(4);
 800094c:	2004      	movs	r0, #4
 800094e:	f7ff ff97 	bl	8000880 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)BL_Version, 4);
 8000952:	f107 0308 	add.w	r3, r7, #8
 8000956:	2104      	movs	r1, #4
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ffbd 	bl	80008d8 <Bootloader_Send_Data_To_Host>


#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 800095e:	4809      	ldr	r0, [pc, #36]	; (8000984 <Bootloader_Get_Version+0x84>)
 8000960:	f000 f95e 	bl	8000c20 <BL_print_message>
#endif
	Bootloader_Jump_to_user_app();
 8000964:	f7ff fef0 	bl	8000748 <Bootloader_Jump_to_user_app>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000968:	e004      	b.n	8000974 <Bootloader_Get_Version+0x74>
		Bootloader_Send_NACK();
 800096a:	f7ff ffa3 	bl	80008b4 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 800096e:	4806      	ldr	r0, [pc, #24]	; (8000988 <Bootloader_Get_Version+0x88>)
 8000970:	f000 f956 	bl	8000c20 <BL_print_message>
}
 8000974:	bf00      	nop
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	03050164 	.word	0x03050164
 8000980:	080039ac 	.word	0x080039ac
 8000984:	080039d8 	.word	0x080039d8
 8000988:	080039f8 	.word	0x080039f8

0800098c <Bootloader_Get_Help>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Help(uint8_t *Host_Buffer){
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	73fb      	strb	r3, [r7, #15]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the commands supported by the bootloader \r\n");
 80009a0:	4816      	ldr	r0, [pc, #88]	; (80009fc <Bootloader_Get_Help+0x70>)
 80009a2:	f000 f93d 	bl	8000c20 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	3301      	adds	r3, #1
 80009ae:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 80009b0:	8afb      	ldrh	r3, [r7, #22]
 80009b2:	3b04      	subs	r3, #4
 80009b4:	687a      	ldr	r2, [r7, #4]
 80009b6:	4413      	add	r3, r2
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 80009bc:	8afb      	ldrh	r3, [r7, #22]
 80009be:	3b04      	subs	r3, #4
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	4619      	mov	r1, r3
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff ff1d 	bl	8000804 <Bootloader_CRC_Verify>
 80009ca:	4603      	mov	r3, r0
 80009cc:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 80009ce:	7bfb      	ldrb	r3, [r7, #15]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d10a      	bne.n	80009ea <Bootloader_Get_Help+0x5e>
		Bootloader_Send_ACK(12);
 80009d4:	200c      	movs	r0, #12
 80009d6:	f7ff ff53 	bl	8000880 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)Bootloader_Support_CMDs, 12);
 80009da:	210c      	movs	r1, #12
 80009dc:	4808      	ldr	r0, [pc, #32]	; (8000a00 <Bootloader_Get_Help+0x74>)
 80009de:	f7ff ff7b 	bl	80008d8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 80009e2:	4808      	ldr	r0, [pc, #32]	; (8000a04 <Bootloader_Get_Help+0x78>)
 80009e4:	f000 f91c 	bl	8000c20 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 80009e8:	e004      	b.n	80009f4 <Bootloader_Get_Help+0x68>
		Bootloader_Send_NACK();
 80009ea:	f7ff ff63 	bl	80008b4 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 80009ee:	4806      	ldr	r0, [pc, #24]	; (8000a08 <Bootloader_Get_Help+0x7c>)
 80009f0:	f000 f916 	bl	8000c20 <BL_print_message>
}
 80009f4:	bf00      	nop
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	08003a14 	.word	0x08003a14
 8000a00:	20000000 	.word	0x20000000
 8000a04:	080039d8 	.word	0x080039d8
 8000a08:	080039f8 	.word	0x080039f8

08000a0c <Bootloader_Get_Chip_Identification_Number>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	73fb      	strb	r3, [r7, #15]
	uint16_t ID_Code = 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	81bb      	strh	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the MCU chip identification number \r\n");
 8000a24:	481b      	ldr	r0, [pc, #108]	; (8000a94 <Bootloader_Get_Chip_Identification_Number+0x88>)
 8000a26:	f000 f8fb 	bl	8000c20 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	3301      	adds	r3, #1
 8000a32:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000a34:	8afb      	ldrh	r3, [r7, #22]
 8000a36:	3b04      	subs	r3, #4
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000a40:	8afb      	ldrh	r3, [r7, #22]
 8000a42:	3b04      	subs	r3, #4
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	4619      	mov	r1, r3
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f7ff fedb 	bl	8000804 <Bootloader_CRC_Verify>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d113      	bne.n	8000a80 <Bootloader_Get_Chip_Identification_Number+0x74>
		/* Get chip identification number */
		ID_Code = (uint16_t)((*((uint32_t *)0xE0042000)) & 0x00000FFF);
 8000a58:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <Bootloader_Get_Chip_Identification_Number+0x8c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	81bb      	strh	r3, [r7, #12]
		/* Report chip identification number to Host*/
		Bootloader_Send_ACK(2);
 8000a66:	2002      	movs	r0, #2
 8000a68:	f7ff ff0a 	bl	8000880 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)&ID_Code,2);
 8000a6c:	f107 030c 	add.w	r3, r7, #12
 8000a70:	2102      	movs	r1, #2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ff30 	bl	80008d8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000a78:	4808      	ldr	r0, [pc, #32]	; (8000a9c <Bootloader_Get_Chip_Identification_Number+0x90>)
 8000a7a:	f000 f8d1 	bl	8000c20 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000a7e:	e004      	b.n	8000a8a <Bootloader_Get_Chip_Identification_Number+0x7e>
		Bootloader_Send_NACK();
 8000a80:	f7ff ff18 	bl	80008b4 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 8000a84:	4806      	ldr	r0, [pc, #24]	; (8000aa0 <Bootloader_Get_Chip_Identification_Number+0x94>)
 8000a86:	f000 f8cb 	bl	8000c20 <BL_print_message>
}
 8000a8a:	bf00      	nop
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	08003a48 	.word	0x08003a48
 8000a98:	e0042000 	.word	0xe0042000
 8000a9c:	080039d8 	.word	0x080039d8
 8000aa0:	080039f8 	.word	0x080039f8

08000aa4 <Bootloader_Read_Protection_Level>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer){
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]

}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <Bootloader_Jump_To_Address>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Jump_To_Address(uint8_t *Host_Buffer){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	83fb      	strh	r3, [r7, #30]
	uint32_t Host_CRC32 = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61bb      	str	r3, [r7, #24]
	uint8_t CRC_Verify  = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	75fb      	strb	r3, [r7, #23]
	uint32_t Host_Jumb_Address = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	613b      	str	r3, [r7, #16]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	72fb      	strb	r3, [r7, #11]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Jump bootloader to specified address  \r\n");
 8000ad4:	4829      	ldr	r0, [pc, #164]	; (8000b7c <Bootloader_Jump_To_Address+0xc4>)
 8000ad6:	f000 f8a3 	bl	8000c20 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000ae4:	8bfb      	ldrh	r3, [r7, #30]
 8000ae6:	3b04      	subs	r3, #4
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	4413      	add	r3, r2
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	61bb      	str	r3, [r7, #24]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000af0:	8bfb      	ldrh	r3, [r7, #30]
 8000af2:	3b04      	subs	r3, #4
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	4619      	mov	r1, r3
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff fe83 	bl	8000804 <Bootloader_CRC_Verify>
 8000afe:	4603      	mov	r3, r0
 8000b00:	75fb      	strb	r3, [r7, #23]
	if(CRC_VERIFICATION_PASSED == CRC_Verify)
 8000b02:	7dfb      	ldrb	r3, [r7, #23]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d12f      	bne.n	8000b68 <Bootloader_Jump_To_Address+0xb0>
	{

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000b08:	481d      	ldr	r0, [pc, #116]	; (8000b80 <Bootloader_Jump_To_Address+0xc8>)
 8000b0a:	f000 f889 	bl	8000c20 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000b0e:	2001      	movs	r0, #1
 8000b10:	f7ff feb6 	bl	8000880 <Bootloader_Send_ACK>

		/* Extract the address from the HOST Packet */
		Host_Jumb_Address = *((uint32_t *)&Host_Buffer[2]);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000b1a:	613b      	str	r3, [r7, #16]

		Address_Verification = Host_Jump_Address_Verification(Host_Jumb_Address);
 8000b1c:	6938      	ldr	r0, [r7, #16]
 8000b1e:	f7ff fe47 	bl	80007b0 <Host_Jump_Address_Verification>
 8000b22:	4603      	mov	r3, r0
 8000b24:	72fb      	strb	r3, [r7, #11]
		if(ADDRESS_IS_VALID == Address_Verification)
 8000b26:	7afb      	ldrb	r3, [r7, #11]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d113      	bne.n	8000b54 <Bootloader_Jump_To_Address+0x9c>
		{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Address Verification Successful \r\n");
 8000b2c:	4815      	ldr	r0, [pc, #84]	; (8000b84 <Bootloader_Jump_To_Address+0xcc>)
 8000b2e:	f000 f877 	bl	8000c20 <BL_print_message>
#endif
			/* Report address verification succeeded */
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification,1);
 8000b32:	f107 030b 	add.w	r3, r7, #11
 8000b36:	2101      	movs	r1, #1
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fecd 	bl	80008d8 <Bootloader_Send_Data_To_Host>
			/* Prepare the address to jump */
			Jump_ptr Jump_Address = (Jump_ptr)(Host_Jumb_Address | 0x00000001);
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	60fb      	str	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Jump to : 0x%X \r\n",Jump_Address);
 8000b46:	68f9      	ldr	r1, [r7, #12]
 8000b48:	480f      	ldr	r0, [pc, #60]	; (8000b88 <Bootloader_Jump_To_Address+0xd0>)
 8000b4a:	f000 f869 	bl	8000c20 <BL_print_message>
#endif
			/* Jump to Address*/
			Jump_Address();
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	4798      	blx	r3
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000b52:	e00e      	b.n	8000b72 <Bootloader_Jump_To_Address+0xba>
	BL_print_message("Address Verification Failed \r\n");
 8000b54:	480d      	ldr	r0, [pc, #52]	; (8000b8c <Bootloader_Jump_To_Address+0xd4>)
 8000b56:	f000 f863 	bl	8000c20 <BL_print_message>
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification,1);
 8000b5a:	f107 030b 	add.w	r3, r7, #11
 8000b5e:	2101      	movs	r1, #1
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff feb9 	bl	80008d8 <Bootloader_Send_Data_To_Host>
}
 8000b66:	e004      	b.n	8000b72 <Bootloader_Jump_To_Address+0xba>
		Bootloader_Send_NACK();
 8000b68:	f7ff fea4 	bl	80008b4 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 8000b6c:	4808      	ldr	r0, [pc, #32]	; (8000b90 <Bootloader_Jump_To_Address+0xd8>)
 8000b6e:	f000 f857 	bl	8000c20 <BL_print_message>
}
 8000b72:	bf00      	nop
 8000b74:	3720      	adds	r7, #32
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	08003a74 	.word	0x08003a74
 8000b80:	080039d8 	.word	0x080039d8
 8000b84:	08003aa0 	.word	0x08003aa0
 8000b88:	08003ac4 	.word	0x08003ac4
 8000b8c:	08003ad8 	.word	0x08003ad8
 8000b90:	080039f8 	.word	0x080039f8

08000b94 <Bootloader_Erase_Flash>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Erase_Flash(uint8_t *Host_Buffer){
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <Bootloader_Memory_Write>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Memory_Write(uint8_t *Host_Buffer){
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]

}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <Bootloader_Enable_RW_Protection>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Enable_RW_Protection(uint8_t *Host_Buffer){
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]

}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <Bootloader_Memory_Read>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Memory_Read(uint8_t *Host_Buffer){
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <Bootloader_Get_Sector_Protection_Status>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Sector_Protection_Status(uint8_t *Host_Buffer){
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <Bootloader_Read_OTP>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Read_OTP(uint8_t *Host_Buffer){
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <Bootloader_Disable_RW_Protection>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Disable_RW_Protection(uint8_t *Host_Buffer){
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]

}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <BL_print_message>:
/**
 * 
 * @param format
 * @param ...
 */
void BL_print_message(char *format, ... ){
 8000c20:	b40f      	push	{r0, r1, r2, r3}
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b09a      	sub	sp, #104	; 0x68
 8000c26:	af00      	add	r7, sp, #0
	char Message[100]={0};
 8000c28:	2300      	movs	r3, #0
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	f107 0308 	add.w	r3, r7, #8
 8000c30:	2260      	movs	r2, #96	; 0x60
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f002 f951 	bl	8002edc <memset>
	va_list args;
	va_start(args, format);
 8000c3a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c3e:	603b      	str	r3, [r7, #0]
	vsprintf(Message, format, args);
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	683a      	ldr	r2, [r7, #0]
 8000c44:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 f966 	bl	8002f18 <vsiprintf>
#if BL_DEBUG_METHOD == BL_ENABLE_UART_DEBUG_MESSAGE
	HAL_UART_Transmit(BL_DEBUG_UART,(uint8_t *)Message,sizeof(Message),HAL_MAX_DELAY);
 8000c4c:	1d39      	adds	r1, r7, #4
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c52:	2264      	movs	r2, #100	; 0x64
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <BL_print_message+0x48>)
 8000c56:	f001 fd01 	bl	800265c <HAL_UART_Transmit>

#else

#endif
	va_end(args);
}
 8000c5a:	bf00      	nop
 8000c5c:	3768      	adds	r7, #104	; 0x68
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr
 8000c68:	2000016c 	.word	0x2000016c

08000c6c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <MX_CRC_Init+0x20>)
 8000c72:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <MX_CRC_Init+0x24>)
 8000c74:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c76:	4805      	ldr	r0, [pc, #20]	; (8000c8c <MX_CRC_Init+0x20>)
 8000c78:	f000 fc55 	bl	8001526 <HAL_CRC_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000c82:	f000 f929 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000160 	.word	0x20000160
 8000c90:	40023000 	.word	0x40023000

08000c94 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a0b      	ldr	r2, [pc, #44]	; (8000cd0 <HAL_CRC_MspInit+0x3c>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d10d      	bne.n	8000cc2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <HAL_CRC_MspInit+0x40>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a09      	ldr	r2, [pc, #36]	; (8000cd4 <HAL_CRC_MspInit+0x40>)
 8000cb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <HAL_CRC_MspInit+0x40>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000cc2:	bf00      	nop
 8000cc4:	3714      	adds	r7, #20
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40023000 	.word	0x40023000
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <HAL_CRC_MspDeInit>:

void HAL_CRC_MspDeInit(CRC_HandleTypeDef* crcHandle)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <HAL_CRC_MspDeInit+0x2c>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d105      	bne.n	8000cf6 <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 8000cea:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <HAL_CRC_MspDeInit+0x30>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a06      	ldr	r2, [pc, #24]	; (8000d08 <HAL_CRC_MspDeInit+0x30>)
 8000cf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40023000 	.word	0x40023000
 8000d08:	40023800 	.word	0x40023800

08000d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d12:	f107 0314 	add.w	r3, r7, #20
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
 8000d20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	4b27      	ldr	r3, [pc, #156]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a26      	ldr	r2, [pc, #152]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d2c:	f043 0304 	orr.w	r3, r3, #4
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b24      	ldr	r3, [pc, #144]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f003 0304 	and.w	r3, r3, #4
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	4b20      	ldr	r3, [pc, #128]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a1f      	ldr	r2, [pc, #124]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	4a18      	ldr	r2, [pc, #96]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6a:	4b16      	ldr	r3, [pc, #88]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a11      	ldr	r2, [pc, #68]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <MX_GPIO_Init+0xb8>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0302 	and.w	r3, r3, #2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ALSIKELY_GPIO_Port, LED_ALSIKELY_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d98:	480b      	ldr	r0, [pc, #44]	; (8000dc8 <MX_GPIO_Init+0xbc>)
 8000d9a:	f000 fea3 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ALSIKELY_Pin;
 8000d9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ALSIKELY_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	4804      	ldr	r0, [pc, #16]	; (8000dc8 <MX_GPIO_Init+0xbc>)
 8000db8:	f000 fc2c 	bl	8001614 <HAL_GPIO_Init>

}
 8000dbc:	bf00      	nop
 8000dbe:	3728      	adds	r7, #40	; 0x28
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020800 	.word	0x40020800

08000dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	BL_Status Status = BL_NACK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd6:	f000 fa4f 	bl	8001278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dda:	f000 f813 	bl	8000e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dde:	f7ff ff95 	bl	8000d0c <MX_GPIO_Init>
  MX_CRC_Init();
 8000de2:	f7ff ff43 	bl	8000c6c <MX_CRC_Init>
  MX_USART1_UART_Init();
 8000de6:	f000 f91d 	bl	8001024 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000dea:	f000 f945 	bl	8001078 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Bootloder started !! \r\n");
 8000dee:	4804      	ldr	r0, [pc, #16]	; (8000e00 <main+0x34>)
 8000df0:	f7ff ff16 	bl	8000c20 <BL_print_message>
	  //BL_print_message("%s %i \r\n",message1,var);
	  //Status = BL_UART_Featch_Host_Command();
	  //BL_print_message("BL_UART_Featch_Host_Command status = %i \r\n",Status);
	  /*******************************************************/

	  Status = BL_UART_Featch_Host_Command();
 8000df4:	f7ff fbc6 	bl	8000584 <BL_UART_Featch_Host_Command>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	71fb      	strb	r3, [r7, #7]
 8000dfc:	e7fa      	b.n	8000df4 <main+0x28>
 8000dfe:	bf00      	nop
 8000e00:	08003af8 	.word	0x08003af8

08000e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b094      	sub	sp, #80	; 0x50
 8000e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0a:	f107 0320 	add.w	r3, r7, #32
 8000e0e:	2230      	movs	r2, #48	; 0x30
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 f862 	bl	8002edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e28:	2300      	movs	r3, #0
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	4b28      	ldr	r3, [pc, #160]	; (8000ed0 <SystemClock_Config+0xcc>)
 8000e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e30:	4a27      	ldr	r2, [pc, #156]	; (8000ed0 <SystemClock_Config+0xcc>)
 8000e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e36:	6413      	str	r3, [r2, #64]	; 0x40
 8000e38:	4b25      	ldr	r3, [pc, #148]	; (8000ed0 <SystemClock_Config+0xcc>)
 8000e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e44:	2300      	movs	r3, #0
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	4b22      	ldr	r3, [pc, #136]	; (8000ed4 <SystemClock_Config+0xd0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e50:	4a20      	ldr	r2, [pc, #128]	; (8000ed4 <SystemClock_Config+0xd0>)
 8000e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <SystemClock_Config+0xd0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e64:	2302      	movs	r3, #2
 8000e66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e6c:	2310      	movs	r3, #16
 8000e6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e70:	2302      	movs	r3, #2
 8000e72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e74:	2300      	movs	r3, #0
 8000e76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e78:	2308      	movs	r3, #8
 8000e7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000e7c:	2354      	movs	r3, #84	; 0x54
 8000e7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e80:	2302      	movs	r3, #2
 8000e82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e84:	2304      	movs	r3, #4
 8000e86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e88:	f107 0320 	add.w	r3, r7, #32
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fe43 	bl	8001b18 <HAL_RCC_OscConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e98:	f000 f81e 	bl	8000ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eb2:	f107 030c 	add.w	r3, r7, #12
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f001 f8a5 	bl	8002008 <HAL_RCC_ClockConfig>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ec4:	f000 f808 	bl	8000ed8 <Error_Handler>
  }
}
 8000ec8:	bf00      	nop
 8000eca:	3750      	adds	r7, #80	; 0x50
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40007000 	.word	0x40007000

08000ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000edc:	b672      	cpsid	i
}
 8000ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <Error_Handler+0x8>
	...

08000ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b10      	ldr	r3, [pc, #64]	; (8000f30 <HAL_MspInit+0x4c>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	4a0f      	ldr	r2, [pc, #60]	; (8000f30 <HAL_MspInit+0x4c>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8000efa:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <HAL_MspInit+0x4c>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <HAL_MspInit+0x4c>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <HAL_MspInit+0x4c>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	6413      	str	r3, [r2, #64]	; 0x40
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_MspInit+0x4c>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800

08000f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <NMI_Handler+0x4>
	...

08000f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	BL_print_message("HART FAULT");
 8000f40:	4801      	ldr	r0, [pc, #4]	; (8000f48 <HardFault_Handler+0xc>)
 8000f42:	f7ff fe6d 	bl	8000c20 <BL_print_message>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f46:	e7fe      	b.n	8000f46 <HardFault_Handler+0xa>
 8000f48:	08003b10 	.word	0x08003b10

08000f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f50:	e7fe      	b.n	8000f50 <MemManage_Handler+0x4>

08000f52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <BusFault_Handler+0x4>

08000f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <UsageFault_Handler+0x4>

08000f5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8c:	f000 f9c6 	bl	800131c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f9c:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <_sbrk+0x5c>)
 8000f9e:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <_sbrk+0x60>)
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa8:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <_sbrk+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d102      	bne.n	8000fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <_sbrk+0x64>)
 8000fb2:	4a12      	ldr	r2, [pc, #72]	; (8000ffc <_sbrk+0x68>)
 8000fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb6:	4b10      	ldr	r3, [pc, #64]	; (8000ff8 <_sbrk+0x64>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d207      	bcs.n	8000fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc4:	f001 ff60 	bl	8002e88 <__errno>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	220c      	movs	r2, #12
 8000fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	e009      	b.n	8000fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd4:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	4a05      	ldr	r2, [pc, #20]	; (8000ff8 <_sbrk+0x64>)
 8000fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20010000 	.word	0x20010000
 8000ff4:	00000400 	.word	0x00000400
 8000ff8:	20000168 	.word	0x20000168
 8000ffc:	20000208 	.word	0x20000208

08001000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <SystemInit+0x20>)
 8001006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800100a:	4a05      	ldr	r2, [pc, #20]	; (8001020 <SystemInit+0x20>)
 800100c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001010:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 800102a:	4a12      	ldr	r2, [pc, #72]	; (8001074 <MX_USART1_UART_Init+0x50>)
 800102c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 8001030:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001034:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 800104a:	220c      	movs	r2, #12
 800104c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 8001056:	2200      	movs	r2, #0
 8001058:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_USART1_UART_Init+0x4c>)
 800105c:	f001 fa82 	bl	8002564 <HAL_UART_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001066:	f7ff ff37 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2000016c 	.word	0x2000016c
 8001074:	40011000 	.word	0x40011000

08001078 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 800107e:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <MX_USART2_UART_Init+0x50>)
 8001080:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001084:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001088:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010b0:	f001 fa58 	bl	8002564 <HAL_UART_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010ba:	f7ff ff0d 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200001b0 	.word	0x200001b0
 80010c8:	40004400 	.word	0x40004400

080010cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08c      	sub	sp, #48	; 0x30
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a32      	ldr	r2, [pc, #200]	; (80011b4 <HAL_UART_MspInit+0xe8>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d12d      	bne.n	800114a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <HAL_UART_MspInit+0xec>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	4a30      	ldr	r2, [pc, #192]	; (80011b8 <HAL_UART_MspInit+0xec>)
 80010f8:	f043 0310 	orr.w	r3, r3, #16
 80010fc:	6453      	str	r3, [r2, #68]	; 0x44
 80010fe:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001102:	f003 0310 	and.w	r3, r3, #16
 8001106:	61bb      	str	r3, [r7, #24]
 8001108:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	4b2a      	ldr	r3, [pc, #168]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a29      	ldr	r2, [pc, #164]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b27      	ldr	r3, [pc, #156]	; (80011b8 <HAL_UART_MspInit+0xec>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001126:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800112a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001138:	2307      	movs	r3, #7
 800113a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	481e      	ldr	r0, [pc, #120]	; (80011bc <HAL_UART_MspInit+0xf0>)
 8001144:	f000 fa66 	bl	8001614 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001148:	e030      	b.n	80011ac <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <HAL_UART_MspInit+0xf4>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d12b      	bne.n	80011ac <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <HAL_UART_MspInit+0xec>)
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	4a16      	ldr	r2, [pc, #88]	; (80011b8 <HAL_UART_MspInit+0xec>)
 800115e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001162:	6413      	str	r3, [r2, #64]	; 0x40
 8001164:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001178:	4a0f      	ldr	r2, [pc, #60]	; (80011b8 <HAL_UART_MspInit+0xec>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	6313      	str	r3, [r2, #48]	; 0x30
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <HAL_UART_MspInit+0xec>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800118c:	230c      	movs	r3, #12
 800118e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800119c:	2307      	movs	r3, #7
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	4805      	ldr	r0, [pc, #20]	; (80011bc <HAL_UART_MspInit+0xf0>)
 80011a8:	f000 fa34 	bl	8001614 <HAL_GPIO_Init>
}
 80011ac:	bf00      	nop
 80011ae:	3730      	adds	r7, #48	; 0x30
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40011000 	.word	0x40011000
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40020000 	.word	0x40020000
 80011c0:	40004400 	.word	0x40004400

080011c4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a10      	ldr	r2, [pc, #64]	; (8001214 <HAL_UART_MspDeInit+0x50>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d10b      	bne.n	80011ee <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <HAL_UART_MspDeInit+0x54>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <HAL_UART_MspDeInit+0x54>)
 80011dc:	f023 0310 	bic.w	r3, r3, #16
 80011e0:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80011e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80011e6:	480d      	ldr	r0, [pc, #52]	; (800121c <HAL_UART_MspDeInit+0x58>)
 80011e8:	f000 fb98 	bl	800191c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80011ec:	e00e      	b.n	800120c <HAL_UART_MspDeInit+0x48>
  else if(uartHandle->Instance==USART2)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <HAL_UART_MspDeInit+0x5c>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d109      	bne.n	800120c <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART2_CLK_DISABLE();
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <HAL_UART_MspDeInit+0x54>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	4a06      	ldr	r2, [pc, #24]	; (8001218 <HAL_UART_MspDeInit+0x54>)
 80011fe:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001202:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001204:	210c      	movs	r1, #12
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <HAL_UART_MspDeInit+0x58>)
 8001208:	f000 fb88 	bl	800191c <HAL_GPIO_DeInit>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40011000 	.word	0x40011000
 8001218:	40023800 	.word	0x40023800
 800121c:	40020000 	.word	0x40020000
 8001220:	40004400 	.word	0x40004400

08001224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001224:	f8df d034 	ldr.w	sp, [pc, #52]	; 800125c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001228:	480d      	ldr	r0, [pc, #52]	; (8001260 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800122a:	490e      	ldr	r1, [pc, #56]	; (8001264 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001230:	e002      	b.n	8001238 <LoopCopyDataInit>

08001232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001236:	3304      	adds	r3, #4

08001238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800123c:	d3f9      	bcc.n	8001232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123e:	4a0b      	ldr	r2, [pc, #44]	; (800126c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001240:	4c0b      	ldr	r4, [pc, #44]	; (8001270 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001244:	e001      	b.n	800124a <LoopFillZerobss>

08001246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001248:	3204      	adds	r2, #4

0800124a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800124c:	d3fb      	bcc.n	8001246 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800124e:	f7ff fed7 	bl	8001000 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001252:	f001 fe1f 	bl	8002e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001256:	f7ff fdb9 	bl	8000dcc <main>
  bx  lr    
 800125a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800125c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001264:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001268:	08003b78 	.word	0x08003b78
  ldr r2, =_sbss
 800126c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001270:	20000208 	.word	0x20000208

08001274 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001274:	e7fe      	b.n	8001274 <ADC_IRQHandler>
	...

08001278 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800127c:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_Init+0x40>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <HAL_Init+0x40>)
 8001282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001286:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001288:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <HAL_Init+0x40>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0a      	ldr	r2, [pc, #40]	; (80012b8 <HAL_Init+0x40>)
 800128e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001292:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_Init+0x40>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a07      	ldr	r2, [pc, #28]	; (80012b8 <HAL_Init+0x40>)
 800129a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800129e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a0:	2003      	movs	r0, #3
 80012a2:	f000 f90d 	bl	80014c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a6:	200f      	movs	r0, #15
 80012a8:	f000 f808 	bl	80012bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ac:	f7ff fe1a 	bl	8000ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40023c00 	.word	0x40023c00

080012bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_InitTick+0x54>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_InitTick+0x58>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4619      	mov	r1, r3
 80012ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f917 	bl	800150e <HAL_SYSTICK_Config>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00e      	b.n	8001308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b0f      	cmp	r3, #15
 80012ee:	d80a      	bhi.n	8001306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f0:	2200      	movs	r2, #0
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f000 f8ed 	bl	80014d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012fc:	4a06      	ldr	r2, [pc, #24]	; (8001318 <HAL_InitTick+0x5c>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	e000      	b.n	8001308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	2000000c 	.word	0x2000000c
 8001314:	20000014 	.word	0x20000014
 8001318:	20000010 	.word	0x20000010

0800131c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_IncTick+0x20>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <HAL_IncTick+0x24>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4413      	add	r3, r2
 800132c:	4a04      	ldr	r2, [pc, #16]	; (8001340 <HAL_IncTick+0x24>)
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20000014 	.word	0x20000014
 8001340:	200001f4 	.word	0x200001f4

08001344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return uwTick;
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <HAL_GetTick+0x14>)
 800134a:	681b      	ldr	r3, [r3, #0]
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	200001f4 	.word	0x200001f4

0800135c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001378:	4013      	ands	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001384:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800138c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138e:	4a04      	ldr	r2, [pc, #16]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	60d3      	str	r3, [r2, #12]
}
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a8:	4b04      	ldr	r3, [pc, #16]	; (80013bc <__NVIC_GetPriorityGrouping+0x18>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	0a1b      	lsrs	r3, r3, #8
 80013ae:	f003 0307 	and.w	r3, r3, #7
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	6039      	str	r1, [r7, #0]
 80013ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	db0a      	blt.n	80013ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	490c      	ldr	r1, [pc, #48]	; (800140c <__NVIC_SetPriority+0x4c>)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	0112      	lsls	r2, r2, #4
 80013e0:	b2d2      	uxtb	r2, r2
 80013e2:	440b      	add	r3, r1
 80013e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e8:	e00a      	b.n	8001400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4908      	ldr	r1, [pc, #32]	; (8001410 <__NVIC_SetPriority+0x50>)
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	f003 030f 	and.w	r3, r3, #15
 80013f6:	3b04      	subs	r3, #4
 80013f8:	0112      	lsls	r2, r2, #4
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	440b      	add	r3, r1
 80013fe:	761a      	strb	r2, [r3, #24]
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000e100 	.word	0xe000e100
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001414:	b480      	push	{r7}
 8001416:	b089      	sub	sp, #36	; 0x24
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f003 0307 	and.w	r3, r3, #7
 8001426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f1c3 0307 	rsb	r3, r3, #7
 800142e:	2b04      	cmp	r3, #4
 8001430:	bf28      	it	cs
 8001432:	2304      	movcs	r3, #4
 8001434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3304      	adds	r3, #4
 800143a:	2b06      	cmp	r3, #6
 800143c:	d902      	bls.n	8001444 <NVIC_EncodePriority+0x30>
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3b03      	subs	r3, #3
 8001442:	e000      	b.n	8001446 <NVIC_EncodePriority+0x32>
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	f04f 32ff 	mov.w	r2, #4294967295
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43da      	mvns	r2, r3
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	401a      	ands	r2, r3
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800145c:	f04f 31ff 	mov.w	r1, #4294967295
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fa01 f303 	lsl.w	r3, r1, r3
 8001466:	43d9      	mvns	r1, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800146c:	4313      	orrs	r3, r2
         );
}
 800146e:	4618      	mov	r0, r3
 8001470:	3724      	adds	r7, #36	; 0x24
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3b01      	subs	r3, #1
 8001488:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800148c:	d301      	bcc.n	8001492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800148e:	2301      	movs	r3, #1
 8001490:	e00f      	b.n	80014b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001492:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <SysTick_Config+0x40>)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3b01      	subs	r3, #1
 8001498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149a:	210f      	movs	r1, #15
 800149c:	f04f 30ff 	mov.w	r0, #4294967295
 80014a0:	f7ff ff8e 	bl	80013c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <SysTick_Config+0x40>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <SysTick_Config+0x40>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	e000e010 	.word	0xe000e010

080014c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ff47 	bl	800135c <__NVIC_SetPriorityGrouping>
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	4603      	mov	r3, r0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014e8:	f7ff ff5c 	bl	80013a4 <__NVIC_GetPriorityGrouping>
 80014ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	6978      	ldr	r0, [r7, #20]
 80014f4:	f7ff ff8e 	bl	8001414 <NVIC_EncodePriority>
 80014f8:	4602      	mov	r2, r0
 80014fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014fe:	4611      	mov	r1, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff5d 	bl	80013c0 <__NVIC_SetPriority>
}
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffb0 	bl	800147c <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e00e      	b.n	8001556 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	795b      	ldrb	r3, [r3, #5]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d105      	bne.n	800154e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff fba3 	bl	8000c94 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2201      	movs	r2, #1
 8001552:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e022      	b.n	80015b6 <HAL_CRC_DeInit+0x58>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	795b      	ldrb	r3, [r3, #5]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d101      	bne.n	800157e <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 800157a:	2302      	movs	r3, #2
 800157c:	e01b      	b.n	80015b6 <HAL_CRC_DeInit+0x58>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2202      	movs	r2, #2
 8001582:	715a      	strb	r2, [r3, #5]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f042 0201 	orr.w	r2, r2, #1
 8001592:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	791b      	ldrb	r3, [r3, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2200      	movs	r2, #0
 80015a0:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fb98 	bl	8000cd8 <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	715a      	strb	r2, [r3, #5]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80015be:	b480      	push	{r7}
 80015c0:	b087      	sub	sp, #28
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	60f8      	str	r0, [r7, #12]
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2202      	movs	r2, #2
 80015d2:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]
 80015d8:	e00a      	b.n	80015f0 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	441a      	add	r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	6812      	ldr	r2, [r2, #0]
 80015e8:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	3301      	adds	r3, #1
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d3f0      	bcc.n	80015da <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2201      	movs	r2, #1
 8001604:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001606:	693b      	ldr	r3, [r7, #16]
}
 8001608:	4618      	mov	r0, r3
 800160a:	371c      	adds	r7, #28
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001614:	b480      	push	{r7}
 8001616:	b089      	sub	sp, #36	; 0x24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
 800162e:	e159      	b.n	80018e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001630:	2201      	movs	r2, #1
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	4013      	ands	r3, r2
 8001642:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	429a      	cmp	r2, r3
 800164a:	f040 8148 	bne.w	80018de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	2b01      	cmp	r3, #1
 8001658:	d005      	beq.n	8001666 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001662:	2b02      	cmp	r3, #2
 8001664:	d130      	bne.n	80016c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	2203      	movs	r2, #3
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43db      	mvns	r3, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4013      	ands	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	68da      	ldr	r2, [r3, #12]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800169c:	2201      	movs	r2, #1
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	091b      	lsrs	r3, r3, #4
 80016b2:	f003 0201 	and.w	r2, r3, #1
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4313      	orrs	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 0303 	and.w	r3, r3, #3
 80016d0:	2b03      	cmp	r3, #3
 80016d2:	d017      	beq.n	8001704 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	2203      	movs	r2, #3
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	4013      	ands	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 0303 	and.w	r3, r3, #3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d123      	bne.n	8001758 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	08da      	lsrs	r2, r3, #3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3208      	adds	r2, #8
 8001718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	f003 0307 	and.w	r3, r3, #7
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	220f      	movs	r2, #15
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4013      	ands	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	691a      	ldr	r2, [r3, #16]
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	08da      	lsrs	r2, r3, #3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3208      	adds	r2, #8
 8001752:	69b9      	ldr	r1, [r7, #24]
 8001754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	2203      	movs	r2, #3
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0203 	and.w	r2, r3, #3
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001794:	2b00      	cmp	r3, #0
 8001796:	f000 80a2 	beq.w	80018de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b57      	ldr	r3, [pc, #348]	; (80018fc <HAL_GPIO_Init+0x2e8>)
 80017a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a2:	4a56      	ldr	r2, [pc, #344]	; (80018fc <HAL_GPIO_Init+0x2e8>)
 80017a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a8:	6453      	str	r3, [r2, #68]	; 0x44
 80017aa:	4b54      	ldr	r3, [pc, #336]	; (80018fc <HAL_GPIO_Init+0x2e8>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017b6:	4a52      	ldr	r2, [pc, #328]	; (8001900 <HAL_GPIO_Init+0x2ec>)
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	089b      	lsrs	r3, r3, #2
 80017bc:	3302      	adds	r3, #2
 80017be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f003 0303 	and.w	r3, r3, #3
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	220f      	movs	r2, #15
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4013      	ands	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a49      	ldr	r2, [pc, #292]	; (8001904 <HAL_GPIO_Init+0x2f0>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d019      	beq.n	8001816 <HAL_GPIO_Init+0x202>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a48      	ldr	r2, [pc, #288]	; (8001908 <HAL_GPIO_Init+0x2f4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d013      	beq.n	8001812 <HAL_GPIO_Init+0x1fe>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a47      	ldr	r2, [pc, #284]	; (800190c <HAL_GPIO_Init+0x2f8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d00d      	beq.n	800180e <HAL_GPIO_Init+0x1fa>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a46      	ldr	r2, [pc, #280]	; (8001910 <HAL_GPIO_Init+0x2fc>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d007      	beq.n	800180a <HAL_GPIO_Init+0x1f6>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a45      	ldr	r2, [pc, #276]	; (8001914 <HAL_GPIO_Init+0x300>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d101      	bne.n	8001806 <HAL_GPIO_Init+0x1f2>
 8001802:	2304      	movs	r3, #4
 8001804:	e008      	b.n	8001818 <HAL_GPIO_Init+0x204>
 8001806:	2307      	movs	r3, #7
 8001808:	e006      	b.n	8001818 <HAL_GPIO_Init+0x204>
 800180a:	2303      	movs	r3, #3
 800180c:	e004      	b.n	8001818 <HAL_GPIO_Init+0x204>
 800180e:	2302      	movs	r3, #2
 8001810:	e002      	b.n	8001818 <HAL_GPIO_Init+0x204>
 8001812:	2301      	movs	r3, #1
 8001814:	e000      	b.n	8001818 <HAL_GPIO_Init+0x204>
 8001816:	2300      	movs	r3, #0
 8001818:	69fa      	ldr	r2, [r7, #28]
 800181a:	f002 0203 	and.w	r2, r2, #3
 800181e:	0092      	lsls	r2, r2, #2
 8001820:	4093      	lsls	r3, r2
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4313      	orrs	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001828:	4935      	ldr	r1, [pc, #212]	; (8001900 <HAL_GPIO_Init+0x2ec>)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	3302      	adds	r3, #2
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001836:	4b38      	ldr	r3, [pc, #224]	; (8001918 <HAL_GPIO_Init+0x304>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	43db      	mvns	r3, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4013      	ands	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	4313      	orrs	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800185a:	4a2f      	ldr	r2, [pc, #188]	; (8001918 <HAL_GPIO_Init+0x304>)
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_GPIO_Init+0x304>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	43db      	mvns	r3, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d003      	beq.n	8001884 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	4313      	orrs	r3, r2
 8001882:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001884:	4a24      	ldr	r2, [pc, #144]	; (8001918 <HAL_GPIO_Init+0x304>)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800188a:	4b23      	ldr	r3, [pc, #140]	; (8001918 <HAL_GPIO_Init+0x304>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	43db      	mvns	r3, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4013      	ands	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018ae:	4a1a      	ldr	r2, [pc, #104]	; (8001918 <HAL_GPIO_Init+0x304>)
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018b4:	4b18      	ldr	r3, [pc, #96]	; (8001918 <HAL_GPIO_Init+0x304>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	43db      	mvns	r3, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4013      	ands	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018d8:	4a0f      	ldr	r2, [pc, #60]	; (8001918 <HAL_GPIO_Init+0x304>)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3301      	adds	r3, #1
 80018e2:	61fb      	str	r3, [r7, #28]
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	2b0f      	cmp	r3, #15
 80018e8:	f67f aea2 	bls.w	8001630 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	3724      	adds	r7, #36	; 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40013800 	.word	0x40013800
 8001904:	40020000 	.word	0x40020000
 8001908:	40020400 	.word	0x40020400
 800190c:	40020800 	.word	0x40020800
 8001910:	40020c00 	.word	0x40020c00
 8001914:	40021000 	.word	0x40021000
 8001918:	40013c00 	.word	0x40013c00

0800191c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e0bb      	b.n	8001ab0 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001938:	2201      	movs	r2, #1
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	4013      	ands	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	429a      	cmp	r2, r3
 8001950:	f040 80ab 	bne.w	8001aaa <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001954:	4a5c      	ldr	r2, [pc, #368]	; (8001ac8 <HAL_GPIO_DeInit+0x1ac>)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3302      	adds	r3, #2
 800195c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001960:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	220f      	movs	r2, #15
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	68ba      	ldr	r2, [r7, #8]
 8001972:	4013      	ands	r3, r2
 8001974:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a54      	ldr	r2, [pc, #336]	; (8001acc <HAL_GPIO_DeInit+0x1b0>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d019      	beq.n	80019b2 <HAL_GPIO_DeInit+0x96>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a53      	ldr	r2, [pc, #332]	; (8001ad0 <HAL_GPIO_DeInit+0x1b4>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d013      	beq.n	80019ae <HAL_GPIO_DeInit+0x92>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a52      	ldr	r2, [pc, #328]	; (8001ad4 <HAL_GPIO_DeInit+0x1b8>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d00d      	beq.n	80019aa <HAL_GPIO_DeInit+0x8e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a51      	ldr	r2, [pc, #324]	; (8001ad8 <HAL_GPIO_DeInit+0x1bc>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d007      	beq.n	80019a6 <HAL_GPIO_DeInit+0x8a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a50      	ldr	r2, [pc, #320]	; (8001adc <HAL_GPIO_DeInit+0x1c0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d101      	bne.n	80019a2 <HAL_GPIO_DeInit+0x86>
 800199e:	2304      	movs	r3, #4
 80019a0:	e008      	b.n	80019b4 <HAL_GPIO_DeInit+0x98>
 80019a2:	2307      	movs	r3, #7
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_DeInit+0x98>
 80019a6:	2303      	movs	r3, #3
 80019a8:	e004      	b.n	80019b4 <HAL_GPIO_DeInit+0x98>
 80019aa:	2302      	movs	r3, #2
 80019ac:	e002      	b.n	80019b4 <HAL_GPIO_DeInit+0x98>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <HAL_GPIO_DeInit+0x98>
 80019b2:	2300      	movs	r3, #0
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	f002 0203 	and.w	r2, r2, #3
 80019ba:	0092      	lsls	r2, r2, #2
 80019bc:	4093      	lsls	r3, r2
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d132      	bne.n	8001a2a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80019c4:	4b46      	ldr	r3, [pc, #280]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	4944      	ldr	r1, [pc, #272]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019ce:	4013      	ands	r3, r2
 80019d0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80019d2:	4b43      	ldr	r3, [pc, #268]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	43db      	mvns	r3, r3
 80019da:	4941      	ldr	r1, [pc, #260]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019dc:	4013      	ands	r3, r2
 80019de:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80019e0:	4b3f      	ldr	r3, [pc, #252]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	43db      	mvns	r3, r3
 80019e8:	493d      	ldr	r1, [pc, #244]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80019ee:	4b3c      	ldr	r3, [pc, #240]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019f0:	689a      	ldr	r2, [r3, #8]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	493a      	ldr	r1, [pc, #232]	; (8001ae0 <HAL_GPIO_DeInit+0x1c4>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	220f      	movs	r2, #15
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001a0c:	4a2e      	ldr	r2, [pc, #184]	; (8001ac8 <HAL_GPIO_DeInit+0x1ac>)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	089b      	lsrs	r3, r3, #2
 8001a12:	3302      	adds	r3, #2
 8001a14:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	482a      	ldr	r0, [pc, #168]	; (8001ac8 <HAL_GPIO_DeInit+0x1ac>)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	400a      	ands	r2, r1
 8001a24:	3302      	adds	r3, #2
 8001a26:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	2103      	movs	r1, #3
 8001a34:	fa01 f303 	lsl.w	r3, r1, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	08da      	lsrs	r2, r3, #3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	3208      	adds	r2, #8
 8001a48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	220f      	movs	r2, #15
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	08d2      	lsrs	r2, r2, #3
 8001a60:	4019      	ands	r1, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3208      	adds	r2, #8
 8001a66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	2103      	movs	r1, #3
 8001a74:	fa01 f303 	lsl.w	r3, r1, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	2101      	movs	r1, #1
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	401a      	ands	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	2103      	movs	r1, #3
 8001a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	401a      	ands	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	3301      	adds	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	2b0f      	cmp	r3, #15
 8001ab4:	f67f af40 	bls.w	8001938 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001ab8:	bf00      	nop
 8001aba:	bf00      	nop
 8001abc:	371c      	adds	r7, #28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	40013800 	.word	0x40013800
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40020800 	.word	0x40020800
 8001ad8:	40020c00 	.word	0x40020c00
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40013c00 	.word	0x40013c00

08001ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	807b      	strh	r3, [r7, #2]
 8001af0:	4613      	mov	r3, r2
 8001af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af4:	787b      	ldrb	r3, [r7, #1]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b00:	e003      	b.n	8001b0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b02:	887b      	ldrh	r3, [r7, #2]
 8001b04:	041a      	lsls	r2, r3, #16
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	619a      	str	r2, [r3, #24]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e267      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d075      	beq.n	8001c22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b36:	4b88      	ldr	r3, [pc, #544]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	d00c      	beq.n	8001b5c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b42:	4b85      	ldr	r3, [pc, #532]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d112      	bne.n	8001b74 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4e:	4b82      	ldr	r3, [pc, #520]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b5a:	d10b      	bne.n	8001b74 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5c:	4b7e      	ldr	r3, [pc, #504]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d05b      	beq.n	8001c20 <HAL_RCC_OscConfig+0x108>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d157      	bne.n	8001c20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e242      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7c:	d106      	bne.n	8001b8c <HAL_RCC_OscConfig+0x74>
 8001b7e:	4b76      	ldr	r3, [pc, #472]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a75      	ldr	r2, [pc, #468]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	e01d      	b.n	8001bc8 <HAL_RCC_OscConfig+0xb0>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b94:	d10c      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x98>
 8001b96:	4b70      	ldr	r3, [pc, #448]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a6f      	ldr	r2, [pc, #444]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	4b6d      	ldr	r3, [pc, #436]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a6c      	ldr	r2, [pc, #432]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	e00b      	b.n	8001bc8 <HAL_RCC_OscConfig+0xb0>
 8001bb0:	4b69      	ldr	r3, [pc, #420]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a68      	ldr	r2, [pc, #416]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	4b66      	ldr	r3, [pc, #408]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a65      	ldr	r2, [pc, #404]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001bc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d013      	beq.n	8001bf8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fbb8 	bl	8001344 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bd8:	f7ff fbb4 	bl	8001344 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b64      	cmp	r3, #100	; 0x64
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e207      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bea:	4b5b      	ldr	r3, [pc, #364]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0xc0>
 8001bf6:	e014      	b.n	8001c22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf8:	f7ff fba4 	bl	8001344 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c00:	f7ff fba0 	bl	8001344 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	; 0x64
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e1f3      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c12:	4b51      	ldr	r3, [pc, #324]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0xe8>
 8001c1e:	e000      	b.n	8001c22 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d063      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c2e:	4b4a      	ldr	r3, [pc, #296]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 030c 	and.w	r3, r3, #12
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00b      	beq.n	8001c52 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c3a:	4b47      	ldr	r3, [pc, #284]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c42:	2b08      	cmp	r3, #8
 8001c44:	d11c      	bne.n	8001c80 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b44      	ldr	r3, [pc, #272]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d116      	bne.n	8001c80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c52:	4b41      	ldr	r3, [pc, #260]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d005      	beq.n	8001c6a <HAL_RCC_OscConfig+0x152>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d001      	beq.n	8001c6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e1c7      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6a:	4b3b      	ldr	r3, [pc, #236]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	4937      	ldr	r1, [pc, #220]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7e:	e03a      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d020      	beq.n	8001cca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c88:	4b34      	ldr	r3, [pc, #208]	; (8001d5c <HAL_RCC_OscConfig+0x244>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8e:	f7ff fb59 	bl	8001344 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c96:	f7ff fb55 	bl	8001344 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e1a8      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca8:	4b2b      	ldr	r3, [pc, #172]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb4:	4b28      	ldr	r3, [pc, #160]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	4925      	ldr	r1, [pc, #148]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	600b      	str	r3, [r1, #0]
 8001cc8:	e015      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cca:	4b24      	ldr	r3, [pc, #144]	; (8001d5c <HAL_RCC_OscConfig+0x244>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd0:	f7ff fb38 	bl	8001344 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd8:	f7ff fb34 	bl	8001344 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e187      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cea:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0308 	and.w	r3, r3, #8
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d036      	beq.n	8001d70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d016      	beq.n	8001d38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d0a:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <HAL_RCC_OscConfig+0x248>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d10:	f7ff fb18 	bl	8001344 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d18:	f7ff fb14 	bl	8001344 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e167      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2a:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f0      	beq.n	8001d18 <HAL_RCC_OscConfig+0x200>
 8001d36:	e01b      	b.n	8001d70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <HAL_RCC_OscConfig+0x248>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3e:	f7ff fb01 	bl	8001344 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d44:	e00e      	b.n	8001d64 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d46:	f7ff fafd 	bl	8001344 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d907      	bls.n	8001d64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e150      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	42470000 	.word	0x42470000
 8001d60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	4b88      	ldr	r3, [pc, #544]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1ea      	bne.n	8001d46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 8097 	beq.w	8001eac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d82:	4b81      	ldr	r3, [pc, #516]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10f      	bne.n	8001dae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	4b7d      	ldr	r3, [pc, #500]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	4a7c      	ldr	r2, [pc, #496]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9e:	4b7a      	ldr	r3, [pc, #488]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	4b77      	ldr	r3, [pc, #476]	; (8001f8c <HAL_RCC_OscConfig+0x474>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d118      	bne.n	8001dec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dba:	4b74      	ldr	r3, [pc, #464]	; (8001f8c <HAL_RCC_OscConfig+0x474>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a73      	ldr	r2, [pc, #460]	; (8001f8c <HAL_RCC_OscConfig+0x474>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc6:	f7ff fabd 	bl	8001344 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dce:	f7ff fab9 	bl	8001344 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e10c      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	4b6a      	ldr	r3, [pc, #424]	; (8001f8c <HAL_RCC_OscConfig+0x474>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d106      	bne.n	8001e02 <HAL_RCC_OscConfig+0x2ea>
 8001df4:	4b64      	ldr	r3, [pc, #400]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df8:	4a63      	ldr	r2, [pc, #396]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6713      	str	r3, [r2, #112]	; 0x70
 8001e00:	e01c      	b.n	8001e3c <HAL_RCC_OscConfig+0x324>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b05      	cmp	r3, #5
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x30c>
 8001e0a:	4b5f      	ldr	r3, [pc, #380]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0e:	4a5e      	ldr	r2, [pc, #376]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6713      	str	r3, [r2, #112]	; 0x70
 8001e16:	4b5c      	ldr	r3, [pc, #368]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1a:	4a5b      	ldr	r2, [pc, #364]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6713      	str	r3, [r2, #112]	; 0x70
 8001e22:	e00b      	b.n	8001e3c <HAL_RCC_OscConfig+0x324>
 8001e24:	4b58      	ldr	r3, [pc, #352]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e28:	4a57      	ldr	r2, [pc, #348]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e2a:	f023 0301 	bic.w	r3, r3, #1
 8001e2e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e30:	4b55      	ldr	r3, [pc, #340]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e34:	4a54      	ldr	r2, [pc, #336]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f023 0304 	bic.w	r3, r3, #4
 8001e3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d015      	beq.n	8001e70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e44:	f7ff fa7e 	bl	8001344 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e4a:	e00a      	b.n	8001e62 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e4c:	f7ff fa7a 	bl	8001344 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e0cb      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e62:	4b49      	ldr	r3, [pc, #292]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0ee      	beq.n	8001e4c <HAL_RCC_OscConfig+0x334>
 8001e6e:	e014      	b.n	8001e9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e70:	f7ff fa68 	bl	8001344 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e76:	e00a      	b.n	8001e8e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e78:	f7ff fa64 	bl	8001344 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e0b5      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1ee      	bne.n	8001e78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e9a:	7dfb      	ldrb	r3, [r7, #23]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d105      	bne.n	8001eac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ea0:	4b39      	ldr	r3, [pc, #228]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	4a38      	ldr	r2, [pc, #224]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eaa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 80a1 	beq.w	8001ff8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eb6:	4b34      	ldr	r3, [pc, #208]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	2b08      	cmp	r3, #8
 8001ec0:	d05c      	beq.n	8001f7c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d141      	bne.n	8001f4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eca:	4b31      	ldr	r3, [pc, #196]	; (8001f90 <HAL_RCC_OscConfig+0x478>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fa38 	bl	8001344 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ed8:	f7ff fa34 	bl	8001344 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e087      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eea:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69da      	ldr	r2, [r3, #28]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	019b      	lsls	r3, r3, #6
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0c:	085b      	lsrs	r3, r3, #1
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	041b      	lsls	r3, r3, #16
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f18:	061b      	lsls	r3, r3, #24
 8001f1a:	491b      	ldr	r1, [pc, #108]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f20:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <HAL_RCC_OscConfig+0x478>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7ff fa0d 	bl	8001344 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff fa09 	bl	8001344 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e05c      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f40:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x416>
 8001f4c:	e054      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4e:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <HAL_RCC_OscConfig+0x478>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f54:	f7ff f9f6 	bl	8001344 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5c:	f7ff f9f2 	bl	8001344 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e045      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_RCC_OscConfig+0x470>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1f0      	bne.n	8001f5c <HAL_RCC_OscConfig+0x444>
 8001f7a:	e03d      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d107      	bne.n	8001f94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e038      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40007000 	.word	0x40007000
 8001f90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f94:	4b1b      	ldr	r3, [pc, #108]	; (8002004 <HAL_RCC_OscConfig+0x4ec>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d028      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d121      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d11a      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d111      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fda:	085b      	lsrs	r3, r3, #1
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d001      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800

08002008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0cc      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800201c:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d90c      	bls.n	8002044 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202a:	4b65      	ldr	r3, [pc, #404]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002032:	4b63      	ldr	r3, [pc, #396]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0b8      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d020      	beq.n	8002092 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800205c:	4b59      	ldr	r3, [pc, #356]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	4a58      	ldr	r2, [pc, #352]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002062:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002066:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d005      	beq.n	8002080 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002074:	4b53      	ldr	r3, [pc, #332]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	4a52      	ldr	r2, [pc, #328]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800207a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800207e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002080:	4b50      	ldr	r3, [pc, #320]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	494d      	ldr	r1, [pc, #308]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	4313      	orrs	r3, r2
 8002090:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d044      	beq.n	8002128 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d107      	bne.n	80020b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	4b47      	ldr	r3, [pc, #284]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d119      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e07f      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d003      	beq.n	80020c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c6:	4b3f      	ldr	r3, [pc, #252]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e06f      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d6:	4b3b      	ldr	r3, [pc, #236]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e067      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e6:	4b37      	ldr	r3, [pc, #220]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f023 0203 	bic.w	r2, r3, #3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	4934      	ldr	r1, [pc, #208]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f8:	f7ff f924 	bl	8001344 <HAL_GetTick>
 80020fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fe:	e00a      	b.n	8002116 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002100:	f7ff f920 	bl	8001344 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	f241 3288 	movw	r2, #5000	; 0x1388
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e04f      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002116:	4b2b      	ldr	r3, [pc, #172]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 020c 	and.w	r2, r3, #12
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	429a      	cmp	r2, r3
 8002126:	d1eb      	bne.n	8002100 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002128:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	429a      	cmp	r2, r3
 8002134:	d20c      	bcs.n	8002150 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002136:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213e:	4b20      	ldr	r3, [pc, #128]	; (80021c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d001      	beq.n	8002150 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e032      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	4916      	ldr	r1, [pc, #88]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	4313      	orrs	r3, r2
 800216c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b00      	cmp	r3, #0
 8002178:	d009      	beq.n	800218e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	490e      	ldr	r1, [pc, #56]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800218e:	f000 f821 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 8002192:	4602      	mov	r2, r0
 8002194:	4b0b      	ldr	r3, [pc, #44]	; (80021c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 030f 	and.w	r3, r3, #15
 800219e:	490a      	ldr	r1, [pc, #40]	; (80021c8 <HAL_RCC_ClockConfig+0x1c0>)
 80021a0:	5ccb      	ldrb	r3, [r1, r3]
 80021a2:	fa22 f303 	lsr.w	r3, r2, r3
 80021a6:	4a09      	ldr	r2, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1c4>)
 80021a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021aa:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <HAL_RCC_ClockConfig+0x1c8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff f884 	bl	80012bc <HAL_InitTick>

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40023c00 	.word	0x40023c00
 80021c4:	40023800 	.word	0x40023800
 80021c8:	08003b1c 	.word	0x08003b1c
 80021cc:	2000000c 	.word	0x2000000c
 80021d0:	20000010 	.word	0x20000010

080021d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021d8:	b090      	sub	sp, #64	; 0x40
 80021da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	637b      	str	r3, [r7, #52]	; 0x34
 80021e0:	2300      	movs	r3, #0
 80021e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021e4:	2300      	movs	r3, #0
 80021e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021ec:	4b59      	ldr	r3, [pc, #356]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 030c 	and.w	r3, r3, #12
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d00d      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0x40>
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	f200 80a1 	bhi.w	8002340 <HAL_RCC_GetSysClockFreq+0x16c>
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <HAL_RCC_GetSysClockFreq+0x34>
 8002202:	2b04      	cmp	r3, #4
 8002204:	d003      	beq.n	800220e <HAL_RCC_GetSysClockFreq+0x3a>
 8002206:	e09b      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002208:	4b53      	ldr	r3, [pc, #332]	; (8002358 <HAL_RCC_GetSysClockFreq+0x184>)
 800220a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800220c:	e09b      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800220e:	4b53      	ldr	r3, [pc, #332]	; (800235c <HAL_RCC_GetSysClockFreq+0x188>)
 8002210:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002212:	e098      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002214:	4b4f      	ldr	r3, [pc, #316]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800221c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800221e:	4b4d      	ldr	r3, [pc, #308]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d028      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800222a:	4b4a      	ldr	r3, [pc, #296]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	099b      	lsrs	r3, r3, #6
 8002230:	2200      	movs	r2, #0
 8002232:	623b      	str	r3, [r7, #32]
 8002234:	627a      	str	r2, [r7, #36]	; 0x24
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800223c:	2100      	movs	r1, #0
 800223e:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_RCC_GetSysClockFreq+0x188>)
 8002240:	fb03 f201 	mul.w	r2, r3, r1
 8002244:	2300      	movs	r3, #0
 8002246:	fb00 f303 	mul.w	r3, r0, r3
 800224a:	4413      	add	r3, r2
 800224c:	4a43      	ldr	r2, [pc, #268]	; (800235c <HAL_RCC_GetSysClockFreq+0x188>)
 800224e:	fba0 1202 	umull	r1, r2, r0, r2
 8002252:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002254:	460a      	mov	r2, r1
 8002256:	62ba      	str	r2, [r7, #40]	; 0x28
 8002258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800225a:	4413      	add	r3, r2
 800225c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800225e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002260:	2200      	movs	r2, #0
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	61fa      	str	r2, [r7, #28]
 8002266:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800226a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800226e:	f7fe f807 	bl	8000280 <__aeabi_uldivmod>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	4613      	mov	r3, r2
 8002278:	63fb      	str	r3, [r7, #60]	; 0x3c
 800227a:	e053      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800227c:	4b35      	ldr	r3, [pc, #212]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	099b      	lsrs	r3, r3, #6
 8002282:	2200      	movs	r2, #0
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	617a      	str	r2, [r7, #20]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800228e:	f04f 0b00 	mov.w	fp, #0
 8002292:	4652      	mov	r2, sl
 8002294:	465b      	mov	r3, fp
 8002296:	f04f 0000 	mov.w	r0, #0
 800229a:	f04f 0100 	mov.w	r1, #0
 800229e:	0159      	lsls	r1, r3, #5
 80022a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a4:	0150      	lsls	r0, r2, #5
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	ebb2 080a 	subs.w	r8, r2, sl
 80022ae:	eb63 090b 	sbc.w	r9, r3, fp
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022c6:	ebb2 0408 	subs.w	r4, r2, r8
 80022ca:	eb63 0509 	sbc.w	r5, r3, r9
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	00eb      	lsls	r3, r5, #3
 80022d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022dc:	00e2      	lsls	r2, r4, #3
 80022de:	4614      	mov	r4, r2
 80022e0:	461d      	mov	r5, r3
 80022e2:	eb14 030a 	adds.w	r3, r4, sl
 80022e6:	603b      	str	r3, [r7, #0]
 80022e8:	eb45 030b 	adc.w	r3, r5, fp
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022fa:	4629      	mov	r1, r5
 80022fc:	028b      	lsls	r3, r1, #10
 80022fe:	4621      	mov	r1, r4
 8002300:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002304:	4621      	mov	r1, r4
 8002306:	028a      	lsls	r2, r1, #10
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800230e:	2200      	movs	r2, #0
 8002310:	60bb      	str	r3, [r7, #8]
 8002312:	60fa      	str	r2, [r7, #12]
 8002314:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002318:	f7fd ffb2 	bl	8000280 <__aeabi_uldivmod>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4613      	mov	r3, r2
 8002322:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_RCC_GetSysClockFreq+0x180>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	0c1b      	lsrs	r3, r3, #16
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	3301      	adds	r3, #1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002334:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002338:	fbb2 f3f3 	udiv	r3, r2, r3
 800233c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800233e:	e002      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_RCC_GetSysClockFreq+0x184>)
 8002342:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002348:	4618      	mov	r0, r3
 800234a:	3740      	adds	r7, #64	; 0x40
 800234c:	46bd      	mov	sp, r7
 800234e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800
 8002358:	00f42400 	.word	0x00f42400
 800235c:	017d7840 	.word	0x017d7840

08002360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002364:	4b03      	ldr	r3, [pc, #12]	; (8002374 <HAL_RCC_GetHCLKFreq+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	2000000c 	.word	0x2000000c

08002378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800237c:	f7ff fff0 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	0a9b      	lsrs	r3, r3, #10
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	4903      	ldr	r1, [pc, #12]	; (800239c <HAL_RCC_GetPCLK1Freq+0x24>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002394:	4618      	mov	r0, r3
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40023800 	.word	0x40023800
 800239c:	08003b2c 	.word	0x08003b2c

080023a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023a4:	f7ff ffdc 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 80023a8:	4602      	mov	r2, r0
 80023aa:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	0b5b      	lsrs	r3, r3, #13
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	4903      	ldr	r1, [pc, #12]	; (80023c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023b6:	5ccb      	ldrb	r3, [r1, r3]
 80023b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023bc:	4618      	mov	r0, r3
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40023800 	.word	0x40023800
 80023c4:	08003b2c 	.word	0x08003b2c

080023c8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80023ce:	f7fe ffb9 	bl	8001344 <HAL_GetTick>
 80023d2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80023d4:	4b5d      	ldr	r3, [pc, #372]	; (800254c <HAL_RCC_DeInit+0x184>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a5c      	ldr	r2, [pc, #368]	; (800254c <HAL_RCC_DeInit+0x184>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e2:	f7fe ffaf 	bl	8001344 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e0a7      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80023f4:	4b55      	ldr	r3, [pc, #340]	; (800254c <HAL_RCC_DeInit+0x184>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8002400:	4b52      	ldr	r3, [pc, #328]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a51      	ldr	r2, [pc, #324]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800240a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800240c:	f7fe ff9a 	bl	8001344 <HAL_GetTick>
 8002410:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002412:	4b4e      	ldr	r3, [pc, #312]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002418:	e00a      	b.n	8002430 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800241a:	f7fe ff93 	bl	8001344 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	f241 3288 	movw	r2, #5000	; 0x1388
 8002428:	4293      	cmp	r3, r2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e089      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002430:	4b46      	ldr	r3, [pc, #280]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1ee      	bne.n	800241a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800243c:	f7fe ff82 	bl	8001344 <HAL_GetTick>
 8002440:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8002442:	4b42      	ldr	r3, [pc, #264]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a41      	ldr	r2, [pc, #260]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002448:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 800244c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002450:	f7fe ff78 	bl	8001344 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	; 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e070      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002462:	4b3a      	ldr	r3, [pc, #232]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800246e:	f7fe ff69 	bl	8001344 <HAL_GetTick>
 8002472:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002474:	4b35      	ldr	r3, [pc, #212]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a34      	ldr	r2, [pc, #208]	; (800254c <HAL_RCC_DeInit+0x184>)
 800247a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800247e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002480:	e008      	b.n	8002494 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002482:	f7fe ff5f 	bl	8001344 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e057      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002494:	4b2d      	ldr	r3, [pc, #180]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f0      	bne.n	8002482 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80024a0:	f7fe ff50 	bl	8001344 <HAL_GetTick>
 80024a4:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 80024a6:	4b29      	ldr	r3, [pc, #164]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a28      	ldr	r2, [pc, #160]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80024b0:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024b4:	f7fe ff46 	bl	8001344 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e03e      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f0      	bne.n	80024b4 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80024d2:	4b1e      	ldr	r3, [pc, #120]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024d4:	4a1e      	ldr	r2, [pc, #120]	; (8002550 <HAL_RCC_DeInit+0x188>)
 80024d6:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80024d8:	4b1c      	ldr	r3, [pc, #112]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024da:	4a1e      	ldr	r2, [pc, #120]	; (8002554 <HAL_RCC_DeInit+0x18c>)
 80024dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80024e0:	4b1a      	ldr	r3, [pc, #104]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	4a19      	ldr	r2, [pc, #100]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024e6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80024ea:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80024ec:	4b17      	ldr	r3, [pc, #92]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	4a16      	ldr	r2, [pc, #88]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024f6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	4a13      	ldr	r2, [pc, #76]	; (800254c <HAL_RCC_DeInit+0x184>)
 80024fe:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8002502:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8002504:	4b11      	ldr	r3, [pc, #68]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a10      	ldr	r2, [pc, #64]	; (800254c <HAL_RCC_DeInit+0x184>)
 800250a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800250e:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002510:	4b0e      	ldr	r3, [pc, #56]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002512:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002514:	4a0d      	ldr	r2, [pc, #52]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002516:	f023 0301 	bic.w	r3, r3, #1
 800251a:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800251c:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_RCC_DeInit+0x184>)
 800251e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002520:	4a0a      	ldr	r2, [pc, #40]	; (800254c <HAL_RCC_DeInit+0x184>)
 8002522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002526:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_RCC_DeInit+0x190>)
 800252a:	4a0c      	ldr	r2, [pc, #48]	; (800255c <HAL_RCC_DeInit+0x194>)
 800252c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800252e:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <HAL_RCC_DeInit+0x198>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fec2 	bl	80012bc <HAL_InitTick>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8002542:	2300      	movs	r3, #0
  }
}
 8002544:	4618      	mov	r0, r3
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40023800 	.word	0x40023800
 8002550:	04003010 	.word	0x04003010
 8002554:	20003000 	.word	0x20003000
 8002558:	2000000c 	.word	0x2000000c
 800255c:	00f42400 	.word	0x00f42400
 8002560:	20000010 	.word	0x20000010

08002564 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e03f      	b.n	80025f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d106      	bne.n	8002590 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7fe fd9e 	bl	80010cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2224      	movs	r2, #36	; 0x24
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68da      	ldr	r2, [r3, #12]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f9f9 	bl	80029a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2220      	movs	r2, #32
 80025f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e021      	b.n	8002654 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2224      	movs	r2, #36	; 0x24
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002626:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7fe fdcb 	bl	80011c4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	; 0x28
 8002660:	af02      	add	r7, sp, #8
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	4613      	mov	r3, r2
 800266a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b20      	cmp	r3, #32
 800267a:	d17c      	bne.n	8002776 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d002      	beq.n	8002688 <HAL_UART_Transmit+0x2c>
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e075      	b.n	8002778 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_UART_Transmit+0x3e>
 8002696:	2302      	movs	r3, #2
 8002698:	e06e      	b.n	8002778 <HAL_UART_Transmit+0x11c>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2221      	movs	r2, #33	; 0x21
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026b0:	f7fe fe48 	bl	8001344 <HAL_GetTick>
 80026b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	88fa      	ldrh	r2, [r7, #6]
 80026ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	88fa      	ldrh	r2, [r7, #6]
 80026c0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ca:	d108      	bne.n	80026de <HAL_UART_Transmit+0x82>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d104      	bne.n	80026de <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	61bb      	str	r3, [r7, #24]
 80026dc:	e003      	b.n	80026e6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80026ee:	e02a      	b.n	8002746 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2200      	movs	r2, #0
 80026f8:	2180      	movs	r1, #128	; 0x80
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f8e2 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e036      	b.n	8002778 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10b      	bne.n	8002728 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800271e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	3302      	adds	r3, #2
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	e007      	b.n	8002738 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	781a      	ldrb	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3301      	adds	r3, #1
 8002736:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800273c:	b29b      	uxth	r3, r3
 800273e:	3b01      	subs	r3, #1
 8002740:	b29a      	uxth	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800274a:	b29b      	uxth	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1cf      	bne.n	80026f0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2200      	movs	r2, #0
 8002758:	2140      	movs	r1, #64	; 0x40
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 f8b2 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e006      	b.n	8002778 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2220      	movs	r2, #32
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002776:	2302      	movs	r3, #2
  }
}
 8002778:	4618      	mov	r0, r3
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08a      	sub	sp, #40	; 0x28
 8002784:	af02      	add	r7, sp, #8
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	603b      	str	r3, [r7, #0]
 800278c:	4613      	mov	r3, r2
 800278e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b20      	cmp	r3, #32
 800279e:	f040 808c 	bne.w	80028ba <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d002      	beq.n	80027ae <HAL_UART_Receive+0x2e>
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e084      	b.n	80028bc <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_UART_Receive+0x40>
 80027bc:	2302      	movs	r3, #2
 80027be:	e07d      	b.n	80028bc <HAL_UART_Receive+0x13c>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2222      	movs	r2, #34	; 0x22
 80027d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027dc:	f7fe fdb2 	bl	8001344 <HAL_GetTick>
 80027e0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	88fa      	ldrh	r2, [r7, #6]
 80027e6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	88fa      	ldrh	r2, [r7, #6]
 80027ec:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027f6:	d108      	bne.n	800280a <HAL_UART_Receive+0x8a>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d104      	bne.n	800280a <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	61bb      	str	r3, [r7, #24]
 8002808:	e003      	b.n	8002812 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800280e:	2300      	movs	r3, #0
 8002810:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800281a:	e043      	b.n	80028a4 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2200      	movs	r2, #0
 8002824:	2120      	movs	r1, #32
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f84c 	bl	80028c4 <UART_WaitOnFlagUntilTimeout>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e042      	b.n	80028bc <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d10c      	bne.n	8002856 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	b29b      	uxth	r3, r3
 8002844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002848:	b29a      	uxth	r2, r3
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	3302      	adds	r3, #2
 8002852:	61bb      	str	r3, [r7, #24]
 8002854:	e01f      	b.n	8002896 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285e:	d007      	beq.n	8002870 <HAL_UART_Receive+0xf0>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10a      	bne.n	800287e <HAL_UART_Receive+0xfe>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d106      	bne.n	800287e <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	b2da      	uxtb	r2, r3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	701a      	strb	r2, [r3, #0]
 800287c:	e008      	b.n	8002890 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800288a:	b2da      	uxtb	r2, r3
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	3301      	adds	r3, #1
 8002894:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800289a:	b29b      	uxth	r3, r3
 800289c:	3b01      	subs	r3, #1
 800289e:	b29a      	uxth	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1b6      	bne.n	800281c <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2220      	movs	r2, #32
 80028b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80028b6:	2300      	movs	r3, #0
 80028b8:	e000      	b.n	80028bc <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
  }
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3720      	adds	r7, #32
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b090      	sub	sp, #64	; 0x40
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	4613      	mov	r3, r2
 80028d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028d4:	e050      	b.n	8002978 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028dc:	d04c      	beq.n	8002978 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d007      	beq.n	80028f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80028e4:	f7fe fd2e 	bl	8001344 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d241      	bcs.n	8002978 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	330c      	adds	r3, #12
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fe:	e853 3f00 	ldrex	r3, [r3]
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800290a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	330c      	adds	r3, #12
 8002912:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002914:	637a      	str	r2, [r7, #52]	; 0x34
 8002916:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002918:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800291a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800291c:	e841 2300 	strex	r3, r2, [r1]
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1e5      	bne.n	80028f4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3314      	adds	r3, #20
 800292e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	e853 3f00 	ldrex	r3, [r3]
 8002936:	613b      	str	r3, [r7, #16]
   return(result);
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3314      	adds	r3, #20
 8002946:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002948:	623a      	str	r2, [r7, #32]
 800294a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800294c:	69f9      	ldr	r1, [r7, #28]
 800294e:	6a3a      	ldr	r2, [r7, #32]
 8002950:	e841 2300 	strex	r3, r2, [r1]
 8002954:	61bb      	str	r3, [r7, #24]
   return(result);
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e5      	bne.n	8002928 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2220      	movs	r2, #32
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e00f      	b.n	8002998 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4013      	ands	r3, r2
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	429a      	cmp	r2, r3
 8002994:	d09f      	beq.n	80028d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3740      	adds	r7, #64	; 0x40
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a4:	b0c0      	sub	sp, #256	; 0x100
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029bc:	68d9      	ldr	r1, [r3, #12]
 80029be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	ea40 0301 	orr.w	r3, r0, r1
 80029c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	431a      	orrs	r2, r3
 80029d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	431a      	orrs	r2, r3
 80029e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80029ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80029f8:	f021 010c 	bic.w	r1, r1, #12
 80029fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a06:	430b      	orrs	r3, r1
 8002a08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a1a:	6999      	ldr	r1, [r3, #24]
 8002a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	ea40 0301 	orr.w	r3, r0, r1
 8002a26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	4b8f      	ldr	r3, [pc, #572]	; (8002c6c <UART_SetConfig+0x2cc>)
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d005      	beq.n	8002a40 <UART_SetConfig+0xa0>
 8002a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	4b8d      	ldr	r3, [pc, #564]	; (8002c70 <UART_SetConfig+0x2d0>)
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d104      	bne.n	8002a4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a40:	f7ff fcae 	bl	80023a0 <HAL_RCC_GetPCLK2Freq>
 8002a44:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002a48:	e003      	b.n	8002a52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a4a:	f7ff fc95 	bl	8002378 <HAL_RCC_GetPCLK1Freq>
 8002a4e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a56:	69db      	ldr	r3, [r3, #28]
 8002a58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a5c:	f040 810c 	bne.w	8002c78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a64:	2200      	movs	r2, #0
 8002a66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a6a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002a6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002a72:	4622      	mov	r2, r4
 8002a74:	462b      	mov	r3, r5
 8002a76:	1891      	adds	r1, r2, r2
 8002a78:	65b9      	str	r1, [r7, #88]	; 0x58
 8002a7a:	415b      	adcs	r3, r3
 8002a7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a82:	4621      	mov	r1, r4
 8002a84:	eb12 0801 	adds.w	r8, r2, r1
 8002a88:	4629      	mov	r1, r5
 8002a8a:	eb43 0901 	adc.w	r9, r3, r1
 8002a8e:	f04f 0200 	mov.w	r2, #0
 8002a92:	f04f 0300 	mov.w	r3, #0
 8002a96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002aa2:	4690      	mov	r8, r2
 8002aa4:	4699      	mov	r9, r3
 8002aa6:	4623      	mov	r3, r4
 8002aa8:	eb18 0303 	adds.w	r3, r8, r3
 8002aac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002ab0:	462b      	mov	r3, r5
 8002ab2:	eb49 0303 	adc.w	r3, r9, r3
 8002ab6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002ac6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002aca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002ace:	460b      	mov	r3, r1
 8002ad0:	18db      	adds	r3, r3, r3
 8002ad2:	653b      	str	r3, [r7, #80]	; 0x50
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	eb42 0303 	adc.w	r3, r2, r3
 8002ada:	657b      	str	r3, [r7, #84]	; 0x54
 8002adc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ae0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ae4:	f7fd fbcc 	bl	8000280 <__aeabi_uldivmod>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4b61      	ldr	r3, [pc, #388]	; (8002c74 <UART_SetConfig+0x2d4>)
 8002aee:	fba3 2302 	umull	r2, r3, r3, r2
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	011c      	lsls	r4, r3, #4
 8002af6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002afa:	2200      	movs	r2, #0
 8002afc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b00:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002b04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002b08:	4642      	mov	r2, r8
 8002b0a:	464b      	mov	r3, r9
 8002b0c:	1891      	adds	r1, r2, r2
 8002b0e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002b10:	415b      	adcs	r3, r3
 8002b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002b18:	4641      	mov	r1, r8
 8002b1a:	eb12 0a01 	adds.w	sl, r2, r1
 8002b1e:	4649      	mov	r1, r9
 8002b20:	eb43 0b01 	adc.w	fp, r3, r1
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b38:	4692      	mov	sl, r2
 8002b3a:	469b      	mov	fp, r3
 8002b3c:	4643      	mov	r3, r8
 8002b3e:	eb1a 0303 	adds.w	r3, sl, r3
 8002b42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b46:	464b      	mov	r3, r9
 8002b48:	eb4b 0303 	adc.w	r3, fp, r3
 8002b4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b5c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002b60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002b64:	460b      	mov	r3, r1
 8002b66:	18db      	adds	r3, r3, r3
 8002b68:	643b      	str	r3, [r7, #64]	; 0x40
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	eb42 0303 	adc.w	r3, r2, r3
 8002b70:	647b      	str	r3, [r7, #68]	; 0x44
 8002b72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002b7a:	f7fd fb81 	bl	8000280 <__aeabi_uldivmod>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4611      	mov	r1, r2
 8002b84:	4b3b      	ldr	r3, [pc, #236]	; (8002c74 <UART_SetConfig+0x2d4>)
 8002b86:	fba3 2301 	umull	r2, r3, r3, r1
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2264      	movs	r2, #100	; 0x64
 8002b8e:	fb02 f303 	mul.w	r3, r2, r3
 8002b92:	1acb      	subs	r3, r1, r3
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b9a:	4b36      	ldr	r3, [pc, #216]	; (8002c74 <UART_SetConfig+0x2d4>)
 8002b9c:	fba3 2302 	umull	r2, r3, r3, r2
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ba8:	441c      	add	r4, r3
 8002baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002bb4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002bb8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002bbc:	4642      	mov	r2, r8
 8002bbe:	464b      	mov	r3, r9
 8002bc0:	1891      	adds	r1, r2, r2
 8002bc2:	63b9      	str	r1, [r7, #56]	; 0x38
 8002bc4:	415b      	adcs	r3, r3
 8002bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bc8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002bcc:	4641      	mov	r1, r8
 8002bce:	1851      	adds	r1, r2, r1
 8002bd0:	6339      	str	r1, [r7, #48]	; 0x30
 8002bd2:	4649      	mov	r1, r9
 8002bd4:	414b      	adcs	r3, r1
 8002bd6:	637b      	str	r3, [r7, #52]	; 0x34
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002be4:	4659      	mov	r1, fp
 8002be6:	00cb      	lsls	r3, r1, #3
 8002be8:	4651      	mov	r1, sl
 8002bea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bee:	4651      	mov	r1, sl
 8002bf0:	00ca      	lsls	r2, r1, #3
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4642      	mov	r2, r8
 8002bfa:	189b      	adds	r3, r3, r2
 8002bfc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c00:	464b      	mov	r3, r9
 8002c02:	460a      	mov	r2, r1
 8002c04:	eb42 0303 	adc.w	r3, r2, r3
 8002c08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002c18:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002c1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002c20:	460b      	mov	r3, r1
 8002c22:	18db      	adds	r3, r3, r3
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c26:	4613      	mov	r3, r2
 8002c28:	eb42 0303 	adc.w	r3, r2, r3
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c36:	f7fd fb23 	bl	8000280 <__aeabi_uldivmod>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <UART_SetConfig+0x2d4>)
 8002c40:	fba3 1302 	umull	r1, r3, r3, r2
 8002c44:	095b      	lsrs	r3, r3, #5
 8002c46:	2164      	movs	r1, #100	; 0x64
 8002c48:	fb01 f303 	mul.w	r3, r1, r3
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	3332      	adds	r3, #50	; 0x32
 8002c52:	4a08      	ldr	r2, [pc, #32]	; (8002c74 <UART_SetConfig+0x2d4>)
 8002c54:	fba2 2303 	umull	r2, r3, r2, r3
 8002c58:	095b      	lsrs	r3, r3, #5
 8002c5a:	f003 0207 	and.w	r2, r3, #7
 8002c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4422      	add	r2, r4
 8002c66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c68:	e105      	b.n	8002e76 <UART_SetConfig+0x4d6>
 8002c6a:	bf00      	nop
 8002c6c:	40011000 	.word	0x40011000
 8002c70:	40011400 	.word	0x40011400
 8002c74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c82:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c8a:	4642      	mov	r2, r8
 8002c8c:	464b      	mov	r3, r9
 8002c8e:	1891      	adds	r1, r2, r2
 8002c90:	6239      	str	r1, [r7, #32]
 8002c92:	415b      	adcs	r3, r3
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
 8002c96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c9a:	4641      	mov	r1, r8
 8002c9c:	1854      	adds	r4, r2, r1
 8002c9e:	4649      	mov	r1, r9
 8002ca0:	eb43 0501 	adc.w	r5, r3, r1
 8002ca4:	f04f 0200 	mov.w	r2, #0
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	00eb      	lsls	r3, r5, #3
 8002cae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cb2:	00e2      	lsls	r2, r4, #3
 8002cb4:	4614      	mov	r4, r2
 8002cb6:	461d      	mov	r5, r3
 8002cb8:	4643      	mov	r3, r8
 8002cba:	18e3      	adds	r3, r4, r3
 8002cbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002cc0:	464b      	mov	r3, r9
 8002cc2:	eb45 0303 	adc.w	r3, r5, r3
 8002cc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002cd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002ce6:	4629      	mov	r1, r5
 8002ce8:	008b      	lsls	r3, r1, #2
 8002cea:	4621      	mov	r1, r4
 8002cec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cf0:	4621      	mov	r1, r4
 8002cf2:	008a      	lsls	r2, r1, #2
 8002cf4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002cf8:	f7fd fac2 	bl	8000280 <__aeabi_uldivmod>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4b60      	ldr	r3, [pc, #384]	; (8002e84 <UART_SetConfig+0x4e4>)
 8002d02:	fba3 2302 	umull	r2, r3, r3, r2
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	011c      	lsls	r4, r3, #4
 8002d0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002d14:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002d18:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002d1c:	4642      	mov	r2, r8
 8002d1e:	464b      	mov	r3, r9
 8002d20:	1891      	adds	r1, r2, r2
 8002d22:	61b9      	str	r1, [r7, #24]
 8002d24:	415b      	adcs	r3, r3
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d2c:	4641      	mov	r1, r8
 8002d2e:	1851      	adds	r1, r2, r1
 8002d30:	6139      	str	r1, [r7, #16]
 8002d32:	4649      	mov	r1, r9
 8002d34:	414b      	adcs	r3, r1
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d44:	4659      	mov	r1, fp
 8002d46:	00cb      	lsls	r3, r1, #3
 8002d48:	4651      	mov	r1, sl
 8002d4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d4e:	4651      	mov	r1, sl
 8002d50:	00ca      	lsls	r2, r1, #3
 8002d52:	4610      	mov	r0, r2
 8002d54:	4619      	mov	r1, r3
 8002d56:	4603      	mov	r3, r0
 8002d58:	4642      	mov	r2, r8
 8002d5a:	189b      	adds	r3, r3, r2
 8002d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002d60:	464b      	mov	r3, r9
 8002d62:	460a      	mov	r2, r1
 8002d64:	eb42 0303 	adc.w	r3, r2, r3
 8002d68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d76:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	f04f 0300 	mov.w	r3, #0
 8002d80:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002d84:	4649      	mov	r1, r9
 8002d86:	008b      	lsls	r3, r1, #2
 8002d88:	4641      	mov	r1, r8
 8002d8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d8e:	4641      	mov	r1, r8
 8002d90:	008a      	lsls	r2, r1, #2
 8002d92:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d96:	f7fd fa73 	bl	8000280 <__aeabi_uldivmod>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	4b39      	ldr	r3, [pc, #228]	; (8002e84 <UART_SetConfig+0x4e4>)
 8002da0:	fba3 1302 	umull	r1, r3, r3, r2
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	2164      	movs	r1, #100	; 0x64
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	3332      	adds	r3, #50	; 0x32
 8002db2:	4a34      	ldr	r2, [pc, #208]	; (8002e84 <UART_SetConfig+0x4e4>)
 8002db4:	fba2 2303 	umull	r2, r3, r2, r3
 8002db8:	095b      	lsrs	r3, r3, #5
 8002dba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dbe:	441c      	add	r4, r3
 8002dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	673b      	str	r3, [r7, #112]	; 0x70
 8002dc8:	677a      	str	r2, [r7, #116]	; 0x74
 8002dca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002dce:	4642      	mov	r2, r8
 8002dd0:	464b      	mov	r3, r9
 8002dd2:	1891      	adds	r1, r2, r2
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	415b      	adcs	r3, r3
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dde:	4641      	mov	r1, r8
 8002de0:	1851      	adds	r1, r2, r1
 8002de2:	6039      	str	r1, [r7, #0]
 8002de4:	4649      	mov	r1, r9
 8002de6:	414b      	adcs	r3, r1
 8002de8:	607b      	str	r3, [r7, #4]
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	f04f 0300 	mov.w	r3, #0
 8002df2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002df6:	4659      	mov	r1, fp
 8002df8:	00cb      	lsls	r3, r1, #3
 8002dfa:	4651      	mov	r1, sl
 8002dfc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e00:	4651      	mov	r1, sl
 8002e02:	00ca      	lsls	r2, r1, #3
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	4603      	mov	r3, r0
 8002e0a:	4642      	mov	r2, r8
 8002e0c:	189b      	adds	r3, r3, r2
 8002e0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e10:	464b      	mov	r3, r9
 8002e12:	460a      	mov	r2, r1
 8002e14:	eb42 0303 	adc.w	r3, r2, r3
 8002e18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	663b      	str	r3, [r7, #96]	; 0x60
 8002e24:	667a      	str	r2, [r7, #100]	; 0x64
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002e32:	4649      	mov	r1, r9
 8002e34:	008b      	lsls	r3, r1, #2
 8002e36:	4641      	mov	r1, r8
 8002e38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e3c:	4641      	mov	r1, r8
 8002e3e:	008a      	lsls	r2, r1, #2
 8002e40:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002e44:	f7fd fa1c 	bl	8000280 <__aeabi_uldivmod>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <UART_SetConfig+0x4e4>)
 8002e4e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2164      	movs	r1, #100	; 0x64
 8002e56:	fb01 f303 	mul.w	r3, r1, r3
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	011b      	lsls	r3, r3, #4
 8002e5e:	3332      	adds	r3, #50	; 0x32
 8002e60:	4a08      	ldr	r2, [pc, #32]	; (8002e84 <UART_SetConfig+0x4e4>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	095b      	lsrs	r3, r3, #5
 8002e68:	f003 020f 	and.w	r2, r3, #15
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4422      	add	r2, r4
 8002e74:	609a      	str	r2, [r3, #8]
}
 8002e76:	bf00      	nop
 8002e78:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e82:	bf00      	nop
 8002e84:	51eb851f 	.word	0x51eb851f

08002e88 <__errno>:
 8002e88:	4b01      	ldr	r3, [pc, #4]	; (8002e90 <__errno+0x8>)
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000018 	.word	0x20000018

08002e94 <__libc_init_array>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	4d0d      	ldr	r5, [pc, #52]	; (8002ecc <__libc_init_array+0x38>)
 8002e98:	4c0d      	ldr	r4, [pc, #52]	; (8002ed0 <__libc_init_array+0x3c>)
 8002e9a:	1b64      	subs	r4, r4, r5
 8002e9c:	10a4      	asrs	r4, r4, #2
 8002e9e:	2600      	movs	r6, #0
 8002ea0:	42a6      	cmp	r6, r4
 8002ea2:	d109      	bne.n	8002eb8 <__libc_init_array+0x24>
 8002ea4:	4d0b      	ldr	r5, [pc, #44]	; (8002ed4 <__libc_init_array+0x40>)
 8002ea6:	4c0c      	ldr	r4, [pc, #48]	; (8002ed8 <__libc_init_array+0x44>)
 8002ea8:	f000 fc8e 	bl	80037c8 <_init>
 8002eac:	1b64      	subs	r4, r4, r5
 8002eae:	10a4      	asrs	r4, r4, #2
 8002eb0:	2600      	movs	r6, #0
 8002eb2:	42a6      	cmp	r6, r4
 8002eb4:	d105      	bne.n	8002ec2 <__libc_init_array+0x2e>
 8002eb6:	bd70      	pop	{r4, r5, r6, pc}
 8002eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ebc:	4798      	blx	r3
 8002ebe:	3601      	adds	r6, #1
 8002ec0:	e7ee      	b.n	8002ea0 <__libc_init_array+0xc>
 8002ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ec6:	4798      	blx	r3
 8002ec8:	3601      	adds	r6, #1
 8002eca:	e7f2      	b.n	8002eb2 <__libc_init_array+0x1e>
 8002ecc:	08003b70 	.word	0x08003b70
 8002ed0:	08003b70 	.word	0x08003b70
 8002ed4:	08003b70 	.word	0x08003b70
 8002ed8:	08003b74 	.word	0x08003b74

08002edc <memset>:
 8002edc:	4402      	add	r2, r0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d100      	bne.n	8002ee6 <memset+0xa>
 8002ee4:	4770      	bx	lr
 8002ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eea:	e7f9      	b.n	8002ee0 <memset+0x4>

08002eec <_vsiprintf_r>:
 8002eec:	b500      	push	{lr}
 8002eee:	b09b      	sub	sp, #108	; 0x6c
 8002ef0:	9100      	str	r1, [sp, #0]
 8002ef2:	9104      	str	r1, [sp, #16]
 8002ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ef8:	9105      	str	r1, [sp, #20]
 8002efa:	9102      	str	r1, [sp, #8]
 8002efc:	4905      	ldr	r1, [pc, #20]	; (8002f14 <_vsiprintf_r+0x28>)
 8002efe:	9103      	str	r1, [sp, #12]
 8002f00:	4669      	mov	r1, sp
 8002f02:	f000 f86f 	bl	8002fe4 <_svfiprintf_r>
 8002f06:	9b00      	ldr	r3, [sp, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	b01b      	add	sp, #108	; 0x6c
 8002f0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f12:	bf00      	nop
 8002f14:	ffff0208 	.word	0xffff0208

08002f18 <vsiprintf>:
 8002f18:	4613      	mov	r3, r2
 8002f1a:	460a      	mov	r2, r1
 8002f1c:	4601      	mov	r1, r0
 8002f1e:	4802      	ldr	r0, [pc, #8]	; (8002f28 <vsiprintf+0x10>)
 8002f20:	6800      	ldr	r0, [r0, #0]
 8002f22:	f7ff bfe3 	b.w	8002eec <_vsiprintf_r>
 8002f26:	bf00      	nop
 8002f28:	20000018 	.word	0x20000018

08002f2c <__ssputs_r>:
 8002f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f30:	688e      	ldr	r6, [r1, #8]
 8002f32:	429e      	cmp	r6, r3
 8002f34:	4682      	mov	sl, r0
 8002f36:	460c      	mov	r4, r1
 8002f38:	4690      	mov	r8, r2
 8002f3a:	461f      	mov	r7, r3
 8002f3c:	d838      	bhi.n	8002fb0 <__ssputs_r+0x84>
 8002f3e:	898a      	ldrh	r2, [r1, #12]
 8002f40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002f44:	d032      	beq.n	8002fac <__ssputs_r+0x80>
 8002f46:	6825      	ldr	r5, [r4, #0]
 8002f48:	6909      	ldr	r1, [r1, #16]
 8002f4a:	eba5 0901 	sub.w	r9, r5, r1
 8002f4e:	6965      	ldr	r5, [r4, #20]
 8002f50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002f58:	3301      	adds	r3, #1
 8002f5a:	444b      	add	r3, r9
 8002f5c:	106d      	asrs	r5, r5, #1
 8002f5e:	429d      	cmp	r5, r3
 8002f60:	bf38      	it	cc
 8002f62:	461d      	movcc	r5, r3
 8002f64:	0553      	lsls	r3, r2, #21
 8002f66:	d531      	bpl.n	8002fcc <__ssputs_r+0xa0>
 8002f68:	4629      	mov	r1, r5
 8002f6a:	f000 fb63 	bl	8003634 <_malloc_r>
 8002f6e:	4606      	mov	r6, r0
 8002f70:	b950      	cbnz	r0, 8002f88 <__ssputs_r+0x5c>
 8002f72:	230c      	movs	r3, #12
 8002f74:	f8ca 3000 	str.w	r3, [sl]
 8002f78:	89a3      	ldrh	r3, [r4, #12]
 8002f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f7e:	81a3      	strh	r3, [r4, #12]
 8002f80:	f04f 30ff 	mov.w	r0, #4294967295
 8002f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f88:	6921      	ldr	r1, [r4, #16]
 8002f8a:	464a      	mov	r2, r9
 8002f8c:	f000 fabe 	bl	800350c <memcpy>
 8002f90:	89a3      	ldrh	r3, [r4, #12]
 8002f92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f9a:	81a3      	strh	r3, [r4, #12]
 8002f9c:	6126      	str	r6, [r4, #16]
 8002f9e:	6165      	str	r5, [r4, #20]
 8002fa0:	444e      	add	r6, r9
 8002fa2:	eba5 0509 	sub.w	r5, r5, r9
 8002fa6:	6026      	str	r6, [r4, #0]
 8002fa8:	60a5      	str	r5, [r4, #8]
 8002faa:	463e      	mov	r6, r7
 8002fac:	42be      	cmp	r6, r7
 8002fae:	d900      	bls.n	8002fb2 <__ssputs_r+0x86>
 8002fb0:	463e      	mov	r6, r7
 8002fb2:	6820      	ldr	r0, [r4, #0]
 8002fb4:	4632      	mov	r2, r6
 8002fb6:	4641      	mov	r1, r8
 8002fb8:	f000 fab6 	bl	8003528 <memmove>
 8002fbc:	68a3      	ldr	r3, [r4, #8]
 8002fbe:	1b9b      	subs	r3, r3, r6
 8002fc0:	60a3      	str	r3, [r4, #8]
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	4433      	add	r3, r6
 8002fc6:	6023      	str	r3, [r4, #0]
 8002fc8:	2000      	movs	r0, #0
 8002fca:	e7db      	b.n	8002f84 <__ssputs_r+0x58>
 8002fcc:	462a      	mov	r2, r5
 8002fce:	f000 fba5 	bl	800371c <_realloc_r>
 8002fd2:	4606      	mov	r6, r0
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d1e1      	bne.n	8002f9c <__ssputs_r+0x70>
 8002fd8:	6921      	ldr	r1, [r4, #16]
 8002fda:	4650      	mov	r0, sl
 8002fdc:	f000 fabe 	bl	800355c <_free_r>
 8002fe0:	e7c7      	b.n	8002f72 <__ssputs_r+0x46>
	...

08002fe4 <_svfiprintf_r>:
 8002fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe8:	4698      	mov	r8, r3
 8002fea:	898b      	ldrh	r3, [r1, #12]
 8002fec:	061b      	lsls	r3, r3, #24
 8002fee:	b09d      	sub	sp, #116	; 0x74
 8002ff0:	4607      	mov	r7, r0
 8002ff2:	460d      	mov	r5, r1
 8002ff4:	4614      	mov	r4, r2
 8002ff6:	d50e      	bpl.n	8003016 <_svfiprintf_r+0x32>
 8002ff8:	690b      	ldr	r3, [r1, #16]
 8002ffa:	b963      	cbnz	r3, 8003016 <_svfiprintf_r+0x32>
 8002ffc:	2140      	movs	r1, #64	; 0x40
 8002ffe:	f000 fb19 	bl	8003634 <_malloc_r>
 8003002:	6028      	str	r0, [r5, #0]
 8003004:	6128      	str	r0, [r5, #16]
 8003006:	b920      	cbnz	r0, 8003012 <_svfiprintf_r+0x2e>
 8003008:	230c      	movs	r3, #12
 800300a:	603b      	str	r3, [r7, #0]
 800300c:	f04f 30ff 	mov.w	r0, #4294967295
 8003010:	e0d1      	b.n	80031b6 <_svfiprintf_r+0x1d2>
 8003012:	2340      	movs	r3, #64	; 0x40
 8003014:	616b      	str	r3, [r5, #20]
 8003016:	2300      	movs	r3, #0
 8003018:	9309      	str	r3, [sp, #36]	; 0x24
 800301a:	2320      	movs	r3, #32
 800301c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003020:	f8cd 800c 	str.w	r8, [sp, #12]
 8003024:	2330      	movs	r3, #48	; 0x30
 8003026:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80031d0 <_svfiprintf_r+0x1ec>
 800302a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800302e:	f04f 0901 	mov.w	r9, #1
 8003032:	4623      	mov	r3, r4
 8003034:	469a      	mov	sl, r3
 8003036:	f813 2b01 	ldrb.w	r2, [r3], #1
 800303a:	b10a      	cbz	r2, 8003040 <_svfiprintf_r+0x5c>
 800303c:	2a25      	cmp	r2, #37	; 0x25
 800303e:	d1f9      	bne.n	8003034 <_svfiprintf_r+0x50>
 8003040:	ebba 0b04 	subs.w	fp, sl, r4
 8003044:	d00b      	beq.n	800305e <_svfiprintf_r+0x7a>
 8003046:	465b      	mov	r3, fp
 8003048:	4622      	mov	r2, r4
 800304a:	4629      	mov	r1, r5
 800304c:	4638      	mov	r0, r7
 800304e:	f7ff ff6d 	bl	8002f2c <__ssputs_r>
 8003052:	3001      	adds	r0, #1
 8003054:	f000 80aa 	beq.w	80031ac <_svfiprintf_r+0x1c8>
 8003058:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800305a:	445a      	add	r2, fp
 800305c:	9209      	str	r2, [sp, #36]	; 0x24
 800305e:	f89a 3000 	ldrb.w	r3, [sl]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 80a2 	beq.w	80031ac <_svfiprintf_r+0x1c8>
 8003068:	2300      	movs	r3, #0
 800306a:	f04f 32ff 	mov.w	r2, #4294967295
 800306e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003072:	f10a 0a01 	add.w	sl, sl, #1
 8003076:	9304      	str	r3, [sp, #16]
 8003078:	9307      	str	r3, [sp, #28]
 800307a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800307e:	931a      	str	r3, [sp, #104]	; 0x68
 8003080:	4654      	mov	r4, sl
 8003082:	2205      	movs	r2, #5
 8003084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003088:	4851      	ldr	r0, [pc, #324]	; (80031d0 <_svfiprintf_r+0x1ec>)
 800308a:	f7fd f8a9 	bl	80001e0 <memchr>
 800308e:	9a04      	ldr	r2, [sp, #16]
 8003090:	b9d8      	cbnz	r0, 80030ca <_svfiprintf_r+0xe6>
 8003092:	06d0      	lsls	r0, r2, #27
 8003094:	bf44      	itt	mi
 8003096:	2320      	movmi	r3, #32
 8003098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800309c:	0711      	lsls	r1, r2, #28
 800309e:	bf44      	itt	mi
 80030a0:	232b      	movmi	r3, #43	; 0x2b
 80030a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80030a6:	f89a 3000 	ldrb.w	r3, [sl]
 80030aa:	2b2a      	cmp	r3, #42	; 0x2a
 80030ac:	d015      	beq.n	80030da <_svfiprintf_r+0xf6>
 80030ae:	9a07      	ldr	r2, [sp, #28]
 80030b0:	4654      	mov	r4, sl
 80030b2:	2000      	movs	r0, #0
 80030b4:	f04f 0c0a 	mov.w	ip, #10
 80030b8:	4621      	mov	r1, r4
 80030ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030be:	3b30      	subs	r3, #48	; 0x30
 80030c0:	2b09      	cmp	r3, #9
 80030c2:	d94e      	bls.n	8003162 <_svfiprintf_r+0x17e>
 80030c4:	b1b0      	cbz	r0, 80030f4 <_svfiprintf_r+0x110>
 80030c6:	9207      	str	r2, [sp, #28]
 80030c8:	e014      	b.n	80030f4 <_svfiprintf_r+0x110>
 80030ca:	eba0 0308 	sub.w	r3, r0, r8
 80030ce:	fa09 f303 	lsl.w	r3, r9, r3
 80030d2:	4313      	orrs	r3, r2
 80030d4:	9304      	str	r3, [sp, #16]
 80030d6:	46a2      	mov	sl, r4
 80030d8:	e7d2      	b.n	8003080 <_svfiprintf_r+0x9c>
 80030da:	9b03      	ldr	r3, [sp, #12]
 80030dc:	1d19      	adds	r1, r3, #4
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	9103      	str	r1, [sp, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	bfbb      	ittet	lt
 80030e6:	425b      	neglt	r3, r3
 80030e8:	f042 0202 	orrlt.w	r2, r2, #2
 80030ec:	9307      	strge	r3, [sp, #28]
 80030ee:	9307      	strlt	r3, [sp, #28]
 80030f0:	bfb8      	it	lt
 80030f2:	9204      	strlt	r2, [sp, #16]
 80030f4:	7823      	ldrb	r3, [r4, #0]
 80030f6:	2b2e      	cmp	r3, #46	; 0x2e
 80030f8:	d10c      	bne.n	8003114 <_svfiprintf_r+0x130>
 80030fa:	7863      	ldrb	r3, [r4, #1]
 80030fc:	2b2a      	cmp	r3, #42	; 0x2a
 80030fe:	d135      	bne.n	800316c <_svfiprintf_r+0x188>
 8003100:	9b03      	ldr	r3, [sp, #12]
 8003102:	1d1a      	adds	r2, r3, #4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	9203      	str	r2, [sp, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	bfb8      	it	lt
 800310c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003110:	3402      	adds	r4, #2
 8003112:	9305      	str	r3, [sp, #20]
 8003114:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80031e0 <_svfiprintf_r+0x1fc>
 8003118:	7821      	ldrb	r1, [r4, #0]
 800311a:	2203      	movs	r2, #3
 800311c:	4650      	mov	r0, sl
 800311e:	f7fd f85f 	bl	80001e0 <memchr>
 8003122:	b140      	cbz	r0, 8003136 <_svfiprintf_r+0x152>
 8003124:	2340      	movs	r3, #64	; 0x40
 8003126:	eba0 000a 	sub.w	r0, r0, sl
 800312a:	fa03 f000 	lsl.w	r0, r3, r0
 800312e:	9b04      	ldr	r3, [sp, #16]
 8003130:	4303      	orrs	r3, r0
 8003132:	3401      	adds	r4, #1
 8003134:	9304      	str	r3, [sp, #16]
 8003136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800313a:	4826      	ldr	r0, [pc, #152]	; (80031d4 <_svfiprintf_r+0x1f0>)
 800313c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003140:	2206      	movs	r2, #6
 8003142:	f7fd f84d 	bl	80001e0 <memchr>
 8003146:	2800      	cmp	r0, #0
 8003148:	d038      	beq.n	80031bc <_svfiprintf_r+0x1d8>
 800314a:	4b23      	ldr	r3, [pc, #140]	; (80031d8 <_svfiprintf_r+0x1f4>)
 800314c:	bb1b      	cbnz	r3, 8003196 <_svfiprintf_r+0x1b2>
 800314e:	9b03      	ldr	r3, [sp, #12]
 8003150:	3307      	adds	r3, #7
 8003152:	f023 0307 	bic.w	r3, r3, #7
 8003156:	3308      	adds	r3, #8
 8003158:	9303      	str	r3, [sp, #12]
 800315a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800315c:	4433      	add	r3, r6
 800315e:	9309      	str	r3, [sp, #36]	; 0x24
 8003160:	e767      	b.n	8003032 <_svfiprintf_r+0x4e>
 8003162:	fb0c 3202 	mla	r2, ip, r2, r3
 8003166:	460c      	mov	r4, r1
 8003168:	2001      	movs	r0, #1
 800316a:	e7a5      	b.n	80030b8 <_svfiprintf_r+0xd4>
 800316c:	2300      	movs	r3, #0
 800316e:	3401      	adds	r4, #1
 8003170:	9305      	str	r3, [sp, #20]
 8003172:	4619      	mov	r1, r3
 8003174:	f04f 0c0a 	mov.w	ip, #10
 8003178:	4620      	mov	r0, r4
 800317a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800317e:	3a30      	subs	r2, #48	; 0x30
 8003180:	2a09      	cmp	r2, #9
 8003182:	d903      	bls.n	800318c <_svfiprintf_r+0x1a8>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d0c5      	beq.n	8003114 <_svfiprintf_r+0x130>
 8003188:	9105      	str	r1, [sp, #20]
 800318a:	e7c3      	b.n	8003114 <_svfiprintf_r+0x130>
 800318c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003190:	4604      	mov	r4, r0
 8003192:	2301      	movs	r3, #1
 8003194:	e7f0      	b.n	8003178 <_svfiprintf_r+0x194>
 8003196:	ab03      	add	r3, sp, #12
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	462a      	mov	r2, r5
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <_svfiprintf_r+0x1f8>)
 800319e:	a904      	add	r1, sp, #16
 80031a0:	4638      	mov	r0, r7
 80031a2:	f3af 8000 	nop.w
 80031a6:	1c42      	adds	r2, r0, #1
 80031a8:	4606      	mov	r6, r0
 80031aa:	d1d6      	bne.n	800315a <_svfiprintf_r+0x176>
 80031ac:	89ab      	ldrh	r3, [r5, #12]
 80031ae:	065b      	lsls	r3, r3, #25
 80031b0:	f53f af2c 	bmi.w	800300c <_svfiprintf_r+0x28>
 80031b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80031b6:	b01d      	add	sp, #116	; 0x74
 80031b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031bc:	ab03      	add	r3, sp, #12
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	462a      	mov	r2, r5
 80031c2:	4b06      	ldr	r3, [pc, #24]	; (80031dc <_svfiprintf_r+0x1f8>)
 80031c4:	a904      	add	r1, sp, #16
 80031c6:	4638      	mov	r0, r7
 80031c8:	f000 f87a 	bl	80032c0 <_printf_i>
 80031cc:	e7eb      	b.n	80031a6 <_svfiprintf_r+0x1c2>
 80031ce:	bf00      	nop
 80031d0:	08003b34 	.word	0x08003b34
 80031d4:	08003b3e 	.word	0x08003b3e
 80031d8:	00000000 	.word	0x00000000
 80031dc:	08002f2d 	.word	0x08002f2d
 80031e0:	08003b3a 	.word	0x08003b3a

080031e4 <_printf_common>:
 80031e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031e8:	4616      	mov	r6, r2
 80031ea:	4699      	mov	r9, r3
 80031ec:	688a      	ldr	r2, [r1, #8]
 80031ee:	690b      	ldr	r3, [r1, #16]
 80031f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031f4:	4293      	cmp	r3, r2
 80031f6:	bfb8      	it	lt
 80031f8:	4613      	movlt	r3, r2
 80031fa:	6033      	str	r3, [r6, #0]
 80031fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003200:	4607      	mov	r7, r0
 8003202:	460c      	mov	r4, r1
 8003204:	b10a      	cbz	r2, 800320a <_printf_common+0x26>
 8003206:	3301      	adds	r3, #1
 8003208:	6033      	str	r3, [r6, #0]
 800320a:	6823      	ldr	r3, [r4, #0]
 800320c:	0699      	lsls	r1, r3, #26
 800320e:	bf42      	ittt	mi
 8003210:	6833      	ldrmi	r3, [r6, #0]
 8003212:	3302      	addmi	r3, #2
 8003214:	6033      	strmi	r3, [r6, #0]
 8003216:	6825      	ldr	r5, [r4, #0]
 8003218:	f015 0506 	ands.w	r5, r5, #6
 800321c:	d106      	bne.n	800322c <_printf_common+0x48>
 800321e:	f104 0a19 	add.w	sl, r4, #25
 8003222:	68e3      	ldr	r3, [r4, #12]
 8003224:	6832      	ldr	r2, [r6, #0]
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	42ab      	cmp	r3, r5
 800322a:	dc26      	bgt.n	800327a <_printf_common+0x96>
 800322c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003230:	1e13      	subs	r3, r2, #0
 8003232:	6822      	ldr	r2, [r4, #0]
 8003234:	bf18      	it	ne
 8003236:	2301      	movne	r3, #1
 8003238:	0692      	lsls	r2, r2, #26
 800323a:	d42b      	bmi.n	8003294 <_printf_common+0xb0>
 800323c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003240:	4649      	mov	r1, r9
 8003242:	4638      	mov	r0, r7
 8003244:	47c0      	blx	r8
 8003246:	3001      	adds	r0, #1
 8003248:	d01e      	beq.n	8003288 <_printf_common+0xa4>
 800324a:	6823      	ldr	r3, [r4, #0]
 800324c:	68e5      	ldr	r5, [r4, #12]
 800324e:	6832      	ldr	r2, [r6, #0]
 8003250:	f003 0306 	and.w	r3, r3, #6
 8003254:	2b04      	cmp	r3, #4
 8003256:	bf08      	it	eq
 8003258:	1aad      	subeq	r5, r5, r2
 800325a:	68a3      	ldr	r3, [r4, #8]
 800325c:	6922      	ldr	r2, [r4, #16]
 800325e:	bf0c      	ite	eq
 8003260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003264:	2500      	movne	r5, #0
 8003266:	4293      	cmp	r3, r2
 8003268:	bfc4      	itt	gt
 800326a:	1a9b      	subgt	r3, r3, r2
 800326c:	18ed      	addgt	r5, r5, r3
 800326e:	2600      	movs	r6, #0
 8003270:	341a      	adds	r4, #26
 8003272:	42b5      	cmp	r5, r6
 8003274:	d11a      	bne.n	80032ac <_printf_common+0xc8>
 8003276:	2000      	movs	r0, #0
 8003278:	e008      	b.n	800328c <_printf_common+0xa8>
 800327a:	2301      	movs	r3, #1
 800327c:	4652      	mov	r2, sl
 800327e:	4649      	mov	r1, r9
 8003280:	4638      	mov	r0, r7
 8003282:	47c0      	blx	r8
 8003284:	3001      	adds	r0, #1
 8003286:	d103      	bne.n	8003290 <_printf_common+0xac>
 8003288:	f04f 30ff 	mov.w	r0, #4294967295
 800328c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003290:	3501      	adds	r5, #1
 8003292:	e7c6      	b.n	8003222 <_printf_common+0x3e>
 8003294:	18e1      	adds	r1, r4, r3
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	2030      	movs	r0, #48	; 0x30
 800329a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800329e:	4422      	add	r2, r4
 80032a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80032a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80032a8:	3302      	adds	r3, #2
 80032aa:	e7c7      	b.n	800323c <_printf_common+0x58>
 80032ac:	2301      	movs	r3, #1
 80032ae:	4622      	mov	r2, r4
 80032b0:	4649      	mov	r1, r9
 80032b2:	4638      	mov	r0, r7
 80032b4:	47c0      	blx	r8
 80032b6:	3001      	adds	r0, #1
 80032b8:	d0e6      	beq.n	8003288 <_printf_common+0xa4>
 80032ba:	3601      	adds	r6, #1
 80032bc:	e7d9      	b.n	8003272 <_printf_common+0x8e>
	...

080032c0 <_printf_i>:
 80032c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032c4:	7e0f      	ldrb	r7, [r1, #24]
 80032c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80032c8:	2f78      	cmp	r7, #120	; 0x78
 80032ca:	4691      	mov	r9, r2
 80032cc:	4680      	mov	r8, r0
 80032ce:	460c      	mov	r4, r1
 80032d0:	469a      	mov	sl, r3
 80032d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80032d6:	d807      	bhi.n	80032e8 <_printf_i+0x28>
 80032d8:	2f62      	cmp	r7, #98	; 0x62
 80032da:	d80a      	bhi.n	80032f2 <_printf_i+0x32>
 80032dc:	2f00      	cmp	r7, #0
 80032de:	f000 80d8 	beq.w	8003492 <_printf_i+0x1d2>
 80032e2:	2f58      	cmp	r7, #88	; 0x58
 80032e4:	f000 80a3 	beq.w	800342e <_printf_i+0x16e>
 80032e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80032f0:	e03a      	b.n	8003368 <_printf_i+0xa8>
 80032f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80032f6:	2b15      	cmp	r3, #21
 80032f8:	d8f6      	bhi.n	80032e8 <_printf_i+0x28>
 80032fa:	a101      	add	r1, pc, #4	; (adr r1, 8003300 <_printf_i+0x40>)
 80032fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003300:	08003359 	.word	0x08003359
 8003304:	0800336d 	.word	0x0800336d
 8003308:	080032e9 	.word	0x080032e9
 800330c:	080032e9 	.word	0x080032e9
 8003310:	080032e9 	.word	0x080032e9
 8003314:	080032e9 	.word	0x080032e9
 8003318:	0800336d 	.word	0x0800336d
 800331c:	080032e9 	.word	0x080032e9
 8003320:	080032e9 	.word	0x080032e9
 8003324:	080032e9 	.word	0x080032e9
 8003328:	080032e9 	.word	0x080032e9
 800332c:	08003479 	.word	0x08003479
 8003330:	0800339d 	.word	0x0800339d
 8003334:	0800345b 	.word	0x0800345b
 8003338:	080032e9 	.word	0x080032e9
 800333c:	080032e9 	.word	0x080032e9
 8003340:	0800349b 	.word	0x0800349b
 8003344:	080032e9 	.word	0x080032e9
 8003348:	0800339d 	.word	0x0800339d
 800334c:	080032e9 	.word	0x080032e9
 8003350:	080032e9 	.word	0x080032e9
 8003354:	08003463 	.word	0x08003463
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	1d1a      	adds	r2, r3, #4
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	602a      	str	r2, [r5, #0]
 8003360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003368:	2301      	movs	r3, #1
 800336a:	e0a3      	b.n	80034b4 <_printf_i+0x1f4>
 800336c:	6820      	ldr	r0, [r4, #0]
 800336e:	6829      	ldr	r1, [r5, #0]
 8003370:	0606      	lsls	r6, r0, #24
 8003372:	f101 0304 	add.w	r3, r1, #4
 8003376:	d50a      	bpl.n	800338e <_printf_i+0xce>
 8003378:	680e      	ldr	r6, [r1, #0]
 800337a:	602b      	str	r3, [r5, #0]
 800337c:	2e00      	cmp	r6, #0
 800337e:	da03      	bge.n	8003388 <_printf_i+0xc8>
 8003380:	232d      	movs	r3, #45	; 0x2d
 8003382:	4276      	negs	r6, r6
 8003384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003388:	485e      	ldr	r0, [pc, #376]	; (8003504 <_printf_i+0x244>)
 800338a:	230a      	movs	r3, #10
 800338c:	e019      	b.n	80033c2 <_printf_i+0x102>
 800338e:	680e      	ldr	r6, [r1, #0]
 8003390:	602b      	str	r3, [r5, #0]
 8003392:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003396:	bf18      	it	ne
 8003398:	b236      	sxthne	r6, r6
 800339a:	e7ef      	b.n	800337c <_printf_i+0xbc>
 800339c:	682b      	ldr	r3, [r5, #0]
 800339e:	6820      	ldr	r0, [r4, #0]
 80033a0:	1d19      	adds	r1, r3, #4
 80033a2:	6029      	str	r1, [r5, #0]
 80033a4:	0601      	lsls	r1, r0, #24
 80033a6:	d501      	bpl.n	80033ac <_printf_i+0xec>
 80033a8:	681e      	ldr	r6, [r3, #0]
 80033aa:	e002      	b.n	80033b2 <_printf_i+0xf2>
 80033ac:	0646      	lsls	r6, r0, #25
 80033ae:	d5fb      	bpl.n	80033a8 <_printf_i+0xe8>
 80033b0:	881e      	ldrh	r6, [r3, #0]
 80033b2:	4854      	ldr	r0, [pc, #336]	; (8003504 <_printf_i+0x244>)
 80033b4:	2f6f      	cmp	r7, #111	; 0x6f
 80033b6:	bf0c      	ite	eq
 80033b8:	2308      	moveq	r3, #8
 80033ba:	230a      	movne	r3, #10
 80033bc:	2100      	movs	r1, #0
 80033be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80033c2:	6865      	ldr	r5, [r4, #4]
 80033c4:	60a5      	str	r5, [r4, #8]
 80033c6:	2d00      	cmp	r5, #0
 80033c8:	bfa2      	ittt	ge
 80033ca:	6821      	ldrge	r1, [r4, #0]
 80033cc:	f021 0104 	bicge.w	r1, r1, #4
 80033d0:	6021      	strge	r1, [r4, #0]
 80033d2:	b90e      	cbnz	r6, 80033d8 <_printf_i+0x118>
 80033d4:	2d00      	cmp	r5, #0
 80033d6:	d04d      	beq.n	8003474 <_printf_i+0x1b4>
 80033d8:	4615      	mov	r5, r2
 80033da:	fbb6 f1f3 	udiv	r1, r6, r3
 80033de:	fb03 6711 	mls	r7, r3, r1, r6
 80033e2:	5dc7      	ldrb	r7, [r0, r7]
 80033e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80033e8:	4637      	mov	r7, r6
 80033ea:	42bb      	cmp	r3, r7
 80033ec:	460e      	mov	r6, r1
 80033ee:	d9f4      	bls.n	80033da <_printf_i+0x11a>
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d10b      	bne.n	800340c <_printf_i+0x14c>
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	07de      	lsls	r6, r3, #31
 80033f8:	d508      	bpl.n	800340c <_printf_i+0x14c>
 80033fa:	6923      	ldr	r3, [r4, #16]
 80033fc:	6861      	ldr	r1, [r4, #4]
 80033fe:	4299      	cmp	r1, r3
 8003400:	bfde      	ittt	le
 8003402:	2330      	movle	r3, #48	; 0x30
 8003404:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003408:	f105 35ff 	addle.w	r5, r5, #4294967295
 800340c:	1b52      	subs	r2, r2, r5
 800340e:	6122      	str	r2, [r4, #16]
 8003410:	f8cd a000 	str.w	sl, [sp]
 8003414:	464b      	mov	r3, r9
 8003416:	aa03      	add	r2, sp, #12
 8003418:	4621      	mov	r1, r4
 800341a:	4640      	mov	r0, r8
 800341c:	f7ff fee2 	bl	80031e4 <_printf_common>
 8003420:	3001      	adds	r0, #1
 8003422:	d14c      	bne.n	80034be <_printf_i+0x1fe>
 8003424:	f04f 30ff 	mov.w	r0, #4294967295
 8003428:	b004      	add	sp, #16
 800342a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800342e:	4835      	ldr	r0, [pc, #212]	; (8003504 <_printf_i+0x244>)
 8003430:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003434:	6829      	ldr	r1, [r5, #0]
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	f851 6b04 	ldr.w	r6, [r1], #4
 800343c:	6029      	str	r1, [r5, #0]
 800343e:	061d      	lsls	r5, r3, #24
 8003440:	d514      	bpl.n	800346c <_printf_i+0x1ac>
 8003442:	07df      	lsls	r7, r3, #31
 8003444:	bf44      	itt	mi
 8003446:	f043 0320 	orrmi.w	r3, r3, #32
 800344a:	6023      	strmi	r3, [r4, #0]
 800344c:	b91e      	cbnz	r6, 8003456 <_printf_i+0x196>
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	f023 0320 	bic.w	r3, r3, #32
 8003454:	6023      	str	r3, [r4, #0]
 8003456:	2310      	movs	r3, #16
 8003458:	e7b0      	b.n	80033bc <_printf_i+0xfc>
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	f043 0320 	orr.w	r3, r3, #32
 8003460:	6023      	str	r3, [r4, #0]
 8003462:	2378      	movs	r3, #120	; 0x78
 8003464:	4828      	ldr	r0, [pc, #160]	; (8003508 <_printf_i+0x248>)
 8003466:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800346a:	e7e3      	b.n	8003434 <_printf_i+0x174>
 800346c:	0659      	lsls	r1, r3, #25
 800346e:	bf48      	it	mi
 8003470:	b2b6      	uxthmi	r6, r6
 8003472:	e7e6      	b.n	8003442 <_printf_i+0x182>
 8003474:	4615      	mov	r5, r2
 8003476:	e7bb      	b.n	80033f0 <_printf_i+0x130>
 8003478:	682b      	ldr	r3, [r5, #0]
 800347a:	6826      	ldr	r6, [r4, #0]
 800347c:	6961      	ldr	r1, [r4, #20]
 800347e:	1d18      	adds	r0, r3, #4
 8003480:	6028      	str	r0, [r5, #0]
 8003482:	0635      	lsls	r5, r6, #24
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	d501      	bpl.n	800348c <_printf_i+0x1cc>
 8003488:	6019      	str	r1, [r3, #0]
 800348a:	e002      	b.n	8003492 <_printf_i+0x1d2>
 800348c:	0670      	lsls	r0, r6, #25
 800348e:	d5fb      	bpl.n	8003488 <_printf_i+0x1c8>
 8003490:	8019      	strh	r1, [r3, #0]
 8003492:	2300      	movs	r3, #0
 8003494:	6123      	str	r3, [r4, #16]
 8003496:	4615      	mov	r5, r2
 8003498:	e7ba      	b.n	8003410 <_printf_i+0x150>
 800349a:	682b      	ldr	r3, [r5, #0]
 800349c:	1d1a      	adds	r2, r3, #4
 800349e:	602a      	str	r2, [r5, #0]
 80034a0:	681d      	ldr	r5, [r3, #0]
 80034a2:	6862      	ldr	r2, [r4, #4]
 80034a4:	2100      	movs	r1, #0
 80034a6:	4628      	mov	r0, r5
 80034a8:	f7fc fe9a 	bl	80001e0 <memchr>
 80034ac:	b108      	cbz	r0, 80034b2 <_printf_i+0x1f2>
 80034ae:	1b40      	subs	r0, r0, r5
 80034b0:	6060      	str	r0, [r4, #4]
 80034b2:	6863      	ldr	r3, [r4, #4]
 80034b4:	6123      	str	r3, [r4, #16]
 80034b6:	2300      	movs	r3, #0
 80034b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034bc:	e7a8      	b.n	8003410 <_printf_i+0x150>
 80034be:	6923      	ldr	r3, [r4, #16]
 80034c0:	462a      	mov	r2, r5
 80034c2:	4649      	mov	r1, r9
 80034c4:	4640      	mov	r0, r8
 80034c6:	47d0      	blx	sl
 80034c8:	3001      	adds	r0, #1
 80034ca:	d0ab      	beq.n	8003424 <_printf_i+0x164>
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	079b      	lsls	r3, r3, #30
 80034d0:	d413      	bmi.n	80034fa <_printf_i+0x23a>
 80034d2:	68e0      	ldr	r0, [r4, #12]
 80034d4:	9b03      	ldr	r3, [sp, #12]
 80034d6:	4298      	cmp	r0, r3
 80034d8:	bfb8      	it	lt
 80034da:	4618      	movlt	r0, r3
 80034dc:	e7a4      	b.n	8003428 <_printf_i+0x168>
 80034de:	2301      	movs	r3, #1
 80034e0:	4632      	mov	r2, r6
 80034e2:	4649      	mov	r1, r9
 80034e4:	4640      	mov	r0, r8
 80034e6:	47d0      	blx	sl
 80034e8:	3001      	adds	r0, #1
 80034ea:	d09b      	beq.n	8003424 <_printf_i+0x164>
 80034ec:	3501      	adds	r5, #1
 80034ee:	68e3      	ldr	r3, [r4, #12]
 80034f0:	9903      	ldr	r1, [sp, #12]
 80034f2:	1a5b      	subs	r3, r3, r1
 80034f4:	42ab      	cmp	r3, r5
 80034f6:	dcf2      	bgt.n	80034de <_printf_i+0x21e>
 80034f8:	e7eb      	b.n	80034d2 <_printf_i+0x212>
 80034fa:	2500      	movs	r5, #0
 80034fc:	f104 0619 	add.w	r6, r4, #25
 8003500:	e7f5      	b.n	80034ee <_printf_i+0x22e>
 8003502:	bf00      	nop
 8003504:	08003b45 	.word	0x08003b45
 8003508:	08003b56 	.word	0x08003b56

0800350c <memcpy>:
 800350c:	440a      	add	r2, r1
 800350e:	4291      	cmp	r1, r2
 8003510:	f100 33ff 	add.w	r3, r0, #4294967295
 8003514:	d100      	bne.n	8003518 <memcpy+0xc>
 8003516:	4770      	bx	lr
 8003518:	b510      	push	{r4, lr}
 800351a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800351e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003522:	4291      	cmp	r1, r2
 8003524:	d1f9      	bne.n	800351a <memcpy+0xe>
 8003526:	bd10      	pop	{r4, pc}

08003528 <memmove>:
 8003528:	4288      	cmp	r0, r1
 800352a:	b510      	push	{r4, lr}
 800352c:	eb01 0402 	add.w	r4, r1, r2
 8003530:	d902      	bls.n	8003538 <memmove+0x10>
 8003532:	4284      	cmp	r4, r0
 8003534:	4623      	mov	r3, r4
 8003536:	d807      	bhi.n	8003548 <memmove+0x20>
 8003538:	1e43      	subs	r3, r0, #1
 800353a:	42a1      	cmp	r1, r4
 800353c:	d008      	beq.n	8003550 <memmove+0x28>
 800353e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003542:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003546:	e7f8      	b.n	800353a <memmove+0x12>
 8003548:	4402      	add	r2, r0
 800354a:	4601      	mov	r1, r0
 800354c:	428a      	cmp	r2, r1
 800354e:	d100      	bne.n	8003552 <memmove+0x2a>
 8003550:	bd10      	pop	{r4, pc}
 8003552:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003556:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800355a:	e7f7      	b.n	800354c <memmove+0x24>

0800355c <_free_r>:
 800355c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800355e:	2900      	cmp	r1, #0
 8003560:	d044      	beq.n	80035ec <_free_r+0x90>
 8003562:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003566:	9001      	str	r0, [sp, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	f1a1 0404 	sub.w	r4, r1, #4
 800356e:	bfb8      	it	lt
 8003570:	18e4      	addlt	r4, r4, r3
 8003572:	f000 f913 	bl	800379c <__malloc_lock>
 8003576:	4a1e      	ldr	r2, [pc, #120]	; (80035f0 <_free_r+0x94>)
 8003578:	9801      	ldr	r0, [sp, #4]
 800357a:	6813      	ldr	r3, [r2, #0]
 800357c:	b933      	cbnz	r3, 800358c <_free_r+0x30>
 800357e:	6063      	str	r3, [r4, #4]
 8003580:	6014      	str	r4, [r2, #0]
 8003582:	b003      	add	sp, #12
 8003584:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003588:	f000 b90e 	b.w	80037a8 <__malloc_unlock>
 800358c:	42a3      	cmp	r3, r4
 800358e:	d908      	bls.n	80035a2 <_free_r+0x46>
 8003590:	6825      	ldr	r5, [r4, #0]
 8003592:	1961      	adds	r1, r4, r5
 8003594:	428b      	cmp	r3, r1
 8003596:	bf01      	itttt	eq
 8003598:	6819      	ldreq	r1, [r3, #0]
 800359a:	685b      	ldreq	r3, [r3, #4]
 800359c:	1949      	addeq	r1, r1, r5
 800359e:	6021      	streq	r1, [r4, #0]
 80035a0:	e7ed      	b.n	800357e <_free_r+0x22>
 80035a2:	461a      	mov	r2, r3
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	b10b      	cbz	r3, 80035ac <_free_r+0x50>
 80035a8:	42a3      	cmp	r3, r4
 80035aa:	d9fa      	bls.n	80035a2 <_free_r+0x46>
 80035ac:	6811      	ldr	r1, [r2, #0]
 80035ae:	1855      	adds	r5, r2, r1
 80035b0:	42a5      	cmp	r5, r4
 80035b2:	d10b      	bne.n	80035cc <_free_r+0x70>
 80035b4:	6824      	ldr	r4, [r4, #0]
 80035b6:	4421      	add	r1, r4
 80035b8:	1854      	adds	r4, r2, r1
 80035ba:	42a3      	cmp	r3, r4
 80035bc:	6011      	str	r1, [r2, #0]
 80035be:	d1e0      	bne.n	8003582 <_free_r+0x26>
 80035c0:	681c      	ldr	r4, [r3, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	6053      	str	r3, [r2, #4]
 80035c6:	4421      	add	r1, r4
 80035c8:	6011      	str	r1, [r2, #0]
 80035ca:	e7da      	b.n	8003582 <_free_r+0x26>
 80035cc:	d902      	bls.n	80035d4 <_free_r+0x78>
 80035ce:	230c      	movs	r3, #12
 80035d0:	6003      	str	r3, [r0, #0]
 80035d2:	e7d6      	b.n	8003582 <_free_r+0x26>
 80035d4:	6825      	ldr	r5, [r4, #0]
 80035d6:	1961      	adds	r1, r4, r5
 80035d8:	428b      	cmp	r3, r1
 80035da:	bf04      	itt	eq
 80035dc:	6819      	ldreq	r1, [r3, #0]
 80035de:	685b      	ldreq	r3, [r3, #4]
 80035e0:	6063      	str	r3, [r4, #4]
 80035e2:	bf04      	itt	eq
 80035e4:	1949      	addeq	r1, r1, r5
 80035e6:	6021      	streq	r1, [r4, #0]
 80035e8:	6054      	str	r4, [r2, #4]
 80035ea:	e7ca      	b.n	8003582 <_free_r+0x26>
 80035ec:	b003      	add	sp, #12
 80035ee:	bd30      	pop	{r4, r5, pc}
 80035f0:	200001f8 	.word	0x200001f8

080035f4 <sbrk_aligned>:
 80035f4:	b570      	push	{r4, r5, r6, lr}
 80035f6:	4e0e      	ldr	r6, [pc, #56]	; (8003630 <sbrk_aligned+0x3c>)
 80035f8:	460c      	mov	r4, r1
 80035fa:	6831      	ldr	r1, [r6, #0]
 80035fc:	4605      	mov	r5, r0
 80035fe:	b911      	cbnz	r1, 8003606 <sbrk_aligned+0x12>
 8003600:	f000 f8bc 	bl	800377c <_sbrk_r>
 8003604:	6030      	str	r0, [r6, #0]
 8003606:	4621      	mov	r1, r4
 8003608:	4628      	mov	r0, r5
 800360a:	f000 f8b7 	bl	800377c <_sbrk_r>
 800360e:	1c43      	adds	r3, r0, #1
 8003610:	d00a      	beq.n	8003628 <sbrk_aligned+0x34>
 8003612:	1cc4      	adds	r4, r0, #3
 8003614:	f024 0403 	bic.w	r4, r4, #3
 8003618:	42a0      	cmp	r0, r4
 800361a:	d007      	beq.n	800362c <sbrk_aligned+0x38>
 800361c:	1a21      	subs	r1, r4, r0
 800361e:	4628      	mov	r0, r5
 8003620:	f000 f8ac 	bl	800377c <_sbrk_r>
 8003624:	3001      	adds	r0, #1
 8003626:	d101      	bne.n	800362c <sbrk_aligned+0x38>
 8003628:	f04f 34ff 	mov.w	r4, #4294967295
 800362c:	4620      	mov	r0, r4
 800362e:	bd70      	pop	{r4, r5, r6, pc}
 8003630:	200001fc 	.word	0x200001fc

08003634 <_malloc_r>:
 8003634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003638:	1ccd      	adds	r5, r1, #3
 800363a:	f025 0503 	bic.w	r5, r5, #3
 800363e:	3508      	adds	r5, #8
 8003640:	2d0c      	cmp	r5, #12
 8003642:	bf38      	it	cc
 8003644:	250c      	movcc	r5, #12
 8003646:	2d00      	cmp	r5, #0
 8003648:	4607      	mov	r7, r0
 800364a:	db01      	blt.n	8003650 <_malloc_r+0x1c>
 800364c:	42a9      	cmp	r1, r5
 800364e:	d905      	bls.n	800365c <_malloc_r+0x28>
 8003650:	230c      	movs	r3, #12
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	2600      	movs	r6, #0
 8003656:	4630      	mov	r0, r6
 8003658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800365c:	4e2e      	ldr	r6, [pc, #184]	; (8003718 <_malloc_r+0xe4>)
 800365e:	f000 f89d 	bl	800379c <__malloc_lock>
 8003662:	6833      	ldr	r3, [r6, #0]
 8003664:	461c      	mov	r4, r3
 8003666:	bb34      	cbnz	r4, 80036b6 <_malloc_r+0x82>
 8003668:	4629      	mov	r1, r5
 800366a:	4638      	mov	r0, r7
 800366c:	f7ff ffc2 	bl	80035f4 <sbrk_aligned>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	4604      	mov	r4, r0
 8003674:	d14d      	bne.n	8003712 <_malloc_r+0xde>
 8003676:	6834      	ldr	r4, [r6, #0]
 8003678:	4626      	mov	r6, r4
 800367a:	2e00      	cmp	r6, #0
 800367c:	d140      	bne.n	8003700 <_malloc_r+0xcc>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	4631      	mov	r1, r6
 8003682:	4638      	mov	r0, r7
 8003684:	eb04 0803 	add.w	r8, r4, r3
 8003688:	f000 f878 	bl	800377c <_sbrk_r>
 800368c:	4580      	cmp	r8, r0
 800368e:	d13a      	bne.n	8003706 <_malloc_r+0xd2>
 8003690:	6821      	ldr	r1, [r4, #0]
 8003692:	3503      	adds	r5, #3
 8003694:	1a6d      	subs	r5, r5, r1
 8003696:	f025 0503 	bic.w	r5, r5, #3
 800369a:	3508      	adds	r5, #8
 800369c:	2d0c      	cmp	r5, #12
 800369e:	bf38      	it	cc
 80036a0:	250c      	movcc	r5, #12
 80036a2:	4629      	mov	r1, r5
 80036a4:	4638      	mov	r0, r7
 80036a6:	f7ff ffa5 	bl	80035f4 <sbrk_aligned>
 80036aa:	3001      	adds	r0, #1
 80036ac:	d02b      	beq.n	8003706 <_malloc_r+0xd2>
 80036ae:	6823      	ldr	r3, [r4, #0]
 80036b0:	442b      	add	r3, r5
 80036b2:	6023      	str	r3, [r4, #0]
 80036b4:	e00e      	b.n	80036d4 <_malloc_r+0xa0>
 80036b6:	6822      	ldr	r2, [r4, #0]
 80036b8:	1b52      	subs	r2, r2, r5
 80036ba:	d41e      	bmi.n	80036fa <_malloc_r+0xc6>
 80036bc:	2a0b      	cmp	r2, #11
 80036be:	d916      	bls.n	80036ee <_malloc_r+0xba>
 80036c0:	1961      	adds	r1, r4, r5
 80036c2:	42a3      	cmp	r3, r4
 80036c4:	6025      	str	r5, [r4, #0]
 80036c6:	bf18      	it	ne
 80036c8:	6059      	strne	r1, [r3, #4]
 80036ca:	6863      	ldr	r3, [r4, #4]
 80036cc:	bf08      	it	eq
 80036ce:	6031      	streq	r1, [r6, #0]
 80036d0:	5162      	str	r2, [r4, r5]
 80036d2:	604b      	str	r3, [r1, #4]
 80036d4:	4638      	mov	r0, r7
 80036d6:	f104 060b 	add.w	r6, r4, #11
 80036da:	f000 f865 	bl	80037a8 <__malloc_unlock>
 80036de:	f026 0607 	bic.w	r6, r6, #7
 80036e2:	1d23      	adds	r3, r4, #4
 80036e4:	1af2      	subs	r2, r6, r3
 80036e6:	d0b6      	beq.n	8003656 <_malloc_r+0x22>
 80036e8:	1b9b      	subs	r3, r3, r6
 80036ea:	50a3      	str	r3, [r4, r2]
 80036ec:	e7b3      	b.n	8003656 <_malloc_r+0x22>
 80036ee:	6862      	ldr	r2, [r4, #4]
 80036f0:	42a3      	cmp	r3, r4
 80036f2:	bf0c      	ite	eq
 80036f4:	6032      	streq	r2, [r6, #0]
 80036f6:	605a      	strne	r2, [r3, #4]
 80036f8:	e7ec      	b.n	80036d4 <_malloc_r+0xa0>
 80036fa:	4623      	mov	r3, r4
 80036fc:	6864      	ldr	r4, [r4, #4]
 80036fe:	e7b2      	b.n	8003666 <_malloc_r+0x32>
 8003700:	4634      	mov	r4, r6
 8003702:	6876      	ldr	r6, [r6, #4]
 8003704:	e7b9      	b.n	800367a <_malloc_r+0x46>
 8003706:	230c      	movs	r3, #12
 8003708:	603b      	str	r3, [r7, #0]
 800370a:	4638      	mov	r0, r7
 800370c:	f000 f84c 	bl	80037a8 <__malloc_unlock>
 8003710:	e7a1      	b.n	8003656 <_malloc_r+0x22>
 8003712:	6025      	str	r5, [r4, #0]
 8003714:	e7de      	b.n	80036d4 <_malloc_r+0xa0>
 8003716:	bf00      	nop
 8003718:	200001f8 	.word	0x200001f8

0800371c <_realloc_r>:
 800371c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003720:	4680      	mov	r8, r0
 8003722:	4614      	mov	r4, r2
 8003724:	460e      	mov	r6, r1
 8003726:	b921      	cbnz	r1, 8003732 <_realloc_r+0x16>
 8003728:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800372c:	4611      	mov	r1, r2
 800372e:	f7ff bf81 	b.w	8003634 <_malloc_r>
 8003732:	b92a      	cbnz	r2, 8003740 <_realloc_r+0x24>
 8003734:	f7ff ff12 	bl	800355c <_free_r>
 8003738:	4625      	mov	r5, r4
 800373a:	4628      	mov	r0, r5
 800373c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003740:	f000 f838 	bl	80037b4 <_malloc_usable_size_r>
 8003744:	4284      	cmp	r4, r0
 8003746:	4607      	mov	r7, r0
 8003748:	d802      	bhi.n	8003750 <_realloc_r+0x34>
 800374a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800374e:	d812      	bhi.n	8003776 <_realloc_r+0x5a>
 8003750:	4621      	mov	r1, r4
 8003752:	4640      	mov	r0, r8
 8003754:	f7ff ff6e 	bl	8003634 <_malloc_r>
 8003758:	4605      	mov	r5, r0
 800375a:	2800      	cmp	r0, #0
 800375c:	d0ed      	beq.n	800373a <_realloc_r+0x1e>
 800375e:	42bc      	cmp	r4, r7
 8003760:	4622      	mov	r2, r4
 8003762:	4631      	mov	r1, r6
 8003764:	bf28      	it	cs
 8003766:	463a      	movcs	r2, r7
 8003768:	f7ff fed0 	bl	800350c <memcpy>
 800376c:	4631      	mov	r1, r6
 800376e:	4640      	mov	r0, r8
 8003770:	f7ff fef4 	bl	800355c <_free_r>
 8003774:	e7e1      	b.n	800373a <_realloc_r+0x1e>
 8003776:	4635      	mov	r5, r6
 8003778:	e7df      	b.n	800373a <_realloc_r+0x1e>
	...

0800377c <_sbrk_r>:
 800377c:	b538      	push	{r3, r4, r5, lr}
 800377e:	4d06      	ldr	r5, [pc, #24]	; (8003798 <_sbrk_r+0x1c>)
 8003780:	2300      	movs	r3, #0
 8003782:	4604      	mov	r4, r0
 8003784:	4608      	mov	r0, r1
 8003786:	602b      	str	r3, [r5, #0]
 8003788:	f7fd fc04 	bl	8000f94 <_sbrk>
 800378c:	1c43      	adds	r3, r0, #1
 800378e:	d102      	bne.n	8003796 <_sbrk_r+0x1a>
 8003790:	682b      	ldr	r3, [r5, #0]
 8003792:	b103      	cbz	r3, 8003796 <_sbrk_r+0x1a>
 8003794:	6023      	str	r3, [r4, #0]
 8003796:	bd38      	pop	{r3, r4, r5, pc}
 8003798:	20000200 	.word	0x20000200

0800379c <__malloc_lock>:
 800379c:	4801      	ldr	r0, [pc, #4]	; (80037a4 <__malloc_lock+0x8>)
 800379e:	f000 b811 	b.w	80037c4 <__retarget_lock_acquire_recursive>
 80037a2:	bf00      	nop
 80037a4:	20000204 	.word	0x20000204

080037a8 <__malloc_unlock>:
 80037a8:	4801      	ldr	r0, [pc, #4]	; (80037b0 <__malloc_unlock+0x8>)
 80037aa:	f000 b80c 	b.w	80037c6 <__retarget_lock_release_recursive>
 80037ae:	bf00      	nop
 80037b0:	20000204 	.word	0x20000204

080037b4 <_malloc_usable_size_r>:
 80037b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037b8:	1f18      	subs	r0, r3, #4
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	bfbc      	itt	lt
 80037be:	580b      	ldrlt	r3, [r1, r0]
 80037c0:	18c0      	addlt	r0, r0, r3
 80037c2:	4770      	bx	lr

080037c4 <__retarget_lock_acquire_recursive>:
 80037c4:	4770      	bx	lr

080037c6 <__retarget_lock_release_recursive>:
 80037c6:	4770      	bx	lr

080037c8 <_init>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	bf00      	nop
 80037cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ce:	bc08      	pop	{r3}
 80037d0:	469e      	mov	lr, r3
 80037d2:	4770      	bx	lr

080037d4 <_fini>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr
