module PC(PC_out, PC_in, Clock, reset);

output reg [15:0] PC_out;

input [15:0] PC_in;
input clock, reset;