# Spartan6---DSP48A1
Using Verilog I did the RTL code and testbench for Nvidiaâ€™s Spastan6 DSP and synthesized it showing the utilization report on an FPGA using Vivado.
