$date
	Sat Oct 22 23:42:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#919518
b101 &
b101 %
1$
b101 !
1"
#919519
0"
#919522
b10000 &
b10000 %
#919526
b1000 &
b1000 %
#919530
b100 &
b100 %
#919534
b10 &
b10 %
#919538
b1 &
b1 %
1#
#919542
b0 &
0#
b0 %
0$
#1971614
b11010 &
b11010 %
1$
b11010 !
1"
#1971615
0"
#1971618
b1101 &
b1101 %
#1971622
b101000 &
b101000 %
#1971626
b10100 &
b10100 %
#1971630
b1010 &
b1010 %
#1971634
b101 &
b101 %
#1971638
b10000 &
b10000 %
#1971642
b1000 &
b1000 %
#1971646
b100 &
b100 %
#1971650
b10 &
b10 %
#1971654
b1 &
1#
b1 %
#1971658
b0 &
b0 %
0#
0$
#2954329
b1101 !
1"
#2954330
b1101 &
b1101 %
1$
#2954331
0"
#2954334
b101000 &
b101000 %
#2954338
b10100 &
b10100 %
#2954342
b1010 &
b1010 %
#2954346
b101 &
b101 %
#2954350
b10000 &
b10000 %
#2954354
b1000 &
b1000 %
#2954358
b100 &
b100 %
#2954362
b10 &
b10 %
#2954366
b1 &
1#
b1 %
#2954370
b0 &
b0 %
0#
0$
#4500012
