// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_35 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_320_p2;
reg   [0:0] icmp_ln86_reg_1302;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter3_reg;
wire   [0:0] icmp_ln86_986_fu_326_p2;
reg   [0:0] icmp_ln86_986_reg_1313;
wire   [0:0] icmp_ln86_987_fu_332_p2;
reg   [0:0] icmp_ln86_987_reg_1318;
reg   [0:0] icmp_ln86_987_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_987_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_988_fu_338_p2;
reg   [0:0] icmp_ln86_988_reg_1324;
wire   [0:0] icmp_ln86_989_fu_344_p2;
reg   [0:0] icmp_ln86_989_reg_1330;
reg   [0:0] icmp_ln86_989_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_990_fu_350_p2;
reg   [0:0] icmp_ln86_990_reg_1336;
reg   [0:0] icmp_ln86_990_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_990_reg_1336_pp0_iter2_reg;
reg   [0:0] icmp_ln86_990_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln86_991_fu_356_p2;
reg   [0:0] icmp_ln86_991_reg_1342;
reg   [0:0] icmp_ln86_991_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_991_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_991_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_992_fu_362_p2;
reg   [0:0] icmp_ln86_992_reg_1348;
wire   [0:0] icmp_ln86_993_fu_368_p2;
reg   [0:0] icmp_ln86_993_reg_1354;
reg   [0:0] icmp_ln86_993_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_994_fu_374_p2;
reg   [0:0] icmp_ln86_994_reg_1360;
reg   [0:0] icmp_ln86_994_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_994_reg_1360_pp0_iter2_reg;
wire   [0:0] icmp_ln86_995_fu_380_p2;
reg   [0:0] icmp_ln86_995_reg_1366;
reg   [0:0] icmp_ln86_995_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_995_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_995_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_996_fu_386_p2;
reg   [0:0] icmp_ln86_996_reg_1372;
reg   [0:0] icmp_ln86_996_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_996_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_996_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_997_fu_392_p2;
reg   [0:0] icmp_ln86_997_reg_1378;
reg   [0:0] icmp_ln86_997_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_997_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_997_reg_1378_pp0_iter3_reg;
reg   [0:0] icmp_ln86_997_reg_1378_pp0_iter4_reg;
wire   [0:0] icmp_ln86_998_fu_398_p2;
reg   [0:0] icmp_ln86_998_reg_1384;
reg   [0:0] icmp_ln86_998_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_998_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_998_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_998_reg_1384_pp0_iter4_reg;
reg   [0:0] icmp_ln86_998_reg_1384_pp0_iter5_reg;
wire   [0:0] icmp_ln86_999_fu_404_p2;
reg   [0:0] icmp_ln86_999_reg_1390;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter4_reg;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter5_reg;
reg   [0:0] icmp_ln86_999_reg_1390_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1000_fu_410_p2;
reg   [0:0] icmp_ln86_1000_reg_1397;
reg   [0:0] icmp_ln86_1000_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1001_fu_416_p2;
reg   [0:0] icmp_ln86_1001_reg_1402;
wire   [0:0] icmp_ln86_1002_fu_422_p2;
reg   [0:0] icmp_ln86_1002_reg_1407;
reg   [0:0] icmp_ln86_1002_reg_1407_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1003_fu_428_p2;
reg   [0:0] icmp_ln86_1003_reg_1412;
reg   [0:0] icmp_ln86_1003_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1004_fu_434_p2;
reg   [0:0] icmp_ln86_1004_reg_1417;
reg   [0:0] icmp_ln86_1004_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1004_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1005_fu_440_p2;
reg   [0:0] icmp_ln86_1005_reg_1422;
reg   [0:0] icmp_ln86_1005_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1005_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1006_fu_446_p2;
reg   [0:0] icmp_ln86_1006_reg_1427;
reg   [0:0] icmp_ln86_1006_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1006_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1006_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1007_fu_452_p2;
reg   [0:0] icmp_ln86_1007_reg_1432;
reg   [0:0] icmp_ln86_1007_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1007_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1007_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1008_fu_458_p2;
reg   [0:0] icmp_ln86_1008_reg_1437;
reg   [0:0] icmp_ln86_1008_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1008_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1008_reg_1437_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1009_fu_464_p2;
reg   [0:0] icmp_ln86_1009_reg_1442;
reg   [0:0] icmp_ln86_1009_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1009_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1009_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1009_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1010_fu_470_p2;
reg   [0:0] icmp_ln86_1010_reg_1447;
reg   [0:0] icmp_ln86_1010_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1010_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1010_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1010_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1011_fu_476_p2;
reg   [0:0] icmp_ln86_1011_reg_1452;
reg   [0:0] icmp_ln86_1011_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1011_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1011_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1011_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1012_fu_482_p2;
reg   [0:0] icmp_ln86_1012_reg_1457;
reg   [0:0] icmp_ln86_1012_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1012_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1012_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1012_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1012_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1013_fu_488_p2;
reg   [0:0] icmp_ln86_1013_reg_1462;
reg   [0:0] icmp_ln86_1013_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1013_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1013_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1013_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1013_reg_1462_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1014_fu_494_p2;
reg   [0:0] icmp_ln86_1014_reg_1467;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1014_reg_1467_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_500_p2;
reg   [0:0] and_ln102_reg_1472;
reg   [0:0] and_ln102_reg_1472_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1472_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_511_p2;
reg   [0:0] and_ln104_reg_1482;
wire   [0:0] and_ln102_953_fu_516_p2;
reg   [0:0] and_ln102_953_reg_1488;
wire   [0:0] and_ln104_194_fu_525_p2;
reg   [0:0] and_ln104_194_reg_1495;
wire   [0:0] and_ln102_957_fu_530_p2;
reg   [0:0] and_ln102_957_reg_1500;
wire   [0:0] and_ln102_958_fu_540_p2;
reg   [0:0] and_ln102_958_reg_1506;
wire   [0:0] or_ln117_fu_556_p2;
reg   [0:0] or_ln117_reg_1512;
wire   [0:0] xor_ln104_fu_562_p2;
reg   [0:0] xor_ln104_reg_1517;
wire   [0:0] and_ln102_954_fu_567_p2;
reg   [0:0] and_ln102_954_reg_1523;
wire   [0:0] and_ln104_195_fu_576_p2;
reg   [0:0] and_ln104_195_reg_1529;
reg   [0:0] and_ln104_195_reg_1529_pp0_iter3_reg;
wire   [0:0] and_ln102_959_fu_586_p2;
reg   [0:0] and_ln102_959_reg_1535;
wire   [3:0] select_ln117_961_fu_687_p3;
reg   [3:0] select_ln117_961_reg_1540;
wire   [0:0] or_ln117_904_fu_694_p2;
reg   [0:0] or_ln117_904_reg_1545;
wire   [0:0] and_ln102_952_fu_699_p2;
reg   [0:0] and_ln102_952_reg_1551;
wire   [0:0] and_ln104_193_fu_708_p2;
reg   [0:0] and_ln104_193_reg_1557;
wire   [0:0] and_ln102_955_fu_713_p2;
reg   [0:0] and_ln102_955_reg_1563;
wire   [0:0] and_ln102_961_fu_727_p2;
reg   [0:0] and_ln102_961_reg_1569;
wire   [0:0] or_ln117_908_fu_801_p2;
reg   [0:0] or_ln117_908_reg_1575;
wire   [3:0] select_ln117_967_fu_815_p3;
reg   [3:0] select_ln117_967_reg_1580;
wire   [0:0] and_ln104_196_fu_828_p2;
reg   [0:0] and_ln104_196_reg_1585;
wire   [0:0] and_ln102_956_fu_833_p2;
reg   [0:0] and_ln102_956_reg_1590;
reg   [0:0] and_ln102_956_reg_1590_pp0_iter5_reg;
wire   [0:0] and_ln104_197_fu_842_p2;
reg   [0:0] and_ln104_197_reg_1597;
reg   [0:0] and_ln104_197_reg_1597_pp0_iter5_reg;
reg   [0:0] and_ln104_197_reg_1597_pp0_iter6_reg;
wire   [0:0] and_ln102_962_fu_857_p2;
reg   [0:0] and_ln102_962_reg_1603;
wire   [0:0] or_ln117_913_fu_940_p2;
reg   [0:0] or_ln117_913_reg_1608;
wire   [4:0] select_ln117_973_fu_952_p3;
reg   [4:0] select_ln117_973_reg_1613;
wire   [0:0] or_ln117_915_fu_960_p2;
reg   [0:0] or_ln117_915_reg_1618;
wire   [0:0] or_ln117_917_fu_966_p2;
reg   [0:0] or_ln117_917_reg_1624;
reg   [0:0] or_ln117_917_reg_1624_pp0_iter5_reg;
wire   [0:0] or_ln117_919_fu_1042_p2;
reg   [0:0] or_ln117_919_reg_1632;
wire   [4:0] select_ln117_979_fu_1055_p3;
reg   [4:0] select_ln117_979_reg_1637;
wire   [0:0] or_ln117_923_fu_1117_p2;
reg   [0:0] or_ln117_923_reg_1642;
wire   [4:0] select_ln117_983_fu_1131_p3;
reg   [4:0] select_ln117_983_reg_1647;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_475_fu_506_p2;
wire   [0:0] xor_ln104_477_fu_520_p2;
wire   [0:0] xor_ln104_481_fu_535_p2;
wire   [0:0] and_ln102_981_fu_545_p2;
wire   [0:0] and_ln102_966_fu_550_p2;
wire   [0:0] xor_ln104_478_fu_571_p2;
wire   [0:0] xor_ln104_482_fu_581_p2;
wire   [0:0] and_ln102_982_fu_599_p2;
wire   [0:0] and_ln102_965_fu_591_p2;
wire   [0:0] xor_ln117_fu_609_p2;
wire   [1:0] zext_ln117_fu_615_p1;
wire   [1:0] select_ln117_fu_619_p3;
wire   [1:0] select_ln117_956_fu_626_p3;
wire   [0:0] and_ln102_967_fu_595_p2;
wire   [2:0] zext_ln117_106_fu_633_p1;
wire   [0:0] or_ln117_900_fu_637_p2;
wire   [2:0] select_ln117_957_fu_642_p3;
wire   [0:0] or_ln117_901_fu_649_p2;
wire   [0:0] and_ln102_968_fu_604_p2;
wire   [2:0] select_ln117_958_fu_653_p3;
wire   [0:0] or_ln117_902_fu_661_p2;
wire   [2:0] select_ln117_959_fu_667_p3;
wire   [2:0] select_ln117_960_fu_675_p3;
wire   [3:0] zext_ln117_107_fu_683_p1;
wire   [0:0] xor_ln104_476_fu_703_p2;
wire   [0:0] xor_ln104_483_fu_718_p2;
wire   [0:0] and_ln102_983_fu_736_p2;
wire   [0:0] and_ln102_960_fu_723_p2;
wire   [0:0] and_ln102_969_fu_732_p2;
wire   [0:0] or_ln117_903_fu_751_p2;
wire   [0:0] and_ln102_970_fu_741_p2;
wire   [3:0] select_ln117_962_fu_756_p3;
wire   [0:0] or_ln117_905_fu_763_p2;
wire   [3:0] select_ln117_963_fu_768_p3;
wire   [0:0] or_ln117_906_fu_775_p2;
wire   [0:0] and_ln102_971_fu_746_p2;
wire   [3:0] select_ln117_964_fu_779_p3;
wire   [0:0] or_ln117_907_fu_787_p2;
wire   [3:0] select_ln117_965_fu_793_p3;
wire   [3:0] select_ln117_966_fu_807_p3;
wire   [0:0] xor_ln104_479_fu_823_p2;
wire   [0:0] xor_ln104_480_fu_837_p2;
wire   [0:0] xor_ln104_484_fu_847_p2;
wire   [0:0] and_ln102_984_fu_862_p2;
wire   [0:0] xor_ln104_485_fu_852_p2;
wire   [0:0] and_ln102_985_fu_876_p2;
wire   [0:0] and_ln102_972_fu_867_p2;
wire   [0:0] or_ln117_909_fu_886_p2;
wire   [3:0] select_ln117_968_fu_891_p3;
wire   [0:0] and_ln102_973_fu_872_p2;
wire   [4:0] zext_ln117_108_fu_898_p1;
wire   [0:0] or_ln117_910_fu_902_p2;
wire   [4:0] select_ln117_969_fu_907_p3;
wire   [0:0] or_ln117_911_fu_914_p2;
wire   [0:0] and_ln102_974_fu_881_p2;
wire   [4:0] select_ln117_970_fu_918_p3;
wire   [0:0] or_ln117_912_fu_926_p2;
wire   [4:0] select_ln117_971_fu_932_p3;
wire   [4:0] select_ln117_972_fu_944_p3;
wire   [0:0] xor_ln104_486_fu_970_p2;
wire   [0:0] and_ln102_986_fu_983_p2;
wire   [0:0] and_ln102_963_fu_975_p2;
wire   [0:0] and_ln102_975_fu_979_p2;
wire   [0:0] or_ln117_914_fu_998_p2;
wire   [0:0] and_ln102_976_fu_988_p2;
wire   [4:0] select_ln117_974_fu_1003_p3;
wire   [0:0] or_ln117_916_fu_1010_p2;
wire   [4:0] select_ln117_975_fu_1015_p3;
wire   [0:0] and_ln102_977_fu_993_p2;
wire   [4:0] select_ln117_976_fu_1022_p3;
wire   [0:0] or_ln117_918_fu_1030_p2;
wire   [4:0] select_ln117_977_fu_1035_p3;
wire   [4:0] select_ln117_978_fu_1047_p3;
wire   [0:0] xor_ln104_487_fu_1063_p2;
wire   [0:0] and_ln102_987_fu_1072_p2;
wire   [0:0] and_ln102_964_fu_1068_p2;
wire   [0:0] and_ln102_978_fu_1077_p2;
wire   [0:0] or_ln117_920_fu_1087_p2;
wire   [0:0] or_ln117_921_fu_1092_p2;
wire   [0:0] and_ln102_979_fu_1082_p2;
wire   [4:0] select_ln117_980_fu_1096_p3;
wire   [0:0] or_ln117_922_fu_1103_p2;
wire   [4:0] select_ln117_981_fu_1109_p3;
wire   [4:0] select_ln117_982_fu_1123_p3;
wire   [0:0] xor_ln104_488_fu_1139_p2;
wire   [0:0] and_ln102_988_fu_1144_p2;
wire   [0:0] and_ln102_980_fu_1149_p2;
wire   [0:0] or_ln117_924_fu_1154_p2;
wire   [12:0] agg_result_fu_1166_p65;
wire   [4:0] agg_result_fu_1166_p66;
wire   [12:0] agg_result_fu_1166_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] agg_result_fu_1166_p1;
wire   [4:0] agg_result_fu_1166_p3;
wire   [4:0] agg_result_fu_1166_p5;
wire   [4:0] agg_result_fu_1166_p7;
wire   [4:0] agg_result_fu_1166_p9;
wire   [4:0] agg_result_fu_1166_p11;
wire   [4:0] agg_result_fu_1166_p13;
wire   [4:0] agg_result_fu_1166_p15;
wire   [4:0] agg_result_fu_1166_p17;
wire   [4:0] agg_result_fu_1166_p19;
wire   [4:0] agg_result_fu_1166_p21;
wire   [4:0] agg_result_fu_1166_p23;
wire   [4:0] agg_result_fu_1166_p25;
wire   [4:0] agg_result_fu_1166_p27;
wire   [4:0] agg_result_fu_1166_p29;
wire   [4:0] agg_result_fu_1166_p31;
wire  signed [4:0] agg_result_fu_1166_p33;
wire  signed [4:0] agg_result_fu_1166_p35;
wire  signed [4:0] agg_result_fu_1166_p37;
wire  signed [4:0] agg_result_fu_1166_p39;
wire  signed [4:0] agg_result_fu_1166_p41;
wire  signed [4:0] agg_result_fu_1166_p43;
wire  signed [4:0] agg_result_fu_1166_p45;
wire  signed [4:0] agg_result_fu_1166_p47;
wire  signed [4:0] agg_result_fu_1166_p49;
wire  signed [4:0] agg_result_fu_1166_p51;
wire  signed [4:0] agg_result_fu_1166_p53;
wire  signed [4:0] agg_result_fu_1166_p55;
wire  signed [4:0] agg_result_fu_1166_p57;
wire  signed [4:0] agg_result_fu_1166_p59;
wire  signed [4:0] agg_result_fu_1166_p61;
wire  signed [4:0] agg_result_fu_1166_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x14 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x14_U881(
    .din0(13'd15),
    .din1(13'd7732),
    .din2(13'd8084),
    .din3(13'd3),
    .din4(13'd8153),
    .din5(13'd579),
    .din6(13'd8109),
    .din7(13'd7245),
    .din8(13'd342),
    .din9(13'd102),
    .din10(13'd97),
    .din11(13'd8173),
    .din12(13'd8005),
    .din13(13'd8158),
    .din14(13'd267),
    .din15(13'd22),
    .din16(13'd8139),
    .din17(13'd286),
    .din18(13'd3398),
    .din19(13'd663),
    .din20(13'd8050),
    .din21(13'd935),
    .din22(13'd8176),
    .din23(13'd8036),
    .din24(13'd2250),
    .din25(13'd228),
    .din26(13'd43),
    .din27(13'd458),
    .din28(13'd7908),
    .din29(13'd8121),
    .din30(13'd7580),
    .din31(13'd52),
    .def(agg_result_fu_1166_p65),
    .sel(agg_result_fu_1166_p66),
    .dout(agg_result_fu_1166_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_952_reg_1551 <= and_ln102_952_fu_699_p2;
        and_ln102_953_reg_1488 <= and_ln102_953_fu_516_p2;
        and_ln102_954_reg_1523 <= and_ln102_954_fu_567_p2;
        and_ln102_955_reg_1563 <= and_ln102_955_fu_713_p2;
        and_ln102_956_reg_1590 <= and_ln102_956_fu_833_p2;
        and_ln102_956_reg_1590_pp0_iter5_reg <= and_ln102_956_reg_1590;
        and_ln102_957_reg_1500 <= and_ln102_957_fu_530_p2;
        and_ln102_958_reg_1506 <= and_ln102_958_fu_540_p2;
        and_ln102_959_reg_1535 <= and_ln102_959_fu_586_p2;
        and_ln102_961_reg_1569 <= and_ln102_961_fu_727_p2;
        and_ln102_962_reg_1603 <= and_ln102_962_fu_857_p2;
        and_ln102_reg_1472 <= and_ln102_fu_500_p2;
        and_ln102_reg_1472_pp0_iter1_reg <= and_ln102_reg_1472;
        and_ln102_reg_1472_pp0_iter2_reg <= and_ln102_reg_1472_pp0_iter1_reg;
        and_ln104_193_reg_1557 <= and_ln104_193_fu_708_p2;
        and_ln104_194_reg_1495 <= and_ln104_194_fu_525_p2;
        and_ln104_195_reg_1529 <= and_ln104_195_fu_576_p2;
        and_ln104_195_reg_1529_pp0_iter3_reg <= and_ln104_195_reg_1529;
        and_ln104_196_reg_1585 <= and_ln104_196_fu_828_p2;
        and_ln104_197_reg_1597 <= and_ln104_197_fu_842_p2;
        and_ln104_197_reg_1597_pp0_iter5_reg <= and_ln104_197_reg_1597;
        and_ln104_197_reg_1597_pp0_iter6_reg <= and_ln104_197_reg_1597_pp0_iter5_reg;
        and_ln104_reg_1482 <= and_ln104_fu_511_p2;
        icmp_ln86_1000_reg_1397 <= icmp_ln86_1000_fu_410_p2;
        icmp_ln86_1000_reg_1397_pp0_iter1_reg <= icmp_ln86_1000_reg_1397;
        icmp_ln86_1001_reg_1402 <= icmp_ln86_1001_fu_416_p2;
        icmp_ln86_1002_reg_1407 <= icmp_ln86_1002_fu_422_p2;
        icmp_ln86_1002_reg_1407_pp0_iter1_reg <= icmp_ln86_1002_reg_1407;
        icmp_ln86_1003_reg_1412 <= icmp_ln86_1003_fu_428_p2;
        icmp_ln86_1003_reg_1412_pp0_iter1_reg <= icmp_ln86_1003_reg_1412;
        icmp_ln86_1004_reg_1417 <= icmp_ln86_1004_fu_434_p2;
        icmp_ln86_1004_reg_1417_pp0_iter1_reg <= icmp_ln86_1004_reg_1417;
        icmp_ln86_1004_reg_1417_pp0_iter2_reg <= icmp_ln86_1004_reg_1417_pp0_iter1_reg;
        icmp_ln86_1005_reg_1422 <= icmp_ln86_1005_fu_440_p2;
        icmp_ln86_1005_reg_1422_pp0_iter1_reg <= icmp_ln86_1005_reg_1422;
        icmp_ln86_1005_reg_1422_pp0_iter2_reg <= icmp_ln86_1005_reg_1422_pp0_iter1_reg;
        icmp_ln86_1006_reg_1427 <= icmp_ln86_1006_fu_446_p2;
        icmp_ln86_1006_reg_1427_pp0_iter1_reg <= icmp_ln86_1006_reg_1427;
        icmp_ln86_1006_reg_1427_pp0_iter2_reg <= icmp_ln86_1006_reg_1427_pp0_iter1_reg;
        icmp_ln86_1006_reg_1427_pp0_iter3_reg <= icmp_ln86_1006_reg_1427_pp0_iter2_reg;
        icmp_ln86_1007_reg_1432 <= icmp_ln86_1007_fu_452_p2;
        icmp_ln86_1007_reg_1432_pp0_iter1_reg <= icmp_ln86_1007_reg_1432;
        icmp_ln86_1007_reg_1432_pp0_iter2_reg <= icmp_ln86_1007_reg_1432_pp0_iter1_reg;
        icmp_ln86_1007_reg_1432_pp0_iter3_reg <= icmp_ln86_1007_reg_1432_pp0_iter2_reg;
        icmp_ln86_1008_reg_1437 <= icmp_ln86_1008_fu_458_p2;
        icmp_ln86_1008_reg_1437_pp0_iter1_reg <= icmp_ln86_1008_reg_1437;
        icmp_ln86_1008_reg_1437_pp0_iter2_reg <= icmp_ln86_1008_reg_1437_pp0_iter1_reg;
        icmp_ln86_1008_reg_1437_pp0_iter3_reg <= icmp_ln86_1008_reg_1437_pp0_iter2_reg;
        icmp_ln86_1009_reg_1442 <= icmp_ln86_1009_fu_464_p2;
        icmp_ln86_1009_reg_1442_pp0_iter1_reg <= icmp_ln86_1009_reg_1442;
        icmp_ln86_1009_reg_1442_pp0_iter2_reg <= icmp_ln86_1009_reg_1442_pp0_iter1_reg;
        icmp_ln86_1009_reg_1442_pp0_iter3_reg <= icmp_ln86_1009_reg_1442_pp0_iter2_reg;
        icmp_ln86_1009_reg_1442_pp0_iter4_reg <= icmp_ln86_1009_reg_1442_pp0_iter3_reg;
        icmp_ln86_1010_reg_1447 <= icmp_ln86_1010_fu_470_p2;
        icmp_ln86_1010_reg_1447_pp0_iter1_reg <= icmp_ln86_1010_reg_1447;
        icmp_ln86_1010_reg_1447_pp0_iter2_reg <= icmp_ln86_1010_reg_1447_pp0_iter1_reg;
        icmp_ln86_1010_reg_1447_pp0_iter3_reg <= icmp_ln86_1010_reg_1447_pp0_iter2_reg;
        icmp_ln86_1010_reg_1447_pp0_iter4_reg <= icmp_ln86_1010_reg_1447_pp0_iter3_reg;
        icmp_ln86_1011_reg_1452 <= icmp_ln86_1011_fu_476_p2;
        icmp_ln86_1011_reg_1452_pp0_iter1_reg <= icmp_ln86_1011_reg_1452;
        icmp_ln86_1011_reg_1452_pp0_iter2_reg <= icmp_ln86_1011_reg_1452_pp0_iter1_reg;
        icmp_ln86_1011_reg_1452_pp0_iter3_reg <= icmp_ln86_1011_reg_1452_pp0_iter2_reg;
        icmp_ln86_1011_reg_1452_pp0_iter4_reg <= icmp_ln86_1011_reg_1452_pp0_iter3_reg;
        icmp_ln86_1012_reg_1457 <= icmp_ln86_1012_fu_482_p2;
        icmp_ln86_1012_reg_1457_pp0_iter1_reg <= icmp_ln86_1012_reg_1457;
        icmp_ln86_1012_reg_1457_pp0_iter2_reg <= icmp_ln86_1012_reg_1457_pp0_iter1_reg;
        icmp_ln86_1012_reg_1457_pp0_iter3_reg <= icmp_ln86_1012_reg_1457_pp0_iter2_reg;
        icmp_ln86_1012_reg_1457_pp0_iter4_reg <= icmp_ln86_1012_reg_1457_pp0_iter3_reg;
        icmp_ln86_1012_reg_1457_pp0_iter5_reg <= icmp_ln86_1012_reg_1457_pp0_iter4_reg;
        icmp_ln86_1013_reg_1462 <= icmp_ln86_1013_fu_488_p2;
        icmp_ln86_1013_reg_1462_pp0_iter1_reg <= icmp_ln86_1013_reg_1462;
        icmp_ln86_1013_reg_1462_pp0_iter2_reg <= icmp_ln86_1013_reg_1462_pp0_iter1_reg;
        icmp_ln86_1013_reg_1462_pp0_iter3_reg <= icmp_ln86_1013_reg_1462_pp0_iter2_reg;
        icmp_ln86_1013_reg_1462_pp0_iter4_reg <= icmp_ln86_1013_reg_1462_pp0_iter3_reg;
        icmp_ln86_1013_reg_1462_pp0_iter5_reg <= icmp_ln86_1013_reg_1462_pp0_iter4_reg;
        icmp_ln86_1014_reg_1467 <= icmp_ln86_1014_fu_494_p2;
        icmp_ln86_1014_reg_1467_pp0_iter1_reg <= icmp_ln86_1014_reg_1467;
        icmp_ln86_1014_reg_1467_pp0_iter2_reg <= icmp_ln86_1014_reg_1467_pp0_iter1_reg;
        icmp_ln86_1014_reg_1467_pp0_iter3_reg <= icmp_ln86_1014_reg_1467_pp0_iter2_reg;
        icmp_ln86_1014_reg_1467_pp0_iter4_reg <= icmp_ln86_1014_reg_1467_pp0_iter3_reg;
        icmp_ln86_1014_reg_1467_pp0_iter5_reg <= icmp_ln86_1014_reg_1467_pp0_iter4_reg;
        icmp_ln86_1014_reg_1467_pp0_iter6_reg <= icmp_ln86_1014_reg_1467_pp0_iter5_reg;
        icmp_ln86_986_reg_1313 <= icmp_ln86_986_fu_326_p2;
        icmp_ln86_987_reg_1318 <= icmp_ln86_987_fu_332_p2;
        icmp_ln86_987_reg_1318_pp0_iter1_reg <= icmp_ln86_987_reg_1318;
        icmp_ln86_987_reg_1318_pp0_iter2_reg <= icmp_ln86_987_reg_1318_pp0_iter1_reg;
        icmp_ln86_988_reg_1324 <= icmp_ln86_988_fu_338_p2;
        icmp_ln86_989_reg_1330 <= icmp_ln86_989_fu_344_p2;
        icmp_ln86_989_reg_1330_pp0_iter1_reg <= icmp_ln86_989_reg_1330;
        icmp_ln86_990_reg_1336 <= icmp_ln86_990_fu_350_p2;
        icmp_ln86_990_reg_1336_pp0_iter1_reg <= icmp_ln86_990_reg_1336;
        icmp_ln86_990_reg_1336_pp0_iter2_reg <= icmp_ln86_990_reg_1336_pp0_iter1_reg;
        icmp_ln86_990_reg_1336_pp0_iter3_reg <= icmp_ln86_990_reg_1336_pp0_iter2_reg;
        icmp_ln86_991_reg_1342 <= icmp_ln86_991_fu_356_p2;
        icmp_ln86_991_reg_1342_pp0_iter1_reg <= icmp_ln86_991_reg_1342;
        icmp_ln86_991_reg_1342_pp0_iter2_reg <= icmp_ln86_991_reg_1342_pp0_iter1_reg;
        icmp_ln86_991_reg_1342_pp0_iter3_reg <= icmp_ln86_991_reg_1342_pp0_iter2_reg;
        icmp_ln86_992_reg_1348 <= icmp_ln86_992_fu_362_p2;
        icmp_ln86_993_reg_1354 <= icmp_ln86_993_fu_368_p2;
        icmp_ln86_993_reg_1354_pp0_iter1_reg <= icmp_ln86_993_reg_1354;
        icmp_ln86_994_reg_1360 <= icmp_ln86_994_fu_374_p2;
        icmp_ln86_994_reg_1360_pp0_iter1_reg <= icmp_ln86_994_reg_1360;
        icmp_ln86_994_reg_1360_pp0_iter2_reg <= icmp_ln86_994_reg_1360_pp0_iter1_reg;
        icmp_ln86_995_reg_1366 <= icmp_ln86_995_fu_380_p2;
        icmp_ln86_995_reg_1366_pp0_iter1_reg <= icmp_ln86_995_reg_1366;
        icmp_ln86_995_reg_1366_pp0_iter2_reg <= icmp_ln86_995_reg_1366_pp0_iter1_reg;
        icmp_ln86_995_reg_1366_pp0_iter3_reg <= icmp_ln86_995_reg_1366_pp0_iter2_reg;
        icmp_ln86_996_reg_1372 <= icmp_ln86_996_fu_386_p2;
        icmp_ln86_996_reg_1372_pp0_iter1_reg <= icmp_ln86_996_reg_1372;
        icmp_ln86_996_reg_1372_pp0_iter2_reg <= icmp_ln86_996_reg_1372_pp0_iter1_reg;
        icmp_ln86_996_reg_1372_pp0_iter3_reg <= icmp_ln86_996_reg_1372_pp0_iter2_reg;
        icmp_ln86_997_reg_1378 <= icmp_ln86_997_fu_392_p2;
        icmp_ln86_997_reg_1378_pp0_iter1_reg <= icmp_ln86_997_reg_1378;
        icmp_ln86_997_reg_1378_pp0_iter2_reg <= icmp_ln86_997_reg_1378_pp0_iter1_reg;
        icmp_ln86_997_reg_1378_pp0_iter3_reg <= icmp_ln86_997_reg_1378_pp0_iter2_reg;
        icmp_ln86_997_reg_1378_pp0_iter4_reg <= icmp_ln86_997_reg_1378_pp0_iter3_reg;
        icmp_ln86_998_reg_1384 <= icmp_ln86_998_fu_398_p2;
        icmp_ln86_998_reg_1384_pp0_iter1_reg <= icmp_ln86_998_reg_1384;
        icmp_ln86_998_reg_1384_pp0_iter2_reg <= icmp_ln86_998_reg_1384_pp0_iter1_reg;
        icmp_ln86_998_reg_1384_pp0_iter3_reg <= icmp_ln86_998_reg_1384_pp0_iter2_reg;
        icmp_ln86_998_reg_1384_pp0_iter4_reg <= icmp_ln86_998_reg_1384_pp0_iter3_reg;
        icmp_ln86_998_reg_1384_pp0_iter5_reg <= icmp_ln86_998_reg_1384_pp0_iter4_reg;
        icmp_ln86_999_reg_1390 <= icmp_ln86_999_fu_404_p2;
        icmp_ln86_999_reg_1390_pp0_iter1_reg <= icmp_ln86_999_reg_1390;
        icmp_ln86_999_reg_1390_pp0_iter2_reg <= icmp_ln86_999_reg_1390_pp0_iter1_reg;
        icmp_ln86_999_reg_1390_pp0_iter3_reg <= icmp_ln86_999_reg_1390_pp0_iter2_reg;
        icmp_ln86_999_reg_1390_pp0_iter4_reg <= icmp_ln86_999_reg_1390_pp0_iter3_reg;
        icmp_ln86_999_reg_1390_pp0_iter5_reg <= icmp_ln86_999_reg_1390_pp0_iter4_reg;
        icmp_ln86_999_reg_1390_pp0_iter6_reg <= icmp_ln86_999_reg_1390_pp0_iter5_reg;
        icmp_ln86_reg_1302 <= icmp_ln86_fu_320_p2;
        icmp_ln86_reg_1302_pp0_iter1_reg <= icmp_ln86_reg_1302;
        icmp_ln86_reg_1302_pp0_iter2_reg <= icmp_ln86_reg_1302_pp0_iter1_reg;
        icmp_ln86_reg_1302_pp0_iter3_reg <= icmp_ln86_reg_1302_pp0_iter2_reg;
        or_ln117_904_reg_1545 <= or_ln117_904_fu_694_p2;
        or_ln117_908_reg_1575 <= or_ln117_908_fu_801_p2;
        or_ln117_913_reg_1608 <= or_ln117_913_fu_940_p2;
        or_ln117_915_reg_1618 <= or_ln117_915_fu_960_p2;
        or_ln117_917_reg_1624 <= or_ln117_917_fu_966_p2;
        or_ln117_917_reg_1624_pp0_iter5_reg <= or_ln117_917_reg_1624;
        or_ln117_919_reg_1632 <= or_ln117_919_fu_1042_p2;
        or_ln117_923_reg_1642 <= or_ln117_923_fu_1117_p2;
        or_ln117_reg_1512 <= or_ln117_fu_556_p2;
        select_ln117_961_reg_1540 <= select_ln117_961_fu_687_p3;
        select_ln117_967_reg_1580 <= select_ln117_967_fu_815_p3;
        select_ln117_973_reg_1613 <= select_ln117_973_fu_952_p3;
        select_ln117_979_reg_1637 <= select_ln117_979_fu_1055_p3;
        select_ln117_983_reg_1647 <= select_ln117_983_fu_1131_p3;
        xor_ln104_reg_1517 <= xor_ln104_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1166_p65 = 'bx;

assign agg_result_fu_1166_p66 = ((or_ln117_924_fu_1154_p2[0:0] == 1'b1) ? select_ln117_983_reg_1647 : 5'd31);

assign and_ln102_952_fu_699_p2 = (xor_ln104_reg_1517 & icmp_ln86_987_reg_1318_pp0_iter2_reg);

assign and_ln102_953_fu_516_p2 = (icmp_ln86_988_reg_1324 & and_ln102_reg_1472);

assign and_ln102_954_fu_567_p2 = (icmp_ln86_989_reg_1330_pp0_iter1_reg & and_ln104_reg_1482);

assign and_ln102_955_fu_713_p2 = (icmp_ln86_990_reg_1336_pp0_iter2_reg & and_ln102_952_fu_699_p2);

assign and_ln102_956_fu_833_p2 = (icmp_ln86_991_reg_1342_pp0_iter3_reg & and_ln104_193_reg_1557);

assign and_ln102_957_fu_530_p2 = (icmp_ln86_992_reg_1348 & and_ln102_953_fu_516_p2);

assign and_ln102_958_fu_540_p2 = (icmp_ln86_993_reg_1354 & and_ln104_194_fu_525_p2);

assign and_ln102_959_fu_586_p2 = (icmp_ln86_994_reg_1360_pp0_iter1_reg & and_ln102_954_fu_567_p2);

assign and_ln102_960_fu_723_p2 = (icmp_ln86_995_reg_1366_pp0_iter2_reg & and_ln104_195_reg_1529);

assign and_ln102_961_fu_727_p2 = (icmp_ln86_996_reg_1372_pp0_iter2_reg & and_ln102_955_fu_713_p2);

assign and_ln102_962_fu_857_p2 = (icmp_ln86_997_reg_1378_pp0_iter3_reg & and_ln104_196_fu_828_p2);

assign and_ln102_963_fu_975_p2 = (icmp_ln86_998_reg_1384_pp0_iter4_reg & and_ln102_956_reg_1590);

assign and_ln102_964_fu_1068_p2 = (icmp_ln86_999_reg_1390_pp0_iter5_reg & and_ln104_197_reg_1597_pp0_iter5_reg);

assign and_ln102_965_fu_591_p2 = (icmp_ln86_1000_reg_1397_pp0_iter1_reg & and_ln102_957_reg_1500);

assign and_ln102_966_fu_550_p2 = (and_ln102_981_fu_545_p2 & and_ln102_953_fu_516_p2);

assign and_ln102_967_fu_595_p2 = (icmp_ln86_1002_reg_1407_pp0_iter1_reg & and_ln102_958_reg_1506);

assign and_ln102_968_fu_604_p2 = (and_ln104_194_reg_1495 & and_ln102_982_fu_599_p2);

assign and_ln102_969_fu_732_p2 = (icmp_ln86_1004_reg_1417_pp0_iter2_reg & and_ln102_959_reg_1535);

assign and_ln102_970_fu_741_p2 = (and_ln102_983_fu_736_p2 & and_ln102_954_reg_1523);

assign and_ln102_971_fu_746_p2 = (icmp_ln86_999_reg_1390_pp0_iter2_reg & and_ln102_960_fu_723_p2);

assign and_ln102_972_fu_867_p2 = (and_ln104_195_reg_1529_pp0_iter3_reg & and_ln102_984_fu_862_p2);

assign and_ln102_973_fu_872_p2 = (icmp_ln86_1007_reg_1432_pp0_iter3_reg & and_ln102_961_reg_1569);

assign and_ln102_974_fu_881_p2 = (and_ln102_985_fu_876_p2 & and_ln102_955_reg_1563);

assign and_ln102_975_fu_979_p2 = (icmp_ln86_1009_reg_1442_pp0_iter4_reg & and_ln102_962_reg_1603);

assign and_ln102_976_fu_988_p2 = (and_ln104_196_reg_1585 & and_ln102_986_fu_983_p2);

assign and_ln102_977_fu_993_p2 = (icmp_ln86_1011_reg_1452_pp0_iter4_reg & and_ln102_963_fu_975_p2);

assign and_ln102_978_fu_1077_p2 = (and_ln102_987_fu_1072_p2 & and_ln102_956_reg_1590_pp0_iter5_reg);

assign and_ln102_979_fu_1082_p2 = (icmp_ln86_1013_reg_1462_pp0_iter5_reg & and_ln102_964_fu_1068_p2);

assign and_ln102_980_fu_1149_p2 = (and_ln104_197_reg_1597_pp0_iter6_reg & and_ln102_988_fu_1144_p2);

assign and_ln102_981_fu_545_p2 = (xor_ln104_481_fu_535_p2 & icmp_ln86_1001_reg_1402);

assign and_ln102_982_fu_599_p2 = (xor_ln104_482_fu_581_p2 & icmp_ln86_1003_reg_1412_pp0_iter1_reg);

assign and_ln102_983_fu_736_p2 = (xor_ln104_483_fu_718_p2 & icmp_ln86_1005_reg_1422_pp0_iter2_reg);

assign and_ln102_984_fu_862_p2 = (xor_ln104_484_fu_847_p2 & icmp_ln86_1006_reg_1427_pp0_iter3_reg);

assign and_ln102_985_fu_876_p2 = (xor_ln104_485_fu_852_p2 & icmp_ln86_1008_reg_1437_pp0_iter3_reg);

assign and_ln102_986_fu_983_p2 = (xor_ln104_486_fu_970_p2 & icmp_ln86_1010_reg_1447_pp0_iter4_reg);

assign and_ln102_987_fu_1072_p2 = (xor_ln104_487_fu_1063_p2 & icmp_ln86_1012_reg_1457_pp0_iter5_reg);

assign and_ln102_988_fu_1144_p2 = (xor_ln104_488_fu_1139_p2 & icmp_ln86_1014_reg_1467_pp0_iter6_reg);

assign and_ln102_fu_500_p2 = (icmp_ln86_fu_320_p2 & icmp_ln86_986_fu_326_p2);

assign and_ln104_193_fu_708_p2 = (xor_ln104_reg_1517 & xor_ln104_476_fu_703_p2);

assign and_ln104_194_fu_525_p2 = (xor_ln104_477_fu_520_p2 & and_ln102_reg_1472);

assign and_ln104_195_fu_576_p2 = (xor_ln104_478_fu_571_p2 & and_ln104_reg_1482);

assign and_ln104_196_fu_828_p2 = (xor_ln104_479_fu_823_p2 & and_ln102_952_reg_1551);

assign and_ln104_197_fu_842_p2 = (xor_ln104_480_fu_837_p2 & and_ln104_193_reg_1557);

assign and_ln104_fu_511_p2 = (xor_ln104_475_fu_506_p2 & icmp_ln86_reg_1302);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1166_p67;

assign icmp_ln86_1000_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd1706)) ? 1'b1 : 1'b0);

assign icmp_ln86_1001_fu_416_p2 = (($signed(p_read4_int_reg) < $signed(18'd1491)) ? 1'b1 : 1'b0);

assign icmp_ln86_1002_fu_422_p2 = (($signed(p_read3_int_reg) < $signed(18'd261416)) ? 1'b1 : 1'b0);

assign icmp_ln86_1003_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd2474)) ? 1'b1 : 1'b0);

assign icmp_ln86_1004_fu_434_p2 = (($signed(p_read9_int_reg) < $signed(18'd261819)) ? 1'b1 : 1'b0);

assign icmp_ln86_1005_fu_440_p2 = (($signed(p_read10_int_reg) < $signed(18'd261571)) ? 1'b1 : 1'b0);

assign icmp_ln86_1006_fu_446_p2 = (($signed(p_read9_int_reg) < $signed(18'd404)) ? 1'b1 : 1'b0);

assign icmp_ln86_1007_fu_452_p2 = (($signed(p_read4_int_reg) < $signed(18'd261287)) ? 1'b1 : 1'b0);

assign icmp_ln86_1008_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd767)) ? 1'b1 : 1'b0);

assign icmp_ln86_1009_fu_464_p2 = (($signed(p_read5_int_reg) < $signed(18'd6340)) ? 1'b1 : 1'b0);

assign icmp_ln86_1010_fu_470_p2 = (($signed(p_read2_int_reg) < $signed(18'd965)) ? 1'b1 : 1'b0);

assign icmp_ln86_1011_fu_476_p2 = (($signed(p_read5_int_reg) < $signed(18'd261506)) ? 1'b1 : 1'b0);

assign icmp_ln86_1012_fu_482_p2 = (($signed(p_read7_int_reg) < $signed(18'd122)) ? 1'b1 : 1'b0);

assign icmp_ln86_1013_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd1361)) ? 1'b1 : 1'b0);

assign icmp_ln86_1014_fu_494_p2 = (($signed(p_read1_int_reg) < $signed(18'd259427)) ? 1'b1 : 1'b0);

assign icmp_ln86_986_fu_326_p2 = (($signed(p_read7_int_reg) < $signed(18'd460)) ? 1'b1 : 1'b0);

assign icmp_ln86_987_fu_332_p2 = (($signed(p_read8_int_reg) < $signed(18'd1893)) ? 1'b1 : 1'b0);

assign icmp_ln86_988_fu_338_p2 = (($signed(p_read6_int_reg) < $signed(18'd543)) ? 1'b1 : 1'b0);

assign icmp_ln86_989_fu_344_p2 = (($signed(p_read6_int_reg) < $signed(18'd1772)) ? 1'b1 : 1'b0);

assign icmp_ln86_990_fu_350_p2 = (($signed(p_read10_int_reg) < $signed(18'd260990)) ? 1'b1 : 1'b0);

assign icmp_ln86_991_fu_356_p2 = (($signed(p_read7_int_reg) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_992_fu_362_p2 = (($signed(p_read10_int_reg) < $signed(18'd1147)) ? 1'b1 : 1'b0);

assign icmp_ln86_993_fu_368_p2 = (($signed(p_read10_int_reg) < $signed(18'd261554)) ? 1'b1 : 1'b0);

assign icmp_ln86_994_fu_374_p2 = (($signed(p_read9_int_reg) < $signed(18'd830)) ? 1'b1 : 1'b0);

assign icmp_ln86_995_fu_380_p2 = (($signed(p_read5_int_reg) < $signed(18'd1244)) ? 1'b1 : 1'b0);

assign icmp_ln86_996_fu_386_p2 = (($signed(p_read4_int_reg) < $signed(18'd261292)) ? 1'b1 : 1'b0);

assign icmp_ln86_997_fu_392_p2 = (($signed(p_read11_int_reg) < $signed(18'd1635)) ? 1'b1 : 1'b0);

assign icmp_ln86_998_fu_398_p2 = (($signed(p_read2_int_reg) < $signed(18'd261876)) ? 1'b1 : 1'b0);

assign icmp_ln86_999_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read9_int_reg) < $signed(18'd1183)) ? 1'b1 : 1'b0);

assign or_ln117_900_fu_637_p2 = (and_ln102_967_fu_595_p2 | and_ln102_953_reg_1488);

assign or_ln117_901_fu_649_p2 = (and_ln102_958_reg_1506 | and_ln102_953_reg_1488);

assign or_ln117_902_fu_661_p2 = (or_ln117_901_fu_649_p2 | and_ln102_968_fu_604_p2);

assign or_ln117_903_fu_751_p2 = (and_ln102_reg_1472_pp0_iter2_reg | and_ln102_969_fu_732_p2);

assign or_ln117_904_fu_694_p2 = (and_ln102_reg_1472_pp0_iter1_reg | and_ln102_959_fu_586_p2);

assign or_ln117_905_fu_763_p2 = (or_ln117_904_reg_1545 | and_ln102_970_fu_741_p2);

assign or_ln117_906_fu_775_p2 = (and_ln102_reg_1472_pp0_iter2_reg | and_ln102_954_reg_1523);

assign or_ln117_907_fu_787_p2 = (or_ln117_906_fu_775_p2 | and_ln102_971_fu_746_p2);

assign or_ln117_908_fu_801_p2 = (or_ln117_906_fu_775_p2 | and_ln102_960_fu_723_p2);

assign or_ln117_909_fu_886_p2 = (or_ln117_908_reg_1575 | and_ln102_972_fu_867_p2);

assign or_ln117_910_fu_902_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_973_fu_872_p2);

assign or_ln117_911_fu_914_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_961_reg_1569);

assign or_ln117_912_fu_926_p2 = (or_ln117_911_fu_914_p2 | and_ln102_974_fu_881_p2);

assign or_ln117_913_fu_940_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_955_reg_1563);

assign or_ln117_914_fu_998_p2 = (or_ln117_913_reg_1608 | and_ln102_975_fu_979_p2);

assign or_ln117_915_fu_960_p2 = (or_ln117_913_fu_940_p2 | and_ln102_962_fu_857_p2);

assign or_ln117_916_fu_1010_p2 = (or_ln117_915_reg_1618 | and_ln102_976_fu_988_p2);

assign or_ln117_917_fu_966_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_952_reg_1551);

assign or_ln117_918_fu_1030_p2 = (or_ln117_917_reg_1624 | and_ln102_977_fu_993_p2);

assign or_ln117_919_fu_1042_p2 = (or_ln117_917_reg_1624 | and_ln102_963_fu_975_p2);

assign or_ln117_920_fu_1087_p2 = (or_ln117_919_reg_1632 | and_ln102_978_fu_1077_p2);

assign or_ln117_921_fu_1092_p2 = (or_ln117_917_reg_1624_pp0_iter5_reg | and_ln102_956_reg_1590_pp0_iter5_reg);

assign or_ln117_922_fu_1103_p2 = (or_ln117_921_fu_1092_p2 | and_ln102_979_fu_1082_p2);

assign or_ln117_923_fu_1117_p2 = (or_ln117_921_fu_1092_p2 | and_ln102_964_fu_1068_p2);

assign or_ln117_924_fu_1154_p2 = (or_ln117_923_reg_1642 | and_ln102_980_fu_1149_p2);

assign or_ln117_fu_556_p2 = (and_ln102_966_fu_550_p2 | and_ln102_957_fu_530_p2);

assign select_ln117_956_fu_626_p3 = ((or_ln117_reg_1512[0:0] == 1'b1) ? select_ln117_fu_619_p3 : 2'd3);

assign select_ln117_957_fu_642_p3 = ((and_ln102_953_reg_1488[0:0] == 1'b1) ? zext_ln117_106_fu_633_p1 : 3'd4);

assign select_ln117_958_fu_653_p3 = ((or_ln117_900_fu_637_p2[0:0] == 1'b1) ? select_ln117_957_fu_642_p3 : 3'd5);

assign select_ln117_959_fu_667_p3 = ((or_ln117_901_fu_649_p2[0:0] == 1'b1) ? select_ln117_958_fu_653_p3 : 3'd6);

assign select_ln117_960_fu_675_p3 = ((or_ln117_902_fu_661_p2[0:0] == 1'b1) ? select_ln117_959_fu_667_p3 : 3'd7);

assign select_ln117_961_fu_687_p3 = ((and_ln102_reg_1472_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_107_fu_683_p1 : 4'd8);

assign select_ln117_962_fu_756_p3 = ((or_ln117_903_fu_751_p2[0:0] == 1'b1) ? select_ln117_961_reg_1540 : 4'd9);

assign select_ln117_963_fu_768_p3 = ((or_ln117_904_reg_1545[0:0] == 1'b1) ? select_ln117_962_fu_756_p3 : 4'd10);

assign select_ln117_964_fu_779_p3 = ((or_ln117_905_fu_763_p2[0:0] == 1'b1) ? select_ln117_963_fu_768_p3 : 4'd11);

assign select_ln117_965_fu_793_p3 = ((or_ln117_906_fu_775_p2[0:0] == 1'b1) ? select_ln117_964_fu_779_p3 : 4'd12);

assign select_ln117_966_fu_807_p3 = ((or_ln117_907_fu_787_p2[0:0] == 1'b1) ? select_ln117_965_fu_793_p3 : 4'd13);

assign select_ln117_967_fu_815_p3 = ((or_ln117_908_fu_801_p2[0:0] == 1'b1) ? select_ln117_966_fu_807_p3 : 4'd14);

assign select_ln117_968_fu_891_p3 = ((or_ln117_909_fu_886_p2[0:0] == 1'b1) ? select_ln117_967_reg_1580 : 4'd15);

assign select_ln117_969_fu_907_p3 = ((icmp_ln86_reg_1302_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_108_fu_898_p1 : 5'd16);

assign select_ln117_970_fu_918_p3 = ((or_ln117_910_fu_902_p2[0:0] == 1'b1) ? select_ln117_969_fu_907_p3 : 5'd17);

assign select_ln117_971_fu_932_p3 = ((or_ln117_911_fu_914_p2[0:0] == 1'b1) ? select_ln117_970_fu_918_p3 : 5'd18);

assign select_ln117_972_fu_944_p3 = ((or_ln117_912_fu_926_p2[0:0] == 1'b1) ? select_ln117_971_fu_932_p3 : 5'd19);

assign select_ln117_973_fu_952_p3 = ((or_ln117_913_fu_940_p2[0:0] == 1'b1) ? select_ln117_972_fu_944_p3 : 5'd20);

assign select_ln117_974_fu_1003_p3 = ((or_ln117_914_fu_998_p2[0:0] == 1'b1) ? select_ln117_973_reg_1613 : 5'd21);

assign select_ln117_975_fu_1015_p3 = ((or_ln117_915_reg_1618[0:0] == 1'b1) ? select_ln117_974_fu_1003_p3 : 5'd22);

assign select_ln117_976_fu_1022_p3 = ((or_ln117_916_fu_1010_p2[0:0] == 1'b1) ? select_ln117_975_fu_1015_p3 : 5'd23);

assign select_ln117_977_fu_1035_p3 = ((or_ln117_917_reg_1624[0:0] == 1'b1) ? select_ln117_976_fu_1022_p3 : 5'd24);

assign select_ln117_978_fu_1047_p3 = ((or_ln117_918_fu_1030_p2[0:0] == 1'b1) ? select_ln117_977_fu_1035_p3 : 5'd25);

assign select_ln117_979_fu_1055_p3 = ((or_ln117_919_fu_1042_p2[0:0] == 1'b1) ? select_ln117_978_fu_1047_p3 : 5'd26);

assign select_ln117_980_fu_1096_p3 = ((or_ln117_920_fu_1087_p2[0:0] == 1'b1) ? select_ln117_979_reg_1637 : 5'd27);

assign select_ln117_981_fu_1109_p3 = ((or_ln117_921_fu_1092_p2[0:0] == 1'b1) ? select_ln117_980_fu_1096_p3 : 5'd28);

assign select_ln117_982_fu_1123_p3 = ((or_ln117_922_fu_1103_p2[0:0] == 1'b1) ? select_ln117_981_fu_1109_p3 : 5'd29);

assign select_ln117_983_fu_1131_p3 = ((or_ln117_923_fu_1117_p2[0:0] == 1'b1) ? select_ln117_982_fu_1123_p3 : 5'd30);

assign select_ln117_fu_619_p3 = ((and_ln102_957_reg_1500[0:0] == 1'b1) ? zext_ln117_fu_615_p1 : 2'd2);

assign xor_ln104_475_fu_506_p2 = (icmp_ln86_986_reg_1313 ^ 1'd1);

assign xor_ln104_476_fu_703_p2 = (icmp_ln86_987_reg_1318_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_477_fu_520_p2 = (icmp_ln86_988_reg_1324 ^ 1'd1);

assign xor_ln104_478_fu_571_p2 = (icmp_ln86_989_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_479_fu_823_p2 = (icmp_ln86_990_reg_1336_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_480_fu_837_p2 = (icmp_ln86_991_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_481_fu_535_p2 = (icmp_ln86_992_reg_1348 ^ 1'd1);

assign xor_ln104_482_fu_581_p2 = (icmp_ln86_993_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_483_fu_718_p2 = (icmp_ln86_994_reg_1360_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_484_fu_847_p2 = (icmp_ln86_995_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_485_fu_852_p2 = (icmp_ln86_996_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_486_fu_970_p2 = (icmp_ln86_997_reg_1378_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_487_fu_1063_p2 = (icmp_ln86_998_reg_1384_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_488_fu_1139_p2 = (icmp_ln86_999_reg_1390_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_562_p2 = (icmp_ln86_reg_1302_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_609_p2 = (1'd1 ^ and_ln102_965_fu_591_p2);

assign zext_ln117_106_fu_633_p1 = select_ln117_956_fu_626_p3;

assign zext_ln117_107_fu_683_p1 = select_ln117_960_fu_675_p3;

assign zext_ln117_108_fu_898_p1 = select_ln117_968_fu_891_p3;

assign zext_ln117_fu_615_p1 = xor_ln117_fu_609_p2;

endmodule //conifer_jettag_accelerator_decision_function_35
