Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,445
design__inferred_latch__count,0
design__instance__count,13306
design__instance__area,121620
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,122
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,3
power__internal__total,0.004566106479614973
power__switching__total,0.002031154464930296
power__leakage__total,1.1308868863579846E-7
power__total,0.006597374100238085
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3930282321951586
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.38705534317605284
timing__hold__ws__corner:nom_tt_025C_1v80,0.10383316722546043
timing__setup__ws__corner:nom_tt_025C_1v80,6.112677648178973
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313055
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.112678
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1765
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,51
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6137492909838008
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.604221467739305
timing__hold__ws__corner:nom_ss_100C_1v60,0.5795046828653392
timing__setup__ws__corner:nom_ss_100C_1v60,-6.366484408749046
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-173.66983720466263
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.366484408749046
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.804977
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,47
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.366485
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,47
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29173864150220286
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.287097853616868
timing__hold__ws__corner:nom_ff_n40C_1v95,0.012149115390922305
timing__setup__ws__corner:nom_ff_n40C_1v95,11.159442574767139
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.150130
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,11.159443
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2071
design__max_fanout_violation__count,0
design__max_cap_violation__count,54
clock__skew__worst_hold,-0.28367398122324156
clock__skew__worst_setup,0.27967218221780155
timing__hold__ws,-0.043211269119290026
timing__setup__ws,-7.149676608677126
timing__hold__tns,-0.08600043143267957
timing__setup__tns,-207.8446700244993
timing__hold__wns,-0.043211269119290026
timing__setup__wns,-7.149676608677126
timing__hold_vio__count,3
timing__hold_r2r__ws,0.139849
timing__hold_r2r_vio__count,0
timing__setup_vio__count,141
timing__setup_r2r__ws,-7.149677
timing__setup_r2r_vio__count,141
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,0.92 2.72 681.72 223.04
design__io,45
design__die__area,154113
design__core__area,149994
design__instance__count__stdcell,13306
design__instance__area__stdcell,121620
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.810836
design__instance__utilization__stdcell,0.810836
design__instance__count__class:buffer,3
design__instance__count__class:inverter,175
design__instance__count__class:sequential_cell,1656
design__instance__count__class:multi_input_combinational_cell,8817
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6420
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,345644
design__violations,0
design__instance__count__class:timing_repair_buffer,224
design__instance__count__class:clock_buffer,102
design__instance__count__class:clock_inverter,28
design__instance__count__setup_buffer,81
design__instance__count__hold_buffer,28
antenna__violating__nets,22
antenna__violating__pins,29
route__antenna_violation__count,22
antenna_diodes_count,143
design__instance__count__class:antenna_cell,143
route__net,10977
route__net__special,2
route__drc_errors__iter:1,17085
route__wirelength__iter:1,508190
route__drc_errors__iter:2,12010
route__wirelength__iter:2,503188
route__drc_errors__iter:3,11040
route__wirelength__iter:3,502239
route__drc_errors__iter:4,4512
route__wirelength__iter:4,501207
route__drc_errors__iter:5,2150
route__wirelength__iter:5,500837
route__drc_errors__iter:6,1353
route__wirelength__iter:6,500591
route__drc_errors__iter:7,1003
route__wirelength__iter:7,500496
route__drc_errors__iter:8,758
route__wirelength__iter:8,500471
route__drc_errors__iter:9,602
route__wirelength__iter:9,500421
route__drc_errors__iter:10,429
route__wirelength__iter:10,500313
route__drc_errors__iter:11,233
route__wirelength__iter:11,500450
route__drc_errors__iter:12,110
route__wirelength__iter:12,500478
route__drc_errors__iter:13,71
route__wirelength__iter:13,500484
route__drc_errors__iter:14,63
route__wirelength__iter:14,500415
route__drc_errors__iter:15,39
route__wirelength__iter:15,500404
route__drc_errors__iter:16,24
route__wirelength__iter:16,500386
route__drc_errors__iter:17,24
route__wirelength__iter:17,500386
route__drc_errors__iter:18,24
route__wirelength__iter:18,500386
route__drc_errors__iter:19,24
route__wirelength__iter:19,500386
route__drc_errors__iter:20,24
route__wirelength__iter:20,500386
route__drc_errors__iter:21,24
route__wirelength__iter:21,500386
route__drc_errors__iter:22,24
route__wirelength__iter:22,500386
route__drc_errors__iter:23,20
route__wirelength__iter:23,500416
route__drc_errors__iter:24,20
route__wirelength__iter:24,500416
route__drc_errors__iter:25,12
route__wirelength__iter:25,500424
route__drc_errors__iter:26,12
route__wirelength__iter:26,500424
route__drc_errors__iter:27,12
route__wirelength__iter:27,500424
route__drc_errors__iter:28,12
route__wirelength__iter:28,500425
route__drc_errors__iter:29,12
route__wirelength__iter:29,500425
route__drc_errors__iter:30,11
route__wirelength__iter:30,500426
route__drc_errors__iter:31,11
route__wirelength__iter:31,500426
route__drc_errors__iter:32,11
route__wirelength__iter:32,500426
route__drc_errors__iter:33,11
route__wirelength__iter:33,500426
route__drc_errors__iter:34,11
route__wirelength__iter:34,500426
route__drc_errors__iter:35,11
route__wirelength__iter:35,500426
route__drc_errors__iter:36,11
route__wirelength__iter:36,500426
route__drc_errors__iter:37,11
route__wirelength__iter:37,500426
route__drc_errors__iter:38,11
route__wirelength__iter:38,500426
route__drc_errors__iter:39,11
route__wirelength__iter:39,500426
route__drc_errors__iter:40,11
route__wirelength__iter:40,500426
route__drc_errors__iter:41,11
route__wirelength__iter:41,500426
route__drc_errors__iter:42,11
route__wirelength__iter:42,500426
route__drc_errors__iter:43,4
route__wirelength__iter:43,500502
route__drc_errors__iter:44,4
route__wirelength__iter:44,500502
route__drc_errors__iter:45,4
route__wirelength__iter:45,500502
route__drc_errors__iter:46,0
route__wirelength__iter:46,500542
route__drc_errors,0
route__wirelength,500542
route__vias,109526
route__vias__singlecut,109526
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,2335.27
timing__unannotated_net__count__corner:nom_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3787606446798833
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3736308590495225
timing__hold__ws__corner:min_tt_025C_1v80,0.15962809303980072
timing__setup__ws__corner:min_tt_025C_1v80,6.553875849750849
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.324305
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.553876
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1666
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,48
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5879754072270414
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5799612620971292
timing__hold__ws__corner:min_ss_100C_1v60,0.6566203322475722
timing__setup__ws__corner:min_ss_100C_1v60,-5.526718794599742
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-138.9884868758867
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.526718794599742
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.818833
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,43
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.526719
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,43
timing__unannotated_net__count__corner:min_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28367398122324156
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27967218221780155
timing__hold__ws__corner:min_ff_n40C_1v95,0.05130052083894227
timing__setup__ws__corner:min_ff_n40C_1v95,11.430513747947614
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.157876
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,11.430513
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,512
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,11
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.40870130658820797
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.40078197450728026
timing__hold__ws__corner:max_tt_025C_1v80,0.029479919340074535
timing__setup__ws__corner:max_tt_025C_1v80,5.706363543205829
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.299685
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.706364
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2071
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,54
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.641760107664991
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6293711285828147
timing__hold__ws__corner:max_ss_100C_1v60,0.46210370171681564
timing__setup__ws__corner:max_ss_100C_1v60,-7.149676608677126
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-207.8446700244993
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.149676608677126
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.788140
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,51
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-7.149677
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,51
timing__unannotated_net__count__corner:max_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3025764724416547
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2964193974175546
timing__hold__ws__corner:max_ff_n40C_1v95,-0.043211269119290026
timing__setup__ws__corner:max_ff_n40C_1v95,10.906332146097805
timing__hold__tns__corner:max_ff_n40C_1v95,-0.08600043143267957
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,-0.043211269119290026
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,3
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.139849
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,10.906332
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,67
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000114258
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000126375
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000237473
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000126375
design_powergrid__voltage__worst,0.000126375
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000126375
design_powergrid__drop__worst__net:VPWR,0.000114258
design_powergrid__voltage__worst__net:VGND,0.000126375
design_powergrid__drop__worst__net:VGND,0.000126375
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000024000000000000000608020578329870886591379530727863311767578125
ir__drop__worst,0.0001140000000000000062762295360840880675823427736759185791015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
