|loop32i
clock => clock.IN4
n_reset => n_reset.IN2
n_button_in => n_button_in.IN1
n_button_out => n_button_out.IN1
switchSide => switchSide.IN1
switchUnsigned => switchUnsigned.IN1
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
switches[8] => switches[8].IN1
switches[9] => switches[9].IN1
switches[10] => switches[10].IN1
switches[11] => switches[11].IN1
switches[12] => switches[12].IN1
switches[13] => switches[13].IN1
switches[14] => switches[14].IN1
switches[15] => switches[15].IN1
HEX0[0] << cpu:cpu_core.port8
HEX0[1] << cpu:cpu_core.port8
HEX0[2] << cpu:cpu_core.port8
HEX0[3] << cpu:cpu_core.port8
HEX0[4] << cpu:cpu_core.port8
HEX0[5] << cpu:cpu_core.port8
HEX0[6] << cpu:cpu_core.port8
HEX1[0] << cpu:cpu_core.port9
HEX1[1] << cpu:cpu_core.port9
HEX1[2] << cpu:cpu_core.port9
HEX1[3] << cpu:cpu_core.port9
HEX1[4] << cpu:cpu_core.port9
HEX1[5] << cpu:cpu_core.port9
HEX1[6] << cpu:cpu_core.port9
HEX2[0] << cpu:cpu_core.port10
HEX2[1] << cpu:cpu_core.port10
HEX2[2] << cpu:cpu_core.port10
HEX2[3] << cpu:cpu_core.port10
HEX2[4] << cpu:cpu_core.port10
HEX2[5] << cpu:cpu_core.port10
HEX2[6] << cpu:cpu_core.port10
HEX3[0] << cpu:cpu_core.port11
HEX3[1] << cpu:cpu_core.port11
HEX3[2] << cpu:cpu_core.port11
HEX3[3] << cpu:cpu_core.port11
HEX3[4] << cpu:cpu_core.port11
HEX3[5] << cpu:cpu_core.port11
HEX3[6] << cpu:cpu_core.port11
HEX4[0] << cpu:cpu_core.port12
HEX4[1] << cpu:cpu_core.port12
HEX4[2] << cpu:cpu_core.port12
HEX4[3] << cpu:cpu_core.port12
HEX4[4] << cpu:cpu_core.port12
HEX4[5] << cpu:cpu_core.port12
HEX4[6] << cpu:cpu_core.port12
HEX5[0] << cpu:cpu_core.port13
HEX5[1] << cpu:cpu_core.port13
HEX5[2] << cpu:cpu_core.port13
HEX5[3] << cpu:cpu_core.port13
HEX5[4] << cpu:cpu_core.port13
HEX5[5] << cpu:cpu_core.port13
HEX5[6] << cpu:cpu_core.port13
HEX6[0] << cpu:cpu_core.port14
HEX6[1] << cpu:cpu_core.port14
HEX6[2] << cpu:cpu_core.port14
HEX6[3] << cpu:cpu_core.port14
HEX6[4] << cpu:cpu_core.port14
HEX6[5] << cpu:cpu_core.port14
HEX6[6] << cpu:cpu_core.port14
HEX7[0] << cpu:cpu_core.port15
HEX7[1] << cpu:cpu_core.port15
HEX7[2] << cpu:cpu_core.port15
HEX7[3] << cpu:cpu_core.port15
HEX7[4] << cpu:cpu_core.port15
HEX7[5] << cpu:cpu_core.port15
HEX7[6] << cpu:cpu_core.port15
in_on << cpu:cpu_core.port16
out_on << cpu:cpu_core.port17
isHDOP << cpu:cpu_core.port18
LCD_ON << cpu:cpu_core.port19
LCD_BLON << cpu:cpu_core.port20
LCD_RW << cpu:cpu_core.port21
LCD_EN << cpu:cpu_core.port22
LCD_RS << cpu:cpu_core.port23
LCD_DATA[0] <> cpu:cpu_core.port24
LCD_DATA[1] <> cpu:cpu_core.port24
LCD_DATA[2] <> cpu:cpu_core.port24
LCD_DATA[3] <> cpu:cpu_core.port24
LCD_DATA[4] <> cpu:cpu_core.port24
LCD_DATA[5] <> cpu:cpu_core.port24
LCD_DATA[6] <> cpu:cpu_core.port24
LCD_DATA[7] <> cpu:cpu_core.port24
UART_RX => UART_RX.IN1
UART_TX => UART_TX.IN1
input_sig_send => input_sig_send.IN1
input_sig_recv => input_sig_recv.IN1
output_sig_recv << cpu:cpu_core.port29


|loop32i|DeBounce:debounce1
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|DeBounce:debounce2
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|oneshot:pulser1
clk => delay.CLK
clk => pulse_out~reg0.CLK
trigger_in => always0.IN1
trigger_in => delay.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|oneshot:pulser2
clk => delay.CLK
clk => pulse_out~reg0.CLK
trigger_in => always0.IN1
trigger_in => delay.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|temporizador:temp
clk => clk_out~reg0.CLK
clk => estado[0].CLK
clk => estado[1].CLK
clk => estado[2].CLK
clk => estado[3].CLK
clk => estado[4].CLK
clk => estado[5].CLK
clk => estado[6].CLK
clk => estado[7].CLK
clk => estado[8].CLK
clk => estado[9].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core
clock => clock.IN13
clock_max => clock_max.IN8
reset => reset.IN9
button_in => button_in.IN2
button_out => button_out.IN1
switchSide => switchSide.IN2
switchUnsigned => switchUnsigned.IN1
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
switches[8] => switches[8].IN1
switches[9] => switches[9].IN1
switches[10] => switches[10].IN1
switches[11] => switches[11].IN1
switches[12] => switches[12].IN1
switches[13] => switches[13].IN1
switches[14] => switches[14].IN1
switches[15] => switches[15].IN1
HEX0[0] <= out_module:moduleOut.port3
HEX0[1] <= out_module:moduleOut.port3
HEX0[2] <= out_module:moduleOut.port3
HEX0[3] <= out_module:moduleOut.port3
HEX0[4] <= out_module:moduleOut.port3
HEX0[5] <= out_module:moduleOut.port3
HEX0[6] <= out_module:moduleOut.port3
HEX1[0] <= out_module:moduleOut.port4
HEX1[1] <= out_module:moduleOut.port4
HEX1[2] <= out_module:moduleOut.port4
HEX1[3] <= out_module:moduleOut.port4
HEX1[4] <= out_module:moduleOut.port4
HEX1[5] <= out_module:moduleOut.port4
HEX1[6] <= out_module:moduleOut.port4
HEX2[0] <= out_module:moduleOut.port5
HEX2[1] <= out_module:moduleOut.port5
HEX2[2] <= out_module:moduleOut.port5
HEX2[3] <= out_module:moduleOut.port5
HEX2[4] <= out_module:moduleOut.port5
HEX2[5] <= out_module:moduleOut.port5
HEX2[6] <= out_module:moduleOut.port5
HEX3[0] <= out_module:moduleOut.port6
HEX3[1] <= out_module:moduleOut.port6
HEX3[2] <= out_module:moduleOut.port6
HEX3[3] <= out_module:moduleOut.port6
HEX3[4] <= out_module:moduleOut.port6
HEX3[5] <= out_module:moduleOut.port6
HEX3[6] <= out_module:moduleOut.port6
HEX4[0] <= out_module:moduleOut.port7
HEX4[1] <= out_module:moduleOut.port7
HEX4[2] <= out_module:moduleOut.port7
HEX4[3] <= out_module:moduleOut.port7
HEX4[4] <= out_module:moduleOut.port7
HEX4[5] <= out_module:moduleOut.port7
HEX4[6] <= out_module:moduleOut.port7
HEX5[0] <= out_module:moduleOut.port8
HEX5[1] <= out_module:moduleOut.port8
HEX5[2] <= out_module:moduleOut.port8
HEX5[3] <= out_module:moduleOut.port8
HEX5[4] <= out_module:moduleOut.port8
HEX5[5] <= out_module:moduleOut.port8
HEX5[6] <= out_module:moduleOut.port8
HEX6[0] <= out_module:moduleOut.port9
HEX6[1] <= out_module:moduleOut.port9
HEX6[2] <= out_module:moduleOut.port9
HEX6[3] <= out_module:moduleOut.port9
HEX6[4] <= out_module:moduleOut.port9
HEX6[5] <= out_module:moduleOut.port9
HEX6[6] <= out_module:moduleOut.port9
HEX7[0] <= out_module:moduleOut.port10
HEX7[1] <= out_module:moduleOut.port10
HEX7[2] <= out_module:moduleOut.port10
HEX7[3] <= out_module:moduleOut.port10
HEX7[4] <= out_module:moduleOut.port10
HEX7[5] <= out_module:moduleOut.port10
HEX7[6] <= out_module:moduleOut.port10
in_on <= in_on.DB_MAX_OUTPUT_PORT_TYPE
out_on <= out_on.DB_MAX_OUTPUT_PORT_TYPE
isHDOP <= isHDOP.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= lcd:LCDmodule.port1
LCD_BLON <= lcd:LCDmodule.port2
LCD_RW <= lcd:LCDmodule.port3
LCD_EN <= lcd:LCDmodule.port4
LCD_RS <= lcd:LCDmodule.port5
LCD_DATA[0] <> lcd:LCDmodule.port6
LCD_DATA[1] <> lcd:LCDmodule.port6
LCD_DATA[2] <> lcd:LCDmodule.port6
LCD_DATA[3] <> lcd:LCDmodule.port6
LCD_DATA[4] <> lcd:LCDmodule.port6
LCD_DATA[5] <> lcd:LCDmodule.port6
LCD_DATA[6] <> lcd:LCDmodule.port6
LCD_DATA[7] <> lcd:LCDmodule.port6
UART_RX => UART_RX.IN1
UART_TX => UART_TX.IN1
input_sig_send => input_sig_send.IN1
input_sig_recv => input_sig_recv.IN1
output_sig_recv <= recv_control:recvControl.port3


|loop32i|cpu:cpu_core|pc_reset:PCReset
hardReset => reset.IN0
BiosReset => reset.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|program_counter:PC
clock => nextPC[0]~reg0.CLK
clock => nextPC[1]~reg0.CLK
clock => nextPC[2]~reg0.CLK
clock => nextPC[3]~reg0.CLK
clock => nextPC[4]~reg0.CLK
clock => nextPC[5]~reg0.CLK
clock => nextPC[6]~reg0.CLK
clock => nextPC[7]~reg0.CLK
clock => nextPC[8]~reg0.CLK
clock => nextPC[9]~reg0.CLK
clock => nextPC[10]~reg0.CLK
clock => nextPC[11]~reg0.CLK
clock => nextPC[12]~reg0.CLK
clock => nextPC[13]~reg0.CLK
clock => nextPC[14]~reg0.CLK
clock => nextPC[15]~reg0.CLK
clock => nextPC[16]~reg0.CLK
clock => nextPC[17]~reg0.CLK
clock => nextPC[18]~reg0.CLK
clock => nextPC[19]~reg0.CLK
clock => nextPC[20]~reg0.CLK
clock => nextPC[21]~reg0.CLK
clock => nextPC[22]~reg0.CLK
clock => nextPC[23]~reg0.CLK
clock => nextPC[24]~reg0.CLK
clock => nextPC[25]~reg0.CLK
clock => nextPC[26]~reg0.CLK
clock => nextPC[27]~reg0.CLK
clock => nextPC[28]~reg0.CLK
clock => nextPC[29]~reg0.CLK
clock => nextPC[30]~reg0.CLK
clock => nextPC[31]~reg0.CLK
clock => PCout[0]~reg0.CLK
clock => PCout[1]~reg0.CLK
clock => PCout[2]~reg0.CLK
clock => PCout[3]~reg0.CLK
clock => PCout[4]~reg0.CLK
clock => PCout[5]~reg0.CLK
clock => PCout[6]~reg0.CLK
clock => PCout[7]~reg0.CLK
clock => PCout[8]~reg0.CLK
clock => PCout[9]~reg0.CLK
clock => PCout[10]~reg0.CLK
clock => PCout[11]~reg0.CLK
clock => PCout[12]~reg0.CLK
clock => PCout[13]~reg0.CLK
clock => PCout[14]~reg0.CLK
clock => PCout[15]~reg0.CLK
clock => PCout[16]~reg0.CLK
clock => PCout[17]~reg0.CLK
clock => PCout[18]~reg0.CLK
clock => PCout[19]~reg0.CLK
clock => PCout[20]~reg0.CLK
clock => PCout[21]~reg0.CLK
clock => PCout[22]~reg0.CLK
clock => PCout[23]~reg0.CLK
clock => PCout[24]~reg0.CLK
clock => PCout[25]~reg0.CLK
clock => PCout[26]~reg0.CLK
clock => PCout[27]~reg0.CLK
clock => PCout[28]~reg0.CLK
clock => PCout[29]~reg0.CLK
clock => PCout[30]~reg0.CLK
clock => PCout[31]~reg0.CLK
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
PCin[0] => PC.DATAA
PCin[1] => PC.DATAA
PCin[2] => PC.DATAA
PCin[3] => PC.DATAA
PCin[4] => PC.DATAA
PCin[5] => PC.DATAA
PCin[6] => PC.DATAA
PCin[7] => PC.DATAA
PCin[8] => PC.DATAA
PCin[9] => PC.DATAA
PCin[10] => PC.DATAA
PCin[11] => PC.DATAA
PCin[12] => PC.DATAA
PCin[13] => PC.DATAA
PCin[14] => PC.DATAA
PCin[15] => PC.DATAA
PCin[16] => PC.DATAA
PCin[17] => PC.DATAA
PCin[18] => PC.DATAA
PCin[19] => PC.DATAA
PCin[20] => PC.DATAA
PCin[21] => PC.DATAA
PCin[22] => PC.DATAA
PCin[23] => PC.DATAA
PCin[24] => PC.DATAA
PCin[25] => PC.DATAA
PCin[26] => PC.DATAA
PCin[27] => PC.DATAA
PCin[28] => PC.DATAA
PCin[29] => PC.DATAA
PCin[30] => PC.DATAA
PCin[31] => PC.DATAA
PCout[0] <= PCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[16] <= PCout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[17] <= PCout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[18] <= PCout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[19] <= PCout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[20] <= PCout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[21] <= PCout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[22] <= PCout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[23] <= PCout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[24] <= PCout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[25] <= PCout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[26] <= PCout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[27] <= PCout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[28] <= PCout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[29] <= PCout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[30] <= PCout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCout[31] <= PCout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[0] <= nextPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[1] <= nextPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[2] <= nextPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[3] <= nextPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[4] <= nextPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[5] <= nextPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[6] <= nextPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[7] <= nextPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[8] <= nextPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[9] <= nextPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[10] <= nextPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[11] <= nextPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[12] <= nextPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[13] <= nextPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[14] <= nextPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[15] <= nextPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[16] <= nextPC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[17] <= nextPC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[18] <= nextPC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[19] <= nextPC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[20] <= nextPC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[21] <= nextPC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[22] <= nextPC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[23] <= nextPC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[24] <= nextPC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[25] <= nextPC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[26] <= nextPC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[27] <= nextPC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[28] <= nextPC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[29] <= nextPC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[30] <= nextPC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[31] <= nextPC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|ram_inst:ramInstrucoes
write_clock => RAM_INST.we_a.CLK
write_clock => RAM_INST.waddr_a[11].CLK
write_clock => RAM_INST.waddr_a[10].CLK
write_clock => RAM_INST.waddr_a[9].CLK
write_clock => RAM_INST.waddr_a[8].CLK
write_clock => RAM_INST.waddr_a[7].CLK
write_clock => RAM_INST.waddr_a[6].CLK
write_clock => RAM_INST.waddr_a[5].CLK
write_clock => RAM_INST.waddr_a[4].CLK
write_clock => RAM_INST.waddr_a[3].CLK
write_clock => RAM_INST.waddr_a[2].CLK
write_clock => RAM_INST.waddr_a[1].CLK
write_clock => RAM_INST.waddr_a[0].CLK
write_clock => RAM_INST.data_a[31].CLK
write_clock => RAM_INST.data_a[30].CLK
write_clock => RAM_INST.data_a[29].CLK
write_clock => RAM_INST.data_a[28].CLK
write_clock => RAM_INST.data_a[27].CLK
write_clock => RAM_INST.data_a[26].CLK
write_clock => RAM_INST.data_a[25].CLK
write_clock => RAM_INST.data_a[24].CLK
write_clock => RAM_INST.data_a[23].CLK
write_clock => RAM_INST.data_a[22].CLK
write_clock => RAM_INST.data_a[21].CLK
write_clock => RAM_INST.data_a[20].CLK
write_clock => RAM_INST.data_a[19].CLK
write_clock => RAM_INST.data_a[18].CLK
write_clock => RAM_INST.data_a[17].CLK
write_clock => RAM_INST.data_a[16].CLK
write_clock => RAM_INST.data_a[15].CLK
write_clock => RAM_INST.data_a[14].CLK
write_clock => RAM_INST.data_a[13].CLK
write_clock => RAM_INST.data_a[12].CLK
write_clock => RAM_INST.data_a[11].CLK
write_clock => RAM_INST.data_a[10].CLK
write_clock => RAM_INST.data_a[9].CLK
write_clock => RAM_INST.data_a[8].CLK
write_clock => RAM_INST.data_a[7].CLK
write_clock => RAM_INST.data_a[6].CLK
write_clock => RAM_INST.data_a[5].CLK
write_clock => RAM_INST.data_a[4].CLK
write_clock => RAM_INST.data_a[3].CLK
write_clock => RAM_INST.data_a[2].CLK
write_clock => RAM_INST.data_a[1].CLK
write_clock => RAM_INST.data_a[0].CLK
write_clock => RAM_INST.CLK0
read_clock => out[0]~reg0.CLK
read_clock => out[1]~reg0.CLK
read_clock => out[2]~reg0.CLK
read_clock => out[3]~reg0.CLK
read_clock => out[4]~reg0.CLK
read_clock => out[5]~reg0.CLK
read_clock => out[6]~reg0.CLK
read_clock => out[7]~reg0.CLK
read_clock => out[8]~reg0.CLK
read_clock => out[9]~reg0.CLK
read_clock => out[10]~reg0.CLK
read_clock => out[11]~reg0.CLK
read_clock => out[12]~reg0.CLK
read_clock => out[13]~reg0.CLK
read_clock => out[14]~reg0.CLK
read_clock => out[15]~reg0.CLK
read_clock => out[16]~reg0.CLK
read_clock => out[17]~reg0.CLK
read_clock => out[18]~reg0.CLK
read_clock => out[19]~reg0.CLK
read_clock => out[20]~reg0.CLK
read_clock => out[21]~reg0.CLK
read_clock => out[22]~reg0.CLK
read_clock => out[23]~reg0.CLK
read_clock => out[24]~reg0.CLK
read_clock => out[25]~reg0.CLK
read_clock => out[26]~reg0.CLK
read_clock => out[27]~reg0.CLK
read_clock => out[28]~reg0.CLK
read_clock => out[29]~reg0.CLK
read_clock => out[30]~reg0.CLK
read_clock => out[31]~reg0.CLK
reset => ~NO_FANOUT~
instWrite => RAM_INST.we_a.DATAIN
instWrite => RAM_INST.WE
addr[0] => RAM_INST.waddr_a[0].DATAIN
addr[0] => RAM_INST.WADDR
addr[1] => RAM_INST.waddr_a[1].DATAIN
addr[1] => RAM_INST.WADDR1
addr[2] => RAM_INST.waddr_a[2].DATAIN
addr[2] => RAM_INST.WADDR2
addr[3] => RAM_INST.waddr_a[3].DATAIN
addr[3] => RAM_INST.WADDR3
addr[4] => RAM_INST.waddr_a[4].DATAIN
addr[4] => RAM_INST.WADDR4
addr[5] => RAM_INST.waddr_a[5].DATAIN
addr[5] => RAM_INST.WADDR5
addr[6] => RAM_INST.waddr_a[6].DATAIN
addr[6] => RAM_INST.WADDR6
addr[7] => RAM_INST.waddr_a[7].DATAIN
addr[7] => RAM_INST.WADDR7
addr[8] => RAM_INST.waddr_a[8].DATAIN
addr[8] => RAM_INST.WADDR8
addr[9] => RAM_INST.waddr_a[9].DATAIN
addr[9] => RAM_INST.WADDR9
addr[10] => RAM_INST.waddr_a[10].DATAIN
addr[10] => RAM_INST.WADDR10
addr[11] => RAM_INST.waddr_a[11].DATAIN
addr[11] => RAM_INST.WADDR11
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => RAM_INST.data_a[0].DATAIN
datain[0] => RAM_INST.DATAIN
datain[1] => RAM_INST.data_a[1].DATAIN
datain[1] => RAM_INST.DATAIN1
datain[2] => RAM_INST.data_a[2].DATAIN
datain[2] => RAM_INST.DATAIN2
datain[3] => RAM_INST.data_a[3].DATAIN
datain[3] => RAM_INST.DATAIN3
datain[4] => RAM_INST.data_a[4].DATAIN
datain[4] => RAM_INST.DATAIN4
datain[5] => RAM_INST.data_a[5].DATAIN
datain[5] => RAM_INST.DATAIN5
datain[6] => RAM_INST.data_a[6].DATAIN
datain[6] => RAM_INST.DATAIN6
datain[7] => RAM_INST.data_a[7].DATAIN
datain[7] => RAM_INST.DATAIN7
datain[8] => RAM_INST.data_a[8].DATAIN
datain[8] => RAM_INST.DATAIN8
datain[9] => RAM_INST.data_a[9].DATAIN
datain[9] => RAM_INST.DATAIN9
datain[10] => RAM_INST.data_a[10].DATAIN
datain[10] => RAM_INST.DATAIN10
datain[11] => RAM_INST.data_a[11].DATAIN
datain[11] => RAM_INST.DATAIN11
datain[12] => RAM_INST.data_a[12].DATAIN
datain[12] => RAM_INST.DATAIN12
datain[13] => RAM_INST.data_a[13].DATAIN
datain[13] => RAM_INST.DATAIN13
datain[14] => RAM_INST.data_a[14].DATAIN
datain[14] => RAM_INST.DATAIN14
datain[15] => RAM_INST.data_a[15].DATAIN
datain[15] => RAM_INST.DATAIN15
datain[16] => RAM_INST.data_a[16].DATAIN
datain[16] => RAM_INST.DATAIN16
datain[17] => RAM_INST.data_a[17].DATAIN
datain[17] => RAM_INST.DATAIN17
datain[18] => RAM_INST.data_a[18].DATAIN
datain[18] => RAM_INST.DATAIN18
datain[19] => RAM_INST.data_a[19].DATAIN
datain[19] => RAM_INST.DATAIN19
datain[20] => RAM_INST.data_a[20].DATAIN
datain[20] => RAM_INST.DATAIN20
datain[21] => RAM_INST.data_a[21].DATAIN
datain[21] => RAM_INST.DATAIN21
datain[22] => RAM_INST.data_a[22].DATAIN
datain[22] => RAM_INST.DATAIN22
datain[23] => RAM_INST.data_a[23].DATAIN
datain[23] => RAM_INST.DATAIN23
datain[24] => RAM_INST.data_a[24].DATAIN
datain[24] => RAM_INST.DATAIN24
datain[25] => RAM_INST.data_a[25].DATAIN
datain[25] => RAM_INST.DATAIN25
datain[26] => RAM_INST.data_a[26].DATAIN
datain[26] => RAM_INST.DATAIN26
datain[27] => RAM_INST.data_a[27].DATAIN
datain[27] => RAM_INST.DATAIN27
datain[28] => RAM_INST.data_a[28].DATAIN
datain[28] => RAM_INST.DATAIN28
datain[29] => RAM_INST.data_a[29].DATAIN
datain[29] => RAM_INST.DATAIN29
datain[30] => RAM_INST.data_a[30].DATAIN
datain[30] => RAM_INST.DATAIN30
datain[31] => RAM_INST.data_a[31].DATAIN
datain[31] => RAM_INST.DATAIN31
memAddress[0] => RAM_INST.RADDR
memAddress[1] => RAM_INST.RADDR1
memAddress[2] => RAM_INST.RADDR2
memAddress[3] => RAM_INST.RADDR3
memAddress[4] => RAM_INST.RADDR4
memAddress[5] => RAM_INST.RADDR5
memAddress[6] => RAM_INST.RADDR6
memAddress[7] => RAM_INST.RADDR7
memAddress[8] => RAM_INST.RADDR8
memAddress[9] => RAM_INST.RADDR9
memAddress[10] => RAM_INST.RADDR10
memAddress[11] => RAM_INST.RADDR11
memAddress[12] => ~NO_FANOUT~
memAddress[13] => ~NO_FANOUT~
memAddress[14] => ~NO_FANOUT~
memAddress[15] => ~NO_FANOUT~
memAddress[16] => ~NO_FANOUT~
memAddress[17] => ~NO_FANOUT~
memAddress[18] => ~NO_FANOUT~
memAddress[19] => ~NO_FANOUT~
memAddress[20] => ~NO_FANOUT~
memAddress[21] => ~NO_FANOUT~
memAddress[22] => ~NO_FANOUT~
memAddress[23] => ~NO_FANOUT~
memAddress[24] => ~NO_FANOUT~
memAddress[25] => ~NO_FANOUT~
memAddress[26] => ~NO_FANOUT~
memAddress[27] => ~NO_FANOUT~
memAddress[28] => ~NO_FANOUT~
memAddress[29] => ~NO_FANOUT~
memAddress[30] => ~NO_FANOUT~
memAddress[31] => ~NO_FANOUT~
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|bios:biosInstrucoes
write_clock => ~NO_FANOUT~
read_clock => out[0]~reg0.CLK
read_clock => out[1]~reg0.CLK
read_clock => out[2]~reg0.CLK
read_clock => out[3]~reg0.CLK
read_clock => out[4]~reg0.CLK
read_clock => out[5]~reg0.CLK
read_clock => out[6]~reg0.CLK
read_clock => out[7]~reg0.CLK
read_clock => out[8]~reg0.CLK
read_clock => out[9]~reg0.CLK
read_clock => out[10]~reg0.CLK
read_clock => out[11]~reg0.CLK
read_clock => out[12]~reg0.CLK
read_clock => out[13]~reg0.CLK
read_clock => out[14]~reg0.CLK
read_clock => out[15]~reg0.CLK
read_clock => out[16]~reg0.CLK
read_clock => out[17]~reg0.CLK
read_clock => out[18]~reg0.CLK
read_clock => out[19]~reg0.CLK
read_clock => out[20]~reg0.CLK
read_clock => out[21]~reg0.CLK
read_clock => out[22]~reg0.CLK
read_clock => out[23]~reg0.CLK
read_clock => out[24]~reg0.CLK
read_clock => out[25]~reg0.CLK
read_clock => out[26]~reg0.CLK
read_clock => out[27]~reg0.CLK
read_clock => out[28]~reg0.CLK
read_clock => out[29]~reg0.CLK
read_clock => out[30]~reg0.CLK
read_clock => out[31]~reg0.CLK
reset => ~NO_FANOUT~
biosAddress[0] => Mux0.IN520
biosAddress[0] => Mux1.IN520
biosAddress[0] => Mux2.IN520
biosAddress[0] => Mux3.IN520
biosAddress[0] => Mux4.IN520
biosAddress[0] => Mux5.IN520
biosAddress[0] => Mux6.IN520
biosAddress[0] => Mux7.IN520
biosAddress[0] => Mux8.IN520
biosAddress[0] => Mux9.IN520
biosAddress[0] => Mux10.IN520
biosAddress[0] => Mux11.IN520
biosAddress[0] => Mux12.IN520
biosAddress[0] => Mux13.IN520
biosAddress[0] => Mux14.IN520
biosAddress[0] => Mux15.IN520
biosAddress[0] => Mux16.IN520
biosAddress[0] => Mux17.IN520
biosAddress[0] => Mux18.IN520
biosAddress[0] => Mux19.IN520
biosAddress[0] => Mux20.IN520
biosAddress[0] => Mux21.IN520
biosAddress[0] => Mux22.IN520
biosAddress[0] => Mux23.IN520
biosAddress[0] => Mux24.IN520
biosAddress[0] => Mux25.IN520
biosAddress[0] => Mux26.IN520
biosAddress[0] => Mux27.IN520
biosAddress[0] => Mux28.IN520
biosAddress[0] => Mux29.IN520
biosAddress[1] => Mux0.IN519
biosAddress[1] => Mux1.IN519
biosAddress[1] => Mux2.IN519
biosAddress[1] => Mux3.IN519
biosAddress[1] => Mux4.IN519
biosAddress[1] => Mux5.IN519
biosAddress[1] => Mux6.IN519
biosAddress[1] => Mux7.IN519
biosAddress[1] => Mux8.IN519
biosAddress[1] => Mux9.IN519
biosAddress[1] => Mux10.IN519
biosAddress[1] => Mux11.IN519
biosAddress[1] => Mux12.IN519
biosAddress[1] => Mux13.IN519
biosAddress[1] => Mux14.IN519
biosAddress[1] => Mux15.IN519
biosAddress[1] => Mux16.IN519
biosAddress[1] => Mux17.IN519
biosAddress[1] => Mux18.IN519
biosAddress[1] => Mux19.IN519
biosAddress[1] => Mux20.IN519
biosAddress[1] => Mux21.IN519
biosAddress[1] => Mux22.IN519
biosAddress[1] => Mux23.IN519
biosAddress[1] => Mux24.IN519
biosAddress[1] => Mux25.IN519
biosAddress[1] => Mux26.IN519
biosAddress[1] => Mux27.IN519
biosAddress[1] => Mux28.IN519
biosAddress[1] => Mux29.IN519
biosAddress[2] => Mux0.IN518
biosAddress[2] => Mux1.IN518
biosAddress[2] => Mux2.IN518
biosAddress[2] => Mux3.IN518
biosAddress[2] => Mux4.IN518
biosAddress[2] => Mux5.IN518
biosAddress[2] => Mux6.IN518
biosAddress[2] => Mux7.IN518
biosAddress[2] => Mux8.IN518
biosAddress[2] => Mux9.IN518
biosAddress[2] => Mux10.IN518
biosAddress[2] => Mux11.IN518
biosAddress[2] => Mux12.IN518
biosAddress[2] => Mux13.IN518
biosAddress[2] => Mux14.IN518
biosAddress[2] => Mux15.IN518
biosAddress[2] => Mux16.IN518
biosAddress[2] => Mux17.IN518
biosAddress[2] => Mux18.IN518
biosAddress[2] => Mux19.IN518
biosAddress[2] => Mux20.IN518
biosAddress[2] => Mux21.IN518
biosAddress[2] => Mux22.IN518
biosAddress[2] => Mux23.IN518
biosAddress[2] => Mux24.IN518
biosAddress[2] => Mux25.IN518
biosAddress[2] => Mux26.IN518
biosAddress[2] => Mux27.IN518
biosAddress[2] => Mux28.IN518
biosAddress[2] => Mux29.IN518
biosAddress[3] => Mux0.IN517
biosAddress[3] => Mux1.IN517
biosAddress[3] => Mux2.IN517
biosAddress[3] => Mux3.IN517
biosAddress[3] => Mux4.IN517
biosAddress[3] => Mux5.IN517
biosAddress[3] => Mux6.IN517
biosAddress[3] => Mux7.IN517
biosAddress[3] => Mux8.IN517
biosAddress[3] => Mux9.IN517
biosAddress[3] => Mux10.IN517
biosAddress[3] => Mux11.IN517
biosAddress[3] => Mux12.IN517
biosAddress[3] => Mux13.IN517
biosAddress[3] => Mux14.IN517
biosAddress[3] => Mux15.IN517
biosAddress[3] => Mux16.IN517
biosAddress[3] => Mux17.IN517
biosAddress[3] => Mux18.IN517
biosAddress[3] => Mux19.IN517
biosAddress[3] => Mux20.IN517
biosAddress[3] => Mux21.IN517
biosAddress[3] => Mux22.IN517
biosAddress[3] => Mux23.IN517
biosAddress[3] => Mux24.IN517
biosAddress[3] => Mux25.IN517
biosAddress[3] => Mux26.IN517
biosAddress[3] => Mux27.IN517
biosAddress[3] => Mux28.IN517
biosAddress[3] => Mux29.IN517
biosAddress[4] => Mux0.IN516
biosAddress[4] => Mux1.IN516
biosAddress[4] => Mux2.IN516
biosAddress[4] => Mux3.IN516
biosAddress[4] => Mux4.IN516
biosAddress[4] => Mux5.IN516
biosAddress[4] => Mux6.IN516
biosAddress[4] => Mux7.IN516
biosAddress[4] => Mux8.IN516
biosAddress[4] => Mux9.IN516
biosAddress[4] => Mux10.IN516
biosAddress[4] => Mux11.IN516
biosAddress[4] => Mux12.IN516
biosAddress[4] => Mux13.IN516
biosAddress[4] => Mux14.IN516
biosAddress[4] => Mux15.IN516
biosAddress[4] => Mux16.IN516
biosAddress[4] => Mux17.IN516
biosAddress[4] => Mux18.IN516
biosAddress[4] => Mux19.IN516
biosAddress[4] => Mux20.IN516
biosAddress[4] => Mux21.IN516
biosAddress[4] => Mux22.IN516
biosAddress[4] => Mux23.IN516
biosAddress[4] => Mux24.IN516
biosAddress[4] => Mux25.IN516
biosAddress[4] => Mux26.IN516
biosAddress[4] => Mux27.IN516
biosAddress[4] => Mux28.IN516
biosAddress[4] => Mux29.IN516
biosAddress[5] => Mux0.IN515
biosAddress[5] => Mux1.IN515
biosAddress[5] => Mux2.IN515
biosAddress[5] => Mux3.IN515
biosAddress[5] => Mux4.IN515
biosAddress[5] => Mux5.IN515
biosAddress[5] => Mux6.IN515
biosAddress[5] => Mux7.IN515
biosAddress[5] => Mux8.IN515
biosAddress[5] => Mux9.IN515
biosAddress[5] => Mux10.IN515
biosAddress[5] => Mux11.IN515
biosAddress[5] => Mux12.IN515
biosAddress[5] => Mux13.IN515
biosAddress[5] => Mux14.IN515
biosAddress[5] => Mux15.IN515
biosAddress[5] => Mux16.IN515
biosAddress[5] => Mux17.IN515
biosAddress[5] => Mux18.IN515
biosAddress[5] => Mux19.IN515
biosAddress[5] => Mux20.IN515
biosAddress[5] => Mux21.IN515
biosAddress[5] => Mux22.IN515
biosAddress[5] => Mux23.IN515
biosAddress[5] => Mux24.IN515
biosAddress[5] => Mux25.IN515
biosAddress[5] => Mux26.IN515
biosAddress[5] => Mux27.IN515
biosAddress[5] => Mux28.IN515
biosAddress[5] => Mux29.IN515
biosAddress[6] => Mux0.IN514
biosAddress[6] => Mux1.IN514
biosAddress[6] => Mux2.IN514
biosAddress[6] => Mux3.IN514
biosAddress[6] => Mux4.IN514
biosAddress[6] => Mux5.IN514
biosAddress[6] => Mux6.IN514
biosAddress[6] => Mux7.IN514
biosAddress[6] => Mux8.IN514
biosAddress[6] => Mux9.IN514
biosAddress[6] => Mux10.IN514
biosAddress[6] => Mux11.IN514
biosAddress[6] => Mux12.IN514
biosAddress[6] => Mux13.IN514
biosAddress[6] => Mux14.IN514
biosAddress[6] => Mux15.IN514
biosAddress[6] => Mux16.IN514
biosAddress[6] => Mux17.IN514
biosAddress[6] => Mux18.IN514
biosAddress[6] => Mux19.IN514
biosAddress[6] => Mux20.IN514
biosAddress[6] => Mux21.IN514
biosAddress[6] => Mux22.IN514
biosAddress[6] => Mux23.IN514
biosAddress[6] => Mux24.IN514
biosAddress[6] => Mux25.IN514
biosAddress[6] => Mux26.IN514
biosAddress[6] => Mux27.IN514
biosAddress[6] => Mux28.IN514
biosAddress[6] => Mux29.IN514
biosAddress[7] => Mux0.IN513
biosAddress[7] => Mux1.IN513
biosAddress[7] => Mux2.IN513
biosAddress[7] => Mux3.IN513
biosAddress[7] => Mux4.IN513
biosAddress[7] => Mux5.IN513
biosAddress[7] => Mux6.IN513
biosAddress[7] => Mux7.IN513
biosAddress[7] => Mux8.IN513
biosAddress[7] => Mux9.IN513
biosAddress[7] => Mux10.IN513
biosAddress[7] => Mux11.IN513
biosAddress[7] => Mux12.IN513
biosAddress[7] => Mux13.IN513
biosAddress[7] => Mux14.IN513
biosAddress[7] => Mux15.IN513
biosAddress[7] => Mux16.IN513
biosAddress[7] => Mux17.IN513
biosAddress[7] => Mux18.IN513
biosAddress[7] => Mux19.IN513
biosAddress[7] => Mux20.IN513
biosAddress[7] => Mux21.IN513
biosAddress[7] => Mux22.IN513
biosAddress[7] => Mux23.IN513
biosAddress[7] => Mux24.IN513
biosAddress[7] => Mux25.IN513
biosAddress[7] => Mux26.IN513
biosAddress[7] => Mux27.IN513
biosAddress[7] => Mux28.IN513
biosAddress[7] => Mux29.IN513
biosAddress[8] => Mux0.IN512
biosAddress[8] => Mux1.IN512
biosAddress[8] => Mux2.IN512
biosAddress[8] => Mux3.IN512
biosAddress[8] => Mux4.IN512
biosAddress[8] => Mux5.IN512
biosAddress[8] => Mux6.IN512
biosAddress[8] => Mux7.IN512
biosAddress[8] => Mux8.IN512
biosAddress[8] => Mux9.IN512
biosAddress[8] => Mux10.IN512
biosAddress[8] => Mux11.IN512
biosAddress[8] => Mux12.IN512
biosAddress[8] => Mux13.IN512
biosAddress[8] => Mux14.IN512
biosAddress[8] => Mux15.IN512
biosAddress[8] => Mux16.IN512
biosAddress[8] => Mux17.IN512
biosAddress[8] => Mux18.IN512
biosAddress[8] => Mux19.IN512
biosAddress[8] => Mux20.IN512
biosAddress[8] => Mux21.IN512
biosAddress[8] => Mux22.IN512
biosAddress[8] => Mux23.IN512
biosAddress[8] => Mux24.IN512
biosAddress[8] => Mux25.IN512
biosAddress[8] => Mux26.IN512
biosAddress[8] => Mux27.IN512
biosAddress[8] => Mux28.IN512
biosAddress[8] => Mux29.IN512
biosAddress[9] => ~NO_FANOUT~
biosAddress[10] => ~NO_FANOUT~
biosAddress[11] => ~NO_FANOUT~
biosAddress[12] => ~NO_FANOUT~
biosAddress[13] => ~NO_FANOUT~
biosAddress[14] => ~NO_FANOUT~
biosAddress[15] => ~NO_FANOUT~
biosAddress[16] => ~NO_FANOUT~
biosAddress[17] => ~NO_FANOUT~
biosAddress[18] => ~NO_FANOUT~
biosAddress[19] => ~NO_FANOUT~
biosAddress[20] => ~NO_FANOUT~
biosAddress[21] => ~NO_FANOUT~
biosAddress[22] => ~NO_FANOUT~
biosAddress[23] => ~NO_FANOUT~
biosAddress[24] => ~NO_FANOUT~
biosAddress[25] => ~NO_FANOUT~
biosAddress[26] => ~NO_FANOUT~
biosAddress[27] => ~NO_FANOUT~
biosAddress[28] => ~NO_FANOUT~
biosAddress[29] => ~NO_FANOUT~
biosAddress[30] => ~NO_FANOUT~
biosAddress[31] => ~NO_FANOUT~
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|bios_control:biosControl
clock => resetPC~reg0.CLK
clock => state.CLK
reset => state.OUTPUTSELECT
reset => resetPC.OUTPUTSELECT
resetPC <= resetPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
biosInst[0] => out.DATAB
biosInst[1] => out.DATAB
biosInst[2] => out.DATAB
biosInst[3] => out.DATAB
biosInst[4] => out.DATAB
biosInst[5] => out.DATAB
biosInst[6] => out.DATAB
biosInst[7] => out.DATAB
biosInst[8] => out.DATAB
biosInst[9] => out.DATAB
biosInst[10] => out.DATAB
biosInst[11] => out.DATAB
biosInst[12] => out.DATAB
biosInst[13] => out.DATAB
biosInst[14] => out.DATAB
biosInst[15] => out.DATAB
biosInst[16] => out.DATAB
biosInst[17] => out.DATAB
biosInst[18] => out.DATAB
biosInst[19] => out.DATAB
biosInst[20] => out.DATAB
biosInst[21] => out.DATAB
biosInst[22] => out.DATAB
biosInst[23] => out.DATAB
biosInst[24] => out.DATAB
biosInst[25] => out.DATAB
biosInst[26] => Equal0.IN11
biosInst[26] => Equal1.IN11
biosInst[26] => out.DATAB
biosInst[27] => Equal0.IN10
biosInst[27] => Equal1.IN10
biosInst[27] => out.DATAB
biosInst[28] => Equal0.IN9
biosInst[28] => Equal1.IN9
biosInst[28] => out.DATAB
biosInst[29] => Equal0.IN8
biosInst[29] => Equal1.IN8
biosInst[29] => out.DATAB
biosInst[30] => Equal0.IN7
biosInst[30] => Equal1.IN7
biosInst[30] => out.DATAB
biosInst[31] => Equal0.IN6
biosInst[31] => Equal1.IN6
biosInst[31] => out.DATAB
memInst[0] => out.DATAA
memInst[1] => out.DATAA
memInst[2] => out.DATAA
memInst[3] => out.DATAA
memInst[4] => out.DATAA
memInst[5] => out.DATAA
memInst[6] => out.DATAA
memInst[7] => out.DATAA
memInst[8] => out.DATAA
memInst[9] => out.DATAA
memInst[10] => out.DATAA
memInst[11] => out.DATAA
memInst[12] => out.DATAA
memInst[13] => out.DATAA
memInst[14] => out.DATAA
memInst[15] => out.DATAA
memInst[16] => out.DATAA
memInst[17] => out.DATAA
memInst[18] => out.DATAA
memInst[19] => out.DATAA
memInst[20] => out.DATAA
memInst[21] => out.DATAA
memInst[22] => out.DATAA
memInst[23] => out.DATAA
memInst[24] => out.DATAA
memInst[25] => out.DATAA
memInst[26] => Equal2.IN11
memInst[26] => Equal3.IN11
memInst[26] => out.DATAA
memInst[27] => Equal2.IN10
memInst[27] => Equal3.IN10
memInst[27] => out.DATAA
memInst[28] => Equal2.IN9
memInst[28] => Equal3.IN9
memInst[28] => out.DATAA
memInst[29] => Equal2.IN8
memInst[29] => Equal3.IN8
memInst[29] => out.DATAA
memInst[30] => Equal2.IN7
memInst[30] => Equal3.IN7
memInst[30] => out.DATAA
memInst[31] => Equal2.IN6
memInst[31] => Equal3.IN6
memInst[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|mux_regs:muxRegs
rt[0] => Mux4.IN6
rt[1] => Mux3.IN6
rt[2] => Mux2.IN6
rt[3] => Mux1.IN6
rt[4] => Mux0.IN6
rd[0] => Mux4.IN7
rd[1] => Mux3.IN7
rd[2] => Mux2.IN7
rd[3] => Mux1.IN7
rd[4] => Mux0.IN7
out[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
regDest[0] => Mux0.IN10
regDest[0] => Mux1.IN10
regDest[0] => Mux2.IN10
regDest[0] => Mux3.IN10
regDest[0] => Mux4.IN10
regDest[1] => Mux0.IN9
regDest[1] => Mux1.IN9
regDest[1] => Mux2.IN9
regDest[1] => Mux3.IN9
regDest[1] => Mux4.IN9
regDest[2] => Mux0.IN8
regDest[2] => Mux1.IN8
regDest[2] => Mux2.IN8
regDest[2] => Mux3.IN8
regDest[2] => Mux4.IN8


|loop32i|cpu:cpu_core|registers:regs
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[1][16].CLK
clock => registers[1][17].CLK
clock => registers[1][18].CLK
clock => registers[1][19].CLK
clock => registers[1][20].CLK
clock => registers[1][21].CLK
clock => registers[1][22].CLK
clock => registers[1][23].CLK
clock => registers[1][24].CLK
clock => registers[1][25].CLK
clock => registers[1][26].CLK
clock => registers[1][27].CLK
clock => registers[1][28].CLK
clock => registers[1][29].CLK
clock => registers[1][30].CLK
clock => registers[1][31].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
rs[0] => Mux0.IN4
rs[0] => Mux1.IN4
rs[0] => Mux2.IN4
rs[0] => Mux3.IN4
rs[0] => Mux4.IN4
rs[0] => Mux5.IN4
rs[0] => Mux6.IN4
rs[0] => Mux7.IN4
rs[0] => Mux8.IN4
rs[0] => Mux9.IN4
rs[0] => Mux10.IN4
rs[0] => Mux11.IN4
rs[0] => Mux12.IN4
rs[0] => Mux13.IN4
rs[0] => Mux14.IN4
rs[0] => Mux15.IN4
rs[0] => Mux16.IN4
rs[0] => Mux17.IN4
rs[0] => Mux18.IN4
rs[0] => Mux19.IN4
rs[0] => Mux20.IN4
rs[0] => Mux21.IN4
rs[0] => Mux22.IN4
rs[0] => Mux23.IN4
rs[0] => Mux24.IN4
rs[0] => Mux25.IN4
rs[0] => Mux26.IN4
rs[0] => Mux27.IN4
rs[0] => Mux28.IN4
rs[0] => Mux29.IN4
rs[0] => Mux30.IN4
rs[0] => Mux31.IN4
rs[0] => Decoder1.IN4
rs[0] => Mux32.IN4
rs[0] => Mux33.IN4
rs[0] => Mux34.IN4
rs[0] => Mux35.IN4
rs[0] => Mux36.IN4
rs[0] => Mux37.IN4
rs[0] => Mux38.IN4
rs[0] => Mux39.IN4
rs[0] => Mux40.IN4
rs[0] => Mux41.IN4
rs[0] => Mux42.IN4
rs[0] => Mux43.IN4
rs[0] => Mux44.IN4
rs[0] => Mux45.IN4
rs[0] => Mux46.IN4
rs[0] => Mux47.IN4
rs[0] => Mux48.IN4
rs[0] => Mux49.IN4
rs[0] => Mux50.IN4
rs[0] => Mux51.IN4
rs[0] => Mux52.IN4
rs[0] => Mux53.IN4
rs[0] => Mux54.IN4
rs[0] => Mux55.IN4
rs[0] => Mux56.IN4
rs[0] => Mux57.IN4
rs[0] => Mux58.IN4
rs[0] => Mux59.IN4
rs[0] => Mux60.IN4
rs[0] => Mux61.IN4
rs[0] => Mux62.IN4
rs[0] => Mux63.IN4
rs[1] => Mux0.IN3
rs[1] => Mux1.IN3
rs[1] => Mux2.IN3
rs[1] => Mux3.IN3
rs[1] => Mux4.IN3
rs[1] => Mux5.IN3
rs[1] => Mux6.IN3
rs[1] => Mux7.IN3
rs[1] => Mux8.IN3
rs[1] => Mux9.IN3
rs[1] => Mux10.IN3
rs[1] => Mux11.IN3
rs[1] => Mux12.IN3
rs[1] => Mux13.IN3
rs[1] => Mux14.IN3
rs[1] => Mux15.IN3
rs[1] => Mux16.IN3
rs[1] => Mux17.IN3
rs[1] => Mux18.IN3
rs[1] => Mux19.IN3
rs[1] => Mux20.IN3
rs[1] => Mux21.IN3
rs[1] => Mux22.IN3
rs[1] => Mux23.IN3
rs[1] => Mux24.IN3
rs[1] => Mux25.IN3
rs[1] => Mux26.IN3
rs[1] => Mux27.IN3
rs[1] => Mux28.IN3
rs[1] => Mux29.IN3
rs[1] => Mux30.IN3
rs[1] => Mux31.IN3
rs[1] => Decoder1.IN3
rs[1] => Mux32.IN3
rs[1] => Mux33.IN3
rs[1] => Mux34.IN3
rs[1] => Mux35.IN3
rs[1] => Mux36.IN3
rs[1] => Mux37.IN3
rs[1] => Mux38.IN3
rs[1] => Mux39.IN3
rs[1] => Mux40.IN3
rs[1] => Mux41.IN3
rs[1] => Mux42.IN3
rs[1] => Mux43.IN3
rs[1] => Mux44.IN3
rs[1] => Mux45.IN3
rs[1] => Mux46.IN3
rs[1] => Mux47.IN3
rs[1] => Mux48.IN3
rs[1] => Mux49.IN3
rs[1] => Mux50.IN3
rs[1] => Mux51.IN3
rs[1] => Mux52.IN3
rs[1] => Mux53.IN3
rs[1] => Mux54.IN3
rs[1] => Mux55.IN3
rs[1] => Mux56.IN3
rs[1] => Mux57.IN3
rs[1] => Mux58.IN3
rs[1] => Mux59.IN3
rs[1] => Mux60.IN3
rs[1] => Mux61.IN3
rs[1] => Mux62.IN3
rs[1] => Mux63.IN3
rs[2] => Mux0.IN2
rs[2] => Mux1.IN2
rs[2] => Mux2.IN2
rs[2] => Mux3.IN2
rs[2] => Mux4.IN2
rs[2] => Mux5.IN2
rs[2] => Mux6.IN2
rs[2] => Mux7.IN2
rs[2] => Mux8.IN2
rs[2] => Mux9.IN2
rs[2] => Mux10.IN2
rs[2] => Mux11.IN2
rs[2] => Mux12.IN2
rs[2] => Mux13.IN2
rs[2] => Mux14.IN2
rs[2] => Mux15.IN2
rs[2] => Mux16.IN2
rs[2] => Mux17.IN2
rs[2] => Mux18.IN2
rs[2] => Mux19.IN2
rs[2] => Mux20.IN2
rs[2] => Mux21.IN2
rs[2] => Mux22.IN2
rs[2] => Mux23.IN2
rs[2] => Mux24.IN2
rs[2] => Mux25.IN2
rs[2] => Mux26.IN2
rs[2] => Mux27.IN2
rs[2] => Mux28.IN2
rs[2] => Mux29.IN2
rs[2] => Mux30.IN2
rs[2] => Mux31.IN2
rs[2] => Decoder1.IN2
rs[2] => Mux32.IN2
rs[2] => Mux33.IN2
rs[2] => Mux34.IN2
rs[2] => Mux35.IN2
rs[2] => Mux36.IN2
rs[2] => Mux37.IN2
rs[2] => Mux38.IN2
rs[2] => Mux39.IN2
rs[2] => Mux40.IN2
rs[2] => Mux41.IN2
rs[2] => Mux42.IN2
rs[2] => Mux43.IN2
rs[2] => Mux44.IN2
rs[2] => Mux45.IN2
rs[2] => Mux46.IN2
rs[2] => Mux47.IN2
rs[2] => Mux48.IN2
rs[2] => Mux49.IN2
rs[2] => Mux50.IN2
rs[2] => Mux51.IN2
rs[2] => Mux52.IN2
rs[2] => Mux53.IN2
rs[2] => Mux54.IN2
rs[2] => Mux55.IN2
rs[2] => Mux56.IN2
rs[2] => Mux57.IN2
rs[2] => Mux58.IN2
rs[2] => Mux59.IN2
rs[2] => Mux60.IN2
rs[2] => Mux61.IN2
rs[2] => Mux62.IN2
rs[2] => Mux63.IN2
rs[3] => Mux0.IN1
rs[3] => Mux1.IN1
rs[3] => Mux2.IN1
rs[3] => Mux3.IN1
rs[3] => Mux4.IN1
rs[3] => Mux5.IN1
rs[3] => Mux6.IN1
rs[3] => Mux7.IN1
rs[3] => Mux8.IN1
rs[3] => Mux9.IN1
rs[3] => Mux10.IN1
rs[3] => Mux11.IN1
rs[3] => Mux12.IN1
rs[3] => Mux13.IN1
rs[3] => Mux14.IN1
rs[3] => Mux15.IN1
rs[3] => Mux16.IN1
rs[3] => Mux17.IN1
rs[3] => Mux18.IN1
rs[3] => Mux19.IN1
rs[3] => Mux20.IN1
rs[3] => Mux21.IN1
rs[3] => Mux22.IN1
rs[3] => Mux23.IN1
rs[3] => Mux24.IN1
rs[3] => Mux25.IN1
rs[3] => Mux26.IN1
rs[3] => Mux27.IN1
rs[3] => Mux28.IN1
rs[3] => Mux29.IN1
rs[3] => Mux30.IN1
rs[3] => Mux31.IN1
rs[3] => Decoder1.IN1
rs[3] => Mux32.IN1
rs[3] => Mux33.IN1
rs[3] => Mux34.IN1
rs[3] => Mux35.IN1
rs[3] => Mux36.IN1
rs[3] => Mux37.IN1
rs[3] => Mux38.IN1
rs[3] => Mux39.IN1
rs[3] => Mux40.IN1
rs[3] => Mux41.IN1
rs[3] => Mux42.IN1
rs[3] => Mux43.IN1
rs[3] => Mux44.IN1
rs[3] => Mux45.IN1
rs[3] => Mux46.IN1
rs[3] => Mux47.IN1
rs[3] => Mux48.IN1
rs[3] => Mux49.IN1
rs[3] => Mux50.IN1
rs[3] => Mux51.IN1
rs[3] => Mux52.IN1
rs[3] => Mux53.IN1
rs[3] => Mux54.IN1
rs[3] => Mux55.IN1
rs[3] => Mux56.IN1
rs[3] => Mux57.IN1
rs[3] => Mux58.IN1
rs[3] => Mux59.IN1
rs[3] => Mux60.IN1
rs[3] => Mux61.IN1
rs[3] => Mux62.IN1
rs[3] => Mux63.IN1
rs[4] => Mux0.IN0
rs[4] => Mux1.IN0
rs[4] => Mux2.IN0
rs[4] => Mux3.IN0
rs[4] => Mux4.IN0
rs[4] => Mux5.IN0
rs[4] => Mux6.IN0
rs[4] => Mux7.IN0
rs[4] => Mux8.IN0
rs[4] => Mux9.IN0
rs[4] => Mux10.IN0
rs[4] => Mux11.IN0
rs[4] => Mux12.IN0
rs[4] => Mux13.IN0
rs[4] => Mux14.IN0
rs[4] => Mux15.IN0
rs[4] => Mux16.IN0
rs[4] => Mux17.IN0
rs[4] => Mux18.IN0
rs[4] => Mux19.IN0
rs[4] => Mux20.IN0
rs[4] => Mux21.IN0
rs[4] => Mux22.IN0
rs[4] => Mux23.IN0
rs[4] => Mux24.IN0
rs[4] => Mux25.IN0
rs[4] => Mux26.IN0
rs[4] => Mux27.IN0
rs[4] => Mux28.IN0
rs[4] => Mux29.IN0
rs[4] => Mux30.IN0
rs[4] => Mux31.IN0
rs[4] => Decoder1.IN0
rs[4] => Mux32.IN0
rs[4] => Mux33.IN0
rs[4] => Mux34.IN0
rs[4] => Mux35.IN0
rs[4] => Mux36.IN0
rs[4] => Mux37.IN0
rs[4] => Mux38.IN0
rs[4] => Mux39.IN0
rs[4] => Mux40.IN0
rs[4] => Mux41.IN0
rs[4] => Mux42.IN0
rs[4] => Mux43.IN0
rs[4] => Mux44.IN0
rs[4] => Mux45.IN0
rs[4] => Mux46.IN0
rs[4] => Mux47.IN0
rs[4] => Mux48.IN0
rs[4] => Mux49.IN0
rs[4] => Mux50.IN0
rs[4] => Mux51.IN0
rs[4] => Mux52.IN0
rs[4] => Mux53.IN0
rs[4] => Mux54.IN0
rs[4] => Mux55.IN0
rs[4] => Mux56.IN0
rs[4] => Mux57.IN0
rs[4] => Mux58.IN0
rs[4] => Mux59.IN0
rs[4] => Mux60.IN0
rs[4] => Mux61.IN0
rs[4] => Mux62.IN0
rs[4] => Mux63.IN0
rt[0] => Mux64.IN4
rt[0] => Mux65.IN4
rt[0] => Mux66.IN4
rt[0] => Mux67.IN4
rt[0] => Mux68.IN4
rt[0] => Mux69.IN4
rt[0] => Mux70.IN4
rt[0] => Mux71.IN4
rt[0] => Mux72.IN4
rt[0] => Mux73.IN4
rt[0] => Mux74.IN4
rt[0] => Mux75.IN4
rt[0] => Mux76.IN4
rt[0] => Mux77.IN4
rt[0] => Mux78.IN4
rt[0] => Mux79.IN4
rt[0] => Mux80.IN4
rt[0] => Mux81.IN4
rt[0] => Mux82.IN4
rt[0] => Mux83.IN4
rt[0] => Mux84.IN4
rt[0] => Mux85.IN4
rt[0] => Mux86.IN4
rt[0] => Mux87.IN4
rt[0] => Mux88.IN4
rt[0] => Mux89.IN4
rt[0] => Mux90.IN4
rt[0] => Mux91.IN4
rt[0] => Mux92.IN4
rt[0] => Mux93.IN4
rt[0] => Mux94.IN4
rt[0] => Mux95.IN4
rt[1] => Mux64.IN3
rt[1] => Mux65.IN3
rt[1] => Mux66.IN3
rt[1] => Mux67.IN3
rt[1] => Mux68.IN3
rt[1] => Mux69.IN3
rt[1] => Mux70.IN3
rt[1] => Mux71.IN3
rt[1] => Mux72.IN3
rt[1] => Mux73.IN3
rt[1] => Mux74.IN3
rt[1] => Mux75.IN3
rt[1] => Mux76.IN3
rt[1] => Mux77.IN3
rt[1] => Mux78.IN3
rt[1] => Mux79.IN3
rt[1] => Mux80.IN3
rt[1] => Mux81.IN3
rt[1] => Mux82.IN3
rt[1] => Mux83.IN3
rt[1] => Mux84.IN3
rt[1] => Mux85.IN3
rt[1] => Mux86.IN3
rt[1] => Mux87.IN3
rt[1] => Mux88.IN3
rt[1] => Mux89.IN3
rt[1] => Mux90.IN3
rt[1] => Mux91.IN3
rt[1] => Mux92.IN3
rt[1] => Mux93.IN3
rt[1] => Mux94.IN3
rt[1] => Mux95.IN3
rt[2] => Mux64.IN2
rt[2] => Mux65.IN2
rt[2] => Mux66.IN2
rt[2] => Mux67.IN2
rt[2] => Mux68.IN2
rt[2] => Mux69.IN2
rt[2] => Mux70.IN2
rt[2] => Mux71.IN2
rt[2] => Mux72.IN2
rt[2] => Mux73.IN2
rt[2] => Mux74.IN2
rt[2] => Mux75.IN2
rt[2] => Mux76.IN2
rt[2] => Mux77.IN2
rt[2] => Mux78.IN2
rt[2] => Mux79.IN2
rt[2] => Mux80.IN2
rt[2] => Mux81.IN2
rt[2] => Mux82.IN2
rt[2] => Mux83.IN2
rt[2] => Mux84.IN2
rt[2] => Mux85.IN2
rt[2] => Mux86.IN2
rt[2] => Mux87.IN2
rt[2] => Mux88.IN2
rt[2] => Mux89.IN2
rt[2] => Mux90.IN2
rt[2] => Mux91.IN2
rt[2] => Mux92.IN2
rt[2] => Mux93.IN2
rt[2] => Mux94.IN2
rt[2] => Mux95.IN2
rt[3] => Mux64.IN1
rt[3] => Mux65.IN1
rt[3] => Mux66.IN1
rt[3] => Mux67.IN1
rt[3] => Mux68.IN1
rt[3] => Mux69.IN1
rt[3] => Mux70.IN1
rt[3] => Mux71.IN1
rt[3] => Mux72.IN1
rt[3] => Mux73.IN1
rt[3] => Mux74.IN1
rt[3] => Mux75.IN1
rt[3] => Mux76.IN1
rt[3] => Mux77.IN1
rt[3] => Mux78.IN1
rt[3] => Mux79.IN1
rt[3] => Mux80.IN1
rt[3] => Mux81.IN1
rt[3] => Mux82.IN1
rt[3] => Mux83.IN1
rt[3] => Mux84.IN1
rt[3] => Mux85.IN1
rt[3] => Mux86.IN1
rt[3] => Mux87.IN1
rt[3] => Mux88.IN1
rt[3] => Mux89.IN1
rt[3] => Mux90.IN1
rt[3] => Mux91.IN1
rt[3] => Mux92.IN1
rt[3] => Mux93.IN1
rt[3] => Mux94.IN1
rt[3] => Mux95.IN1
rt[4] => Mux64.IN0
rt[4] => Mux65.IN0
rt[4] => Mux66.IN0
rt[4] => Mux67.IN0
rt[4] => Mux68.IN0
rt[4] => Mux69.IN0
rt[4] => Mux70.IN0
rt[4] => Mux71.IN0
rt[4] => Mux72.IN0
rt[4] => Mux73.IN0
rt[4] => Mux74.IN0
rt[4] => Mux75.IN0
rt[4] => Mux76.IN0
rt[4] => Mux77.IN0
rt[4] => Mux78.IN0
rt[4] => Mux79.IN0
rt[4] => Mux80.IN0
rt[4] => Mux81.IN0
rt[4] => Mux82.IN0
rt[4] => Mux83.IN0
rt[4] => Mux84.IN0
rt[4] => Mux85.IN0
rt[4] => Mux86.IN0
rt[4] => Mux87.IN0
rt[4] => Mux88.IN0
rt[4] => Mux89.IN0
rt[4] => Mux90.IN0
rt[4] => Mux91.IN0
rt[4] => Mux92.IN0
rt[4] => Mux93.IN0
rt[4] => Mux94.IN0
rt[4] => Mux95.IN0
rd[0] => Decoder0.IN4
rd[0] => Mux96.IN4
rd[0] => Mux97.IN4
rd[0] => Mux98.IN4
rd[0] => Mux99.IN4
rd[0] => Mux100.IN4
rd[0] => Mux101.IN4
rd[0] => Mux102.IN4
rd[0] => Mux103.IN4
rd[0] => Mux104.IN4
rd[0] => Mux105.IN4
rd[0] => Mux106.IN4
rd[0] => Mux107.IN4
rd[0] => Mux108.IN4
rd[0] => Mux109.IN4
rd[0] => Mux110.IN4
rd[0] => Mux111.IN4
rd[0] => Mux112.IN4
rd[0] => Mux113.IN4
rd[0] => Mux114.IN4
rd[0] => Mux115.IN4
rd[0] => Mux116.IN4
rd[0] => Mux117.IN4
rd[0] => Mux118.IN4
rd[0] => Mux119.IN4
rd[0] => Mux120.IN4
rd[0] => Mux121.IN4
rd[0] => Mux122.IN4
rd[0] => Mux123.IN4
rd[0] => Mux124.IN4
rd[0] => Mux125.IN4
rd[0] => Mux126.IN4
rd[0] => Mux127.IN4
rd[1] => Decoder0.IN3
rd[1] => Mux96.IN3
rd[1] => Mux97.IN3
rd[1] => Mux98.IN3
rd[1] => Mux99.IN3
rd[1] => Mux100.IN3
rd[1] => Mux101.IN3
rd[1] => Mux102.IN3
rd[1] => Mux103.IN3
rd[1] => Mux104.IN3
rd[1] => Mux105.IN3
rd[1] => Mux106.IN3
rd[1] => Mux107.IN3
rd[1] => Mux108.IN3
rd[1] => Mux109.IN3
rd[1] => Mux110.IN3
rd[1] => Mux111.IN3
rd[1] => Mux112.IN3
rd[1] => Mux113.IN3
rd[1] => Mux114.IN3
rd[1] => Mux115.IN3
rd[1] => Mux116.IN3
rd[1] => Mux117.IN3
rd[1] => Mux118.IN3
rd[1] => Mux119.IN3
rd[1] => Mux120.IN3
rd[1] => Mux121.IN3
rd[1] => Mux122.IN3
rd[1] => Mux123.IN3
rd[1] => Mux124.IN3
rd[1] => Mux125.IN3
rd[1] => Mux126.IN3
rd[1] => Mux127.IN3
rd[2] => Decoder0.IN2
rd[2] => Mux96.IN2
rd[2] => Mux97.IN2
rd[2] => Mux98.IN2
rd[2] => Mux99.IN2
rd[2] => Mux100.IN2
rd[2] => Mux101.IN2
rd[2] => Mux102.IN2
rd[2] => Mux103.IN2
rd[2] => Mux104.IN2
rd[2] => Mux105.IN2
rd[2] => Mux106.IN2
rd[2] => Mux107.IN2
rd[2] => Mux108.IN2
rd[2] => Mux109.IN2
rd[2] => Mux110.IN2
rd[2] => Mux111.IN2
rd[2] => Mux112.IN2
rd[2] => Mux113.IN2
rd[2] => Mux114.IN2
rd[2] => Mux115.IN2
rd[2] => Mux116.IN2
rd[2] => Mux117.IN2
rd[2] => Mux118.IN2
rd[2] => Mux119.IN2
rd[2] => Mux120.IN2
rd[2] => Mux121.IN2
rd[2] => Mux122.IN2
rd[2] => Mux123.IN2
rd[2] => Mux124.IN2
rd[2] => Mux125.IN2
rd[2] => Mux126.IN2
rd[2] => Mux127.IN2
rd[3] => Decoder0.IN1
rd[3] => Mux96.IN1
rd[3] => Mux97.IN1
rd[3] => Mux98.IN1
rd[3] => Mux99.IN1
rd[3] => Mux100.IN1
rd[3] => Mux101.IN1
rd[3] => Mux102.IN1
rd[3] => Mux103.IN1
rd[3] => Mux104.IN1
rd[3] => Mux105.IN1
rd[3] => Mux106.IN1
rd[3] => Mux107.IN1
rd[3] => Mux108.IN1
rd[3] => Mux109.IN1
rd[3] => Mux110.IN1
rd[3] => Mux111.IN1
rd[3] => Mux112.IN1
rd[3] => Mux113.IN1
rd[3] => Mux114.IN1
rd[3] => Mux115.IN1
rd[3] => Mux116.IN1
rd[3] => Mux117.IN1
rd[3] => Mux118.IN1
rd[3] => Mux119.IN1
rd[3] => Mux120.IN1
rd[3] => Mux121.IN1
rd[3] => Mux122.IN1
rd[3] => Mux123.IN1
rd[3] => Mux124.IN1
rd[3] => Mux125.IN1
rd[3] => Mux126.IN1
rd[3] => Mux127.IN1
rd[4] => Decoder0.IN0
rd[4] => Mux96.IN0
rd[4] => Mux97.IN0
rd[4] => Mux98.IN0
rd[4] => Mux99.IN0
rd[4] => Mux100.IN0
rd[4] => Mux101.IN0
rd[4] => Mux102.IN0
rd[4] => Mux103.IN0
rd[4] => Mux104.IN0
rd[4] => Mux105.IN0
rd[4] => Mux106.IN0
rd[4] => Mux107.IN0
rd[4] => Mux108.IN0
rd[4] => Mux109.IN0
rd[4] => Mux110.IN0
rd[4] => Mux111.IN0
rd[4] => Mux112.IN0
rd[4] => Mux113.IN0
rd[4] => Mux114.IN0
rd[4] => Mux115.IN0
rd[4] => Mux116.IN0
rd[4] => Mux117.IN0
rd[4] => Mux118.IN0
rd[4] => Mux119.IN0
rd[4] => Mux120.IN0
rd[4] => Mux121.IN0
rd[4] => Mux122.IN0
rd[4] => Mux123.IN0
rd[4] => Mux124.IN0
rd[4] => Mux125.IN0
rd[4] => Mux126.IN0
rd[4] => Mux127.IN0
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[0] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[1] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[2] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[3] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[4] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[5] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[6] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[7] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[8] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[9] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[10] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[11] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[12] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[13] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[14] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[15] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[16] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[17] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[18] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[19] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[20] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[21] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[22] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[23] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[24] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[25] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[26] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[27] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[28] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[29] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[30] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
data[31] => registers.DATAB
out1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out2[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out2[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out2[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out2[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out2[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out2[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out2[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out2[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out2[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out2[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out2[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out2[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out2[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out2[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out2[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out2[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out3[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out3[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out3[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out3[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out3[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out3[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out3[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out3[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out3[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out3[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out3[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out3[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out3[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out3[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out3[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out3[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out3[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out3[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out3[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out3[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out3[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out3[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out3[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out3[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
regWrite => registers.OUTPUTSELECT
stackOp[0] => Equal0.IN0
stackOp[0] => Equal1.IN1
stackOp[1] => Equal0.IN1
stackOp[1] => Equal1.IN0


|loop32i|cpu:cpu_core|extensor:ext
in[0] => out.DATAA
in[0] => out.DATAA
in[0] => out.DATAB
in[1] => out.DATAA
in[1] => out.DATAA
in[1] => out.DATAB
in[2] => out.DATAA
in[2] => out.DATAA
in[2] => out.DATAB
in[3] => out.DATAA
in[3] => out.DATAA
in[3] => out.DATAB
in[4] => out.DATAA
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => always0.IN0
in[15] => out.DATAA
in[15] => out.DATAA
in[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
twoComplement => always0.IN1


|loop32i|cpu:cpu_core|alu_control:AluControl
opcode[0] => Decoder0.IN5
opcode[1] => Decoder0.IN4
opcode[2] => Decoder0.IN3
opcode[3] => Decoder0.IN2
opcode[4] => Decoder0.IN1
opcode[5] => Decoder0.IN0
funct[0] => functOut.DATAA
funct[1] => Equal0.IN9
funct[1] => functOut.DATAA
funct[2] => Equal0.IN8
funct[2] => functOut.DATAA
funct[3] => Equal0.IN7
funct[3] => functOut.DATAA
funct[4] => Equal0.IN6
funct[4] => functOut.DATAA
funct[5] => Equal0.IN5
funct[5] => functOut.DATAA
functOut[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
functOut[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
functOut[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
functOut[3] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
functOut[4] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
functOut[5] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|mux_2:muxAlu
in_1[0] => out.DATAA
in_1[1] => out.DATAA
in_1[2] => out.DATAA
in_1[3] => out.DATAA
in_1[4] => out.DATAA
in_1[5] => out.DATAA
in_1[6] => out.DATAA
in_1[7] => out.DATAA
in_1[8] => out.DATAA
in_1[9] => out.DATAA
in_1[10] => out.DATAA
in_1[11] => out.DATAA
in_1[12] => out.DATAA
in_1[13] => out.DATAA
in_1[14] => out.DATAA
in_1[15] => out.DATAA
in_1[16] => out.DATAA
in_1[17] => out.DATAA
in_1[18] => out.DATAA
in_1[19] => out.DATAA
in_1[20] => out.DATAA
in_1[21] => out.DATAA
in_1[22] => out.DATAA
in_1[23] => out.DATAA
in_1[24] => out.DATAA
in_1[25] => out.DATAA
in_1[26] => out.DATAA
in_1[27] => out.DATAA
in_1[28] => out.DATAA
in_1[29] => out.DATAA
in_1[30] => out.DATAA
in_1[31] => out.DATAA
in_2[0] => out.DATAB
in_2[1] => out.DATAB
in_2[2] => out.DATAB
in_2[3] => out.DATAB
in_2[4] => out.DATAB
in_2[5] => out.DATAB
in_2[6] => out.DATAB
in_2[7] => out.DATAB
in_2[8] => out.DATAB
in_2[9] => out.DATAB
in_2[10] => out.DATAB
in_2[11] => out.DATAB
in_2[12] => out.DATAB
in_2[13] => out.DATAB
in_2[14] => out.DATAB
in_2[15] => out.DATAB
in_2[16] => out.DATAB
in_2[17] => out.DATAB
in_2[18] => out.DATAB
in_2[19] => out.DATAB
in_2[20] => out.DATAB
in_2[21] => out.DATAB
in_2[22] => out.DATAB
in_2[23] => out.DATAB
in_2[24] => out.DATAB
in_2[25] => out.DATAB
in_2[26] => out.DATAB
in_2[27] => out.DATAB
in_2[28] => out.DATAB
in_2[29] => out.DATAB
in_2[30] => out.DATAB
in_2[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
flag => Decoder0.IN0


|loop32i|cpu:cpu_core|alu:Alu
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[0] => ShiftRight1.IN32
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => Mult0.IN31
a[0] => Div0.IN31
a[0] => Add2.IN64
a[0] => Add3.IN64
a[0] => Mod0.IN31
a[0] => rs.IN0
a[0] => rs.IN0
a[0] => rs.IN0
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[0] => Equal0.IN31
a[0] => Mux0.IN63
a[0] => Mux30.IN63
a[0] => Mux31.IN63
a[0] => Mux31.IN56
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[1] => ShiftRight1.IN31
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => Mult0.IN30
a[1] => Div0.IN30
a[1] => Add2.IN63
a[1] => Add3.IN63
a[1] => Mod0.IN30
a[1] => rs.IN0
a[1] => rs.IN0
a[1] => rs.IN0
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[1] => Equal0.IN30
a[1] => Mux29.IN63
a[1] => Mux30.IN62
a[1] => Mux31.IN62
a[1] => Mux30.IN59
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[2] => ShiftRight1.IN30
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => Mult0.IN29
a[2] => Div0.IN29
a[2] => Add2.IN62
a[2] => Add3.IN62
a[2] => Mod0.IN29
a[2] => rs.IN0
a[2] => rs.IN0
a[2] => rs.IN0
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[2] => Equal0.IN29
a[2] => Mux28.IN63
a[2] => Mux29.IN62
a[2] => Mux30.IN61
a[2] => Mux29.IN59
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[3] => ShiftRight1.IN29
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => Mult0.IN28
a[3] => Div0.IN28
a[3] => Add2.IN61
a[3] => Add3.IN61
a[3] => Mod0.IN28
a[3] => rs.IN0
a[3] => rs.IN0
a[3] => rs.IN0
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[3] => Equal0.IN28
a[3] => Mux27.IN63
a[3] => Mux28.IN62
a[3] => Mux29.IN61
a[3] => Mux28.IN59
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[4] => ShiftRight1.IN28
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => Mult0.IN27
a[4] => Div0.IN27
a[4] => Add2.IN60
a[4] => Add3.IN60
a[4] => Mod0.IN27
a[4] => rs.IN0
a[4] => rs.IN0
a[4] => rs.IN0
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[4] => Equal0.IN27
a[4] => Mux26.IN63
a[4] => Mux27.IN62
a[4] => Mux28.IN61
a[4] => Mux27.IN59
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN27
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => Mult0.IN26
a[5] => Div0.IN26
a[5] => Add2.IN59
a[5] => Add3.IN59
a[5] => Mod0.IN26
a[5] => rs.IN0
a[5] => rs.IN0
a[5] => rs.IN0
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[5] => Equal0.IN26
a[5] => Mux25.IN63
a[5] => Mux26.IN62
a[5] => Mux27.IN61
a[5] => Mux26.IN59
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[6] => ShiftRight1.IN26
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => Mult0.IN25
a[6] => Div0.IN25
a[6] => Add2.IN58
a[6] => Add3.IN58
a[6] => Mod0.IN25
a[6] => rs.IN0
a[6] => rs.IN0
a[6] => rs.IN0
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[6] => Equal0.IN25
a[6] => Mux24.IN63
a[6] => Mux25.IN62
a[6] => Mux26.IN61
a[6] => Mux25.IN59
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[7] => ShiftRight1.IN25
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => Mult0.IN24
a[7] => Div0.IN24
a[7] => Add2.IN57
a[7] => Add3.IN57
a[7] => Mod0.IN24
a[7] => rs.IN0
a[7] => rs.IN0
a[7] => rs.IN0
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[7] => Equal0.IN24
a[7] => Mux23.IN63
a[7] => Mux24.IN62
a[7] => Mux25.IN61
a[7] => Mux24.IN59
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[8] => ShiftRight1.IN24
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => Mult0.IN23
a[8] => Div0.IN23
a[8] => Add2.IN56
a[8] => Add3.IN56
a[8] => Mod0.IN23
a[8] => rs.IN0
a[8] => rs.IN0
a[8] => rs.IN0
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[8] => Equal0.IN23
a[8] => Mux22.IN63
a[8] => Mux23.IN62
a[8] => Mux24.IN61
a[8] => Mux23.IN59
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[9] => ShiftRight1.IN23
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => Mult0.IN22
a[9] => Div0.IN22
a[9] => Add2.IN55
a[9] => Add3.IN55
a[9] => Mod0.IN22
a[9] => rs.IN0
a[9] => rs.IN0
a[9] => rs.IN0
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[9] => Equal0.IN22
a[9] => Mux21.IN63
a[9] => Mux22.IN62
a[9] => Mux23.IN61
a[9] => Mux22.IN59
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[10] => ShiftRight1.IN22
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => Mult0.IN21
a[10] => Div0.IN21
a[10] => Add2.IN54
a[10] => Add3.IN54
a[10] => Mod0.IN21
a[10] => rs.IN0
a[10] => rs.IN0
a[10] => rs.IN0
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[10] => Equal0.IN21
a[10] => Mux20.IN63
a[10] => Mux21.IN62
a[10] => Mux22.IN61
a[10] => Mux21.IN59
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[11] => ShiftRight1.IN21
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => Mult0.IN20
a[11] => Div0.IN20
a[11] => Add2.IN53
a[11] => Add3.IN53
a[11] => Mod0.IN20
a[11] => rs.IN0
a[11] => rs.IN0
a[11] => rs.IN0
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[11] => Equal0.IN20
a[11] => Mux19.IN63
a[11] => Mux20.IN62
a[11] => Mux21.IN61
a[11] => Mux20.IN59
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[12] => ShiftRight1.IN20
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => Mult0.IN19
a[12] => Div0.IN19
a[12] => Add2.IN52
a[12] => Add3.IN52
a[12] => Mod0.IN19
a[12] => rs.IN0
a[12] => rs.IN0
a[12] => rs.IN0
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[12] => Equal0.IN19
a[12] => Mux18.IN63
a[12] => Mux19.IN62
a[12] => Mux20.IN61
a[12] => Mux19.IN59
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[13] => ShiftRight1.IN19
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => Mult0.IN18
a[13] => Div0.IN18
a[13] => Add2.IN51
a[13] => Add3.IN51
a[13] => Mod0.IN18
a[13] => rs.IN0
a[13] => rs.IN0
a[13] => rs.IN0
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[13] => Equal0.IN18
a[13] => Mux17.IN63
a[13] => Mux18.IN62
a[13] => Mux19.IN61
a[13] => Mux18.IN59
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[14] => ShiftRight1.IN18
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => Mult0.IN17
a[14] => Div0.IN17
a[14] => Add2.IN50
a[14] => Add3.IN50
a[14] => Mod0.IN17
a[14] => rs.IN0
a[14] => rs.IN0
a[14] => rs.IN0
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[14] => Equal0.IN17
a[14] => Mux16.IN63
a[14] => Mux17.IN62
a[14] => Mux18.IN61
a[14] => Mux17.IN59
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[15] => ShiftRight1.IN17
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => Mult0.IN16
a[15] => Div0.IN16
a[15] => Add2.IN49
a[15] => Add3.IN49
a[15] => Mod0.IN16
a[15] => rs.IN0
a[15] => rs.IN0
a[15] => rs.IN0
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[15] => Equal0.IN16
a[15] => Mux15.IN63
a[15] => Mux16.IN62
a[15] => Mux17.IN61
a[15] => Mux16.IN59
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[16] => ShiftRight1.IN16
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => Mult0.IN15
a[16] => Div0.IN15
a[16] => Add2.IN48
a[16] => Add3.IN48
a[16] => Mod0.IN15
a[16] => rs.IN0
a[16] => rs.IN0
a[16] => rs.IN0
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[16] => Equal0.IN15
a[16] => Mux14.IN63
a[16] => Mux15.IN62
a[16] => Mux16.IN61
a[16] => Mux15.IN59
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[17] => ShiftRight1.IN15
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => Mult0.IN14
a[17] => Div0.IN14
a[17] => Add2.IN47
a[17] => Add3.IN47
a[17] => Mod0.IN14
a[17] => rs.IN0
a[17] => rs.IN0
a[17] => rs.IN0
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[17] => Equal0.IN14
a[17] => Mux13.IN63
a[17] => Mux14.IN62
a[17] => Mux15.IN61
a[17] => Mux14.IN59
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[18] => ShiftRight1.IN14
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => Mult0.IN13
a[18] => Div0.IN13
a[18] => Add2.IN46
a[18] => Add3.IN46
a[18] => Mod0.IN13
a[18] => rs.IN0
a[18] => rs.IN0
a[18] => rs.IN0
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[18] => Equal0.IN13
a[18] => Mux12.IN63
a[18] => Mux13.IN62
a[18] => Mux14.IN61
a[18] => Mux13.IN59
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[19] => ShiftRight1.IN13
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => Mult0.IN12
a[19] => Div0.IN12
a[19] => Add2.IN45
a[19] => Add3.IN45
a[19] => Mod0.IN12
a[19] => rs.IN0
a[19] => rs.IN0
a[19] => rs.IN0
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[19] => Equal0.IN12
a[19] => Mux11.IN63
a[19] => Mux12.IN62
a[19] => Mux13.IN61
a[19] => Mux12.IN59
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[20] => ShiftRight1.IN12
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => Mult0.IN11
a[20] => Div0.IN11
a[20] => Add2.IN44
a[20] => Add3.IN44
a[20] => Mod0.IN11
a[20] => rs.IN0
a[20] => rs.IN0
a[20] => rs.IN0
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[20] => Equal0.IN11
a[20] => Mux10.IN63
a[20] => Mux11.IN62
a[20] => Mux12.IN61
a[20] => Mux11.IN59
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[21] => ShiftRight1.IN11
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => Mult0.IN10
a[21] => Div0.IN10
a[21] => Add2.IN43
a[21] => Add3.IN43
a[21] => Mod0.IN10
a[21] => rs.IN0
a[21] => rs.IN0
a[21] => rs.IN0
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[21] => Equal0.IN10
a[21] => Mux9.IN63
a[21] => Mux10.IN62
a[21] => Mux11.IN61
a[21] => Mux10.IN59
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[22] => ShiftRight1.IN10
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => Mult0.IN9
a[22] => Div0.IN9
a[22] => Add2.IN42
a[22] => Add3.IN42
a[22] => Mod0.IN9
a[22] => rs.IN0
a[22] => rs.IN0
a[22] => rs.IN0
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[22] => Equal0.IN9
a[22] => Mux8.IN63
a[22] => Mux9.IN62
a[22] => Mux10.IN61
a[22] => Mux9.IN59
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[23] => ShiftRight1.IN9
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => Mult0.IN8
a[23] => Div0.IN8
a[23] => Add2.IN41
a[23] => Add3.IN41
a[23] => Mod0.IN8
a[23] => rs.IN0
a[23] => rs.IN0
a[23] => rs.IN0
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[23] => Equal0.IN8
a[23] => Mux7.IN63
a[23] => Mux8.IN62
a[23] => Mux9.IN61
a[23] => Mux8.IN59
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[24] => ShiftRight1.IN8
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => Mult0.IN7
a[24] => Div0.IN7
a[24] => Add2.IN40
a[24] => Add3.IN40
a[24] => Mod0.IN7
a[24] => rs.IN0
a[24] => rs.IN0
a[24] => rs.IN0
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[24] => Equal0.IN7
a[24] => Mux6.IN63
a[24] => Mux7.IN62
a[24] => Mux8.IN61
a[24] => Mux7.IN59
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[25] => ShiftRight1.IN7
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => Mult0.IN6
a[25] => Div0.IN6
a[25] => Add2.IN39
a[25] => Add3.IN39
a[25] => Mod0.IN6
a[25] => rs.IN0
a[25] => rs.IN0
a[25] => rs.IN0
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[25] => Equal0.IN6
a[25] => Mux5.IN63
a[25] => Mux6.IN62
a[25] => Mux7.IN61
a[25] => Mux6.IN59
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[26] => ShiftRight1.IN6
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => Mult0.IN5
a[26] => Div0.IN5
a[26] => Add2.IN38
a[26] => Add3.IN38
a[26] => Mod0.IN5
a[26] => rs.IN0
a[26] => rs.IN0
a[26] => rs.IN0
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[26] => Equal0.IN5
a[26] => Mux4.IN63
a[26] => Mux5.IN62
a[26] => Mux6.IN61
a[26] => Mux5.IN59
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[27] => ShiftRight1.IN5
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => Mult0.IN4
a[27] => Div0.IN4
a[27] => Add2.IN37
a[27] => Add3.IN37
a[27] => Mod0.IN4
a[27] => rs.IN0
a[27] => rs.IN0
a[27] => rs.IN0
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[27] => Equal0.IN4
a[27] => Mux3.IN63
a[27] => Mux4.IN62
a[27] => Mux5.IN61
a[27] => Mux4.IN59
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[28] => ShiftRight1.IN4
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => Mult0.IN3
a[28] => Div0.IN3
a[28] => Add2.IN36
a[28] => Add3.IN36
a[28] => Mod0.IN3
a[28] => rs.IN0
a[28] => rs.IN0
a[28] => rs.IN0
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[28] => Equal0.IN3
a[28] => Mux2.IN63
a[28] => Mux3.IN62
a[28] => Mux4.IN61
a[28] => Mux3.IN59
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[29] => ShiftRight1.IN3
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => Mult0.IN2
a[29] => Div0.IN2
a[29] => Add2.IN35
a[29] => Add3.IN35
a[29] => Mod0.IN2
a[29] => rs.IN0
a[29] => rs.IN0
a[29] => rs.IN0
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[29] => Equal0.IN2
a[29] => Mux1.IN63
a[29] => Mux2.IN62
a[29] => Mux3.IN61
a[29] => Mux2.IN59
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[30] => ShiftRight1.IN2
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => Mult0.IN1
a[30] => Div0.IN1
a[30] => Add2.IN34
a[30] => Add3.IN34
a[30] => Mod0.IN1
a[30] => rs.IN0
a[30] => rs.IN0
a[30] => rs.IN0
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[30] => Equal0.IN1
a[30] => Mux0.IN62
a[30] => Mux1.IN62
a[30] => Mux2.IN61
a[30] => Mux1.IN59
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN1
a[31] => ShiftRight1.IN0
a[31] => ShiftRight1.IN1
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => Mult0.IN0
a[31] => Div0.IN0
a[31] => Add2.IN33
a[31] => Add3.IN33
a[31] => Mod0.IN0
a[31] => rs.IN0
a[31] => rs.IN0
a[31] => rs.IN0
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
a[31] => Equal0.IN0
a[31] => Mux0.IN61
a[31] => Mux1.IN61
a[31] => Mux31.IN61
a[31] => Mux0.IN59
b[0] => Add0.IN64
b[0] => Mult0.IN63
b[0] => Div0.IN63
b[0] => Mod0.IN63
b[0] => rs.IN1
b[0] => rs.IN1
b[0] => rs.IN1
b[0] => LessThan0.IN64
b[0] => LessThan1.IN64
b[0] => Equal0.IN63
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => Mult0.IN62
b[1] => Div0.IN62
b[1] => Mod0.IN62
b[1] => rs.IN1
b[1] => rs.IN1
b[1] => rs.IN1
b[1] => LessThan0.IN63
b[1] => LessThan1.IN63
b[1] => Equal0.IN62
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => Mult0.IN61
b[2] => Div0.IN61
b[2] => Mod0.IN61
b[2] => rs.IN1
b[2] => rs.IN1
b[2] => rs.IN1
b[2] => LessThan0.IN62
b[2] => LessThan1.IN62
b[2] => Equal0.IN61
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => Mult0.IN60
b[3] => Div0.IN60
b[3] => Mod0.IN60
b[3] => rs.IN1
b[3] => rs.IN1
b[3] => rs.IN1
b[3] => LessThan0.IN61
b[3] => LessThan1.IN61
b[3] => Equal0.IN60
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => Mult0.IN59
b[4] => Div0.IN59
b[4] => Mod0.IN59
b[4] => rs.IN1
b[4] => rs.IN1
b[4] => rs.IN1
b[4] => LessThan0.IN60
b[4] => LessThan1.IN60
b[4] => Equal0.IN59
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => Mult0.IN58
b[5] => Div0.IN58
b[5] => Mod0.IN58
b[5] => rs.IN1
b[5] => rs.IN1
b[5] => rs.IN1
b[5] => LessThan0.IN59
b[5] => LessThan1.IN59
b[5] => Equal0.IN58
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => Mult0.IN57
b[6] => Div0.IN57
b[6] => Mod0.IN57
b[6] => rs.IN1
b[6] => rs.IN1
b[6] => rs.IN1
b[6] => LessThan0.IN58
b[6] => LessThan1.IN58
b[6] => Equal0.IN57
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => Mult0.IN56
b[7] => Div0.IN56
b[7] => Mod0.IN56
b[7] => rs.IN1
b[7] => rs.IN1
b[7] => rs.IN1
b[7] => LessThan0.IN57
b[7] => LessThan1.IN57
b[7] => Equal0.IN56
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => Mult0.IN55
b[8] => Div0.IN55
b[8] => Mod0.IN55
b[8] => rs.IN1
b[8] => rs.IN1
b[8] => rs.IN1
b[8] => LessThan0.IN56
b[8] => LessThan1.IN56
b[8] => Equal0.IN55
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => Mult0.IN54
b[9] => Div0.IN54
b[9] => Mod0.IN54
b[9] => rs.IN1
b[9] => rs.IN1
b[9] => rs.IN1
b[9] => LessThan0.IN55
b[9] => LessThan1.IN55
b[9] => Equal0.IN54
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => Mult0.IN53
b[10] => Div0.IN53
b[10] => Mod0.IN53
b[10] => rs.IN1
b[10] => rs.IN1
b[10] => rs.IN1
b[10] => LessThan0.IN54
b[10] => LessThan1.IN54
b[10] => Equal0.IN53
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => Mult0.IN52
b[11] => Div0.IN52
b[11] => Mod0.IN52
b[11] => rs.IN1
b[11] => rs.IN1
b[11] => rs.IN1
b[11] => LessThan0.IN53
b[11] => LessThan1.IN53
b[11] => Equal0.IN52
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => Mult0.IN51
b[12] => Div0.IN51
b[12] => Mod0.IN51
b[12] => rs.IN1
b[12] => rs.IN1
b[12] => rs.IN1
b[12] => LessThan0.IN52
b[12] => LessThan1.IN52
b[12] => Equal0.IN51
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => Mult0.IN50
b[13] => Div0.IN50
b[13] => Mod0.IN50
b[13] => rs.IN1
b[13] => rs.IN1
b[13] => rs.IN1
b[13] => LessThan0.IN51
b[13] => LessThan1.IN51
b[13] => Equal0.IN50
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => Mult0.IN49
b[14] => Div0.IN49
b[14] => Mod0.IN49
b[14] => rs.IN1
b[14] => rs.IN1
b[14] => rs.IN1
b[14] => LessThan0.IN50
b[14] => LessThan1.IN50
b[14] => Equal0.IN49
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => Mult0.IN48
b[15] => Div0.IN48
b[15] => Mod0.IN48
b[15] => rs.IN1
b[15] => rs.IN1
b[15] => rs.IN1
b[15] => LessThan0.IN49
b[15] => LessThan1.IN49
b[15] => Equal0.IN48
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => Mult0.IN47
b[16] => Div0.IN47
b[16] => Mod0.IN47
b[16] => rs.IN1
b[16] => rs.IN1
b[16] => rs.IN1
b[16] => LessThan0.IN48
b[16] => LessThan1.IN48
b[16] => Equal0.IN47
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => Mult0.IN46
b[17] => Div0.IN46
b[17] => Mod0.IN46
b[17] => rs.IN1
b[17] => rs.IN1
b[17] => rs.IN1
b[17] => LessThan0.IN47
b[17] => LessThan1.IN47
b[17] => Equal0.IN46
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => Mult0.IN45
b[18] => Div0.IN45
b[18] => Mod0.IN45
b[18] => rs.IN1
b[18] => rs.IN1
b[18] => rs.IN1
b[18] => LessThan0.IN46
b[18] => LessThan1.IN46
b[18] => Equal0.IN45
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => Mult0.IN44
b[19] => Div0.IN44
b[19] => Mod0.IN44
b[19] => rs.IN1
b[19] => rs.IN1
b[19] => rs.IN1
b[19] => LessThan0.IN45
b[19] => LessThan1.IN45
b[19] => Equal0.IN44
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => Mult0.IN43
b[20] => Div0.IN43
b[20] => Mod0.IN43
b[20] => rs.IN1
b[20] => rs.IN1
b[20] => rs.IN1
b[20] => LessThan0.IN44
b[20] => LessThan1.IN44
b[20] => Equal0.IN43
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => Mult0.IN42
b[21] => Div0.IN42
b[21] => Mod0.IN42
b[21] => rs.IN1
b[21] => rs.IN1
b[21] => rs.IN1
b[21] => LessThan0.IN43
b[21] => LessThan1.IN43
b[21] => Equal0.IN42
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => Mult0.IN41
b[22] => Div0.IN41
b[22] => Mod0.IN41
b[22] => rs.IN1
b[22] => rs.IN1
b[22] => rs.IN1
b[22] => LessThan0.IN42
b[22] => LessThan1.IN42
b[22] => Equal0.IN41
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => Mult0.IN40
b[23] => Div0.IN40
b[23] => Mod0.IN40
b[23] => rs.IN1
b[23] => rs.IN1
b[23] => rs.IN1
b[23] => LessThan0.IN41
b[23] => LessThan1.IN41
b[23] => Equal0.IN40
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => Mult0.IN39
b[24] => Div0.IN39
b[24] => Mod0.IN39
b[24] => rs.IN1
b[24] => rs.IN1
b[24] => rs.IN1
b[24] => LessThan0.IN40
b[24] => LessThan1.IN40
b[24] => Equal0.IN39
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => Mult0.IN38
b[25] => Div0.IN38
b[25] => Mod0.IN38
b[25] => rs.IN1
b[25] => rs.IN1
b[25] => rs.IN1
b[25] => LessThan0.IN39
b[25] => LessThan1.IN39
b[25] => Equal0.IN38
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => Mult0.IN37
b[26] => Div0.IN37
b[26] => Mod0.IN37
b[26] => rs.IN1
b[26] => rs.IN1
b[26] => rs.IN1
b[26] => LessThan0.IN38
b[26] => LessThan1.IN38
b[26] => Equal0.IN37
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => Mult0.IN36
b[27] => Div0.IN36
b[27] => Mod0.IN36
b[27] => rs.IN1
b[27] => rs.IN1
b[27] => rs.IN1
b[27] => LessThan0.IN37
b[27] => LessThan1.IN37
b[27] => Equal0.IN36
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => Mult0.IN35
b[28] => Div0.IN35
b[28] => Mod0.IN35
b[28] => rs.IN1
b[28] => rs.IN1
b[28] => rs.IN1
b[28] => LessThan0.IN36
b[28] => LessThan1.IN36
b[28] => Equal0.IN35
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => Mult0.IN34
b[29] => Div0.IN34
b[29] => Mod0.IN34
b[29] => rs.IN1
b[29] => rs.IN1
b[29] => rs.IN1
b[29] => LessThan0.IN35
b[29] => LessThan1.IN35
b[29] => Equal0.IN34
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => Mult0.IN33
b[30] => Div0.IN33
b[30] => Mod0.IN33
b[30] => rs.IN1
b[30] => rs.IN1
b[30] => rs.IN1
b[30] => LessThan0.IN34
b[30] => LessThan1.IN34
b[30] => Equal0.IN33
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => Mult0.IN32
b[31] => Div0.IN32
b[31] => Mod0.IN32
b[31] => rs.IN1
b[31] => rs.IN1
b[31] => rs.IN1
b[31] => LessThan0.IN33
b[31] => LessThan1.IN33
b[31] => Equal0.IN32
b[31] => Add1.IN1
rs[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rs[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rs[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rs[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rs[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rs[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rs[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rs[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rs[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rs[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rs[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rs[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rs[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rs[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rs[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rs[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rs[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rs[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rs[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
shift[0] => ShiftLeft0.IN37
shift[0] => ShiftRight0.IN37
shift[0] => ShiftRight1.IN37
shift[1] => ShiftLeft0.IN36
shift[1] => ShiftRight0.IN36
shift[1] => ShiftRight1.IN36
shift[2] => ShiftLeft0.IN35
shift[2] => ShiftRight0.IN35
shift[2] => ShiftRight1.IN35
shift[3] => ShiftLeft0.IN34
shift[3] => ShiftRight0.IN34
shift[3] => ShiftRight1.IN34
shift[4] => ShiftLeft0.IN33
shift[4] => ShiftRight0.IN33
shift[4] => ShiftRight1.IN33
funct[0] => Mux0.IN69
funct[0] => Mux1.IN69
funct[0] => Mux2.IN69
funct[0] => Mux3.IN69
funct[0] => Mux4.IN69
funct[0] => Mux5.IN69
funct[0] => Mux6.IN69
funct[0] => Mux7.IN69
funct[0] => Mux8.IN69
funct[0] => Mux9.IN69
funct[0] => Mux10.IN69
funct[0] => Mux11.IN69
funct[0] => Mux12.IN69
funct[0] => Mux13.IN69
funct[0] => Mux14.IN69
funct[0] => Mux15.IN69
funct[0] => Mux16.IN69
funct[0] => Mux17.IN69
funct[0] => Mux18.IN69
funct[0] => Mux19.IN69
funct[0] => Mux20.IN69
funct[0] => Mux21.IN69
funct[0] => Mux22.IN69
funct[0] => Mux23.IN69
funct[0] => Mux24.IN69
funct[0] => Mux25.IN69
funct[0] => Mux26.IN69
funct[0] => Mux27.IN69
funct[0] => Mux28.IN69
funct[0] => Mux29.IN69
funct[0] => Mux30.IN69
funct[0] => Mux31.IN69
funct[0] => Decoder0.IN5
funct[1] => Mux0.IN68
funct[1] => Mux1.IN68
funct[1] => Mux2.IN68
funct[1] => Mux3.IN68
funct[1] => Mux4.IN68
funct[1] => Mux5.IN68
funct[1] => Mux6.IN68
funct[1] => Mux7.IN68
funct[1] => Mux8.IN68
funct[1] => Mux9.IN68
funct[1] => Mux10.IN68
funct[1] => Mux11.IN68
funct[1] => Mux12.IN68
funct[1] => Mux13.IN68
funct[1] => Mux14.IN68
funct[1] => Mux15.IN68
funct[1] => Mux16.IN68
funct[1] => Mux17.IN68
funct[1] => Mux18.IN68
funct[1] => Mux19.IN68
funct[1] => Mux20.IN68
funct[1] => Mux21.IN68
funct[1] => Mux22.IN68
funct[1] => Mux23.IN68
funct[1] => Mux24.IN68
funct[1] => Mux25.IN68
funct[1] => Mux26.IN68
funct[1] => Mux27.IN68
funct[1] => Mux28.IN68
funct[1] => Mux29.IN68
funct[1] => Mux30.IN68
funct[1] => Mux31.IN68
funct[1] => Decoder0.IN4
funct[2] => Mux0.IN67
funct[2] => Mux1.IN67
funct[2] => Mux2.IN67
funct[2] => Mux3.IN67
funct[2] => Mux4.IN67
funct[2] => Mux5.IN67
funct[2] => Mux6.IN67
funct[2] => Mux7.IN67
funct[2] => Mux8.IN67
funct[2] => Mux9.IN67
funct[2] => Mux10.IN67
funct[2] => Mux11.IN67
funct[2] => Mux12.IN67
funct[2] => Mux13.IN67
funct[2] => Mux14.IN67
funct[2] => Mux15.IN67
funct[2] => Mux16.IN67
funct[2] => Mux17.IN67
funct[2] => Mux18.IN67
funct[2] => Mux19.IN67
funct[2] => Mux20.IN67
funct[2] => Mux21.IN67
funct[2] => Mux22.IN67
funct[2] => Mux23.IN67
funct[2] => Mux24.IN67
funct[2] => Mux25.IN67
funct[2] => Mux26.IN67
funct[2] => Mux27.IN67
funct[2] => Mux28.IN67
funct[2] => Mux29.IN67
funct[2] => Mux30.IN67
funct[2] => Mux31.IN67
funct[2] => Decoder0.IN3
funct[3] => Mux0.IN66
funct[3] => Mux1.IN66
funct[3] => Mux2.IN66
funct[3] => Mux3.IN66
funct[3] => Mux4.IN66
funct[3] => Mux5.IN66
funct[3] => Mux6.IN66
funct[3] => Mux7.IN66
funct[3] => Mux8.IN66
funct[3] => Mux9.IN66
funct[3] => Mux10.IN66
funct[3] => Mux11.IN66
funct[3] => Mux12.IN66
funct[3] => Mux13.IN66
funct[3] => Mux14.IN66
funct[3] => Mux15.IN66
funct[3] => Mux16.IN66
funct[3] => Mux17.IN66
funct[3] => Mux18.IN66
funct[3] => Mux19.IN66
funct[3] => Mux20.IN66
funct[3] => Mux21.IN66
funct[3] => Mux22.IN66
funct[3] => Mux23.IN66
funct[3] => Mux24.IN66
funct[3] => Mux25.IN66
funct[3] => Mux26.IN66
funct[3] => Mux27.IN66
funct[3] => Mux28.IN66
funct[3] => Mux29.IN66
funct[3] => Mux30.IN66
funct[3] => Mux31.IN66
funct[3] => Decoder0.IN2
funct[4] => Mux0.IN65
funct[4] => Mux1.IN65
funct[4] => Mux2.IN65
funct[4] => Mux3.IN65
funct[4] => Mux4.IN65
funct[4] => Mux5.IN65
funct[4] => Mux6.IN65
funct[4] => Mux7.IN65
funct[4] => Mux8.IN65
funct[4] => Mux9.IN65
funct[4] => Mux10.IN65
funct[4] => Mux11.IN65
funct[4] => Mux12.IN65
funct[4] => Mux13.IN65
funct[4] => Mux14.IN65
funct[4] => Mux15.IN65
funct[4] => Mux16.IN65
funct[4] => Mux17.IN65
funct[4] => Mux18.IN65
funct[4] => Mux19.IN65
funct[4] => Mux20.IN65
funct[4] => Mux21.IN65
funct[4] => Mux22.IN65
funct[4] => Mux23.IN65
funct[4] => Mux24.IN65
funct[4] => Mux25.IN65
funct[4] => Mux26.IN65
funct[4] => Mux27.IN65
funct[4] => Mux28.IN65
funct[4] => Mux29.IN65
funct[4] => Mux30.IN65
funct[4] => Mux31.IN65
funct[4] => Decoder0.IN1
funct[5] => Mux0.IN64
funct[5] => Mux1.IN64
funct[5] => Mux2.IN64
funct[5] => Mux3.IN64
funct[5] => Mux4.IN64
funct[5] => Mux5.IN64
funct[5] => Mux6.IN64
funct[5] => Mux7.IN64
funct[5] => Mux8.IN64
funct[5] => Mux9.IN64
funct[5] => Mux10.IN64
funct[5] => Mux11.IN64
funct[5] => Mux12.IN64
funct[5] => Mux13.IN64
funct[5] => Mux14.IN64
funct[5] => Mux15.IN64
funct[5] => Mux16.IN64
funct[5] => Mux17.IN64
funct[5] => Mux18.IN64
funct[5] => Mux19.IN64
funct[5] => Mux20.IN64
funct[5] => Mux21.IN64
funct[5] => Mux22.IN64
funct[5] => Mux23.IN64
funct[5] => Mux24.IN64
funct[5] => Mux25.IN64
funct[5] => Mux26.IN64
funct[5] => Mux27.IN64
funct[5] => Mux28.IN64
funct[5] => Mux29.IN64
funct[5] => Mux30.IN64
funct[5] => Mux31.IN64
funct[5] => Decoder0.IN0
branch <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|stack_data:stack
write_clock => STACK.we_a.CLK
write_clock => STACK.waddr_a[12].CLK
write_clock => STACK.waddr_a[11].CLK
write_clock => STACK.waddr_a[10].CLK
write_clock => STACK.waddr_a[9].CLK
write_clock => STACK.waddr_a[8].CLK
write_clock => STACK.waddr_a[7].CLK
write_clock => STACK.waddr_a[6].CLK
write_clock => STACK.waddr_a[5].CLK
write_clock => STACK.waddr_a[4].CLK
write_clock => STACK.waddr_a[3].CLK
write_clock => STACK.waddr_a[2].CLK
write_clock => STACK.waddr_a[1].CLK
write_clock => STACK.waddr_a[0].CLK
write_clock => STACK.data_a[31].CLK
write_clock => STACK.data_a[30].CLK
write_clock => STACK.data_a[29].CLK
write_clock => STACK.data_a[28].CLK
write_clock => STACK.data_a[27].CLK
write_clock => STACK.data_a[26].CLK
write_clock => STACK.data_a[25].CLK
write_clock => STACK.data_a[24].CLK
write_clock => STACK.data_a[23].CLK
write_clock => STACK.data_a[22].CLK
write_clock => STACK.data_a[21].CLK
write_clock => STACK.data_a[20].CLK
write_clock => STACK.data_a[19].CLK
write_clock => STACK.data_a[18].CLK
write_clock => STACK.data_a[17].CLK
write_clock => STACK.data_a[16].CLK
write_clock => STACK.data_a[15].CLK
write_clock => STACK.data_a[14].CLK
write_clock => STACK.data_a[13].CLK
write_clock => STACK.data_a[12].CLK
write_clock => STACK.data_a[11].CLK
write_clock => STACK.data_a[10].CLK
write_clock => STACK.data_a[9].CLK
write_clock => STACK.data_a[8].CLK
write_clock => STACK.data_a[7].CLK
write_clock => STACK.data_a[6].CLK
write_clock => STACK.data_a[5].CLK
write_clock => STACK.data_a[4].CLK
write_clock => STACK.data_a[3].CLK
write_clock => STACK.data_a[2].CLK
write_clock => STACK.data_a[1].CLK
write_clock => STACK.data_a[0].CLK
write_clock => STACK.CLK0
read_clock => dataRead[0].CLK
read_clock => dataRead[1].CLK
read_clock => dataRead[2].CLK
read_clock => dataRead[3].CLK
read_clock => dataRead[4].CLK
read_clock => dataRead[5].CLK
read_clock => dataRead[6].CLK
read_clock => dataRead[7].CLK
read_clock => dataRead[8].CLK
read_clock => dataRead[9].CLK
read_clock => dataRead[10].CLK
read_clock => dataRead[11].CLK
read_clock => dataRead[12].CLK
read_clock => dataRead[13].CLK
read_clock => dataRead[14].CLK
read_clock => dataRead[15].CLK
read_clock => dataRead[16].CLK
read_clock => dataRead[17].CLK
read_clock => dataRead[18].CLK
read_clock => dataRead[19].CLK
read_clock => dataRead[20].CLK
read_clock => dataRead[21].CLK
read_clock => dataRead[22].CLK
read_clock => dataRead[23].CLK
read_clock => dataRead[24].CLK
read_clock => dataRead[25].CLK
read_clock => dataRead[26].CLK
read_clock => dataRead[27].CLK
read_clock => dataRead[28].CLK
read_clock => dataRead[29].CLK
read_clock => dataRead[30].CLK
read_clock => dataRead[31].CLK
stackPointer[0] => Add0.IN64
stackPointer[0] => STACK.waddr_a[0].DATAIN
stackPointer[0] => Equal2.IN31
stackPointer[0] => STACK.WADDR
stackPointer[1] => Add0.IN63
stackPointer[1] => STACK.waddr_a[1].DATAIN
stackPointer[1] => Equal2.IN30
stackPointer[1] => STACK.WADDR1
stackPointer[2] => Add0.IN62
stackPointer[2] => STACK.waddr_a[2].DATAIN
stackPointer[2] => Equal2.IN29
stackPointer[2] => STACK.WADDR2
stackPointer[3] => Add0.IN61
stackPointer[3] => STACK.waddr_a[3].DATAIN
stackPointer[3] => Equal2.IN28
stackPointer[3] => STACK.WADDR3
stackPointer[4] => Add0.IN60
stackPointer[4] => STACK.waddr_a[4].DATAIN
stackPointer[4] => Equal2.IN27
stackPointer[4] => STACK.WADDR4
stackPointer[5] => Add0.IN59
stackPointer[5] => STACK.waddr_a[5].DATAIN
stackPointer[5] => Equal2.IN26
stackPointer[5] => STACK.WADDR5
stackPointer[6] => Add0.IN58
stackPointer[6] => STACK.waddr_a[6].DATAIN
stackPointer[6] => Equal2.IN25
stackPointer[6] => STACK.WADDR6
stackPointer[7] => Add0.IN57
stackPointer[7] => STACK.waddr_a[7].DATAIN
stackPointer[7] => Equal2.IN24
stackPointer[7] => STACK.WADDR7
stackPointer[8] => Add0.IN56
stackPointer[8] => STACK.waddr_a[8].DATAIN
stackPointer[8] => Equal2.IN23
stackPointer[8] => STACK.WADDR8
stackPointer[9] => Add0.IN55
stackPointer[9] => STACK.waddr_a[9].DATAIN
stackPointer[9] => Equal2.IN22
stackPointer[9] => STACK.WADDR9
stackPointer[10] => Add0.IN54
stackPointer[10] => STACK.waddr_a[10].DATAIN
stackPointer[10] => Equal2.IN21
stackPointer[10] => STACK.WADDR10
stackPointer[11] => Add0.IN53
stackPointer[11] => STACK.waddr_a[11].DATAIN
stackPointer[11] => Equal2.IN20
stackPointer[11] => STACK.WADDR11
stackPointer[12] => Add0.IN52
stackPointer[12] => STACK.waddr_a[12].DATAIN
stackPointer[12] => Equal2.IN19
stackPointer[12] => STACK.WADDR12
stackPointer[13] => Add0.IN51
stackPointer[13] => Equal2.IN18
stackPointer[14] => Add0.IN50
stackPointer[14] => Equal2.IN17
stackPointer[15] => Add0.IN49
stackPointer[15] => Equal2.IN16
stackPointer[16] => Add0.IN48
stackPointer[16] => Equal2.IN15
stackPointer[17] => Add0.IN47
stackPointer[17] => Equal2.IN14
stackPointer[18] => Add0.IN46
stackPointer[18] => Equal2.IN13
stackPointer[19] => Add0.IN45
stackPointer[19] => Equal2.IN12
stackPointer[20] => Add0.IN44
stackPointer[20] => Equal2.IN11
stackPointer[21] => Add0.IN43
stackPointer[21] => Equal2.IN10
stackPointer[22] => Add0.IN42
stackPointer[22] => Equal2.IN9
stackPointer[23] => Add0.IN41
stackPointer[23] => Equal2.IN8
stackPointer[24] => Add0.IN40
stackPointer[24] => Equal2.IN7
stackPointer[25] => Add0.IN39
stackPointer[25] => Equal2.IN6
stackPointer[26] => Add0.IN38
stackPointer[26] => Equal2.IN5
stackPointer[27] => Add0.IN37
stackPointer[27] => Equal2.IN4
stackPointer[28] => Add0.IN36
stackPointer[28] => Equal2.IN3
stackPointer[29] => Add0.IN35
stackPointer[29] => Equal2.IN2
stackPointer[30] => Add0.IN34
stackPointer[30] => Equal2.IN1
stackPointer[31] => Add0.IN33
stackPointer[31] => Equal2.IN0
data[0] => STACK.data_a[0].DATAIN
data[0] => STACK.DATAIN
data[1] => STACK.data_a[1].DATAIN
data[1] => STACK.DATAIN1
data[2] => STACK.data_a[2].DATAIN
data[2] => STACK.DATAIN2
data[3] => STACK.data_a[3].DATAIN
data[3] => STACK.DATAIN3
data[4] => STACK.data_a[4].DATAIN
data[4] => STACK.DATAIN4
data[5] => STACK.data_a[5].DATAIN
data[5] => STACK.DATAIN5
data[6] => STACK.data_a[6].DATAIN
data[6] => STACK.DATAIN6
data[7] => STACK.data_a[7].DATAIN
data[7] => STACK.DATAIN7
data[8] => STACK.data_a[8].DATAIN
data[8] => STACK.DATAIN8
data[9] => STACK.data_a[9].DATAIN
data[9] => STACK.DATAIN9
data[10] => STACK.data_a[10].DATAIN
data[10] => STACK.DATAIN10
data[11] => STACK.data_a[11].DATAIN
data[11] => STACK.DATAIN11
data[12] => STACK.data_a[12].DATAIN
data[12] => STACK.DATAIN12
data[13] => STACK.data_a[13].DATAIN
data[13] => STACK.DATAIN13
data[14] => STACK.data_a[14].DATAIN
data[14] => STACK.DATAIN14
data[15] => STACK.data_a[15].DATAIN
data[15] => STACK.DATAIN15
data[16] => STACK.data_a[16].DATAIN
data[16] => STACK.DATAIN16
data[17] => STACK.data_a[17].DATAIN
data[17] => STACK.DATAIN17
data[18] => STACK.data_a[18].DATAIN
data[18] => STACK.DATAIN18
data[19] => STACK.data_a[19].DATAIN
data[19] => STACK.DATAIN19
data[20] => STACK.data_a[20].DATAIN
data[20] => STACK.DATAIN20
data[21] => STACK.data_a[21].DATAIN
data[21] => STACK.DATAIN21
data[22] => STACK.data_a[22].DATAIN
data[22] => STACK.DATAIN22
data[23] => STACK.data_a[23].DATAIN
data[23] => STACK.DATAIN23
data[24] => STACK.data_a[24].DATAIN
data[24] => STACK.DATAIN24
data[25] => STACK.data_a[25].DATAIN
data[25] => STACK.DATAIN25
data[26] => STACK.data_a[26].DATAIN
data[26] => STACK.DATAIN26
data[27] => STACK.data_a[27].DATAIN
data[27] => STACK.DATAIN27
data[28] => STACK.data_a[28].DATAIN
data[28] => STACK.DATAIN28
data[29] => STACK.data_a[29].DATAIN
data[29] => STACK.DATAIN29
data[30] => STACK.data_a[30].DATAIN
data[30] => STACK.DATAIN30
data[31] => STACK.data_a[31].DATAIN
data[31] => STACK.DATAIN31
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
stackOp[0] => Equal0.IN0
stackOp[0] => Equal1.IN1
stackOp[1] => Equal0.IN1
stackOp[1] => Equal1.IN0


|loop32i|cpu:cpu_core|ram_data:ram
write_clock => RAM.we_a.CLK
write_clock => RAM.waddr_a[13].CLK
write_clock => RAM.waddr_a[12].CLK
write_clock => RAM.waddr_a[11].CLK
write_clock => RAM.waddr_a[10].CLK
write_clock => RAM.waddr_a[9].CLK
write_clock => RAM.waddr_a[8].CLK
write_clock => RAM.waddr_a[7].CLK
write_clock => RAM.waddr_a[6].CLK
write_clock => RAM.waddr_a[5].CLK
write_clock => RAM.waddr_a[4].CLK
write_clock => RAM.waddr_a[3].CLK
write_clock => RAM.waddr_a[2].CLK
write_clock => RAM.waddr_a[1].CLK
write_clock => RAM.waddr_a[0].CLK
write_clock => RAM.data_a[31].CLK
write_clock => RAM.data_a[30].CLK
write_clock => RAM.data_a[29].CLK
write_clock => RAM.data_a[28].CLK
write_clock => RAM.data_a[27].CLK
write_clock => RAM.data_a[26].CLK
write_clock => RAM.data_a[25].CLK
write_clock => RAM.data_a[24].CLK
write_clock => RAM.data_a[23].CLK
write_clock => RAM.data_a[22].CLK
write_clock => RAM.data_a[21].CLK
write_clock => RAM.data_a[20].CLK
write_clock => RAM.data_a[19].CLK
write_clock => RAM.data_a[18].CLK
write_clock => RAM.data_a[17].CLK
write_clock => RAM.data_a[16].CLK
write_clock => RAM.data_a[15].CLK
write_clock => RAM.data_a[14].CLK
write_clock => RAM.data_a[13].CLK
write_clock => RAM.data_a[12].CLK
write_clock => RAM.data_a[11].CLK
write_clock => RAM.data_a[10].CLK
write_clock => RAM.data_a[9].CLK
write_clock => RAM.data_a[8].CLK
write_clock => RAM.data_a[7].CLK
write_clock => RAM.data_a[6].CLK
write_clock => RAM.data_a[5].CLK
write_clock => RAM.data_a[4].CLK
write_clock => RAM.data_a[3].CLK
write_clock => RAM.data_a[2].CLK
write_clock => RAM.data_a[1].CLK
write_clock => RAM.data_a[0].CLK
write_clock => RAM.CLK0
read_clock => dataRead[0].CLK
read_clock => dataRead[1].CLK
read_clock => dataRead[2].CLK
read_clock => dataRead[3].CLK
read_clock => dataRead[4].CLK
read_clock => dataRead[5].CLK
read_clock => dataRead[6].CLK
read_clock => dataRead[7].CLK
read_clock => dataRead[8].CLK
read_clock => dataRead[9].CLK
read_clock => dataRead[10].CLK
read_clock => dataRead[11].CLK
read_clock => dataRead[12].CLK
read_clock => dataRead[13].CLK
read_clock => dataRead[14].CLK
read_clock => dataRead[15].CLK
read_clock => dataRead[16].CLK
read_clock => dataRead[17].CLK
read_clock => dataRead[18].CLK
read_clock => dataRead[19].CLK
read_clock => dataRead[20].CLK
read_clock => dataRead[21].CLK
read_clock => dataRead[22].CLK
read_clock => dataRead[23].CLK
read_clock => dataRead[24].CLK
read_clock => dataRead[25].CLK
read_clock => dataRead[26].CLK
read_clock => dataRead[27].CLK
read_clock => dataRead[28].CLK
read_clock => dataRead[29].CLK
read_clock => dataRead[30].CLK
read_clock => dataRead[31].CLK
memAddress[0] => RAM.waddr_a[0].DATAIN
memAddress[0] => RAM.WADDR
memAddress[0] => RAM.RADDR
memAddress[1] => RAM.waddr_a[1].DATAIN
memAddress[1] => RAM.WADDR1
memAddress[1] => RAM.RADDR1
memAddress[2] => RAM.waddr_a[2].DATAIN
memAddress[2] => RAM.WADDR2
memAddress[2] => RAM.RADDR2
memAddress[3] => RAM.waddr_a[3].DATAIN
memAddress[3] => RAM.WADDR3
memAddress[3] => RAM.RADDR3
memAddress[4] => RAM.waddr_a[4].DATAIN
memAddress[4] => RAM.WADDR4
memAddress[4] => RAM.RADDR4
memAddress[5] => RAM.waddr_a[5].DATAIN
memAddress[5] => RAM.WADDR5
memAddress[5] => RAM.RADDR5
memAddress[6] => RAM.waddr_a[6].DATAIN
memAddress[6] => RAM.WADDR6
memAddress[6] => RAM.RADDR6
memAddress[7] => RAM.waddr_a[7].DATAIN
memAddress[7] => RAM.WADDR7
memAddress[7] => RAM.RADDR7
memAddress[8] => RAM.waddr_a[8].DATAIN
memAddress[8] => RAM.WADDR8
memAddress[8] => RAM.RADDR8
memAddress[9] => RAM.waddr_a[9].DATAIN
memAddress[9] => RAM.WADDR9
memAddress[9] => RAM.RADDR9
memAddress[10] => RAM.waddr_a[10].DATAIN
memAddress[10] => RAM.WADDR10
memAddress[10] => RAM.RADDR10
memAddress[11] => RAM.waddr_a[11].DATAIN
memAddress[11] => RAM.WADDR11
memAddress[11] => RAM.RADDR11
memAddress[12] => RAM.waddr_a[12].DATAIN
memAddress[12] => RAM.WADDR12
memAddress[12] => RAM.RADDR12
memAddress[13] => RAM.waddr_a[13].DATAIN
memAddress[13] => RAM.WADDR13
memAddress[13] => RAM.RADDR13
memAddress[14] => ~NO_FANOUT~
memAddress[15] => ~NO_FANOUT~
memAddress[16] => ~NO_FANOUT~
memAddress[17] => ~NO_FANOUT~
memAddress[18] => ~NO_FANOUT~
memAddress[19] => ~NO_FANOUT~
memAddress[20] => ~NO_FANOUT~
memAddress[21] => ~NO_FANOUT~
memAddress[22] => ~NO_FANOUT~
memAddress[23] => ~NO_FANOUT~
memAddress[24] => ~NO_FANOUT~
memAddress[25] => ~NO_FANOUT~
memAddress[26] => ~NO_FANOUT~
memAddress[27] => ~NO_FANOUT~
memAddress[28] => ~NO_FANOUT~
memAddress[29] => ~NO_FANOUT~
memAddress[30] => ~NO_FANOUT~
memAddress[31] => ~NO_FANOUT~
data[0] => RAM.data_a[0].DATAIN
data[0] => RAM.DATAIN
data[1] => RAM.data_a[1].DATAIN
data[1] => RAM.DATAIN1
data[2] => RAM.data_a[2].DATAIN
data[2] => RAM.DATAIN2
data[3] => RAM.data_a[3].DATAIN
data[3] => RAM.DATAIN3
data[4] => RAM.data_a[4].DATAIN
data[4] => RAM.DATAIN4
data[5] => RAM.data_a[5].DATAIN
data[5] => RAM.DATAIN5
data[6] => RAM.data_a[6].DATAIN
data[6] => RAM.DATAIN6
data[7] => RAM.data_a[7].DATAIN
data[7] => RAM.DATAIN7
data[8] => RAM.data_a[8].DATAIN
data[8] => RAM.DATAIN8
data[9] => RAM.data_a[9].DATAIN
data[9] => RAM.DATAIN9
data[10] => RAM.data_a[10].DATAIN
data[10] => RAM.DATAIN10
data[11] => RAM.data_a[11].DATAIN
data[11] => RAM.DATAIN11
data[12] => RAM.data_a[12].DATAIN
data[12] => RAM.DATAIN12
data[13] => RAM.data_a[13].DATAIN
data[13] => RAM.DATAIN13
data[14] => RAM.data_a[14].DATAIN
data[14] => RAM.DATAIN14
data[15] => RAM.data_a[15].DATAIN
data[15] => RAM.DATAIN15
data[16] => RAM.data_a[16].DATAIN
data[16] => RAM.DATAIN16
data[17] => RAM.data_a[17].DATAIN
data[17] => RAM.DATAIN17
data[18] => RAM.data_a[18].DATAIN
data[18] => RAM.DATAIN18
data[19] => RAM.data_a[19].DATAIN
data[19] => RAM.DATAIN19
data[20] => RAM.data_a[20].DATAIN
data[20] => RAM.DATAIN20
data[21] => RAM.data_a[21].DATAIN
data[21] => RAM.DATAIN21
data[22] => RAM.data_a[22].DATAIN
data[22] => RAM.DATAIN22
data[23] => RAM.data_a[23].DATAIN
data[23] => RAM.DATAIN23
data[24] => RAM.data_a[24].DATAIN
data[24] => RAM.DATAIN24
data[25] => RAM.data_a[25].DATAIN
data[25] => RAM.DATAIN25
data[26] => RAM.data_a[26].DATAIN
data[26] => RAM.DATAIN26
data[27] => RAM.data_a[27].DATAIN
data[27] => RAM.DATAIN27
data[28] => RAM.data_a[28].DATAIN
data[28] => RAM.DATAIN28
data[29] => RAM.data_a[29].DATAIN
data[29] => RAM.DATAIN29
data[30] => RAM.data_a[30].DATAIN
data[30] => RAM.DATAIN30
data[31] => RAM.data_a[31].DATAIN
data[31] => RAM.DATAIN31
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
memWrite => RAM.we_a.DATAIN
memWrite => RAM.WE
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT
memRead => dataOut.OUTPUTSELECT


|loop32i|cpu:cpu_core|hd_timer:hdTimer
isAct => hd_ready.OUTPUTSELECT
isAct => estado.OUTPUTSELECT
isAct => estado.OUTPUTSELECT
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN5
opcode[0] => Equal3.IN2
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN4
opcode[1] => Equal3.IN5
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN1
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN3
opcode[3] => Equal3.IN4
opcode[4] => Equal1.IN3
opcode[4] => Equal2.IN2
opcode[4] => Equal3.IN3
opcode[5] => Equal1.IN0
opcode[5] => Equal2.IN0
opcode[5] => Equal3.IN0
clk => estado[0].CLK
clk => estado[1].CLK
clk => hd_ready~reg0.CLK
hd_ready <= hd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
isHDOP <= isHDOP.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|hard_disk:hd
write_clock => HD.we_a.CLK
write_clock => HD.waddr_a[14].CLK
write_clock => HD.waddr_a[13].CLK
write_clock => HD.waddr_a[12].CLK
write_clock => HD.waddr_a[11].CLK
write_clock => HD.waddr_a[10].CLK
write_clock => HD.waddr_a[9].CLK
write_clock => HD.waddr_a[8].CLK
write_clock => HD.waddr_a[7].CLK
write_clock => HD.waddr_a[6].CLK
write_clock => HD.waddr_a[5].CLK
write_clock => HD.waddr_a[4].CLK
write_clock => HD.waddr_a[3].CLK
write_clock => HD.waddr_a[2].CLK
write_clock => HD.waddr_a[1].CLK
write_clock => HD.waddr_a[0].CLK
write_clock => HD.data_a[31].CLK
write_clock => HD.data_a[30].CLK
write_clock => HD.data_a[29].CLK
write_clock => HD.data_a[28].CLK
write_clock => HD.data_a[27].CLK
write_clock => HD.data_a[26].CLK
write_clock => HD.data_a[25].CLK
write_clock => HD.data_a[24].CLK
write_clock => HD.data_a[23].CLK
write_clock => HD.data_a[22].CLK
write_clock => HD.data_a[21].CLK
write_clock => HD.data_a[20].CLK
write_clock => HD.data_a[19].CLK
write_clock => HD.data_a[18].CLK
write_clock => HD.data_a[17].CLK
write_clock => HD.data_a[16].CLK
write_clock => HD.data_a[15].CLK
write_clock => HD.data_a[14].CLK
write_clock => HD.data_a[13].CLK
write_clock => HD.data_a[12].CLK
write_clock => HD.data_a[11].CLK
write_clock => HD.data_a[10].CLK
write_clock => HD.data_a[9].CLK
write_clock => HD.data_a[8].CLK
write_clock => HD.data_a[7].CLK
write_clock => HD.data_a[6].CLK
write_clock => HD.data_a[5].CLK
write_clock => HD.data_a[4].CLK
write_clock => HD.data_a[3].CLK
write_clock => HD.data_a[2].CLK
write_clock => HD.data_a[1].CLK
write_clock => HD.data_a[0].CLK
write_clock => HD.CLK0
read_clock => dataRead[0].CLK
read_clock => dataRead[1].CLK
read_clock => dataRead[2].CLK
read_clock => dataRead[3].CLK
read_clock => dataRead[4].CLK
read_clock => dataRead[5].CLK
read_clock => dataRead[6].CLK
read_clock => dataRead[7].CLK
read_clock => dataRead[8].CLK
read_clock => dataRead[9].CLK
read_clock => dataRead[10].CLK
read_clock => dataRead[11].CLK
read_clock => dataRead[12].CLK
read_clock => dataRead[13].CLK
read_clock => dataRead[14].CLK
read_clock => dataRead[15].CLK
read_clock => dataRead[16].CLK
read_clock => dataRead[17].CLK
read_clock => dataRead[18].CLK
read_clock => dataRead[19].CLK
read_clock => dataRead[20].CLK
read_clock => dataRead[21].CLK
read_clock => dataRead[22].CLK
read_clock => dataRead[23].CLK
read_clock => dataRead[24].CLK
read_clock => dataRead[25].CLK
read_clock => dataRead[26].CLK
read_clock => dataRead[27].CLK
read_clock => dataRead[28].CLK
read_clock => dataRead[29].CLK
read_clock => dataRead[30].CLK
read_clock => dataRead[31].CLK
reset => ~NO_FANOUT~
trilha[0] => Add0.IN22
trilha[1] => Add0.IN21
trilha[2] => Add0.IN20
trilha[3] => Add0.IN19
trilha[4] => Add0.IN18
trilha[5] => Add0.IN17
trilha[6] => Add0.IN16
trilha[7] => Add0.IN15
trilha[8] => Add0.IN14
trilha[9] => Add0.IN13
trilha[10] => Add0.IN12
trilha[11] => Add0.IN11
trilha[12] => Add0.IN10
trilha[13] => Add0.IN9
trilha[14] => Add0.IN8
trilha[15] => Add0.IN7
trilha[16] => Add0.IN6
trilha[17] => Add0.IN5
trilha[18] => Add0.IN4
trilha[19] => Add0.IN3
trilha[20] => Add0.IN2
trilha[21] => Add0.IN1
trilha[22] => ~NO_FANOUT~
trilha[23] => ~NO_FANOUT~
trilha[24] => ~NO_FANOUT~
trilha[25] => ~NO_FANOUT~
trilha[26] => ~NO_FANOUT~
trilha[27] => ~NO_FANOUT~
trilha[28] => ~NO_FANOUT~
trilha[29] => ~NO_FANOUT~
trilha[30] => ~NO_FANOUT~
trilha[31] => ~NO_FANOUT~
setor[0] => HD.waddr_a[0].DATAIN
setor[0] => HD.WADDR
setor[0] => HD.RADDR
setor[1] => HD.waddr_a[1].DATAIN
setor[1] => HD.WADDR1
setor[1] => HD.RADDR1
setor[2] => HD.waddr_a[2].DATAIN
setor[2] => HD.WADDR2
setor[2] => HD.RADDR2
setor[3] => HD.waddr_a[3].DATAIN
setor[3] => HD.WADDR3
setor[3] => HD.RADDR3
setor[4] => HD.waddr_a[4].DATAIN
setor[4] => HD.WADDR4
setor[4] => HD.RADDR4
setor[5] => HD.waddr_a[5].DATAIN
setor[5] => HD.WADDR5
setor[5] => HD.RADDR5
setor[6] => HD.waddr_a[6].DATAIN
setor[6] => HD.WADDR6
setor[6] => HD.RADDR6
setor[7] => HD.waddr_a[7].DATAIN
setor[7] => HD.WADDR7
setor[7] => HD.RADDR7
setor[8] => HD.waddr_a[8].DATAIN
setor[8] => HD.WADDR8
setor[8] => HD.RADDR8
setor[9] => HD.waddr_a[9].DATAIN
setor[9] => HD.WADDR9
setor[9] => HD.RADDR9
setor[10] => Add0.IN44
setor[11] => Add0.IN43
setor[12] => Add0.IN42
setor[13] => Add0.IN41
setor[14] => Add0.IN40
setor[15] => Add0.IN39
setor[16] => Add0.IN38
setor[17] => Add0.IN37
setor[18] => Add0.IN36
setor[19] => Add0.IN35
setor[20] => Add0.IN34
setor[21] => Add0.IN33
setor[22] => Add0.IN32
setor[23] => Add0.IN31
setor[24] => Add0.IN30
setor[25] => Add0.IN29
setor[26] => Add0.IN28
setor[27] => Add0.IN27
setor[28] => Add0.IN26
setor[29] => Add0.IN25
setor[30] => Add0.IN24
setor[31] => Add0.IN23
data[0] => HD.data_a[0].DATAIN
data[0] => HD.DATAIN
data[1] => HD.data_a[1].DATAIN
data[1] => HD.DATAIN1
data[2] => HD.data_a[2].DATAIN
data[2] => HD.DATAIN2
data[3] => HD.data_a[3].DATAIN
data[3] => HD.DATAIN3
data[4] => HD.data_a[4].DATAIN
data[4] => HD.DATAIN4
data[5] => HD.data_a[5].DATAIN
data[5] => HD.DATAIN5
data[6] => HD.data_a[6].DATAIN
data[6] => HD.DATAIN6
data[7] => HD.data_a[7].DATAIN
data[7] => HD.DATAIN7
data[8] => HD.data_a[8].DATAIN
data[8] => HD.DATAIN8
data[9] => HD.data_a[9].DATAIN
data[9] => HD.DATAIN9
data[10] => HD.data_a[10].DATAIN
data[10] => HD.DATAIN10
data[11] => HD.data_a[11].DATAIN
data[11] => HD.DATAIN11
data[12] => HD.data_a[12].DATAIN
data[12] => HD.DATAIN12
data[13] => HD.data_a[13].DATAIN
data[13] => HD.DATAIN13
data[14] => HD.data_a[14].DATAIN
data[14] => HD.DATAIN14
data[15] => HD.data_a[15].DATAIN
data[15] => HD.DATAIN15
data[16] => HD.data_a[16].DATAIN
data[16] => HD.DATAIN16
data[17] => HD.data_a[17].DATAIN
data[17] => HD.DATAIN17
data[18] => HD.data_a[18].DATAIN
data[18] => HD.DATAIN18
data[19] => HD.data_a[19].DATAIN
data[19] => HD.DATAIN19
data[20] => HD.data_a[20].DATAIN
data[20] => HD.DATAIN20
data[21] => HD.data_a[21].DATAIN
data[21] => HD.DATAIN21
data[22] => HD.data_a[22].DATAIN
data[22] => HD.DATAIN22
data[23] => HD.data_a[23].DATAIN
data[23] => HD.DATAIN23
data[24] => HD.data_a[24].DATAIN
data[24] => HD.DATAIN24
data[25] => HD.data_a[25].DATAIN
data[25] => HD.DATAIN25
data[26] => HD.data_a[26].DATAIN
data[26] => HD.DATAIN26
data[27] => HD.data_a[27].DATAIN
data[27] => HD.DATAIN27
data[28] => HD.data_a[28].DATAIN
data[28] => HD.DATAIN28
data[29] => HD.data_a[29].DATAIN
data[29] => HD.DATAIN29
data[30] => HD.data_a[30].DATAIN
data[30] => HD.DATAIN30
data[31] => HD.data_a[31].DATAIN
data[31] => HD.DATAIN31
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
hdWrite => HD.we_a.DATAIN
hdWrite => HD.WE
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT
hdRead => dataOut.OUTPUTSELECT


|loop32i|cpu:cpu_core|mux_jump:muxJump
PC[0] => ~NO_FANOUT~
PC[1] => ~NO_FANOUT~
PC[2] => ~NO_FANOUT~
PC[3] => ~NO_FANOUT~
PC[4] => ~NO_FANOUT~
PC[5] => ~NO_FANOUT~
PC[6] => ~NO_FANOUT~
PC[7] => ~NO_FANOUT~
PC[8] => ~NO_FANOUT~
PC[9] => ~NO_FANOUT~
PC[10] => ~NO_FANOUT~
PC[11] => ~NO_FANOUT~
PC[12] => ~NO_FANOUT~
PC[13] => ~NO_FANOUT~
PC[14] => ~NO_FANOUT~
PC[15] => ~NO_FANOUT~
PC[16] => ~NO_FANOUT~
PC[17] => ~NO_FANOUT~
PC[18] => ~NO_FANOUT~
PC[19] => ~NO_FANOUT~
PC[20] => ~NO_FANOUT~
PC[21] => ~NO_FANOUT~
PC[22] => ~NO_FANOUT~
PC[23] => ~NO_FANOUT~
PC[24] => ~NO_FANOUT~
PC[25] => ~NO_FANOUT~
PC[26] => Mux5.IN4
PC[27] => Mux4.IN4
PC[28] => Mux3.IN4
PC[29] => Mux2.IN4
PC[30] => Mux1.IN4
PC[31] => Mux0.IN4
regs[0] => Mux31.IN5
regs[1] => Mux30.IN5
regs[2] => Mux29.IN5
regs[3] => Mux28.IN5
regs[4] => Mux27.IN5
regs[5] => Mux26.IN5
regs[6] => Mux25.IN5
regs[7] => Mux24.IN5
regs[8] => Mux23.IN5
regs[9] => Mux22.IN5
regs[10] => Mux21.IN5
regs[11] => Mux20.IN5
regs[12] => Mux19.IN5
regs[13] => Mux18.IN5
regs[14] => Mux17.IN5
regs[15] => Mux16.IN5
regs[16] => Mux15.IN5
regs[17] => Mux14.IN5
regs[18] => Mux13.IN5
regs[19] => Mux12.IN5
regs[20] => Mux11.IN5
regs[21] => Mux10.IN5
regs[22] => Mux9.IN5
regs[23] => Mux8.IN5
regs[24] => Mux7.IN5
regs[25] => Mux6.IN5
regs[26] => Mux5.IN5
regs[27] => Mux4.IN5
regs[28] => Mux3.IN5
regs[29] => Mux2.IN5
regs[30] => Mux1.IN5
regs[31] => Mux0.IN5
address[0] => Mux25.IN4
address[0] => Mux31.IN4
address[1] => Mux24.IN4
address[1] => Mux30.IN4
address[2] => Mux23.IN4
address[2] => Mux29.IN4
address[3] => Mux22.IN4
address[3] => Mux28.IN4
address[4] => Mux21.IN4
address[4] => Mux27.IN4
address[5] => Mux20.IN4
address[5] => Mux26.IN4
address[6] => Mux19.IN4
address[6] => Mux25.IN3
address[7] => Mux18.IN4
address[7] => Mux24.IN3
address[8] => Mux17.IN4
address[8] => Mux23.IN3
address[9] => Mux16.IN4
address[9] => Mux22.IN3
address[10] => Mux15.IN4
address[10] => Mux21.IN3
address[11] => Mux14.IN4
address[11] => Mux20.IN3
address[12] => Mux13.IN4
address[12] => Mux19.IN3
address[13] => Mux12.IN4
address[13] => Mux18.IN3
address[14] => Mux11.IN4
address[14] => Mux17.IN3
address[15] => Mux10.IN4
address[15] => Mux16.IN3
address[16] => Mux9.IN4
address[16] => Mux15.IN3
address[17] => Mux8.IN4
address[17] => Mux14.IN3
address[18] => Mux7.IN4
address[18] => Mux13.IN3
address[19] => Mux6.IN4
address[19] => Mux12.IN3
address[20] => Mux5.IN3
address[20] => Mux11.IN3
address[21] => Mux4.IN3
address[21] => Mux10.IN3
address[22] => Mux3.IN3
address[22] => Mux9.IN3
address[23] => Mux2.IN3
address[23] => Mux8.IN3
address[24] => Mux1.IN3
address[24] => Mux7.IN3
address[25] => Mux0.IN3
address[25] => Mux6.IN3
jumpOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
jumpOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
jumpOp[0] => Mux0.IN2
jumpOp[0] => Mux1.IN2
jumpOp[0] => Mux2.IN2
jumpOp[0] => Mux3.IN2
jumpOp[0] => Mux4.IN2
jumpOp[0] => Mux5.IN2
jumpOp[0] => Mux6.IN2
jumpOp[0] => Mux7.IN2
jumpOp[0] => Mux8.IN2
jumpOp[0] => Mux9.IN2
jumpOp[0] => Mux10.IN2
jumpOp[0] => Mux11.IN2
jumpOp[0] => Mux12.IN2
jumpOp[0] => Mux13.IN2
jumpOp[0] => Mux14.IN2
jumpOp[0] => Mux15.IN2
jumpOp[0] => Mux16.IN2
jumpOp[0] => Mux17.IN2
jumpOp[0] => Mux18.IN2
jumpOp[0] => Mux19.IN2
jumpOp[0] => Mux20.IN2
jumpOp[0] => Mux21.IN2
jumpOp[0] => Mux22.IN2
jumpOp[0] => Mux23.IN2
jumpOp[0] => Mux24.IN2
jumpOp[0] => Mux25.IN2
jumpOp[0] => Mux26.IN3
jumpOp[0] => Mux27.IN3
jumpOp[0] => Mux28.IN3
jumpOp[0] => Mux29.IN3
jumpOp[0] => Mux30.IN3
jumpOp[0] => Mux31.IN3
jumpOp[1] => Mux0.IN1
jumpOp[1] => Mux1.IN1
jumpOp[1] => Mux2.IN1
jumpOp[1] => Mux3.IN1
jumpOp[1] => Mux4.IN1
jumpOp[1] => Mux5.IN1
jumpOp[1] => Mux6.IN1
jumpOp[1] => Mux7.IN1
jumpOp[1] => Mux8.IN1
jumpOp[1] => Mux9.IN1
jumpOp[1] => Mux10.IN1
jumpOp[1] => Mux11.IN1
jumpOp[1] => Mux12.IN1
jumpOp[1] => Mux13.IN1
jumpOp[1] => Mux14.IN1
jumpOp[1] => Mux15.IN1
jumpOp[1] => Mux16.IN1
jumpOp[1] => Mux17.IN1
jumpOp[1] => Mux18.IN1
jumpOp[1] => Mux19.IN1
jumpOp[1] => Mux20.IN1
jumpOp[1] => Mux21.IN1
jumpOp[1] => Mux22.IN1
jumpOp[1] => Mux23.IN1
jumpOp[1] => Mux24.IN1
jumpOp[1] => Mux25.IN1
jumpOp[1] => Mux26.IN2
jumpOp[1] => Mux27.IN2
jumpOp[1] => Mux28.IN2
jumpOp[1] => Mux29.IN2
jumpOp[1] => Mux30.IN2
jumpOp[1] => Mux31.IN2


|loop32i|cpu:cpu_core|branch_control:branchControl
PC[0] => Add0.IN32
PC[1] => Add0.IN31
PC[2] => Add0.IN30
PC[3] => Add0.IN29
PC[4] => Add0.IN28
PC[5] => Add0.IN27
PC[6] => Add0.IN26
PC[7] => Add0.IN25
PC[8] => Add0.IN24
PC[9] => Add0.IN23
PC[10] => Add0.IN22
PC[11] => Add0.IN21
PC[12] => Add0.IN20
PC[13] => Add0.IN19
PC[14] => Add0.IN18
PC[15] => Add0.IN17
PC[16] => Add0.IN16
PC[17] => Add0.IN15
PC[18] => Add0.IN14
PC[19] => Add0.IN13
PC[20] => Add0.IN12
PC[21] => Add0.IN11
PC[22] => Add0.IN10
PC[23] => Add0.IN9
PC[24] => Add0.IN8
PC[25] => Add0.IN7
PC[26] => Add0.IN6
PC[27] => Add0.IN5
PC[28] => Add0.IN4
PC[29] => Add0.IN3
PC[30] => Add0.IN2
PC[31] => Add0.IN1
nextPC[0] => branchOut.DATAA
nextPC[1] => branchOut.DATAA
nextPC[2] => branchOut.DATAA
nextPC[3] => branchOut.DATAA
nextPC[4] => branchOut.DATAA
nextPC[5] => branchOut.DATAA
nextPC[6] => branchOut.DATAA
nextPC[7] => branchOut.DATAA
nextPC[8] => branchOut.DATAA
nextPC[9] => branchOut.DATAA
nextPC[10] => branchOut.DATAA
nextPC[11] => branchOut.DATAA
nextPC[12] => branchOut.DATAA
nextPC[13] => branchOut.DATAA
nextPC[14] => branchOut.DATAA
nextPC[15] => branchOut.DATAA
nextPC[16] => branchOut.DATAA
nextPC[17] => branchOut.DATAA
nextPC[18] => branchOut.DATAA
nextPC[19] => branchOut.DATAA
nextPC[20] => branchOut.DATAA
nextPC[21] => branchOut.DATAA
nextPC[22] => branchOut.DATAA
nextPC[23] => branchOut.DATAA
nextPC[24] => branchOut.DATAA
nextPC[25] => branchOut.DATAA
nextPC[26] => branchOut.DATAA
nextPC[27] => branchOut.DATAA
nextPC[28] => branchOut.DATAA
nextPC[29] => branchOut.DATAA
nextPC[30] => branchOut.DATAA
nextPC[31] => branchOut.DATAA
immediate[0] => Add0.IN64
immediate[1] => Add0.IN63
immediate[2] => Add0.IN62
immediate[3] => Add0.IN61
immediate[4] => Add0.IN60
immediate[5] => Add0.IN59
immediate[6] => Add0.IN58
immediate[7] => Add0.IN57
immediate[8] => Add0.IN56
immediate[9] => Add0.IN55
immediate[10] => Add0.IN54
immediate[11] => Add0.IN53
immediate[12] => Add0.IN52
immediate[13] => Add0.IN51
immediate[14] => Add0.IN50
immediate[15] => Add0.IN49
immediate[16] => Add0.IN48
immediate[17] => Add0.IN47
immediate[18] => Add0.IN46
immediate[19] => Add0.IN45
immediate[20] => Add0.IN44
immediate[21] => Add0.IN43
immediate[22] => Add0.IN42
immediate[23] => Add0.IN41
immediate[24] => Add0.IN40
immediate[25] => Add0.IN39
immediate[26] => Add0.IN38
immediate[27] => Add0.IN37
immediate[28] => Add0.IN36
immediate[29] => Add0.IN35
immediate[30] => Add0.IN34
immediate[31] => Add0.IN33
branchOut[0] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[1] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[2] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[3] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[4] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[5] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[6] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[7] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[8] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[9] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[10] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[11] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[12] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[13] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[14] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[15] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[16] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[17] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[18] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[19] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[20] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[21] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[22] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[23] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[24] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[25] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[26] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[27] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[28] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[29] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[30] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchOut[31] <= branchOut.DB_MAX_OUTPUT_PORT_TYPE
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT
branchCondition => branchOut.OUTPUTSELECT


|loop32i|cpu:cpu_core|mux_4:muxPC
in_1[0] => Mux31.IN0
in_1[1] => Mux30.IN0
in_1[2] => Mux29.IN0
in_1[3] => Mux28.IN0
in_1[4] => Mux27.IN0
in_1[5] => Mux26.IN0
in_1[6] => Mux25.IN0
in_1[7] => Mux24.IN0
in_1[8] => Mux23.IN0
in_1[9] => Mux22.IN0
in_1[10] => Mux21.IN0
in_1[11] => Mux20.IN0
in_1[12] => Mux19.IN0
in_1[13] => Mux18.IN0
in_1[14] => Mux17.IN0
in_1[15] => Mux16.IN0
in_1[16] => Mux15.IN0
in_1[17] => Mux14.IN0
in_1[18] => Mux13.IN0
in_1[19] => Mux12.IN0
in_1[20] => Mux11.IN0
in_1[21] => Mux10.IN0
in_1[22] => Mux9.IN0
in_1[23] => Mux8.IN0
in_1[24] => Mux7.IN0
in_1[25] => Mux6.IN0
in_1[26] => Mux5.IN0
in_1[27] => Mux4.IN0
in_1[28] => Mux3.IN0
in_1[29] => Mux2.IN0
in_1[30] => Mux1.IN0
in_1[31] => Mux0.IN0
in_2[0] => Mux31.IN1
in_2[1] => Mux30.IN1
in_2[2] => Mux29.IN1
in_2[3] => Mux28.IN1
in_2[4] => Mux27.IN1
in_2[5] => Mux26.IN1
in_2[6] => Mux25.IN1
in_2[7] => Mux24.IN1
in_2[8] => Mux23.IN1
in_2[9] => Mux22.IN1
in_2[10] => Mux21.IN1
in_2[11] => Mux20.IN1
in_2[12] => Mux19.IN1
in_2[13] => Mux18.IN1
in_2[14] => Mux17.IN1
in_2[15] => Mux16.IN1
in_2[16] => Mux15.IN1
in_2[17] => Mux14.IN1
in_2[18] => Mux13.IN1
in_2[19] => Mux12.IN1
in_2[20] => Mux11.IN1
in_2[21] => Mux10.IN1
in_2[22] => Mux9.IN1
in_2[23] => Mux8.IN1
in_2[24] => Mux7.IN1
in_2[25] => Mux6.IN1
in_2[26] => Mux5.IN1
in_2[27] => Mux4.IN1
in_2[28] => Mux3.IN1
in_2[29] => Mux2.IN1
in_2[30] => Mux1.IN1
in_2[31] => Mux0.IN1
in_3[0] => Mux31.IN2
in_3[1] => Mux30.IN2
in_3[2] => Mux29.IN2
in_3[3] => Mux28.IN2
in_3[4] => Mux27.IN2
in_3[5] => Mux26.IN2
in_3[6] => Mux25.IN2
in_3[7] => Mux24.IN2
in_3[8] => Mux23.IN2
in_3[9] => Mux22.IN2
in_3[10] => Mux21.IN2
in_3[11] => Mux20.IN2
in_3[12] => Mux19.IN2
in_3[13] => Mux18.IN2
in_3[14] => Mux17.IN2
in_3[15] => Mux16.IN2
in_3[16] => Mux15.IN2
in_3[17] => Mux14.IN2
in_3[18] => Mux13.IN2
in_3[19] => Mux12.IN2
in_3[20] => Mux11.IN2
in_3[21] => Mux10.IN2
in_3[22] => Mux9.IN2
in_3[23] => Mux8.IN2
in_3[24] => Mux7.IN2
in_3[25] => Mux6.IN2
in_3[26] => Mux5.IN2
in_3[27] => Mux4.IN2
in_3[28] => Mux3.IN2
in_3[29] => Mux2.IN2
in_3[30] => Mux1.IN2
in_3[31] => Mux0.IN2
in_4[0] => Mux31.IN3
in_4[1] => Mux30.IN3
in_4[2] => Mux29.IN3
in_4[3] => Mux28.IN3
in_4[4] => Mux27.IN3
in_4[5] => Mux26.IN3
in_4[6] => Mux25.IN3
in_4[7] => Mux24.IN3
in_4[8] => Mux23.IN3
in_4[9] => Mux22.IN3
in_4[10] => Mux21.IN3
in_4[11] => Mux20.IN3
in_4[12] => Mux19.IN3
in_4[13] => Mux18.IN3
in_4[14] => Mux17.IN3
in_4[15] => Mux16.IN3
in_4[16] => Mux15.IN3
in_4[17] => Mux14.IN3
in_4[18] => Mux13.IN3
in_4[19] => Mux12.IN3
in_4[20] => Mux11.IN3
in_4[21] => Mux10.IN3
in_4[22] => Mux9.IN3
in_4[23] => Mux8.IN3
in_4[24] => Mux7.IN3
in_4[25] => Mux6.IN3
in_4[26] => Mux5.IN3
in_4[27] => Mux4.IN3
in_4[28] => Mux3.IN3
in_4[29] => Mux2.IN3
in_4[30] => Mux1.IN3
in_4[31] => Mux0.IN3
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
flag[0] => Mux0.IN5
flag[0] => Mux1.IN5
flag[0] => Mux2.IN5
flag[0] => Mux3.IN5
flag[0] => Mux4.IN5
flag[0] => Mux5.IN5
flag[0] => Mux6.IN5
flag[0] => Mux7.IN5
flag[0] => Mux8.IN5
flag[0] => Mux9.IN5
flag[0] => Mux10.IN5
flag[0] => Mux11.IN5
flag[0] => Mux12.IN5
flag[0] => Mux13.IN5
flag[0] => Mux14.IN5
flag[0] => Mux15.IN5
flag[0] => Mux16.IN5
flag[0] => Mux17.IN5
flag[0] => Mux18.IN5
flag[0] => Mux19.IN5
flag[0] => Mux20.IN5
flag[0] => Mux21.IN5
flag[0] => Mux22.IN5
flag[0] => Mux23.IN5
flag[0] => Mux24.IN5
flag[0] => Mux25.IN5
flag[0] => Mux26.IN5
flag[0] => Mux27.IN5
flag[0] => Mux28.IN5
flag[0] => Mux29.IN5
flag[0] => Mux30.IN5
flag[0] => Mux31.IN5
flag[1] => Mux0.IN4
flag[1] => Mux1.IN4
flag[1] => Mux2.IN4
flag[1] => Mux3.IN4
flag[1] => Mux4.IN4
flag[1] => Mux5.IN4
flag[1] => Mux6.IN4
flag[1] => Mux7.IN4
flag[1] => Mux8.IN4
flag[1] => Mux9.IN4
flag[1] => Mux10.IN4
flag[1] => Mux11.IN4
flag[1] => Mux12.IN4
flag[1] => Mux13.IN4
flag[1] => Mux14.IN4
flag[1] => Mux15.IN4
flag[1] => Mux16.IN4
flag[1] => Mux17.IN4
flag[1] => Mux18.IN4
flag[1] => Mux19.IN4
flag[1] => Mux20.IN4
flag[1] => Mux21.IN4
flag[1] => Mux22.IN4
flag[1] => Mux23.IN4
flag[1] => Mux24.IN4
flag[1] => Mux25.IN4
flag[1] => Mux26.IN4
flag[1] => Mux27.IN4
flag[1] => Mux28.IN4
flag[1] => Mux29.IN4
flag[1] => Mux30.IN4
flag[1] => Mux31.IN4


|loop32i|cpu:cpu_core|in_module:moduleIN
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
switches[8] => switches[8].IN1
switches[9] => switches[9].IN1
switches[10] => switches[10].IN1
switches[11] => switches[11].IN1
switches[12] => switches[12].IN1
switches[13] => switches[13].IN1
switches[14] => switches[14].IN1
switches[15] => switches[15].IN1
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
button_in => switchesOut.OUTPUTSELECT
switchSide => switchSide.IN2
switchUnsigned => _.IN1
switchUnsigned => _.IN1
switchesExt[0] <= extensor:ext1.port1
switchesExt[1] <= extensor:ext1.port1
switchesExt[2] <= extensor:ext1.port1
switchesExt[3] <= extensor:ext1.port1
switchesExt[4] <= extensor:ext1.port1
switchesExt[5] <= extensor:ext1.port1
switchesExt[6] <= extensor:ext1.port1
switchesExt[7] <= extensor:ext1.port1
switchesExt[8] <= extensor:ext1.port1
switchesExt[9] <= extensor:ext1.port1
switchesExt[10] <= extensor:ext1.port1
switchesExt[11] <= extensor:ext1.port1
switchesExt[12] <= extensor:ext1.port1
switchesExt[13] <= extensor:ext1.port1
switchesExt[14] <= extensor:ext1.port1
switchesExt[15] <= extensor:ext1.port1
switchesExt[16] <= extensor:ext1.port1
switchesExt[17] <= extensor:ext1.port1
switchesExt[18] <= extensor:ext1.port1
switchesExt[19] <= extensor:ext1.port1
switchesExt[20] <= extensor:ext1.port1
switchesExt[21] <= extensor:ext1.port1
switchesExt[22] <= extensor:ext1.port1
switchesExt[23] <= extensor:ext1.port1
switchesExt[24] <= extensor:ext1.port1
switchesExt[25] <= extensor:ext1.port1
switchesExt[26] <= extensor:ext1.port1
switchesExt[27] <= extensor:ext1.port1
switchesExt[28] <= extensor:ext1.port1
switchesExt[29] <= extensor:ext1.port1
switchesExt[30] <= extensor:ext1.port1
switchesExt[31] <= extensor:ext1.port1
switchesOutExt[0] <= extensor:ext2.port1
switchesOutExt[1] <= extensor:ext2.port1
switchesOutExt[2] <= extensor:ext2.port1
switchesOutExt[3] <= extensor:ext2.port1
switchesOutExt[4] <= extensor:ext2.port1
switchesOutExt[5] <= extensor:ext2.port1
switchesOutExt[6] <= extensor:ext2.port1
switchesOutExt[7] <= extensor:ext2.port1
switchesOutExt[8] <= extensor:ext2.port1
switchesOutExt[9] <= extensor:ext2.port1
switchesOutExt[10] <= extensor:ext2.port1
switchesOutExt[11] <= extensor:ext2.port1
switchesOutExt[12] <= extensor:ext2.port1
switchesOutExt[13] <= extensor:ext2.port1
switchesOutExt[14] <= extensor:ext2.port1
switchesOutExt[15] <= extensor:ext2.port1
switchesOutExt[16] <= extensor:ext2.port1
switchesOutExt[17] <= extensor:ext2.port1
switchesOutExt[18] <= extensor:ext2.port1
switchesOutExt[19] <= extensor:ext2.port1
switchesOutExt[20] <= extensor:ext2.port1
switchesOutExt[21] <= extensor:ext2.port1
switchesOutExt[22] <= extensor:ext2.port1
switchesOutExt[23] <= extensor:ext2.port1
switchesOutExt[24] <= extensor:ext2.port1
switchesOutExt[25] <= extensor:ext2.port1
switchesOutExt[26] <= extensor:ext2.port1
switchesOutExt[27] <= extensor:ext2.port1
switchesOutExt[28] <= extensor:ext2.port1
switchesOutExt[29] <= extensor:ext2.port1
switchesOutExt[30] <= extensor:ext2.port1
switchesOutExt[31] <= extensor:ext2.port1


|loop32i|cpu:cpu_core|in_module:moduleIN|extensor:ext1
in[0] => out.DATAA
in[0] => out.DATAA
in[0] => out.DATAB
in[1] => out.DATAA
in[1] => out.DATAA
in[1] => out.DATAB
in[2] => out.DATAA
in[2] => out.DATAA
in[2] => out.DATAB
in[3] => out.DATAA
in[3] => out.DATAA
in[3] => out.DATAB
in[4] => out.DATAA
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => always0.IN0
in[15] => out.DATAA
in[15] => out.DATAA
in[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
twoComplement => always0.IN1


|loop32i|cpu:cpu_core|in_module:moduleIN|extensor:ext2
in[0] => out.DATAA
in[0] => out.DATAA
in[0] => out.DATAB
in[1] => out.DATAA
in[1] => out.DATAA
in[1] => out.DATAB
in[2] => out.DATAA
in[2] => out.DATAA
in[2] => out.DATAB
in[3] => out.DATAA
in[3] => out.DATAA
in[3] => out.DATAB
in[4] => out.DATAA
in[4] => out.DATAA
in[4] => out.DATAB
in[5] => out.DATAA
in[5] => out.DATAA
in[5] => out.DATAB
in[6] => out.DATAA
in[6] => out.DATAA
in[6] => out.DATAB
in[7] => out.DATAA
in[7] => out.DATAA
in[7] => out.DATAB
in[8] => out.DATAA
in[8] => out.DATAA
in[8] => out.DATAB
in[9] => out.DATAA
in[9] => out.DATAA
in[9] => out.DATAB
in[10] => out.DATAA
in[10] => out.DATAA
in[10] => out.DATAB
in[11] => out.DATAA
in[11] => out.DATAA
in[11] => out.DATAB
in[12] => out.DATAA
in[12] => out.DATAA
in[12] => out.DATAB
in[13] => out.DATAA
in[13] => out.DATAA
in[13] => out.DATAB
in[14] => out.DATAA
in[14] => out.DATAA
in[14] => out.DATAB
in[15] => always0.IN0
in[15] => out.DATAA
in[15] => out.DATAA
in[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
extSide => out.OUTPUTSELECT
twoComplement => always0.IN1


|loop32i|cpu:cpu_core|out_module_control:outControl
in[0] => Selector31.IN4
in[1] => Selector30.IN4
in[2] => Selector29.IN4
in[3] => Selector28.IN4
in[4] => Selector27.IN4
in[5] => Selector26.IN4
in[6] => Selector25.IN4
in[7] => Selector24.IN4
in[8] => Selector23.IN4
in[9] => Selector22.IN4
in[10] => Selector21.IN4
in[11] => Selector20.IN4
in[12] => Selector19.IN4
in[13] => Selector18.IN4
in[14] => Selector17.IN4
in[15] => Selector16.IN4
in[16] => Selector15.IN4
in[17] => Selector14.IN4
in[18] => Selector13.IN4
in[19] => Selector12.IN4
in[20] => Selector11.IN4
in[21] => Selector10.IN4
in[22] => Selector9.IN4
in[23] => Selector8.IN4
in[24] => Selector7.IN4
in[25] => Selector6.IN4
in[26] => Selector5.IN4
in[27] => Selector4.IN4
in[28] => Selector3.IN4
in[29] => Selector2.IN4
in[30] => Selector1.IN4
in[31] => Selector0.IN4
regs[0] => Selector31.IN5
regs[1] => Selector30.IN5
regs[2] => Selector29.IN5
regs[3] => Selector28.IN5
regs[4] => Selector27.IN5
regs[5] => Selector26.IN5
regs[6] => Selector25.IN5
regs[7] => Selector24.IN5
regs[8] => Selector23.IN5
regs[9] => Selector22.IN5
regs[10] => Selector21.IN5
regs[11] => Selector20.IN5
regs[12] => Selector19.IN5
regs[13] => Selector18.IN5
regs[14] => Selector17.IN5
regs[15] => Selector16.IN5
regs[16] => Selector15.IN5
regs[17] => Selector14.IN5
regs[18] => Selector13.IN5
regs[19] => Selector12.IN5
regs[20] => Selector11.IN5
regs[21] => Selector10.IN5
regs[22] => Selector9.IN5
regs[23] => Selector8.IN5
regs[24] => Selector7.IN5
regs[25] => Selector6.IN5
regs[26] => Selector5.IN5
regs[27] => Selector4.IN5
regs[28] => Selector3.IN5
regs[29] => Selector2.IN5
regs[30] => Selector1.IN5
regs[31] => Selector0.IN5
binary[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
binary[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
binary[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
binary[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
binary[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
binary[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
binary[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
binary[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
binary[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
binary[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
binary[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
binary[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
binary[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
binary[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
binary[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
binary[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
binary[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
binary[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
binary[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
binary[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
binary[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
binary[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
binary[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
binary[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
binary[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
binary[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
binary[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
binary[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
binary[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
binary[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
binary[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
binary[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
outputControl[0] => Equal0.IN63
outputControl[0] => Equal1.IN63
outputControl[1] => Equal0.IN62
outputControl[1] => Equal1.IN62
in_on <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out_on <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut
binaryS[0] => binaryS[0].IN1
binaryS[1] => binaryS[1].IN1
binaryS[2] => binaryS[2].IN1
binaryS[3] => binaryS[3].IN1
binaryS[4] => binaryS[4].IN1
binaryS[5] => binaryS[5].IN1
binaryS[6] => binaryS[6].IN1
binaryS[7] => binaryS[7].IN1
binaryS[8] => binaryS[8].IN1
binaryS[9] => binaryS[9].IN1
binaryS[10] => binaryS[10].IN1
binaryS[11] => binaryS[11].IN1
binaryS[12] => binaryS[12].IN1
binaryS[13] => binaryS[13].IN1
binaryS[14] => binaryS[14].IN1
binaryS[15] => binaryS[15].IN1
binaryS[16] => binaryS[16].IN1
binaryS[17] => binaryS[17].IN1
binaryS[18] => binaryS[18].IN1
binaryS[19] => binaryS[19].IN1
binaryS[20] => binaryS[20].IN1
binaryS[21] => binaryS[21].IN1
binaryS[22] => binaryS[22].IN1
binaryS[23] => binaryS[23].IN1
binaryS[24] => binaryS[24].IN1
binaryS[25] => binaryS[25].IN1
binaryS[26] => binaryS[26].IN1
binaryS[27] => binaryS[27].IN1
binaryS[28] => binaryS[28].IN1
binaryS[29] => binaryS[29].IN1
binaryS[30] => binaryS[30].IN1
binaryS[31] => binaryS[31].IN1
in_on => turnOff.IN0
out_on => turnOff.IN1
HEX0[0] <= display:H0.port1
HEX0[1] <= display:H0.port1
HEX0[2] <= display:H0.port1
HEX0[3] <= display:H0.port1
HEX0[4] <= display:H0.port1
HEX0[5] <= display:H0.port1
HEX0[6] <= display:H0.port1
HEX1[0] <= display:H1.port1
HEX1[1] <= display:H1.port1
HEX1[2] <= display:H1.port1
HEX1[3] <= display:H1.port1
HEX1[4] <= display:H1.port1
HEX1[5] <= display:H1.port1
HEX1[6] <= display:H1.port1
HEX2[0] <= display:H2.port1
HEX2[1] <= display:H2.port1
HEX2[2] <= display:H2.port1
HEX2[3] <= display:H2.port1
HEX2[4] <= display:H2.port1
HEX2[5] <= display:H2.port1
HEX2[6] <= display:H2.port1
HEX3[0] <= display:H3.port1
HEX3[1] <= display:H3.port1
HEX3[2] <= display:H3.port1
HEX3[3] <= display:H3.port1
HEX3[4] <= display:H3.port1
HEX3[5] <= display:H3.port1
HEX3[6] <= display:H3.port1
HEX4[0] <= display:H4.port1
HEX4[1] <= display:H4.port1
HEX4[2] <= display:H4.port1
HEX4[3] <= display:H4.port1
HEX4[4] <= display:H4.port1
HEX4[5] <= display:H4.port1
HEX4[6] <= display:H4.port1
HEX5[0] <= display:H5.port1
HEX5[1] <= display:H5.port1
HEX5[2] <= display:H5.port1
HEX5[3] <= display:H5.port1
HEX5[4] <= display:H5.port1
HEX5[5] <= display:H5.port1
HEX5[6] <= display:H5.port1
HEX6[0] <= display:H6.port1
HEX6[1] <= display:H6.port1
HEX6[2] <= display:H6.port1
HEX6[3] <= display:H6.port1
HEX6[4] <= display:H6.port1
HEX6[5] <= display:H6.port1
HEX6[6] <= display:H6.port1
HEX7[0] <= display:H7.port1
HEX7[1] <= display:H7.port1
HEX7[2] <= display:H7.port1
HEX7[3] <= display:H7.port1
HEX7[4] <= display:H7.port1
HEX7[5] <= display:H7.port1
HEX7[6] <= display:H7.port1


|loop32i|cpu:cpu_core|out_module:moduleOut|two_complement_conversor:TCconversor
binarySigned[0] => binary.DATAA
binarySigned[0] => Add0.IN64
binarySigned[1] => binary.DATAA
binarySigned[1] => Add0.IN63
binarySigned[2] => binary.DATAA
binarySigned[2] => Add0.IN62
binarySigned[3] => binary.DATAA
binarySigned[3] => Add0.IN61
binarySigned[4] => binary.DATAA
binarySigned[4] => Add0.IN60
binarySigned[5] => binary.DATAA
binarySigned[5] => Add0.IN59
binarySigned[6] => binary.DATAA
binarySigned[6] => Add0.IN58
binarySigned[7] => binary.DATAA
binarySigned[7] => Add0.IN57
binarySigned[8] => binary.DATAA
binarySigned[8] => Add0.IN56
binarySigned[9] => binary.DATAA
binarySigned[9] => Add0.IN55
binarySigned[10] => binary.DATAA
binarySigned[10] => Add0.IN54
binarySigned[11] => binary.DATAA
binarySigned[11] => Add0.IN53
binarySigned[12] => binary.DATAA
binarySigned[12] => Add0.IN52
binarySigned[13] => binary.DATAA
binarySigned[13] => Add0.IN51
binarySigned[14] => binary.DATAA
binarySigned[14] => Add0.IN50
binarySigned[15] => binary.DATAA
binarySigned[15] => Add0.IN49
binarySigned[16] => binary.DATAA
binarySigned[16] => Add0.IN48
binarySigned[17] => binary.DATAA
binarySigned[17] => Add0.IN47
binarySigned[18] => binary.DATAA
binarySigned[18] => Add0.IN46
binarySigned[19] => binary.DATAA
binarySigned[19] => Add0.IN45
binarySigned[20] => binary.DATAA
binarySigned[20] => Add0.IN44
binarySigned[21] => binary.DATAA
binarySigned[21] => Add0.IN43
binarySigned[22] => binary.DATAA
binarySigned[22] => Add0.IN42
binarySigned[23] => binary.DATAA
binarySigned[23] => Add0.IN41
binarySigned[24] => binary.DATAA
binarySigned[24] => Add0.IN40
binarySigned[25] => binary.DATAA
binarySigned[25] => Add0.IN39
binarySigned[26] => binary.DATAA
binarySigned[26] => Add0.IN38
binarySigned[27] => binary.DATAA
binarySigned[27] => Add0.IN37
binarySigned[28] => binary.DATAA
binarySigned[28] => Add0.IN36
binarySigned[29] => binary.DATAA
binarySigned[29] => Add0.IN35
binarySigned[30] => binary.DATAA
binarySigned[30] => Add0.IN34
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => binary.OUTPUTSELECT
binarySigned[31] => sign.DATAIN
binarySigned[31] => Add0.IN33
binary[0] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[1] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[2] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[3] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[4] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[5] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[6] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[7] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[8] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[9] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[10] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[11] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[12] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[13] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[14] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[15] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[16] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[17] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[18] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[19] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[20] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[21] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[22] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[23] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[24] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[25] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[26] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[27] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[28] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[29] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[30] <= binary.DB_MAX_OUTPUT_PORT_TYPE
binary[31] <= binary.DB_MAX_OUTPUT_PORT_TYPE
sign <= binarySigned[31].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|bcd_conversor:BCDconcersor
binary[0] => x0[0].DATAIN
binary[1] => LessThan154.IN8
binary[1] => Add154.IN8
binary[1] => x0.DATAA
binary[2] => LessThan144.IN8
binary[2] => Add144.IN8
binary[2] => x0.DATAA
binary[3] => LessThan134.IN8
binary[3] => Add134.IN8
binary[3] => x0.DATAA
binary[4] => LessThan125.IN8
binary[4] => Add125.IN8
binary[4] => x0.DATAA
binary[5] => LessThan116.IN8
binary[5] => Add116.IN8
binary[5] => x0.DATAA
binary[6] => LessThan107.IN8
binary[6] => Add107.IN8
binary[6] => x0.DATAA
binary[7] => LessThan99.IN8
binary[7] => Add99.IN8
binary[7] => x0.DATAA
binary[8] => LessThan91.IN8
binary[8] => Add91.IN8
binary[8] => x0.DATAA
binary[9] => LessThan83.IN8
binary[9] => Add83.IN8
binary[9] => x0.DATAA
binary[10] => LessThan76.IN8
binary[10] => Add76.IN8
binary[10] => x0.DATAA
binary[11] => LessThan69.IN8
binary[11] => Add69.IN8
binary[11] => x0.DATAA
binary[12] => LessThan62.IN8
binary[12] => Add62.IN8
binary[12] => x0.DATAA
binary[13] => LessThan56.IN8
binary[13] => Add56.IN8
binary[13] => x0.DATAA
binary[14] => LessThan50.IN8
binary[14] => Add50.IN8
binary[14] => x0.DATAA
binary[15] => LessThan44.IN8
binary[15] => Add44.IN8
binary[15] => x0.DATAA
binary[16] => LessThan39.IN8
binary[16] => Add39.IN8
binary[16] => x0.DATAA
binary[17] => LessThan34.IN8
binary[17] => Add34.IN8
binary[17] => x0.DATAA
binary[18] => LessThan29.IN8
binary[18] => Add29.IN8
binary[18] => x0.DATAA
binary[19] => LessThan25.IN8
binary[19] => Add25.IN8
binary[19] => x0.DATAA
binary[20] => LessThan21.IN8
binary[20] => Add21.IN8
binary[20] => x0.DATAA
binary[21] => LessThan17.IN8
binary[21] => Add17.IN8
binary[21] => x0.DATAA
binary[22] => LessThan14.IN8
binary[22] => Add14.IN8
binary[22] => x0.DATAA
binary[23] => LessThan11.IN8
binary[23] => Add11.IN8
binary[23] => x0.DATAA
binary[24] => LessThan8.IN8
binary[24] => Add8.IN8
binary[24] => x0.DATAA
binary[25] => LessThan6.IN8
binary[25] => Add6.IN8
binary[25] => x0.DATAA
binary[26] => LessThan4.IN8
binary[26] => Add4.IN8
binary[26] => x0.DATAA
binary[27] => LessThan2.IN8
binary[27] => Add2.IN8
binary[27] => x0.DATAA
binary[28] => LessThan1.IN8
binary[28] => Add1.IN8
binary[28] => x0.DATAA
binary[29] => LessThan0.IN6
binary[29] => Add0.IN6
binary[29] => x0.DATAA
binary[30] => LessThan0.IN5
binary[30] => Add0.IN5
binary[30] => x0.DATAA
binary[31] => LessThan0.IN4
binary[31] => Add0.IN4
binary[31] => x0.DATAA
x0[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
x0[1] <= x0.DB_MAX_OUTPUT_PORT_TYPE
x0[2] <= x0.DB_MAX_OUTPUT_PORT_TYPE
x0[3] <= x0.DB_MAX_OUTPUT_PORT_TYPE
x1[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
x1[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[2] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[3] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x2[0] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x2[1] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[3] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x3[0] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x3[1] <= x3.DB_MAX_OUTPUT_PORT_TYPE
x3[2] <= x3.DB_MAX_OUTPUT_PORT_TYPE
x3[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
x4[0] <= x3.DB_MAX_OUTPUT_PORT_TYPE
x4[1] <= x4.DB_MAX_OUTPUT_PORT_TYPE
x4[2] <= x4.DB_MAX_OUTPUT_PORT_TYPE
x4[3] <= x4.DB_MAX_OUTPUT_PORT_TYPE
x5[0] <= x4.DB_MAX_OUTPUT_PORT_TYPE
x5[1] <= x5.DB_MAX_OUTPUT_PORT_TYPE
x5[2] <= x5.DB_MAX_OUTPUT_PORT_TYPE
x5[3] <= x5.DB_MAX_OUTPUT_PORT_TYPE
x6[0] <= x5.DB_MAX_OUTPUT_PORT_TYPE
x6[1] <= x6.DB_MAX_OUTPUT_PORT_TYPE
x6[2] <= x6.DB_MAX_OUTPUT_PORT_TYPE
x6[3] <= x6.DB_MAX_OUTPUT_PORT_TYPE
x7[0] <= x6.DB_MAX_OUTPUT_PORT_TYPE
x7[1] <= x7.DB_MAX_OUTPUT_PORT_TYPE
x7[2] <= x7.DB_MAX_OUTPUT_PORT_TYPE
x7[3] <= x7.DB_MAX_OUTPUT_PORT_TYPE
x8[0] <= x7.DB_MAX_OUTPUT_PORT_TYPE
x8[1] <= x8.DB_MAX_OUTPUT_PORT_TYPE
x8[2] <= x8.DB_MAX_OUTPUT_PORT_TYPE
x8[3] <= x8.DB_MAX_OUTPUT_PORT_TYPE
x9[0] <= x8.DB_MAX_OUTPUT_PORT_TYPE
x9[1] <= x9.DB_MAX_OUTPUT_PORT_TYPE
x9[2] <= x9.DB_MAX_OUTPUT_PORT_TYPE
x9[3] <= x9.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H0
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H1
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H2
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H3
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H4
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H5
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H6
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|out_module:moduleOut|display:H7
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|mux_9:muxRS
in_1[0] => Mux31.IN7
in_1[1] => Mux30.IN7
in_1[2] => Mux29.IN7
in_1[3] => Mux28.IN7
in_1[4] => Mux27.IN7
in_1[5] => Mux26.IN7
in_1[6] => Mux25.IN7
in_1[7] => Mux24.IN7
in_1[8] => Mux23.IN7
in_1[9] => Mux22.IN7
in_1[10] => Mux21.IN7
in_1[11] => Mux20.IN7
in_1[12] => Mux19.IN7
in_1[13] => Mux18.IN7
in_1[14] => Mux17.IN7
in_1[15] => Mux16.IN7
in_1[16] => Mux15.IN7
in_1[17] => Mux14.IN7
in_1[18] => Mux13.IN7
in_1[19] => Mux12.IN7
in_1[20] => Mux11.IN7
in_1[21] => Mux10.IN7
in_1[22] => Mux9.IN7
in_1[23] => Mux8.IN7
in_1[24] => Mux7.IN7
in_1[25] => Mux6.IN7
in_1[26] => Mux5.IN7
in_1[27] => Mux4.IN7
in_1[28] => Mux3.IN7
in_1[29] => Mux2.IN7
in_1[30] => Mux1.IN7
in_1[31] => Mux0.IN7
in_2[0] => Mux31.IN8
in_2[1] => Mux30.IN8
in_2[2] => Mux29.IN8
in_2[3] => Mux28.IN8
in_2[4] => Mux27.IN8
in_2[5] => Mux26.IN8
in_2[6] => Mux25.IN8
in_2[7] => Mux24.IN8
in_2[8] => Mux23.IN8
in_2[9] => Mux22.IN8
in_2[10] => Mux21.IN8
in_2[11] => Mux20.IN8
in_2[12] => Mux19.IN8
in_2[13] => Mux18.IN8
in_2[14] => Mux17.IN8
in_2[15] => Mux16.IN8
in_2[16] => Mux15.IN8
in_2[17] => Mux14.IN8
in_2[18] => Mux13.IN8
in_2[19] => Mux12.IN8
in_2[20] => Mux11.IN8
in_2[21] => Mux10.IN8
in_2[22] => Mux9.IN8
in_2[23] => Mux8.IN8
in_2[24] => Mux7.IN8
in_2[25] => Mux6.IN8
in_2[26] => Mux5.IN8
in_2[27] => Mux4.IN8
in_2[28] => Mux3.IN8
in_2[29] => Mux2.IN8
in_2[30] => Mux1.IN8
in_2[31] => Mux0.IN8
in_3[0] => Mux31.IN9
in_3[1] => Mux30.IN9
in_3[2] => Mux29.IN9
in_3[3] => Mux28.IN9
in_3[4] => Mux27.IN9
in_3[5] => Mux26.IN9
in_3[6] => Mux25.IN9
in_3[7] => Mux24.IN9
in_3[8] => Mux23.IN9
in_3[9] => Mux22.IN9
in_3[10] => Mux21.IN9
in_3[11] => Mux20.IN9
in_3[12] => Mux19.IN9
in_3[13] => Mux18.IN9
in_3[14] => Mux17.IN9
in_3[15] => Mux16.IN9
in_3[16] => Mux15.IN9
in_3[17] => Mux14.IN9
in_3[18] => Mux13.IN9
in_3[19] => Mux12.IN9
in_3[20] => Mux11.IN9
in_3[21] => Mux10.IN9
in_3[22] => Mux9.IN9
in_3[23] => Mux8.IN9
in_3[24] => Mux7.IN9
in_3[25] => Mux6.IN9
in_3[26] => Mux5.IN9
in_3[27] => Mux4.IN9
in_3[28] => Mux3.IN9
in_3[29] => Mux2.IN9
in_3[30] => Mux1.IN9
in_3[31] => Mux0.IN9
in_4[0] => Mux31.IN10
in_4[1] => Mux30.IN10
in_4[2] => Mux29.IN10
in_4[3] => Mux28.IN10
in_4[4] => Mux27.IN10
in_4[5] => Mux26.IN10
in_4[6] => Mux25.IN10
in_4[7] => Mux24.IN10
in_4[8] => Mux23.IN10
in_4[9] => Mux22.IN10
in_4[10] => Mux21.IN10
in_4[11] => Mux20.IN10
in_4[12] => Mux19.IN10
in_4[13] => Mux18.IN10
in_4[14] => Mux17.IN10
in_4[15] => Mux16.IN10
in_4[16] => Mux15.IN10
in_4[17] => Mux14.IN10
in_4[18] => Mux13.IN10
in_4[19] => Mux12.IN10
in_4[20] => Mux11.IN10
in_4[21] => Mux10.IN10
in_4[22] => Mux9.IN10
in_4[23] => Mux8.IN10
in_4[24] => Mux7.IN10
in_4[25] => Mux6.IN10
in_4[26] => Mux5.IN10
in_4[27] => Mux4.IN10
in_4[28] => Mux3.IN10
in_4[29] => Mux2.IN10
in_4[30] => Mux1.IN10
in_4[31] => Mux0.IN10
in_5[0] => Mux31.IN11
in_5[1] => Mux30.IN11
in_5[2] => Mux29.IN11
in_5[3] => Mux28.IN11
in_5[4] => Mux27.IN11
in_5[5] => Mux26.IN11
in_5[6] => Mux25.IN11
in_5[7] => Mux24.IN11
in_5[8] => Mux23.IN11
in_5[9] => Mux22.IN11
in_5[10] => Mux21.IN11
in_5[11] => Mux20.IN11
in_5[12] => Mux19.IN11
in_5[13] => Mux18.IN11
in_5[14] => Mux17.IN11
in_5[15] => Mux16.IN11
in_5[16] => Mux15.IN11
in_5[17] => Mux14.IN11
in_5[18] => Mux13.IN11
in_5[19] => Mux12.IN11
in_5[20] => Mux11.IN11
in_5[21] => Mux10.IN11
in_5[22] => Mux9.IN11
in_5[23] => Mux8.IN11
in_5[24] => Mux7.IN11
in_5[25] => Mux6.IN11
in_5[26] => Mux5.IN11
in_5[27] => Mux4.IN11
in_5[28] => Mux3.IN11
in_5[29] => Mux2.IN11
in_5[30] => Mux1.IN11
in_5[31] => Mux0.IN11
in_6[0] => Mux31.IN12
in_6[1] => Mux30.IN12
in_6[2] => Mux29.IN12
in_6[3] => Mux28.IN12
in_6[4] => Mux27.IN12
in_6[5] => Mux26.IN12
in_6[6] => Mux25.IN12
in_6[7] => Mux24.IN12
in_6[8] => Mux23.IN12
in_6[9] => Mux22.IN12
in_6[10] => Mux21.IN12
in_6[11] => Mux20.IN12
in_6[12] => Mux19.IN12
in_6[13] => Mux18.IN12
in_6[14] => Mux17.IN12
in_6[15] => Mux16.IN12
in_6[16] => Mux15.IN12
in_6[17] => Mux14.IN12
in_6[18] => Mux13.IN12
in_6[19] => Mux12.IN12
in_6[20] => Mux11.IN12
in_6[21] => Mux10.IN12
in_6[22] => Mux9.IN12
in_6[23] => Mux8.IN12
in_6[24] => Mux7.IN12
in_6[25] => Mux6.IN12
in_6[26] => Mux5.IN12
in_6[27] => Mux4.IN12
in_6[28] => Mux3.IN12
in_6[29] => Mux2.IN12
in_6[30] => Mux1.IN12
in_6[31] => Mux0.IN12
in_7[0] => Mux31.IN13
in_7[1] => Mux30.IN13
in_7[2] => Mux29.IN13
in_7[3] => Mux28.IN13
in_7[4] => Mux27.IN13
in_7[5] => Mux26.IN13
in_7[6] => Mux25.IN13
in_7[7] => Mux24.IN13
in_7[8] => Mux23.IN13
in_7[9] => Mux22.IN13
in_7[10] => Mux21.IN13
in_7[11] => Mux20.IN13
in_7[12] => Mux19.IN13
in_7[13] => Mux18.IN13
in_7[14] => Mux17.IN13
in_7[15] => Mux16.IN13
in_7[16] => Mux15.IN13
in_7[17] => Mux14.IN13
in_7[18] => Mux13.IN13
in_7[19] => Mux12.IN13
in_7[20] => Mux11.IN13
in_7[21] => Mux10.IN13
in_7[22] => Mux9.IN13
in_7[23] => Mux8.IN13
in_7[24] => Mux7.IN13
in_7[25] => Mux6.IN13
in_7[26] => Mux5.IN13
in_7[27] => Mux4.IN13
in_7[28] => Mux3.IN13
in_7[29] => Mux2.IN13
in_7[30] => Mux1.IN13
in_7[31] => Mux0.IN13
in_8[0] => Mux31.IN14
in_8[1] => Mux30.IN14
in_8[2] => Mux29.IN14
in_8[3] => Mux28.IN14
in_8[4] => Mux27.IN14
in_8[5] => Mux26.IN14
in_8[6] => Mux25.IN14
in_8[7] => Mux24.IN14
in_8[8] => Mux23.IN14
in_8[9] => Mux22.IN14
in_8[10] => Mux21.IN14
in_8[11] => Mux20.IN14
in_8[12] => Mux19.IN14
in_8[13] => Mux18.IN14
in_8[14] => Mux17.IN14
in_8[15] => Mux16.IN14
in_8[16] => Mux15.IN14
in_8[17] => Mux14.IN14
in_8[18] => Mux13.IN14
in_8[19] => Mux12.IN14
in_8[20] => Mux11.IN14
in_8[21] => Mux10.IN14
in_8[22] => Mux9.IN14
in_8[23] => Mux8.IN14
in_8[24] => Mux7.IN14
in_8[25] => Mux6.IN14
in_8[26] => Mux5.IN14
in_8[27] => Mux4.IN14
in_8[28] => Mux3.IN14
in_8[29] => Mux2.IN14
in_8[30] => Mux1.IN14
in_8[31] => Mux0.IN14
in_9[0] => Mux31.IN15
in_9[1] => Mux30.IN15
in_9[2] => Mux29.IN15
in_9[3] => Mux28.IN15
in_9[4] => Mux27.IN15
in_9[5] => Mux26.IN15
in_9[6] => Mux25.IN15
in_9[7] => Mux24.IN15
in_9[8] => Mux23.IN15
in_9[9] => Mux22.IN15
in_9[10] => Mux21.IN15
in_9[11] => Mux20.IN15
in_9[12] => Mux19.IN15
in_9[13] => Mux18.IN15
in_9[14] => Mux17.IN15
in_9[15] => Mux16.IN15
in_9[16] => Mux15.IN15
in_9[17] => Mux14.IN15
in_9[18] => Mux13.IN15
in_9[19] => Mux12.IN15
in_9[20] => Mux11.IN15
in_9[21] => Mux10.IN15
in_9[22] => Mux9.IN15
in_9[23] => Mux8.IN15
in_9[24] => Mux7.IN15
in_9[25] => Mux6.IN15
in_9[26] => Mux5.IN15
in_9[27] => Mux4.IN15
in_9[28] => Mux3.IN15
in_9[29] => Mux2.IN15
in_9[30] => Mux1.IN15
in_9[31] => Mux0.IN15
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
flag[0] => Mux0.IN19
flag[0] => Mux1.IN19
flag[0] => Mux2.IN19
flag[0] => Mux3.IN19
flag[0] => Mux4.IN19
flag[0] => Mux5.IN19
flag[0] => Mux6.IN19
flag[0] => Mux7.IN19
flag[0] => Mux8.IN19
flag[0] => Mux9.IN19
flag[0] => Mux10.IN19
flag[0] => Mux11.IN19
flag[0] => Mux12.IN19
flag[0] => Mux13.IN19
flag[0] => Mux14.IN19
flag[0] => Mux15.IN19
flag[0] => Mux16.IN19
flag[0] => Mux17.IN19
flag[0] => Mux18.IN19
flag[0] => Mux19.IN19
flag[0] => Mux20.IN19
flag[0] => Mux21.IN19
flag[0] => Mux22.IN19
flag[0] => Mux23.IN19
flag[0] => Mux24.IN19
flag[0] => Mux25.IN19
flag[0] => Mux26.IN19
flag[0] => Mux27.IN19
flag[0] => Mux28.IN19
flag[0] => Mux29.IN19
flag[0] => Mux30.IN19
flag[0] => Mux31.IN19
flag[1] => Mux0.IN18
flag[1] => Mux1.IN18
flag[1] => Mux2.IN18
flag[1] => Mux3.IN18
flag[1] => Mux4.IN18
flag[1] => Mux5.IN18
flag[1] => Mux6.IN18
flag[1] => Mux7.IN18
flag[1] => Mux8.IN18
flag[1] => Mux9.IN18
flag[1] => Mux10.IN18
flag[1] => Mux11.IN18
flag[1] => Mux12.IN18
flag[1] => Mux13.IN18
flag[1] => Mux14.IN18
flag[1] => Mux15.IN18
flag[1] => Mux16.IN18
flag[1] => Mux17.IN18
flag[1] => Mux18.IN18
flag[1] => Mux19.IN18
flag[1] => Mux20.IN18
flag[1] => Mux21.IN18
flag[1] => Mux22.IN18
flag[1] => Mux23.IN18
flag[1] => Mux24.IN18
flag[1] => Mux25.IN18
flag[1] => Mux26.IN18
flag[1] => Mux27.IN18
flag[1] => Mux28.IN18
flag[1] => Mux29.IN18
flag[1] => Mux30.IN18
flag[1] => Mux31.IN18
flag[2] => Mux0.IN17
flag[2] => Mux1.IN17
flag[2] => Mux2.IN17
flag[2] => Mux3.IN17
flag[2] => Mux4.IN17
flag[2] => Mux5.IN17
flag[2] => Mux6.IN17
flag[2] => Mux7.IN17
flag[2] => Mux8.IN17
flag[2] => Mux9.IN17
flag[2] => Mux10.IN17
flag[2] => Mux11.IN17
flag[2] => Mux12.IN17
flag[2] => Mux13.IN17
flag[2] => Mux14.IN17
flag[2] => Mux15.IN17
flag[2] => Mux16.IN17
flag[2] => Mux17.IN17
flag[2] => Mux18.IN17
flag[2] => Mux19.IN17
flag[2] => Mux20.IN17
flag[2] => Mux21.IN17
flag[2] => Mux22.IN17
flag[2] => Mux23.IN17
flag[2] => Mux24.IN17
flag[2] => Mux25.IN17
flag[2] => Mux26.IN17
flag[2] => Mux27.IN17
flag[2] => Mux28.IN17
flag[2] => Mux29.IN17
flag[2] => Mux30.IN17
flag[2] => Mux31.IN17
flag[3] => Mux0.IN16
flag[3] => Mux1.IN16
flag[3] => Mux2.IN16
flag[3] => Mux3.IN16
flag[3] => Mux4.IN16
flag[3] => Mux5.IN16
flag[3] => Mux6.IN16
flag[3] => Mux7.IN16
flag[3] => Mux8.IN16
flag[3] => Mux9.IN16
flag[3] => Mux10.IN16
flag[3] => Mux11.IN16
flag[3] => Mux12.IN16
flag[3] => Mux13.IN16
flag[3] => Mux14.IN16
flag[3] => Mux15.IN16
flag[3] => Mux16.IN16
flag[3] => Mux17.IN16
flag[3] => Mux18.IN16
flag[3] => Mux19.IN16
flag[3] => Mux20.IN16
flag[3] => Mux21.IN16
flag[3] => Mux22.IN16
flag[3] => Mux23.IN16
flag[3] => Mux24.IN16
flag[3] => Mux25.IN16
flag[3] => Mux26.IN16
flag[3] => Mux27.IN16
flag[3] => Mux28.IN16
flag[3] => Mux29.IN16
flag[3] => Mux30.IN16
flag[3] => Mux31.IN16


|loop32i|cpu:cpu_core|control_unit:UC
opcode[0] => Decoder1.IN5
opcode[1] => Decoder1.IN4
opcode[2] => Decoder1.IN3
opcode[3] => Decoder1.IN2
opcode[4] => Decoder1.IN1
opcode[5] => Decoder1.IN0
funct[0] => Decoder0.IN5
funct[1] => Decoder0.IN4
funct[2] => Decoder0.IN3
funct[3] => Decoder0.IN2
funct[4] => Decoder0.IN1
funct[5] => Decoder0.IN0
button_in => Selector15.IN3
button_out => Selector15.IN4
switchSide => Selector9.IN105
hd_ready => Selector8.IN9
hd_ready => hdWrite.DATAB
hd_ready => hdRead.DATAB
hd_ready => instWrite.DATAB
hd_ready => Selector15.IN7
hd_ready => Selector15.IN8
hd_ready => Selector15.IN9
regDest[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
regDest[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
regDest[2] <= regDest.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
extSide <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
twoComplement <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
regAlu <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
memRead <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
jumpOp[0] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
jumpOp[1] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
PCDest[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
PCDest[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
outputControl[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
outputControl[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
resultDest[0] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
resultDest[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
resultDest[2] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
resultDest[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
stackOp[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
stackOp[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
owner[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
owner[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
hdWrite <= hdWrite.DB_MAX_OUTPUT_PORT_TYPE
hdRead <= hdRead.DB_MAX_OUTPUT_PORT_TYPE
instWrite <= instWrite.DB_MAX_OUTPUT_PORT_TYPE
lcdWrite[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
lcdWrite[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
recv_flag => Selector8.IN8
recv_flag => Selector15.IN6
send_flag => Selector15.IN5


|loop32i|cpu:cpu_core|lcd:LCDmodule
CLOCK_50 => CLOCK_50.IN2
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_Display:u1.LCD_RW
LCD_EN <= LCD_Display:u1.LCD_E
LCD_RS <= LCD_Display:u1.LCD_RS
LCD_DATA[0] <> LCD_Display:u1.DATA_BUS
LCD_DATA[1] <> LCD_Display:u1.DATA_BUS
LCD_DATA[2] <> LCD_Display:u1.DATA_BUS
LCD_DATA[3] <> LCD_Display:u1.DATA_BUS
LCD_DATA[4] <> LCD_Display:u1.DATA_BUS
LCD_DATA[5] <> LCD_Display:u1.DATA_BUS
LCD_DATA[6] <> LCD_Display:u1.DATA_BUS
LCD_DATA[7] <> LCD_Display:u1.DATA_BUS
position[0] <= LCD_Display:u1.position
position[1] <= LCD_Display:u1.position
position[2] <= LCD_Display:u1.position
position[3] <= LCD_Display:u1.position
position[4] <= LCD_Display:u1.position
word[0] => word[0].IN1
word[1] => word[1].IN1
word[2] => word[2].IN1
word[3] => word[3].IN1
word[4] => word[4].IN1
word[5] => word[5].IN1
word[6] => word[6].IN1
word[7] => word[7].IN1


|loop32i|cpu:cpu_core|lcd:LCDmodule|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1
iCLK_50MHZ => CLK_400HZ.CLK
iCLK_50MHZ => CLK_COUNT_400HZ[0].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[1].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[2].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[3].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[4].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[5].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[6].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[7].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[8].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[9].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[10].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[11].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[12].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[13].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[14].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[15].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[16].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[17].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[18].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[19].CLK
iRST_N => CHAR_COUNT[0].OUTPUTSELECT
iRST_N => CHAR_COUNT[1].OUTPUTSELECT
iRST_N => CHAR_COUNT[2].OUTPUTSELECT
iRST_N => CHAR_COUNT[3].OUTPUTSELECT
iRST_N => CHAR_COUNT[4].OUTPUTSELECT
iRST_N => next_command.DISPLAY_CLEAR.OUTPUTSELECT
iRST_N => next_command.DISPLAY_OFF.OUTPUTSELECT
iRST_N => next_command.RESET3.OUTPUTSELECT
iRST_N => next_command.RESET2.OUTPUTSELECT
iRST_N => next_command.RETURN_HOME.OUTPUTSELECT
iRST_N => next_command.LINE2.OUTPUTSELECT
iRST_N => next_command.Print_String.OUTPUTSELECT
iRST_N => next_command.MODE_SET.OUTPUTSELECT
iRST_N => next_command.DISPLAY_ON.OUTPUTSELECT
iRST_N => next_command.FUNC_SET.OUTPUTSELECT
iRST_N => CLK_400HZ.ACLR
iRST_N => CLK_COUNT_400HZ[0].ACLR
iRST_N => CLK_COUNT_400HZ[1].ACLR
iRST_N => CLK_COUNT_400HZ[2].ACLR
iRST_N => CLK_COUNT_400HZ[3].ACLR
iRST_N => CLK_COUNT_400HZ[4].ACLR
iRST_N => CLK_COUNT_400HZ[5].ACLR
iRST_N => CLK_COUNT_400HZ[6].ACLR
iRST_N => CLK_COUNT_400HZ[7].ACLR
iRST_N => CLK_COUNT_400HZ[8].ACLR
iRST_N => CLK_COUNT_400HZ[9].ACLR
iRST_N => CLK_COUNT_400HZ[10].ACLR
iRST_N => CLK_COUNT_400HZ[11].ACLR
iRST_N => CLK_COUNT_400HZ[12].ACLR
iRST_N => CLK_COUNT_400HZ[13].ACLR
iRST_N => CLK_COUNT_400HZ[14].ACLR
iRST_N => CLK_COUNT_400HZ[15].ACLR
iRST_N => CLK_COUNT_400HZ[16].ACLR
iRST_N => CLK_COUNT_400HZ[17].ACLR
iRST_N => CLK_COUNT_400HZ[18].ACLR
iRST_N => CLK_COUNT_400HZ[19].ACLR
iRST_N => state~13.DATAIN
iRST_N => LCD_E~reg0.ENA
iRST_N => LCD_RS~reg0.ENA
iRST_N => LCD_RW_INT.ENA
iRST_N => DATA_BUS_VALUE[7].ENA
iRST_N => DATA_BUS_VALUE[6].ENA
iRST_N => DATA_BUS_VALUE[5].ENA
iRST_N => DATA_BUS_VALUE[4].ENA
iRST_N => DATA_BUS_VALUE[3].ENA
iRST_N => DATA_BUS_VALUE[2].ENA
iRST_N => DATA_BUS_VALUE[1].ENA
iRST_N => DATA_BUS_VALUE[0].ENA
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]
position[0] <= CHAR_COUNT[0].DB_MAX_OUTPUT_PORT_TYPE
position[1] <= CHAR_COUNT[1].DB_MAX_OUTPUT_PORT_TYPE
position[2] <= CHAR_COUNT[2].DB_MAX_OUTPUT_PORT_TYPE
position[3] <= CHAR_COUNT[3].DB_MAX_OUTPUT_PORT_TYPE
position[4] <= CHAR_COUNT[4].DB_MAX_OUTPUT_PORT_TYPE
word[0] => word[0].IN1
word[1] => word[1].IN1
word[2] => word[2].IN1
word[3] => word[3].IN1
word[4] => word[4].IN1
word[5] => word[5].IN1
word[6] => word[6].IN1
word[7] => word[7].IN1


|loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|LCD_display_string:u1
index[0] => ~NO_FANOUT~
index[1] => ~NO_FANOUT~
index[2] => ~NO_FANOUT~
index[3] => ~NO_FANOUT~
index[4] => ~NO_FANOUT~
out[0] <= word[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= word[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= word[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= word[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= word[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= word[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= word[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= word[7].DB_MAX_OUTPUT_PORT_TYPE
word[0] => out[0].DATAIN
word[1] => out[1].DATAIN
word[2] => out[2].DATAIN
word[3] => out[3].DATAIN
word[4] => out[4].DATAIN
word[5] => out[5].DATAIN
word[6] => out[6].DATAIN
word[7] => out[7].DATAIN


|loop32i|cpu:cpu_core|lcd_ram:LCDram
write_clock => LCD_RAM[0][0].CLK
write_clock => LCD_RAM[0][1].CLK
write_clock => LCD_RAM[0][2].CLK
write_clock => LCD_RAM[0][3].CLK
write_clock => LCD_RAM[0][4].CLK
write_clock => LCD_RAM[0][5].CLK
write_clock => LCD_RAM[0][6].CLK
write_clock => LCD_RAM[0][7].CLK
write_clock => LCD_RAM[1][0].CLK
write_clock => LCD_RAM[1][1].CLK
write_clock => LCD_RAM[1][2].CLK
write_clock => LCD_RAM[1][3].CLK
write_clock => LCD_RAM[1][4].CLK
write_clock => LCD_RAM[1][5].CLK
write_clock => LCD_RAM[1][6].CLK
write_clock => LCD_RAM[1][7].CLK
write_clock => LCD_RAM[2][0].CLK
write_clock => LCD_RAM[2][1].CLK
write_clock => LCD_RAM[2][2].CLK
write_clock => LCD_RAM[2][3].CLK
write_clock => LCD_RAM[2][4].CLK
write_clock => LCD_RAM[2][5].CLK
write_clock => LCD_RAM[2][6].CLK
write_clock => LCD_RAM[2][7].CLK
write_clock => LCD_RAM[3][0].CLK
write_clock => LCD_RAM[3][1].CLK
write_clock => LCD_RAM[3][2].CLK
write_clock => LCD_RAM[3][3].CLK
write_clock => LCD_RAM[3][4].CLK
write_clock => LCD_RAM[3][5].CLK
write_clock => LCD_RAM[3][6].CLK
write_clock => LCD_RAM[3][7].CLK
write_clock => LCD_RAM[4][0].CLK
write_clock => LCD_RAM[4][1].CLK
write_clock => LCD_RAM[4][2].CLK
write_clock => LCD_RAM[4][3].CLK
write_clock => LCD_RAM[4][4].CLK
write_clock => LCD_RAM[4][5].CLK
write_clock => LCD_RAM[4][6].CLK
write_clock => LCD_RAM[4][7].CLK
write_clock => LCD_RAM[5][0].CLK
write_clock => LCD_RAM[5][1].CLK
write_clock => LCD_RAM[5][2].CLK
write_clock => LCD_RAM[5][3].CLK
write_clock => LCD_RAM[5][4].CLK
write_clock => LCD_RAM[5][5].CLK
write_clock => LCD_RAM[5][6].CLK
write_clock => LCD_RAM[5][7].CLK
write_clock => LCD_RAM[6][0].CLK
write_clock => LCD_RAM[6][1].CLK
write_clock => LCD_RAM[6][2].CLK
write_clock => LCD_RAM[6][3].CLK
write_clock => LCD_RAM[6][4].CLK
write_clock => LCD_RAM[6][5].CLK
write_clock => LCD_RAM[6][6].CLK
write_clock => LCD_RAM[6][7].CLK
write_clock => LCD_RAM[7][0].CLK
write_clock => LCD_RAM[7][1].CLK
write_clock => LCD_RAM[7][2].CLK
write_clock => LCD_RAM[7][3].CLK
write_clock => LCD_RAM[7][4].CLK
write_clock => LCD_RAM[7][5].CLK
write_clock => LCD_RAM[7][6].CLK
write_clock => LCD_RAM[7][7].CLK
write_clock => LCD_RAM[8][0].CLK
write_clock => LCD_RAM[8][1].CLK
write_clock => LCD_RAM[8][2].CLK
write_clock => LCD_RAM[8][3].CLK
write_clock => LCD_RAM[8][4].CLK
write_clock => LCD_RAM[8][5].CLK
write_clock => LCD_RAM[8][6].CLK
write_clock => LCD_RAM[8][7].CLK
write_clock => LCD_RAM[9][0].CLK
write_clock => LCD_RAM[9][1].CLK
write_clock => LCD_RAM[9][2].CLK
write_clock => LCD_RAM[9][3].CLK
write_clock => LCD_RAM[9][4].CLK
write_clock => LCD_RAM[9][5].CLK
write_clock => LCD_RAM[9][6].CLK
write_clock => LCD_RAM[9][7].CLK
write_clock => LCD_RAM[10][0].CLK
write_clock => LCD_RAM[10][1].CLK
write_clock => LCD_RAM[10][2].CLK
write_clock => LCD_RAM[10][3].CLK
write_clock => LCD_RAM[10][4].CLK
write_clock => LCD_RAM[10][5].CLK
write_clock => LCD_RAM[10][6].CLK
write_clock => LCD_RAM[10][7].CLK
write_clock => LCD_RAM[11][0].CLK
write_clock => LCD_RAM[11][1].CLK
write_clock => LCD_RAM[11][2].CLK
write_clock => LCD_RAM[11][3].CLK
write_clock => LCD_RAM[11][4].CLK
write_clock => LCD_RAM[11][5].CLK
write_clock => LCD_RAM[11][6].CLK
write_clock => LCD_RAM[11][7].CLK
write_clock => LCD_RAM[12][0].CLK
write_clock => LCD_RAM[12][1].CLK
write_clock => LCD_RAM[12][2].CLK
write_clock => LCD_RAM[12][3].CLK
write_clock => LCD_RAM[12][4].CLK
write_clock => LCD_RAM[12][5].CLK
write_clock => LCD_RAM[12][6].CLK
write_clock => LCD_RAM[12][7].CLK
write_clock => LCD_RAM[13][0].CLK
write_clock => LCD_RAM[13][1].CLK
write_clock => LCD_RAM[13][2].CLK
write_clock => LCD_RAM[13][3].CLK
write_clock => LCD_RAM[13][4].CLK
write_clock => LCD_RAM[13][5].CLK
write_clock => LCD_RAM[13][6].CLK
write_clock => LCD_RAM[13][7].CLK
write_clock => LCD_RAM[14][0].CLK
write_clock => LCD_RAM[14][1].CLK
write_clock => LCD_RAM[14][2].CLK
write_clock => LCD_RAM[14][3].CLK
write_clock => LCD_RAM[14][4].CLK
write_clock => LCD_RAM[14][5].CLK
write_clock => LCD_RAM[14][6].CLK
write_clock => LCD_RAM[14][7].CLK
write_clock => LCD_RAM[15][0].CLK
write_clock => LCD_RAM[15][1].CLK
write_clock => LCD_RAM[15][2].CLK
write_clock => LCD_RAM[15][3].CLK
write_clock => LCD_RAM[15][4].CLK
write_clock => LCD_RAM[15][5].CLK
write_clock => LCD_RAM[15][6].CLK
write_clock => LCD_RAM[15][7].CLK
write_clock => LCD_RAM[16][0].CLK
write_clock => LCD_RAM[16][1].CLK
write_clock => LCD_RAM[16][2].CLK
write_clock => LCD_RAM[16][3].CLK
write_clock => LCD_RAM[16][4].CLK
write_clock => LCD_RAM[16][5].CLK
write_clock => LCD_RAM[16][6].CLK
write_clock => LCD_RAM[16][7].CLK
write_clock => LCD_RAM[17][0].CLK
write_clock => LCD_RAM[17][1].CLK
write_clock => LCD_RAM[17][2].CLK
write_clock => LCD_RAM[17][3].CLK
write_clock => LCD_RAM[17][4].CLK
write_clock => LCD_RAM[17][5].CLK
write_clock => LCD_RAM[17][6].CLK
write_clock => LCD_RAM[17][7].CLK
write_clock => LCD_RAM[18][0].CLK
write_clock => LCD_RAM[18][1].CLK
write_clock => LCD_RAM[18][2].CLK
write_clock => LCD_RAM[18][3].CLK
write_clock => LCD_RAM[18][4].CLK
write_clock => LCD_RAM[18][5].CLK
write_clock => LCD_RAM[18][6].CLK
write_clock => LCD_RAM[18][7].CLK
write_clock => LCD_RAM[19][0].CLK
write_clock => LCD_RAM[19][1].CLK
write_clock => LCD_RAM[19][2].CLK
write_clock => LCD_RAM[19][3].CLK
write_clock => LCD_RAM[19][4].CLK
write_clock => LCD_RAM[19][5].CLK
write_clock => LCD_RAM[19][6].CLK
write_clock => LCD_RAM[19][7].CLK
write_clock => LCD_RAM[20][0].CLK
write_clock => LCD_RAM[20][1].CLK
write_clock => LCD_RAM[20][2].CLK
write_clock => LCD_RAM[20][3].CLK
write_clock => LCD_RAM[20][4].CLK
write_clock => LCD_RAM[20][5].CLK
write_clock => LCD_RAM[20][6].CLK
write_clock => LCD_RAM[20][7].CLK
write_clock => LCD_RAM[21][0].CLK
write_clock => LCD_RAM[21][1].CLK
write_clock => LCD_RAM[21][2].CLK
write_clock => LCD_RAM[21][3].CLK
write_clock => LCD_RAM[21][4].CLK
write_clock => LCD_RAM[21][5].CLK
write_clock => LCD_RAM[21][6].CLK
write_clock => LCD_RAM[21][7].CLK
write_clock => LCD_RAM[22][0].CLK
write_clock => LCD_RAM[22][1].CLK
write_clock => LCD_RAM[22][2].CLK
write_clock => LCD_RAM[22][3].CLK
write_clock => LCD_RAM[22][4].CLK
write_clock => LCD_RAM[22][5].CLK
write_clock => LCD_RAM[22][6].CLK
write_clock => LCD_RAM[22][7].CLK
write_clock => LCD_RAM[23][0].CLK
write_clock => LCD_RAM[23][1].CLK
write_clock => LCD_RAM[23][2].CLK
write_clock => LCD_RAM[23][3].CLK
write_clock => LCD_RAM[23][4].CLK
write_clock => LCD_RAM[23][5].CLK
write_clock => LCD_RAM[23][6].CLK
write_clock => LCD_RAM[23][7].CLK
write_clock => LCD_RAM[24][0].CLK
write_clock => LCD_RAM[24][1].CLK
write_clock => LCD_RAM[24][2].CLK
write_clock => LCD_RAM[24][3].CLK
write_clock => LCD_RAM[24][4].CLK
write_clock => LCD_RAM[24][5].CLK
write_clock => LCD_RAM[24][6].CLK
write_clock => LCD_RAM[24][7].CLK
write_clock => LCD_RAM[25][0].CLK
write_clock => LCD_RAM[25][1].CLK
write_clock => LCD_RAM[25][2].CLK
write_clock => LCD_RAM[25][3].CLK
write_clock => LCD_RAM[25][4].CLK
write_clock => LCD_RAM[25][5].CLK
write_clock => LCD_RAM[25][6].CLK
write_clock => LCD_RAM[25][7].CLK
write_clock => LCD_RAM[26][0].CLK
write_clock => LCD_RAM[26][1].CLK
write_clock => LCD_RAM[26][2].CLK
write_clock => LCD_RAM[26][3].CLK
write_clock => LCD_RAM[26][4].CLK
write_clock => LCD_RAM[26][5].CLK
write_clock => LCD_RAM[26][6].CLK
write_clock => LCD_RAM[26][7].CLK
write_clock => LCD_RAM[27][0].CLK
write_clock => LCD_RAM[27][1].CLK
write_clock => LCD_RAM[27][2].CLK
write_clock => LCD_RAM[27][3].CLK
write_clock => LCD_RAM[27][4].CLK
write_clock => LCD_RAM[27][5].CLK
write_clock => LCD_RAM[27][6].CLK
write_clock => LCD_RAM[27][7].CLK
write_clock => LCD_RAM[28][0].CLK
write_clock => LCD_RAM[28][1].CLK
write_clock => LCD_RAM[28][2].CLK
write_clock => LCD_RAM[28][3].CLK
write_clock => LCD_RAM[28][4].CLK
write_clock => LCD_RAM[28][5].CLK
write_clock => LCD_RAM[28][6].CLK
write_clock => LCD_RAM[28][7].CLK
write_clock => LCD_RAM[29][0].CLK
write_clock => LCD_RAM[29][1].CLK
write_clock => LCD_RAM[29][2].CLK
write_clock => LCD_RAM[29][3].CLK
write_clock => LCD_RAM[29][4].CLK
write_clock => LCD_RAM[29][5].CLK
write_clock => LCD_RAM[29][6].CLK
write_clock => LCD_RAM[29][7].CLK
write_clock => LCD_RAM[30][0].CLK
write_clock => LCD_RAM[30][1].CLK
write_clock => LCD_RAM[30][2].CLK
write_clock => LCD_RAM[30][3].CLK
write_clock => LCD_RAM[30][4].CLK
write_clock => LCD_RAM[30][5].CLK
write_clock => LCD_RAM[30][6].CLK
write_clock => LCD_RAM[30][7].CLK
write_clock => LCD_RAM[31][0].CLK
write_clock => LCD_RAM[31][1].CLK
write_clock => LCD_RAM[31][2].CLK
write_clock => LCD_RAM[31][3].CLK
write_clock => LCD_RAM[31][4].CLK
write_clock => LCD_RAM[31][5].CLK
write_clock => LCD_RAM[31][6].CLK
write_clock => LCD_RAM[31][7].CLK
read_clock => dataRead[0]~reg0.CLK
read_clock => dataRead[1]~reg0.CLK
read_clock => dataRead[2]~reg0.CLK
read_clock => dataRead[3]~reg0.CLK
read_clock => dataRead[4]~reg0.CLK
read_clock => dataRead[5]~reg0.CLK
read_clock => dataRead[6]~reg0.CLK
read_clock => dataRead[7]~reg0.CLK
reset => always0.IN1
lcdPos[0] => Decoder0.IN4
lcdPos[1] => Decoder0.IN3
lcdPos[2] => Decoder0.IN2
lcdPos[3] => Decoder0.IN1
lcdPos[4] => Decoder0.IN0
lcdPosRead[0] => Mux0.IN4
lcdPosRead[0] => Mux1.IN4
lcdPosRead[0] => Mux2.IN4
lcdPosRead[0] => Mux3.IN4
lcdPosRead[0] => Mux4.IN4
lcdPosRead[0] => Mux5.IN4
lcdPosRead[0] => Mux6.IN4
lcdPosRead[0] => Mux7.IN4
lcdPosRead[1] => Mux0.IN3
lcdPosRead[1] => Mux1.IN3
lcdPosRead[1] => Mux2.IN3
lcdPosRead[1] => Mux3.IN3
lcdPosRead[1] => Mux4.IN3
lcdPosRead[1] => Mux5.IN3
lcdPosRead[1] => Mux6.IN3
lcdPosRead[1] => Mux7.IN3
lcdPosRead[2] => Mux0.IN2
lcdPosRead[2] => Mux1.IN2
lcdPosRead[2] => Mux2.IN2
lcdPosRead[2] => Mux3.IN2
lcdPosRead[2] => Mux4.IN2
lcdPosRead[2] => Mux5.IN2
lcdPosRead[2] => Mux6.IN2
lcdPosRead[2] => Mux7.IN2
lcdPosRead[3] => Mux0.IN1
lcdPosRead[3] => Mux1.IN1
lcdPosRead[3] => Mux2.IN1
lcdPosRead[3] => Mux3.IN1
lcdPosRead[3] => Mux4.IN1
lcdPosRead[3] => Mux5.IN1
lcdPosRead[3] => Mux6.IN1
lcdPosRead[3] => Mux7.IN1
lcdPosRead[4] => Mux0.IN0
lcdPosRead[4] => Mux1.IN0
lcdPosRead[4] => Mux2.IN0
lcdPosRead[4] => Mux3.IN0
lcdPosRead[4] => Mux4.IN0
lcdPosRead[4] => Mux5.IN0
lcdPosRead[4] => Mux6.IN0
lcdPosRead[4] => Mux7.IN0
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[0] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[1] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[2] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[3] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[4] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[5] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[6] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
data[7] => LCD_RAM.DATAB
lcdmemWrite[0] => Equal0.IN1
lcdmemWrite[0] => Equal1.IN0
lcdmemWrite[1] => Equal0.IN0
lcdmemWrite[1] => Equal1.IN1
dataRead[0] <= dataRead[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[1] <= dataRead[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[2] <= dataRead[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[3] <= dataRead[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[4] <= dataRead[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[5] <= dataRead[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[6] <= dataRead[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataRead[7] <= dataRead[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|interruptor:moduleIntr
clk => intr~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => state.CLK
reset => always0.IN1
reset => always0.IN1
PCout[0] => ~NO_FANOUT~
PCout[1] => ~NO_FANOUT~
PCout[2] => ~NO_FANOUT~
PCout[3] => ~NO_FANOUT~
PCout[4] => ~NO_FANOUT~
PCout[5] => ~NO_FANOUT~
PCout[6] => ~NO_FANOUT~
PCout[7] => ~NO_FANOUT~
PCout[8] => ~NO_FANOUT~
PCout[9] => ~NO_FANOUT~
PCout[10] => ~NO_FANOUT~
PCout[11] => ~NO_FANOUT~
PCout[12] => ~NO_FANOUT~
PCout[13] => ~NO_FANOUT~
PCout[14] => ~NO_FANOUT~
PCout[15] => ~NO_FANOUT~
PCout[16] => ~NO_FANOUT~
PCout[17] => ~NO_FANOUT~
PCout[18] => ~NO_FANOUT~
PCout[19] => ~NO_FANOUT~
PCout[20] => ~NO_FANOUT~
PCout[21] => ~NO_FANOUT~
PCout[22] => ~NO_FANOUT~
PCout[23] => ~NO_FANOUT~
PCout[24] => ~NO_FANOUT~
PCout[25] => ~NO_FANOUT~
PCout[26] => ~NO_FANOUT~
PCout[27] => ~NO_FANOUT~
PCout[28] => ~NO_FANOUT~
PCout[29] => ~NO_FANOUT~
PCout[30] => ~NO_FANOUT~
PCout[31] => ~NO_FANOUT~
PCDest[0] => Equal2.IN0
PCDest[1] => Equal2.IN1
inst_mem[0] => inst_out.DATAB
inst_mem[1] => inst_out.DATAB
inst_mem[2] => inst_out.DATAB
inst_mem[3] => inst_out.DATAB
inst_mem[4] => inst_out.DATAB
inst_mem[5] => inst_out.DATAB
inst_mem[6] => inst_out.DATAB
inst_mem[7] => inst_out.DATAB
inst_mem[8] => inst_out.DATAB
inst_mem[9] => inst_out.DATAB
inst_mem[10] => inst_out.DATAB
inst_mem[11] => inst_out.DATAB
inst_mem[12] => inst_out.DATAB
inst_mem[13] => inst_out.DATAB
inst_mem[14] => inst_out.DATAB
inst_mem[15] => inst_out.DATAB
inst_mem[16] => inst_out.DATAB
inst_mem[17] => inst_out.DATAB
inst_mem[18] => inst_out.DATAB
inst_mem[19] => inst_out.DATAB
inst_mem[20] => inst_out.DATAB
inst_mem[21] => inst_out.DATAB
inst_mem[22] => inst_out.DATAB
inst_mem[23] => inst_out.DATAB
inst_mem[24] => inst_out.DATAB
inst_mem[25] => inst_out.DATAB
inst_mem[26] => Decoder0.IN5
inst_mem[26] => inst_out.DATAB
inst_mem[27] => Decoder0.IN4
inst_mem[27] => inst_out.DATAB
inst_mem[28] => Decoder0.IN3
inst_mem[28] => inst_out.DATAB
inst_mem[29] => Decoder0.IN2
inst_mem[29] => inst_out.DATAB
inst_mem[30] => Decoder0.IN1
inst_mem[30] => inst_out.DATAB
inst_mem[31] => Decoder0.IN0
inst_mem[31] => inst_out.DATAB
isHDOP => always0.IN1
isIO[0] => Equal3.IN1
isIO[1] => Equal3.IN0
inst_out[0] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[1] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[2] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[3] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[4] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[5] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[6] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[7] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[8] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[9] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[10] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[11] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[12] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[13] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[14] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[15] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[16] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[17] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[18] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[19] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[20] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[21] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[22] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[23] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[24] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[25] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[26] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[27] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[28] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[29] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[30] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
inst_out[31] <= inst_out.DB_MAX_OUTPUT_PORT_TYPE
intr <= intr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|lcd_control:LCDcontrol
positionIm[0] => positionOut.DATAB
positionIm[1] => positionOut.DATAB
positionIm[2] => positionOut.DATAB
positionIm[3] => positionOut.DATAB
positionIm[4] => positionOut.DATAB
positionReg[0] => positionOut.DATAA
positionReg[1] => positionOut.DATAA
positionReg[2] => positionOut.DATAA
positionReg[3] => positionOut.DATAA
positionReg[4] => positionOut.DATAA
dataIm[0] => dataOut.DATAB
dataIm[1] => dataOut.DATAB
dataIm[2] => dataOut.DATAB
dataIm[3] => dataOut.DATAB
dataIm[4] => dataOut.DATAB
dataIm[5] => dataOut.DATAB
dataIm[6] => dataOut.DATAB
dataIm[7] => dataOut.DATAB
dataReg[0] => dataOut.DATAA
dataReg[1] => dataOut.DATAA
dataReg[2] => dataOut.DATAA
dataReg[3] => dataOut.DATAA
dataReg[4] => dataOut.DATAA
dataReg[5] => dataOut.DATAA
dataReg[6] => dataOut.DATAA
dataReg[7] => dataOut.DATAA
positionOut[0] <= positionOut.DB_MAX_OUTPUT_PORT_TYPE
positionOut[1] <= positionOut.DB_MAX_OUTPUT_PORT_TYPE
positionOut[2] <= positionOut.DB_MAX_OUTPUT_PORT_TYPE
positionOut[3] <= positionOut.DB_MAX_OUTPUT_PORT_TYPE
positionOut[4] <= positionOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
flags[0] => positionOut.OUTPUTSELECT
flags[0] => positionOut.OUTPUTSELECT
flags[0] => positionOut.OUTPUTSELECT
flags[0] => positionOut.OUTPUTSELECT
flags[0] => positionOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT
flags[1] => dataOut.OUTPUTSELECT


|loop32i|cpu:cpu_core|serial_communication:SerialComm
CLOCK_50 => CLOCK_50.IN1
reset => _.IN1
UART_RX => rxd.IN1
UART_TX <= uart_control:UART0.uart_tx
in[0] => uart_data_write[0].IN1
in[1] => uart_data_write[1].IN1
in[2] => uart_data_write[2].IN1
in[3] => uart_data_write[3].IN1
in[4] => uart_data_write[4].IN1
in[5] => uart_data_write[5].IN1
in[6] => uart_data_write[6].IN1
in[7] => uart_data_write[7].IN1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_flag => always1.IN1
send_flag => write.IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0
clk => clk.IN2
reset_n => _.IN1
reset_n => _.IN1
reset_n => rx_read.ACLR
reset_n => tx_start.ACLR
write => tx_fifo_write.IN1
writedata[0] => tx_fifo_write_data[0].IN1
writedata[1] => tx_fifo_write_data[1].IN1
writedata[2] => tx_fifo_write_data[2].IN1
writedata[3] => tx_fifo_write_data[3].IN1
writedata[4] => tx_fifo_write_data[4].IN1
writedata[5] => tx_fifo_write_data[5].IN1
writedata[6] => tx_fifo_write_data[6].IN1
writedata[7] => tx_fifo_write_data[7].IN1
wrfull <= uart_fifo:uart_fifo_tx.wrfull
read => rx_fifo_read_ack.IN1
readdata[0] <= uart_fifo:uart_fifo_rx.q
readdata[1] <= uart_fifo:uart_fifo_rx.q
readdata[2] <= uart_fifo:uart_fifo_rx.q
readdata[3] <= uart_fifo:uart_fifo_rx.q
readdata[4] <= uart_fifo:uart_fifo_rx.q
readdata[5] <= uart_fifo:uart_fifo_rx.q
readdata[6] <= uart_fifo:uart_fifo_rx.q
readdata[7] <= uart_fifo:uart_fifo_rx.q
rdempty <= uart_fifo:uart_fifo_rx.rdempty
uart_clk_25m => uart_clk_25m.IN4
uart_tx <= async_transmitter:tx.TxD
uart_rx => uart_rx.IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component
data[0] => dcfifo_npi1:auto_generated.data[0]
data[1] => dcfifo_npi1:auto_generated.data[1]
data[2] => dcfifo_npi1:auto_generated.data[2]
data[3] => dcfifo_npi1:auto_generated.data[3]
data[4] => dcfifo_npi1:auto_generated.data[4]
data[5] => dcfifo_npi1:auto_generated.data[5]
data[6] => dcfifo_npi1:auto_generated.data[6]
data[7] => dcfifo_npi1:auto_generated.data[7]
q[0] <= dcfifo_npi1:auto_generated.q[0]
q[1] <= dcfifo_npi1:auto_generated.q[1]
q[2] <= dcfifo_npi1:auto_generated.q[2]
q[3] <= dcfifo_npi1:auto_generated.q[3]
q[4] <= dcfifo_npi1:auto_generated.q[4]
q[5] <= dcfifo_npi1:auto_generated.q[5]
q[6] <= dcfifo_npi1:auto_generated.q[6]
q[7] <= dcfifo_npi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_npi1:auto_generated.rdclk
rdreq => dcfifo_npi1:auto_generated.rdreq
wrclk => dcfifo_npi1:auto_generated.wrclk
wrreq => dcfifo_npi1:auto_generated.wrreq
aclr => dcfifo_npi1:auto_generated.aclr
rdempty <= dcfifo_npi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_npi1:auto_generated.wrfull
rdusedw[0] <= dcfifo_npi1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_npi1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_npi1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_npi1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_npi1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_npi1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_npi1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_npi1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_fl41:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fl41:fifo_ram.data_a[0]
data[1] => altsyncram_fl41:fifo_ram.data_a[1]
data[2] => altsyncram_fl41:fifo_ram.data_a[2]
data[3] => altsyncram_fl41:fifo_ram.data_a[3]
data[4] => altsyncram_fl41:fifo_ram.data_a[4]
data[5] => altsyncram_fl41:fifo_ram.data_a[5]
data[6] => altsyncram_fl41:fifo_ram.data_a[6]
data[7] => altsyncram_fl41:fifo_ram.data_a[7]
q[0] <= altsyncram_fl41:fifo_ram.q_b[0]
q[1] <= altsyncram_fl41:fifo_ram.q_b[1]
q[2] <= altsyncram_fl41:fifo_ram.q_b[2]
q[3] <= altsyncram_fl41:fifo_ram.q_b[3]
q[4] <= altsyncram_fl41:fifo_ram.q_b[4]
q[5] <= altsyncram_fl41:fifo_ram.q_b[5]
q[6] <= altsyncram_fl41:fifo_ram.q_b[6]
q[7] <= altsyncram_fl41:fifo_ram.q_b[7]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_fl41:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_fl41:fifo_ram.clock0
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx
clk => TxD~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => TxD_dataReg[0].CLK
clk => TxD_dataReg[1].CLK
clk => TxD_dataReg[2].CLK
clk => TxD_dataReg[3].CLK
clk => TxD_dataReg[4].CLK
clk => TxD_dataReg[5].CLK
clk => TxD_dataReg[6].CLK
clk => TxD_dataReg[7].CLK
clk => BaudGeneratorAcc[0].CLK
clk => BaudGeneratorAcc[1].CLK
clk => BaudGeneratorAcc[2].CLK
clk => BaudGeneratorAcc[3].CLK
clk => BaudGeneratorAcc[4].CLK
clk => BaudGeneratorAcc[5].CLK
clk => BaudGeneratorAcc[6].CLK
clk => BaudGeneratorAcc[7].CLK
clk => BaudGeneratorAcc[8].CLK
clk => BaudGeneratorAcc[9].CLK
clk => BaudGeneratorAcc[10].CLK
clk => BaudGeneratorAcc[11].CLK
clk => BaudGeneratorAcc[12].CLK
clk => BaudGeneratorAcc[13].CLK
clk => BaudGeneratorAcc[14].CLK
clk => BaudGeneratorAcc[15].CLK
clk => BaudGeneratorAcc[16].CLK
TxD_start => always1.IN1
TxD_start => state.OUTPUTSELECT
TxD_start => state.OUTPUTSELECT
TxD_start => state.OUTPUTSELECT
TxD_start => state.OUTPUTSELECT
TxD_data[0] => TxD_dataReg[0].DATAIN
TxD_data[1] => TxD_dataReg[1].DATAIN
TxD_data[2] => TxD_dataReg[2].DATAIN
TxD_data[3] => TxD_dataReg[3].DATAIN
TxD_data[4] => TxD_dataReg[4].DATAIN
TxD_data[5] => TxD_dataReg[5].DATAIN
TxD_data[6] => TxD_dataReg[6].DATAIN
TxD_data[7] => TxD_dataReg[7].DATAIN
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxD_busy <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component
data[0] => dcfifo_npi1:auto_generated.data[0]
data[1] => dcfifo_npi1:auto_generated.data[1]
data[2] => dcfifo_npi1:auto_generated.data[2]
data[3] => dcfifo_npi1:auto_generated.data[3]
data[4] => dcfifo_npi1:auto_generated.data[4]
data[5] => dcfifo_npi1:auto_generated.data[5]
data[6] => dcfifo_npi1:auto_generated.data[6]
data[7] => dcfifo_npi1:auto_generated.data[7]
q[0] <= dcfifo_npi1:auto_generated.q[0]
q[1] <= dcfifo_npi1:auto_generated.q[1]
q[2] <= dcfifo_npi1:auto_generated.q[2]
q[3] <= dcfifo_npi1:auto_generated.q[3]
q[4] <= dcfifo_npi1:auto_generated.q[4]
q[5] <= dcfifo_npi1:auto_generated.q[5]
q[6] <= dcfifo_npi1:auto_generated.q[6]
q[7] <= dcfifo_npi1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_npi1:auto_generated.rdclk
rdreq => dcfifo_npi1:auto_generated.rdreq
wrclk => dcfifo_npi1:auto_generated.wrclk
wrreq => dcfifo_npi1:auto_generated.wrreq
aclr => dcfifo_npi1:auto_generated.aclr
rdempty <= dcfifo_npi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_npi1:auto_generated.wrfull
rdusedw[0] <= dcfifo_npi1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_npi1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_npi1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_npi1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_npi1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_npi1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_npi1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_npi1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_fl41:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fl41:fifo_ram.data_a[0]
data[1] => altsyncram_fl41:fifo_ram.data_a[1]
data[2] => altsyncram_fl41:fifo_ram.data_a[2]
data[3] => altsyncram_fl41:fifo_ram.data_a[3]
data[4] => altsyncram_fl41:fifo_ram.data_a[4]
data[5] => altsyncram_fl41:fifo_ram.data_a[5]
data[6] => altsyncram_fl41:fifo_ram.data_a[6]
data[7] => altsyncram_fl41:fifo_ram.data_a[7]
q[0] <= altsyncram_fl41:fifo_ram.q_b[0]
q[1] <= altsyncram_fl41:fifo_ram.q_b[1]
q[2] <= altsyncram_fl41:fifo_ram.q_b[2]
q[3] <= altsyncram_fl41:fifo_ram.q_b[3]
q[4] <= altsyncram_fl41:fifo_ram.q_b[4]
q[5] <= altsyncram_fl41:fifo_ram.q_b[5]
q[6] <= altsyncram_fl41:fifo_ram.q_b[6]
q[7] <= altsyncram_fl41:fifo_ram.q_b[7]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_fl41:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_fl41:fifo_ram.clock0
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx
clk => RxD_endofpacket~reg0.CLK
clk => gap_count[0].CLK
clk => gap_count[1].CLK
clk => gap_count[2].CLK
clk => gap_count[3].CLK
clk => gap_count[4].CLK
clk => RxD_data_ready~reg0.CLK
clk => RxD_data_r[0].CLK
clk => RxD_data_r[1].CLK
clk => RxD_data_r[2].CLK
clk => RxD_data_r[3].CLK
clk => RxD_data_r[4].CLK
clk => RxD_data_r[5].CLK
clk => RxD_data_r[6].CLK
clk => RxD_data_r[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => bit_spacing[0].CLK
clk => bit_spacing[1].CLK
clk => bit_spacing[2].CLK
clk => bit_spacing[3].CLK
clk => RxD_bit_inv.CLK
clk => RxD_cnt_inv[0].CLK
clk => RxD_cnt_inv[1].CLK
clk => RxD_sync_inv[0].CLK
clk => RxD_sync_inv[1].CLK
clk => Baud8GeneratorAcc[0].CLK
clk => Baud8GeneratorAcc[1].CLK
clk => Baud8GeneratorAcc[2].CLK
clk => Baud8GeneratorAcc[3].CLK
clk => Baud8GeneratorAcc[4].CLK
clk => Baud8GeneratorAcc[5].CLK
clk => Baud8GeneratorAcc[6].CLK
clk => Baud8GeneratorAcc[7].CLK
clk => Baud8GeneratorAcc[8].CLK
clk => Baud8GeneratorAcc[9].CLK
clk => Baud8GeneratorAcc[10].CLK
clk => Baud8GeneratorAcc[11].CLK
clk => Baud8GeneratorAcc[12].CLK
clk => Baud8GeneratorAcc[13].CLK
clk => Baud8GeneratorAcc[14].CLK
clk => Baud8GeneratorAcc[15].CLK
clk => Baud8GeneratorAcc[16].CLK
RxD => RxD_sync_inv[0].DATAIN
RxD_data_ready <= RxD_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[0] <= RxD_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[1] <= RxD_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[2] <= RxD_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[3] <= RxD_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[4] <= RxD_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[5] <= RxD_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[6] <= RxD_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[7] <= RxD_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_endofpacket <= RxD_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_idle <= gap_count[4].DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|send_control:sendControl
clock => clock.IN1
opcode[0] => Equal0.IN1
opcode[1] => Equal0.IN5
opcode[2] => Equal0.IN4
opcode[3] => Equal0.IN3
opcode[4] => Equal0.IN0
opcode[5] => Equal0.IN2
input_sig_snd => always0.IN1
input_sig_snd => always0.IN1
snd_flag <= oneshot:pulser.port2


|loop32i|cpu:cpu_core|send_control:sendControl|oneshot:pulser
clk => delay.CLK
clk => pulse_out~reg0.CLK
trigger_in => always0.IN1
trigger_in => delay.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|loop32i|cpu:cpu_core|recv_control:recvControl
clock => clock.IN1
opcode[0] => Equal0.IN5
opcode[1] => Equal0.IN1
opcode[2] => Equal0.IN4
opcode[3] => Equal0.IN3
opcode[4] => Equal0.IN0
opcode[5] => Equal0.IN2
input_sig_rcv => input_sig_rcv.IN1
output_sig_rcv <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rcv_flag <= oneshot:pulser.port2


|loop32i|cpu:cpu_core|recv_control:recvControl|oneshot:pulser
clk => delay.CLK
clk => pulse_out~reg0.CLK
trigger_in => always0.IN1
trigger_in => delay.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


