Analysis & Synthesis report for iic_adda
Wed Apr 06 12:15:06 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IIC_ADDA|iic_ctrl:IIC_CTRL_INST|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: Top-level Entity: |IIC_ADDA
 17. Parameter Settings for User Entity Instance: iic_ctrl:IIC_CTRL_INST
 18. Parameter Settings for User Entity Instance: AD_CTRL:AD_CTRL_INST
 19. Parameter Settings for User Entity Instance: top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "top_seg595:TOP_SEG595_INST"
 24. Port Connectivity Checks: "iic_ctrl:IIC_CTRL_INST"
 25. SignalTap II Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 06 12:15:06 2022       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; iic_adda                                    ;
; Top-level Entity Name              ; IIC_ADDA                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,909                                       ;
;     Total combinational functions  ; 1,299                                       ;
;     Dedicated logic registers      ; 2,379                                       ;
; Total registers                    ; 2379                                        ;
; Total pins                         ; 8                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 292,864                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; IIC_ADDA           ; iic_adda           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/top_seg595.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/top_seg595.v                                                               ;             ;
; ../rtl/IIC_ADDA.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/IIC_ADDA.v                                                                 ;             ;
; ../rtl/hc595_ctrl.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/hc595_ctrl.v                                                               ;             ;
; ../rtl/data_trans.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/data_trans.v                                                               ;             ;
; ../rtl/iic_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/iic_ctrl.v                                                                 ;             ;
; ../rtl/AD_CTRL.v                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGA_learning/Library/IIC/iic_adda/rtl/AD_CTRL.v                                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/aglobal150.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_6424.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/altsyncram_6424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_4ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cntr_4ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld86d241de/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.inc                                                       ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf                                                       ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/csa_add.inc                                                        ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.inc                                                       ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/muleabz.inc                                                        ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/mul_lfrg.inc                                                       ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/mul_boothc.inc                                                     ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_ded_mult.inc                                                   ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/dffpipe.inc                                                        ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf                                                       ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/addcore.inc                                                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/look_add.inc                                                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                            ;             ;
; db/add_sub_pgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/db/add_sub_pgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus 2/quartus/libraries/megafunctions/altshift.tdf                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,909     ;
;                                             ;           ;
; Total combinational functions               ; 1299      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 662       ;
;     -- 3 input functions                    ; 361       ;
;     -- <=2 input functions                  ; 276       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1144      ;
;     -- arithmetic mode                      ; 155       ;
;                                             ;           ;
; Total registers                             ; 2379      ;
;     -- Dedicated logic registers            ; 2379      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
; Total memory bits                           ; 292864    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1652      ;
; Total fan-out                               ; 14860     ;
; Average fan-out                             ; 3.86      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |IIC_ADDA                                                                                               ; 1299 (2)          ; 2379 (0)     ; 292864      ; 0            ; 0       ; 0         ; 8    ; 0            ; |IIC_ADDA                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |AD_CTRL:AD_CTRL_INST|                                                                               ; 66 (45)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|AD_CTRL:AD_CTRL_INST                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; work         ;
;          |multcore:mult_core|                                                                           ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                ; work         ;
;    |iic_ctrl:IIC_CTRL_INST|                                                                             ; 85 (85)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|iic_ctrl:IIC_CTRL_INST                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 121 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 120 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                          ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 120 (81)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                             ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                     ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 830 (2)           ; 2068 (286)   ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 828 (0)           ; 1782 (0)     ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 828 (88)          ; 1782 (654)   ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_6424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 336 (1)           ; 731 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 286 (0)           ; 715 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 429 (429)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 286 (0)           ; 286 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 49 (49)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 231 (11)          ; 214 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_4ii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 143 (143)         ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |top_seg595:TOP_SEG595_INST|                                                                         ; 194 (0)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|top_seg595:TOP_SEG595_INST                                                                                                                                                                                                                                                                                                            ; work         ;
;       |data_trans:data_trans_inst|                                                                      ; 172 (172)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst                                                                                                                                                                                                                                                                                 ; work         ;
;       |hc595_ctrl:hc595_ctrl_inst|                                                                      ; 22 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst                                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 143          ; 2048         ; 143          ; 292864 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IIC_ADDA|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IIC_ADDA|iic_ctrl:IIC_CTRL_INST|state                                                                                                                                                                                                                          ;
+----------------------+------------+---------------+------------+-------------------+--------------+------------+------------+---------------+------------+----------------------+------------+----------------------+------------+-------------------+-------------+------------+
; Name                 ; state.NACK ; state.RD_DATA ; state.ACK5 ; state.RD_DEV_ADDR ; state.START2 ; state.STOP ; state.ACK4 ; state.WR_DATA ; state.ACK3 ; state.WR_DATA_ADDR_L ; state.ACK2 ; state.WR_DATA_ADDR_H ; state.ACK1 ; state.WR_DEV_ADDR ; state.START ; state.IDLE ;
+----------------------+------------+---------------+------------+-------------------+--------------+------------+------------+---------------+------------+----------------------+------------+----------------------+------------+-------------------+-------------+------------+
; state.IDLE           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 0          ;
; state.START          ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 1           ; 1          ;
; state.WR_DEV_ADDR    ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 1                 ; 0           ; 1          ;
; state.ACK1           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 1          ; 0                 ; 0           ; 1          ;
; state.WR_DATA_ADDR_H ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 1                    ; 0          ; 0                 ; 0           ; 1          ;
; state.ACK2           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 1          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.WR_DATA_ADDR_L ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 1                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.ACK3           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 1          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.WR_DATA        ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 1             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.ACK4           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 1          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.STOP           ; 0          ; 0             ; 0          ; 0                 ; 0            ; 1          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.START2         ; 0          ; 0             ; 0          ; 0                 ; 1            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.RD_DEV_ADDR    ; 0          ; 0             ; 0          ; 1                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.ACK5           ; 0          ; 0             ; 1          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.RD_DATA        ; 0          ; 1             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
; state.NACK           ; 1          ; 0             ; 0          ; 0                 ; 0            ; 0          ; 0          ; 0             ; 0          ; 0                    ; 0          ; 0                    ; 0          ; 0                 ; 0           ; 1          ;
+----------------------+------------+---------------+------------+-------------------+--------------+------------+------------+---------------+------------+----------------------+------------+----------------------+------------+-------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                           ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; AD_CTRL:AD_CTRL_INST|addr[0..5,7..15]                            ; Stuck at GND due to stuck port data_in                                       ;
; AD_CTRL:AD_CTRL_INST|seg_data_reg[12..19]                        ; Stuck at GND due to stuck port data_in                                       ;
; iic_ctrl:IIC_CTRL_INST|iic_mode                                  ; Stuck at GND due to stuck port data_in                                       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|shift_en   ; Merged with top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst|cnt_clk[0] ;
; iic_ctrl:IIC_CTRL_INST|state~4                                   ; Lost fanout                                                                  ;
; iic_ctrl:IIC_CTRL_INST|state~5                                   ; Lost fanout                                                                  ;
; iic_ctrl:IIC_CTRL_INST|state~6                                   ; Lost fanout                                                                  ;
; iic_ctrl:IIC_CTRL_INST|state~7                                   ; Lost fanout                                                                  ;
; iic_ctrl:IIC_CTRL_INST|state.ACK4                                ; Merged with iic_ctrl:IIC_CTRL_INST|state.ACK2                                ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_H                      ; Merged with iic_ctrl:IIC_CTRL_INST|state.WR_DATA                             ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA                             ; Stuck at GND due to stuck port data_in                                       ;
; iic_ctrl:IIC_CTRL_INST|state.ACK2                                ; Stuck at GND due to stuck port data_in                                       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|cnt_clk[0] ; Merged with top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst|cnt_clk[0] ;
; Total Number of Removed Registers = 34                           ;                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2379  ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 968   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 815   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst|oe                                                                                                                                                                                                 ; 1       ;
; AD_CTRL:AD_CTRL_INST|state                                                                                                                                                                                                                               ; 3       ;
; iic_ctrl:IIC_CTRL_INST|sda_en                                                                                                                                                                                                                            ; 3       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[3]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[4]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[5]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[2]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[7]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[6]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[1]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|seg[0]                                                                                                                                                                                             ; 1       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|disp_num[0]                                                                                                                                                                                        ; 7       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|disp_num[1]                                                                                                                                                                                        ; 8       ;
; top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|disp_num[2]                                                                                                                                                                                        ; 8       ;
; iic_ctrl:IIC_CTRL_INST|sda_reg                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 30                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |IIC_ADDA|AD_CTRL:AD_CTRL_INST|cnt_wait[12]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |IIC_ADDA|iic_ctrl:IIC_CTRL_INST|scl_cnt[10]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|iic_ctrl:IIC_CTRL_INST|cnt_bit[2]                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|cnt_sel[2]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[12] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[8]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_reg[19]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_reg[15]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_reg[11]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[43] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[36] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[32] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[28] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[27] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_shift[23] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_reg[5]    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|data_reg[1]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |IIC_ADDA|top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst|disp_num[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |IIC_ADDA ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; DEV_ADDR       ; 1001000 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_ctrl:IIC_CTRL_INST  ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; DIV_FREQ        ; 0000110010                       ; Unsigned Binary ;
; QUART_MAX       ; 00000000000000000000000000001011 ; Unsigned Binary ;
; HALF_MAX        ; 00000000000000000000000000011000 ; Unsigned Binary ;
; THREE_QUART_MAX ; 00000000000000000000000000100100 ; Unsigned Binary ;
; EDGE_MAX        ; 00000000000000000000000000011010 ; Unsigned Binary ;
; IDLE            ; 0000                             ; Unsigned Binary ;
; START           ; 0001                             ; Unsigned Binary ;
; WR_DEV_ADDR     ; 0010                             ; Unsigned Binary ;
; ACK1            ; 0011                             ; Unsigned Binary ;
; WR_DATA_ADDR_H  ; 0100                             ; Unsigned Binary ;
; ACK2            ; 0101                             ; Unsigned Binary ;
; WR_DATA_ADDR_L  ; 0110                             ; Unsigned Binary ;
; ACK3            ; 0111                             ; Unsigned Binary ;
; WR_DATA         ; 1000                             ; Unsigned Binary ;
; ACK4            ; 1001                             ; Unsigned Binary ;
; STOP            ; 1010                             ; Unsigned Binary ;
; START2          ; 1011                             ; Unsigned Binary ;
; RD_DEV_ADDR     ; 1100                             ; Unsigned Binary ;
; ACK5            ; 1101                             ; Unsigned Binary ;
; RD_DATA         ; 1110                             ; Unsigned Binary ;
; NACK            ; 1111                             ; Unsigned Binary ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD_CTRL:AD_CTRL_INST ;
+----------------+-----------------------+--------------------------+
; Parameter Name ; Value                 ; Type                     ;
+----------------+-----------------------+--------------------------+
; CNT_MAX        ; 111101000010001111111 ; Unsigned Binary          ;
; CTRL_BYTE      ; 01000000              ; Unsigned Binary          ;
; IDLE           ; 1                     ; Unsigned Binary          ;
; READING        ; 0                     ; Unsigned Binary          ;
+----------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst ;
+----------------+------------------+----------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                           ;
+----------------+------------------+----------------------------------------------------------------+
; CNT_1MS_MAX    ; 1100001101010000 ; Unsigned Binary                                                ;
; ZERO           ; 1000000          ; Unsigned Binary                                                ;
; ONE            ; 1111001          ; Unsigned Binary                                                ;
; TWO            ; 0100100          ; Unsigned Binary                                                ;
; THREE          ; 0110000          ; Unsigned Binary                                                ;
; FOUR           ; 0011001          ; Unsigned Binary                                                ;
; FIVE           ; 0010010          ; Unsigned Binary                                                ;
; SIX            ; 0000010          ; Unsigned Binary                                                ;
; SENVEN         ; 1111000          ; Unsigned Binary                                                ;
; EIGHT          ; 0000000          ; Unsigned Binary                                                ;
; NING           ; 0010000          ; Unsigned Binary                                                ;
; SIGN           ; 10111111         ; Unsigned Binary                                                ;
; NONE           ; 11111111         ; Unsigned Binary                                                ;
+----------------+------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 143                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 143                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 454                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 143                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8            ; Untyped              ;
; LPM_WIDTHB                                     ; 12           ; Untyped              ;
; LPM_WIDTHP                                     ; 20           ; Untyped              ;
; LPM_WIDTHR                                     ; 20           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 1                                   ;
; Entity Instance                       ; AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                   ;
;     -- LPM_WIDTHB                     ; 12                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "top_seg595:TOP_SEG595_INST" ;
+-------------+-------+----------+-----------------------+
; Port        ; Type  ; Severity ; Details               ;
+-------------+-------+----------+-----------------------+
; sign        ; Input ; Info     ; Stuck at GND          ;
; point[5..4] ; Input ; Info     ; Stuck at VCC          ;
; point[2..0] ; Input ; Info     ; Stuck at VCC          ;
; point[3]    ; Input ; Info     ; Stuck at GND          ;
+-------------+-------+----------+-----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "iic_ctrl:IIC_CTRL_INST"         ;
+----------------+-------+----------+------------------------+
; Port           ; Type  ; Severity ; Details                ;
+----------------+-------+----------+------------------------+
; wr_en          ; Input ; Info     ; Explicitly unconnected ;
; dev_addr[5..4] ; Input ; Info     ; Stuck at GND           ;
; dev_addr[2..0] ; Input ; Info     ; Stuck at GND           ;
; dev_addr[6]    ; Input ; Info     ; Stuck at VCC           ;
; dev_addr[3]    ; Input ; Info     ; Stuck at VCC           ;
; data           ; Input ; Info     ; Explicitly unconnected ;
; addr_num       ; Input ; Info     ; Stuck at GND           ;
+----------------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 143                 ; 143              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 106                         ;
; cycloneiii_ff         ; 221                         ;
;     CLR               ; 121                         ;
;     CLR SCLR          ; 32                          ;
;     ENA CLR           ; 67                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 347                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 286                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 177                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details                                                                                                                                             ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AD_CTRL:AD_CTRL_INST|addr[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|addr[6]                ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|addr[6]                ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|addr[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[0]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[0]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[10]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[10]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[11]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[11]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[12]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[12]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[13]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[13]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[14]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[14]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[15]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[15]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[16]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[16]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[17]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[17]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[18]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[18]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[19]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[19]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[1]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[1]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[20]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[20]           ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[2]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[2]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[3]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[3]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[4]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[4]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[5]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[5]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[6]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[6]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[7]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[7]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[8]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[8]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[9]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|cnt_wait[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|cnt_wait[9]            ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[0]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[0]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[10]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[10]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[11]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[11]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[1]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[1]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[2]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[2]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[3]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[3]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[4]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[4]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[5]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[5]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[6]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[6]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[7]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[7]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[8]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[8]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[9]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|seg_data_reg[9]        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[0]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[0]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[1]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[1]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[2]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[2]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[3]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[3]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[4]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[4]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[5]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[5]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[6]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[6]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[7]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_data_reg[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|rd_data_reg[7]       ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_en                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|rd_en                  ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|rd_en                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|rd_en                  ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|state                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|state~_wirecell        ; N/A                                                                                                                                                 ;
; AD_CTRL:AD_CTRL_INST|state                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_CTRL:AD_CTRL_INST|state~_wirecell        ; N/A                                                                                                                                                 ;
; addr[0]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[0]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[10]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[10]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[11]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[11]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[12]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[12]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[13]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[13]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[14]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[14]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[15]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[15]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[1]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[1]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[2]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[2]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[3]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[3]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[4]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[4]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[5]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[5]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[6]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[6]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[7]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[7]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[8]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[8]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[9]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; addr[9]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; clk                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                         ; N/A                                                                                                                                                 ;
; data[0]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[0]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[10]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[10]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[11]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[11]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[12]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[12]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[13]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[13]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[14]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[14]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[15]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[15]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[16]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[16]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[17]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[17]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[18]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[18]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[19]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[19]                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[1]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[1]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[2]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[2]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[3]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[3]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[4]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[4]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[5]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[5]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[6]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[6]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[7]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[7]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[8]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[8]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[9]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; data[9]                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; iic_ctrl:IIC_CTRL_INST|scl                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|LessThan0~3_wirecell ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|LessThan0~3_wirecell ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[0]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[0]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[10]          ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[10]          ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[1]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[1]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[2]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[2]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[3]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[3]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[4]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[4]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[5]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[5]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[6]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[6]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[7]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[7]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[8]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[8]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[9]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|scl_cnt[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|scl_cnt[9]           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda_en               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|sda_en~_wirecell     ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda_en               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|sda_en~_wirecell     ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda_in               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|sda_in               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sda                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK1           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK1           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK3           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK3           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK5           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK5           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.ACK5           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.ACK5           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.IDLE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.IDLE~_wirecell ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.IDLE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.IDLE~_wirecell ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.NACK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.NACK           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.NACK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.NACK           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.RD_DATA        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.RD_DATA        ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.RD_DATA        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.RD_DATA        ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.RD_DEV_ADDR    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.RD_DEV_ADDR    ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.RD_DEV_ADDR    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.RD_DEV_ADDR    ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.START          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.START          ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.START          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.START          ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.START2         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.START2         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.START2         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.START2         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.STOP           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.STOP           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.STOP           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.STOP           ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_H ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_H ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_L ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_L ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_L ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.WR_DATA_ADDR_L ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DEV_ADDR    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.WR_DEV_ADDR    ; N/A                                                                                                                                                 ;
; iic_ctrl:IIC_CTRL_INST|state.WR_DEV_ADDR    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iic_ctrl:IIC_CTRL_INST|state.WR_DEV_ADDR    ; N/A                                                                                                                                                 ;
; rd_data_reg[0]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[0]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[1]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[1]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[2]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[2]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[3]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[3]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[4]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[4]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[5]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[5]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[6]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[6]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[7]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_data_reg[7]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_en                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; rd_en                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                 ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Apr 06 12:14:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iic_adda -c iic_adda
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/top_seg595.v
    Info (12023): Found entity 1: top_seg595
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/iic_adda.v
    Info (12023): Found entity 1: IIC_ADDA
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/hc595_ctrl.v
    Info (12023): Found entity 1: hc595_ctrl
Warning (10229): Verilog HDL Expression warning at data_trans.v(177): truncated literal to match 4 bits
Warning (10229): Verilog HDL Expression warning at data_trans.v(186): truncated literal to match 4 bits
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/data_trans.v
    Info (12023): Found entity 1: data_trans
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/iic_ctrl.v
    Info (12023): Found entity 1: iic_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_adda/rtl/ad_ctrl.v
    Info (12023): Found entity 1: AD_CTRL
Info (12127): Elaborating entity "IIC_ADDA" for the top level hierarchy
Info (12128): Elaborating entity "iic_ctrl" for hierarchy "iic_ctrl:IIC_CTRL_INST"
Info (12128): Elaborating entity "AD_CTRL" for hierarchy "AD_CTRL:AD_CTRL_INST"
Info (12128): Elaborating entity "top_seg595" for hierarchy "top_seg595:TOP_SEG595_INST"
Info (12128): Elaborating entity "data_trans" for hierarchy "top_seg595:TOP_SEG595_INST|data_trans:data_trans_inst"
Info (12128): Elaborating entity "hc595_ctrl" for hierarchy "top_seg595:TOP_SEG595_INST|hc595_ctrl:hc595_ctrl_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6424.tdf
    Info (12023): Found entity 1: altsyncram_6424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.04.06.12:14:56 Progress: Loading sld86d241de/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AD_CTRL:AD_CTRL_INST|Mult0"
Info (12130): Elaborated megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "AD_CTRL:AD_CTRL_INST|lpm_mult:Mult0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.IIC_CTRL_INST_sda" driven by bidirectional pin "sda" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.IIC_CTRL_INST_sda_in" driven by bidirectional pin "sda" cannot be tri-stated
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/output_files/iic_adda.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 229 of its 319 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 90 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2932 logic cells
    Info (21064): Implemented 143 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Wed Apr 06 12:15:06 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/FPGA_learning/Library/IIC/iic_adda/quartus_prj/output_files/iic_adda.map.smsg.


