#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 24 09:27:36 2025
# Process ID: 3086225
# Current directory: /home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.runs/caribou_top_axi_register_array_v_0_0_synth_1
# Command line: vivado -log caribou_top_axi_register_array_v_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source caribou_top_axi_register_array_v_0_0.tcl
# Log file: /home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.runs/caribou_top_axi_register_array_v_0_0_synth_1/caribou_top_axi_register_array_v_0_0.vds
# Journal file: /home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.runs/caribou_top_axi_register_array_v_0_0_synth_1/vivado.jou
# Running On: Caribou-VM-HEPHY, OS: Linux, CPU Frequency: 3249.996 MHz, CPU Physical cores: 8, Host memory: 66951 MB
#-----------------------------------------------------------
source caribou_top_axi_register_array_v_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.027 ; gain = 38.828 ; free physical = 42875 ; free virtual = 59222
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pct/Caribou/MPW4_Helmut/MPW3/ip_repo/control_register_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pct/Caribou/MPW4_Helmut/MPW3/ip-repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pct/Caribou/vivado/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: caribou_top_axi_register_array_v_0_0
Command: synth_design -top caribou_top_axi_register_array_v_0_0 -part xc7z045ffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3086813
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2406.988 ; gain = 403.660 ; free physical = 37334 ; free virtual = 53683
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'caribou_top_axi_register_array_v_0_0' [/home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.srcs/sources_1/bd/caribou_top/ip/caribou_top_axi_register_array_v_0_0/synth/caribou_top_axi_register_array_v_0_0.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_register_array_v1_0_S00_AXI' declared at '/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:5' bound to instance 'U0' of component 'axi_register_array_v1_0_S00_AXI' [/home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.srcs/sources_1/bd/caribou_top/ip/caribou_top_axi_register_array_v_0_0/synth/caribou_top_axi_register_array_v_0_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'axi_register_array_v1_0_S00_AXI' [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:247]
INFO: [Synth 8-226] default block is never used [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:422]
WARNING: [Synth 8-614] signal 'reg_a_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_b_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_c_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_d_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_e_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_f_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_g_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-614] signal 'reg_h_in' is read in the process but is not in the sensitivity list [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'axi_register_array_v1_0_S00_AXI' (0#1) [/home/pct/Caribou/MPW4_Helmut/ip_repo/axi_register_array_1.0/hdl/axi_register_array_v1_0_S00_AXI.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'caribou_top_axi_register_array_v_0_0' (0#1) [/home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.srcs/sources_1/bd/caribou_top/ip/caribou_top_axi_register_array_v_0_0/synth/caribou_top_axi_register_array_v_0_0.vhd:98]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi_register_array_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.957 ; gain = 493.629 ; free physical = 36720 ; free virtual = 53069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2511.801 ; gain = 508.473 ; free physical = 36691 ; free virtual = 53041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2511.801 ; gain = 508.473 ; free physical = 36691 ; free virtual = 53041
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.801 ; gain = 0.000 ; free physical = 36670 ; free virtual = 53020
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.551 ; gain = 0.000 ; free physical = 36362 ; free virtual = 52711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2642.586 ; gain = 0.000 ; free physical = 36339 ; free virtual = 52689
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36005 ; free virtual = 52359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36005 ; free virtual = 52359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36005 ; free virtual = 52359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 35999 ; free virtual = 52354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module caribou_top_axi_register_array_v_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 35991 ; free virtual = 52347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 35946 ; free virtual = 52312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 35955 ; free virtual = 52312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 35951 ; free virtual = 52312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     7|
|5     |LUT5  |    32|
|6     |LUT6  |    69|
|7     |MUXF7 |    32|
|8     |FDRE  |   296|
|9     |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36534 ; free virtual = 52894
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2642.586 ; gain = 508.473 ; free physical = 36533 ; free virtual = 52893
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2642.586 ; gain = 639.258 ; free physical = 36533 ; free virtual = 52893
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.586 ; gain = 0.000 ; free physical = 36824 ; free virtual = 53184
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.586 ; gain = 0.000 ; free physical = 36825 ; free virtual = 53186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c9a6d8ff
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2642.586 ; gain = 1054.715 ; free physical = 36826 ; free virtual = 53187
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1777.965; main = 1467.026; forked = 316.732
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4238.059; main = 2642.555; forked = 1627.520
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.562 ; gain = 0.000 ; free physical = 36825 ; free virtual = 53186
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.runs/caribou_top_axi_register_array_v_0_0_synth_1/caribou_top_axi_register_array_v_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP caribou_top_axi_register_array_v_0_0, cache-ID = 076a1a8084dd0213
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.562 ; gain = 0.000 ; free physical = 36824 ; free virtual = 53186
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4_Helmut/MPW4/caribou-soc/caribou-soc.runs/caribou_top_axi_register_array_v_0_0_synth_1/caribou_top_axi_register_array_v_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file caribou_top_axi_register_array_v_0_0_utilization_synth.rpt -pb caribou_top_axi_register_array_v_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 09:28:20 2025...
