<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › oprofile › op_model_rs64.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>op_model_rs64.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2004 Anton Blanchard &lt;anton@au.ibm.com&gt;, IBM</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/oprofile.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>
<span class="cp">#include &lt;asm/oprofile_impl.h&gt;</span>

<span class="cp">#define dbg(args...)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ctrl_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;ctrl_write %d %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x7F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">9</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">14</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">19</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">);</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="mi">28</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;ctrl_write mmcr0 %lx mmcr1 %lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">),</span>
	       <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">OP_MAX_COUNTER</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">num_counters</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs64_reg_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">op_system_config</span> <span class="o">*</span><span class="n">sys</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">num_ctrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">num_counters</span> <span class="o">=</span> <span class="n">num_ctrs</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x80000000UL</span> <span class="o">-</span> <span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">;</span>

	<span class="cm">/* XXX setup user and kernel profiling */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs64_cpu_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmcr0</span><span class="p">;</span>

	<span class="cm">/* reset MMCR0 and set the freeze bit */</span>
	<span class="n">mmcr0</span> <span class="o">=</span> <span class="n">MMCR0_FC</span><span class="p">;</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>

	<span class="cm">/* reset MMCR1, MMCRA */</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_feature</span><span class="p">(</span><span class="n">CPU_FTR_MMCRA</span><span class="p">))</span>
		<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCRA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="n">MMCR0_FCM1</span><span class="o">|</span><span class="n">MMCR0_PMXE</span><span class="o">|</span><span class="n">MMCR0_FCECE</span><span class="p">;</span>
	<span class="cm">/* Only applies to POWER3, but should be safe on RS64 */</span>
	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="n">MMCR0_PMC1CE</span><span class="o">|</span><span class="n">MMCR0_PMCjCE</span><span class="p">;</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;setup on cpu %d, mmcr0 %lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span>
	    <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">));</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;setup on cpu %d, mmcr1 %lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span>
	    <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR1</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs64_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmcr0</span><span class="p">;</span>

	<span class="cm">/* set the PMM bit (see comment below) */</span>
	<span class="n">mtmsrd</span><span class="p">(</span><span class="n">mfmsr</span><span class="p">()</span> <span class="o">|</span> <span class="n">MSR_PMM</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">ctrl_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">event</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mmcr0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * now clear the freeze bit, counting will not start until we</span>
<span class="cm">	 * rfid from this excetion, because only at that point will</span>
<span class="cm">	 * the PMM bit be cleared</span>
<span class="cm">	 */</span>
	<span class="n">mmcr0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MMCR0_FC</span><span class="p">;</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;start on cpu %d, mmcr0 %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mmcr0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs64_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmcr0</span><span class="p">;</span>

	<span class="cm">/* freeze counters */</span>
	<span class="n">mmcr0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>
	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="n">MMCR0_FC</span><span class="p">;</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;stop on cpu %d, mmcr0 %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mmcr0</span><span class="p">);</span>

	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs64_handle_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmcr0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_kernel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_SIAR</span><span class="p">);</span>

	<span class="n">is_kernel</span> <span class="o">=</span> <span class="n">is_kernel_addr</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>

	<span class="cm">/* set the PMM bit (see comment below) */</span>
	<span class="n">mtmsrd</span><span class="p">(</span><span class="n">mfmsr</span><span class="p">()</span> <span class="o">|</span> <span class="n">MSR_PMM</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">classic_ctr_read</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">oprofile_add_ext_sample</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">is_kernel</span><span class="p">);</span>
				<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">classic_ctr_write</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mmcr0</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">);</span>

	<span class="cm">/* reset the perfmon trigger */</span>
	<span class="n">mmcr0</span> <span class="o">|=</span> <span class="n">MMCR0_PMXE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * now clear the freeze bit, counting will not start until we</span>
<span class="cm">	 * rfid from this exception, because only at that point will</span>
<span class="cm">	 * the PMM bit be cleared</span>
<span class="cm">	 */</span>
	<span class="n">mmcr0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MMCR0_FC</span><span class="p">;</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MMCR0</span><span class="p">,</span> <span class="n">mmcr0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">op_powerpc_model</span> <span class="n">op_model_rs64</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">reg_setup</span>		<span class="o">=</span> <span class="n">rs64_reg_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">rs64_cpu_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">rs64_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">rs64_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_interrupt</span>	<span class="o">=</span> <span class="n">rs64_handle_interrupt</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
