Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/QV100-PTX-1B_INSN
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/QV100-PTX-1B_INSN
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/b+tree-rodinia-3.1 file ./data/mil.txt command ./data/command.txt


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fre46229150c06b5b73e7fab25ae479301  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Extracting PTX file and ptxas options    1: b+tree-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: b+tree-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: b+tree-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: b+tree-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: b+tree-rodinia-3.5.sm_62.ptx -arch=sm_62
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
Extracting specific PTX file named b+tree-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.5.sm_62.ptx 
ExtExtracting PTX file and ptxas options    6: b+tree-rodinia-3.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: b+tree-rodinia-3.7.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    8: b+tree-rodinia-3.8.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    9: b+tree-rodinia-3.9.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   10: b+tree-rodinia-3.10.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   11: b+tree-rodinia-3.11.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   12: b+tree-rodinia-3.12.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options   13: b+tree-rodinia-3.13.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options   14: b+tree-rodinia-3.14.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options   15: b+tree-rodinia-3.15.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   16: b+tree-rodinia-3.16.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   17: b+tree-rodinia-3.17.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   18: b+tree-rodinia-3.18.sm_70.ptx -arch=sm_70
racting specific PTX file named b+tree-rodinia-3.6.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.7.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.8.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.9.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.10.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.11.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.12.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.13.sm_30.ptx 
Extracting specific PTX file named b+tree-rodinia-3.14.sm_35.ptx 
Extracting specific PTX file named b+tree-rodinia-3.15.sm_50.ptx 
Extracting specific PTX file named b+tree-rodinia-3.16.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.17.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.18.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction findK : hostFun 0x0x405b40, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd187 was declared previous at b+tree-rodinia-3.7.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=20, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.13.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.7.sm_30.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=28, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.14.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=20, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.8.sm_35.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.15.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.9.sm_50.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.10.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.16.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.11.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.17.sm_62.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.12.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=36, lmem=0, smem=0, cmem=440
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.18.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=416
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction findRangeK : hostFun 0x0x4062b0, fat_cubin_handle = 2
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/b+tree-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
WG size of kernel 1 & 2  = 256 
Selecting device 0
Input File: ./data/mil.txt 
Command File: ./data/command.txt 
Command Buffer: 
j 6000 3000
k 10000


Getting input from file ./data/mil.txt...
Transforming data to a GPU suitable structure...
Tree transformation took 0.717244
Waiting for command
> 
******command: j count=6000, rSize=6000 
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 6000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4062b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findRangeK'...
GPGPU-Sim PTX: Finding dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding postdominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findRangeK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findRangeK'...
GPGPU-Sim PTX: reconvergence points for findRangeK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6a40 (b+tree-rodinia-3.12.sm_70.ptx:69) @%p8 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6aa8 (b+tree-rodinia-3.12.sm_70.ptx:83) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (b+tree-rodinia-3.12.sm_70.ptx:287) setp.lt.u64%p30, %rd51, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6ab8 (b+tree-rodinia-3.12.sm_70.ptx:86) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (b+tree-rodinia-3.12.sm_70.ptx:222) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6ac0 (b+tree-rodinia-3.12.sm_70.ptx:87) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6af0 (b+tree-rodinia-3.12.sm_70.ptx:99) setp.eq.s64%p11, %rd72, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6ad0 (b+tree-rodinia-3.12.sm_70.ptx:91) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (b+tree-rodinia-3.12.sm_70.ptx:222) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6ae8 (b+tree-rodinia-3.12.sm_70.ptx:96) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (b+tree-rodinia-3.12.sm_70.ptx:287) setp.lt.u64%p30, %rd51, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6af8 (b+tree-rodinia-3.12.sm_70.ptx:100) @%p11 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c50 (b+tree-rodinia-3.12.sm_70.ptx:160) setp.gt.s32%p18, %r95, %r94;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6b08 (b+tree-rodinia-3.12.sm_70.ptx:103) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6b20 (b+tree-rodinia-3.12.sm_70.ptx:107) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6b38 (b+tree-rodinia-3.12.sm_70.ptx:111) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (b+tree-rodinia-3.12.sm_70.ptx:116) ld.global.u64 %rd76, [%rd8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6b90 (b+tree-rodinia-3.12.sm_70.ptx:125) @%p15 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6ba8 (b+tree-rodinia-3.12.sm_70.ptx:129) @%p16 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6bc0 (b+tree-rodinia-3.12.sm_70.ptx:133) @%p17 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (b+tree-rodinia-3.12.sm_70.ptx:138) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6be0 (b+tree-rodinia-3.12.sm_70.ptx:140) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (b+tree-rodinia-3.12.sm_70.ptx:150) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6be8 (b+tree-rodinia-3.12.sm_70.ptx:141) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bf0 (b+tree-rodinia-3.12.sm_70.ptx:144) ld.global.u64 %rd81, [%rd10];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6c58 (b+tree-rodinia-3.12.sm_70.ptx:161) @%p18 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x6c98 (b+tree-rodinia-3.12.sm_70.ptx:170) @%p19 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x6cb0 (b+tree-rodinia-3.12.sm_70.ptx:174) @%p20 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (b+tree-rodinia-3.12.sm_70.ptx:179) ld.global.u64 %rd91, [%rd8];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x6d08 (b+tree-rodinia-3.12.sm_70.ptx:188) @%p21 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6d20 (b+tree-rodinia-3.12.sm_70.ptx:192) @%p22 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6d38 (b+tree-rodinia-3.12.sm_70.ptx:196) @%p23 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (b+tree-rodinia-3.12.sm_70.ptx:201) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6d58 (b+tree-rodinia-3.12.sm_70.ptx:203) @!%p2 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d88 (b+tree-rodinia-3.12.sm_70.ptx:213) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6d60 (b+tree-rodinia-3.12.sm_70.ptx:204) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d68 (b+tree-rodinia-3.12.sm_70.ptx:207) ld.global.u64 %rd96, [%rd10];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x6dc8 (b+tree-rodinia-3.12.sm_70.ptx:223) @%p24 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x6e08 (b+tree-rodinia-3.12.sm_70.ptx:232) @%p25 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6e20 (b+tree-rodinia-3.12.sm_70.ptx:236) @%p26 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e30 (b+tree-rodinia-3.12.sm_70.ptx:241) ld.global.u64 %rd106, [%rd8];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6e78 (b+tree-rodinia-3.12.sm_70.ptx:250) @%p27 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6e90 (b+tree-rodinia-3.12.sm_70.ptx:254) @%p28 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6ea8 (b+tree-rodinia-3.12.sm_70.ptx:258) @%p29 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb8 (b+tree-rodinia-3.12.sm_70.ptx:263) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6ec8 (b+tree-rodinia-3.12.sm_70.ptx:265) @!%p3 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (b+tree-rodinia-3.12.sm_70.ptx:275) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x6ed0 (b+tree-rodinia-3.12.sm_70.ptx:266) bra.uni BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (b+tree-rodinia-3.12.sm_70.ptx:269) ld.global.u64 %rd111, [%rd10];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x6f50 (b+tree-rodinia-3.12.sm_70.ptx:288) @%p30 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6f58 (b+tree-rodinia-3.12.sm_70.ptx:289) bra.uni BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f78 (b+tree-rodinia-3.12.sm_70.ptx:297) setp.gt.s32%p31, %r95, %r94;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6f70 (b+tree-rodinia-3.12.sm_70.ptx:294) bra.uni BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6f80 (b+tree-rodinia-3.12.sm_70.ptx:298) @%p31 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6fc0 (b+tree-rodinia-3.12.sm_70.ptx:307) @%p32 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x6fd8 (b+tree-rodinia-3.12.sm_70.ptx:311) @%p33 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (b+tree-rodinia-3.12.sm_70.ptx:316) ld.global.u64 %rd121, [%rd8];
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x7030 (b+tree-rodinia-3.12.sm_70.ptx:325) @%p34 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7048 (b+tree-rodinia-3.12.sm_70.ptx:329) @%p35 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x7060 (b+tree-rodinia-3.12.sm_70.ptx:333) @%p36 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (b+tree-rodinia-3.12.sm_70.ptx:338) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x7080 (b+tree-rodinia-3.12.sm_70.ptx:340) @!%p4 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70b0 (b+tree-rodinia-3.12.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x7088 (b+tree-rodinia-3.12.sm_70.ptx:341) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (b+tree-rodinia-3.12.sm_70.ptx:344) ld.global.u64 %rd126, [%rd10];
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x70f8 (b+tree-rodinia-3.12.sm_70.ptx:359) @%p37 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x7110 (b+tree-rodinia-3.12.sm_70.ptx:363) @%p38 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x7128 (b+tree-rodinia-3.12.sm_70.ptx:367) @%p39 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7138 (b+tree-rodinia-3.12.sm_70.ptx:372) ld.global.u64 %rd133, [%rd8];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x7178 (b+tree-rodinia-3.12.sm_70.ptx:380) @%p40 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x7190 (b+tree-rodinia-3.12.sm_70.ptx:384) @%p41 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x71a8 (b+tree-rodinia-3.12.sm_70.ptx:388) @%p42 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (b+tree-rodinia-3.12.sm_70.ptx:393) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x71c0 (b+tree-rodinia-3.12.sm_70.ptx:394) @!%p4 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (b+tree-rodinia-3.12.sm_70.ptx:404) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x71c8 (b+tree-rodinia-3.12.sm_70.ptx:395) bra.uni BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d0 (b+tree-rodinia-3.12.sm_70.ptx:398) ld.global.u64 %rd138, [%rd10];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x7238 (b+tree-rodinia-3.12.sm_70.ptx:413) @%p43 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x7250 (b+tree-rodinia-3.12.sm_70.ptx:417) @%p44 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x7268 (b+tree-rodinia-3.12.sm_70.ptx:421) @%p45 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (b+tree-rodinia-3.12.sm_70.ptx:426) ld.global.u64 %rd145, [%rd8];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x72b8 (b+tree-rodinia-3.12.sm_70.ptx:434) @%p46 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x72d0 (b+tree-rodinia-3.12.sm_70.ptx:438) @%p47 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x72e8 (b+tree-rodinia-3.12.sm_70.ptx:442) @%p48 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (b+tree-rodinia-3.12.sm_70.ptx:447) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x7300 (b+tree-rodinia-3.12.sm_70.ptx:448) @!%p4 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7330 (b+tree-rodinia-3.12.sm_70.ptx:458) bar.sync 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x7308 (b+tree-rodinia-3.12.sm_70.ptx:449) bra.uni BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7310 (b+tree-rodinia-3.12.sm_70.ptx:452) ld.global.u64 %rd150, [%rd10];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x7378 (b+tree-rodinia-3.12.sm_70.ptx:467) @%p49 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x7390 (b+tree-rodinia-3.12.sm_70.ptx:471) @%p50 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x73a8 (b+tree-rodinia-3.12.sm_70.ptx:475) @%p51 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (b+tree-rodinia-3.12.sm_70.ptx:480) ld.global.u64 %rd157, [%rd8];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x73f8 (b+tree-rodinia-3.12.sm_70.ptx:488) @%p52 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x7410 (b+tree-rodinia-3.12.sm_70.ptx:492) @%p53 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x7428 (b+tree-rodinia-3.12.sm_70.ptx:496) @%p54 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (b+tree-rodinia-3.12.sm_70.ptx:501) bar.sync 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x7440 (b+tree-rodinia-3.12.sm_70.ptx:502) @!%p4 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7470 (b+tree-rodinia-3.12.sm_70.ptx:512) bar.sync 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x7448 (b+tree-rodinia-3.12.sm_70.ptx:503) bra.uni BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7450 (b+tree-rodinia-3.12.sm_70.ptx:506) ld.global.u64 %rd162, [%rd10];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x74c0 (b+tree-rodinia-3.12.sm_70.ptx:522) @%p55 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74c8 (b+tree-rodinia-3.12.sm_70.ptx:525) cvta.to.global.u64 %rd169, %rd55;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x74e8 (b+tree-rodinia-3.12.sm_70.ptx:529) @%p56 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7520 (b+tree-rodinia-3.12.sm_70.ptx:539) bar.sync 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x7570 (b+tree-rodinia-3.12.sm_70.ptx:549) @%p57 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75b0 (b+tree-rodinia-3.12.sm_70.ptx:560) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findRangeK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findRangeK'.
GPGPU-Sim PTX: pushing kernel 'findRangeK' to stream 0, gridDim= (6000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 'findRangeK'
Destroy streams for kernel 1: size 0
kernel_name = findRangeK 
kernel_launch_uid = 1 
gpu_sim_cycle = 70608
gpu_sim_insn = 189654912
gpu_ipc =    2686.0259
gpu_tot_sim_cycle = 70608
gpu_tot_sim_insn = 189654912
gpu_tot_ipc =    2686.0259
gpu_tot_issued_cta = 6000
gpu_occupancy = 75.0821% 
gpu_tot_occupancy = 75.0821% 
max_total_param_size = 0
gpu_stall_dramfull = 3467
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.2113
partiton_level_parallism_total  =      10.2113
partiton_level_parallism_util =      11.3949
partiton_level_parallism_util_total  =      11.3949
L2_BW  =     369.8934 GB/Sec
L2_BW_total  =     369.8934 GB/Sec
gpu_total_sim_rate=220528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 29111, Miss = 8677, Miss_rate = 0.298, Pending_hits = 5151, Reservation_fails = 14831
	L1D_cache_core[1]: Access = 28059, Miss = 8303, Miss_rate = 0.296, Pending_hits = 4879, Reservation_fails = 11717
	L1D_cache_core[2]: Access = 28786, Miss = 8833, Miss_rate = 0.307, Pending_hits = 5351, Reservation_fails = 8518
	L1D_cache_core[3]: Access = 29173, Miss = 8622, Miss_rate = 0.296, Pending_hits = 5529, Reservation_fails = 3307
	L1D_cache_core[4]: Access = 29599, Miss = 8745, Miss_rate = 0.295, Pending_hits = 5652, Reservation_fails = 3364
	L1D_cache_core[5]: Access = 29732, Miss = 8592, Miss_rate = 0.289, Pending_hits = 5663, Reservation_fails = 2724
	L1D_cache_core[6]: Access = 29972, Miss = 8928, Miss_rate = 0.298, Pending_hits = 5795, Reservation_fails = 2506
	L1D_cache_core[7]: Access = 29293, Miss = 8807, Miss_rate = 0.301, Pending_hits = 5308, Reservation_fails = 8761
	L1D_cache_core[8]: Access = 28803, Miss = 8497, Miss_rate = 0.295, Pending_hits = 5443, Reservation_fails = 4203
	L1D_cache_core[9]: Access = 27681, Miss = 8587, Miss_rate = 0.310, Pending_hits = 4874, Reservation_fails = 16284
	L1D_cache_core[10]: Access = 29165, Miss = 8560, Miss_rate = 0.294, Pending_hits = 5641, Reservation_fails = 2576
	L1D_cache_core[11]: Access = 28036, Miss = 8330, Miss_rate = 0.297, Pending_hits = 5332, Reservation_fails = 6366
	L1D_cache_core[12]: Access = 28471, Miss = 8341, Miss_rate = 0.293, Pending_hits = 5377, Reservation_fails = 7168
	L1D_cache_core[13]: Access = 28849, Miss = 8900, Miss_rate = 0.309, Pending_hits = 5323, Reservation_fails = 10804
	L1D_cache_core[14]: Access = 29540, Miss = 8960, Miss_rate = 0.303, Pending_hits = 5761, Reservation_fails = 1499
	L1D_cache_core[15]: Access = 28526, Miss = 8251, Miss_rate = 0.289, Pending_hits = 4952, Reservation_fails = 13776
	L1D_cache_core[16]: Access = 28814, Miss = 8285, Miss_rate = 0.288, Pending_hits = 5132, Reservation_fails = 11238
	L1D_cache_core[17]: Access = 29188, Miss = 8618, Miss_rate = 0.295, Pending_hits = 5300, Reservation_fails = 11300
	L1D_cache_core[18]: Access = 29076, Miss = 8870, Miss_rate = 0.305, Pending_hits = 5660, Reservation_fails = 6681
	L1D_cache_core[19]: Access = 29156, Miss = 8832, Miss_rate = 0.303, Pending_hits = 5575, Reservation_fails = 5566
	L1D_cache_core[20]: Access = 29011, Miss = 8590, Miss_rate = 0.296, Pending_hits = 5263, Reservation_fails = 7631
	L1D_cache_core[21]: Access = 27598, Miss = 8343, Miss_rate = 0.302, Pending_hits = 4967, Reservation_fails = 10810
	L1D_cache_core[22]: Access = 29009, Miss = 8858, Miss_rate = 0.305, Pending_hits = 5553, Reservation_fails = 5430
	L1D_cache_core[23]: Access = 29068, Miss = 8703, Miss_rate = 0.299, Pending_hits = 5465, Reservation_fails = 5666
	L1D_cache_core[24]: Access = 28478, Miss = 8594, Miss_rate = 0.302, Pending_hits = 5361, Reservation_fails = 4939
	L1D_cache_core[25]: Access = 29340, Miss = 8692, Miss_rate = 0.296, Pending_hits = 5514, Reservation_fails = 6300
	L1D_cache_core[26]: Access = 29174, Miss = 8547, Miss_rate = 0.293, Pending_hits = 5548, Reservation_fails = 3812
	L1D_cache_core[27]: Access = 28387, Miss = 8332, Miss_rate = 0.294, Pending_hits = 5042, Reservation_fails = 12739
	L1D_cache_core[28]: Access = 29235, Miss = 9023, Miss_rate = 0.309, Pending_hits = 5643, Reservation_fails = 3289
	L1D_cache_core[29]: Access = 28465, Miss = 8397, Miss_rate = 0.295, Pending_hits = 5370, Reservation_fails = 7267
	L1D_cache_core[30]: Access = 28970, Miss = 8542, Miss_rate = 0.295, Pending_hits = 5623, Reservation_fails = 2693
	L1D_cache_core[31]: Access = 27943, Miss = 8211, Miss_rate = 0.294, Pending_hits = 4996, Reservation_fails = 11504
	L1D_cache_core[32]: Access = 27986, Miss = 8439, Miss_rate = 0.302, Pending_hits = 5204, Reservation_fails = 8251
	L1D_cache_core[33]: Access = 29174, Miss = 8692, Miss_rate = 0.298, Pending_hits = 5388, Reservation_fails = 6874
	L1D_cache_core[34]: Access = 28840, Miss = 8486, Miss_rate = 0.294, Pending_hits = 5405, Reservation_fails = 5912
	L1D_cache_core[35]: Access = 26864, Miss = 8103, Miss_rate = 0.302, Pending_hits = 4461, Reservation_fails = 15497
	L1D_cache_core[36]: Access = 29327, Miss = 8703, Miss_rate = 0.297, Pending_hits = 5463, Reservation_fails = 6734
	L1D_cache_core[37]: Access = 28753, Miss = 8573, Miss_rate = 0.298, Pending_hits = 4866, Reservation_fails = 14540
	L1D_cache_core[38]: Access = 28562, Miss = 8519, Miss_rate = 0.298, Pending_hits = 5408, Reservation_fails = 5328
	L1D_cache_core[39]: Access = 29536, Miss = 8830, Miss_rate = 0.299, Pending_hits = 5549, Reservation_fails = 5154
	L1D_cache_core[40]: Access = 28115, Miss = 8301, Miss_rate = 0.295, Pending_hits = 5227, Reservation_fails = 8444
	L1D_cache_core[41]: Access = 28005, Miss = 8141, Miss_rate = 0.291, Pending_hits = 4853, Reservation_fails = 15192
	L1D_cache_core[42]: Access = 28824, Miss = 8589, Miss_rate = 0.298, Pending_hits = 5502, Reservation_fails = 6279
	L1D_cache_core[43]: Access = 29582, Miss = 8846, Miss_rate = 0.299, Pending_hits = 5779, Reservation_fails = 2155
	L1D_cache_core[44]: Access = 28843, Miss = 8656, Miss_rate = 0.300, Pending_hits = 5275, Reservation_fails = 8830
	L1D_cache_core[45]: Access = 28838, Miss = 8886, Miss_rate = 0.308, Pending_hits = 5635, Reservation_fails = 3209
	L1D_cache_core[46]: Access = 29445, Miss = 8950, Miss_rate = 0.304, Pending_hits = 5543, Reservation_fails = 4974
	L1D_cache_core[47]: Access = 29308, Miss = 8592, Miss_rate = 0.293, Pending_hits = 5608, Reservation_fails = 8889
	L1D_cache_core[48]: Access = 29556, Miss = 8715, Miss_rate = 0.295, Pending_hits = 5696, Reservation_fails = 3013
	L1D_cache_core[49]: Access = 28811, Miss = 8689, Miss_rate = 0.302, Pending_hits = 5508, Reservation_fails = 3310
	L1D_cache_core[50]: Access = 26923, Miss = 7826, Miss_rate = 0.291, Pending_hits = 4431, Reservation_fails = 18213
	L1D_cache_core[51]: Access = 28432, Miss = 8252, Miss_rate = 0.290, Pending_hits = 5153, Reservation_fails = 12118
	L1D_cache_core[52]: Access = 28128, Miss = 8514, Miss_rate = 0.303, Pending_hits = 5326, Reservation_fails = 7519
	L1D_cache_core[53]: Access = 28790, Miss = 8368, Miss_rate = 0.291, Pending_hits = 5081, Reservation_fails = 10103
	L1D_cache_core[54]: Access = 29378, Miss = 8789, Miss_rate = 0.299, Pending_hits = 5399, Reservation_fails = 7289
	L1D_cache_core[55]: Access = 28937, Miss = 8619, Miss_rate = 0.298, Pending_hits = 5399, Reservation_fails = 6863
	L1D_cache_core[56]: Access = 29384, Miss = 8531, Miss_rate = 0.290, Pending_hits = 5348, Reservation_fails = 8825
	L1D_cache_core[57]: Access = 27942, Miss = 8444, Miss_rate = 0.302, Pending_hits = 5236, Reservation_fails = 9453
	L1D_cache_core[58]: Access = 28865, Miss = 8559, Miss_rate = 0.297, Pending_hits = 5526, Reservation_fails = 3267
	L1D_cache_core[59]: Access = 29023, Miss = 8602, Miss_rate = 0.296, Pending_hits = 5383, Reservation_fails = 6004
	L1D_cache_core[60]: Access = 28060, Miss = 8326, Miss_rate = 0.297, Pending_hits = 5038, Reservation_fails = 8716
	L1D_cache_core[61]: Access = 29568, Miss = 8524, Miss_rate = 0.288, Pending_hits = 5625, Reservation_fails = 5771
	L1D_cache_core[62]: Access = 29790, Miss = 8433, Miss_rate = 0.283, Pending_hits = 5565, Reservation_fails = 7232
	L1D_cache_core[63]: Access = 29285, Miss = 8725, Miss_rate = 0.298, Pending_hits = 5410, Reservation_fails = 7317
	L1D_cache_core[64]: Access = 28405, Miss = 8257, Miss_rate = 0.291, Pending_hits = 5125, Reservation_fails = 9057
	L1D_cache_core[65]: Access = 29251, Miss = 8682, Miss_rate = 0.297, Pending_hits = 5538, Reservation_fails = 4208
	L1D_cache_core[66]: Access = 29632, Miss = 8956, Miss_rate = 0.302, Pending_hits = 5710, Reservation_fails = 2469
	L1D_cache_core[67]: Access = 28964, Miss = 8916, Miss_rate = 0.308, Pending_hits = 5638, Reservation_fails = 3231
	L1D_cache_core[68]: Access = 27762, Miss = 8540, Miss_rate = 0.308, Pending_hits = 4874, Reservation_fails = 11617
	L1D_cache_core[69]: Access = 28757, Miss = 8589, Miss_rate = 0.299, Pending_hits = 5113, Reservation_fails = 10672
	L1D_cache_core[70]: Access = 28388, Miss = 8576, Miss_rate = 0.302, Pending_hits = 5193, Reservation_fails = 9540
	L1D_cache_core[71]: Access = 29544, Miss = 8779, Miss_rate = 0.297, Pending_hits = 5698, Reservation_fails = 3825
	L1D_cache_core[72]: Access = 29113, Miss = 8613, Miss_rate = 0.296, Pending_hits = 5535, Reservation_fails = 4766
	L1D_cache_core[73]: Access = 29153, Miss = 8785, Miss_rate = 0.301, Pending_hits = 5642, Reservation_fails = 4153
	L1D_cache_core[74]: Access = 27996, Miss = 8397, Miss_rate = 0.300, Pending_hits = 5013, Reservation_fails = 10745
	L1D_cache_core[75]: Access = 28537, Miss = 8682, Miss_rate = 0.304, Pending_hits = 5379, Reservation_fails = 6185
	L1D_cache_core[76]: Access = 28051, Miss = 8029, Miss_rate = 0.286, Pending_hits = 4918, Reservation_fails = 12662
	L1D_cache_core[77]: Access = 28402, Miss = 8562, Miss_rate = 0.301, Pending_hits = 5186, Reservation_fails = 10207
	L1D_cache_core[78]: Access = 29652, Miss = 8902, Miss_rate = 0.300, Pending_hits = 5718, Reservation_fails = 3816
	L1D_cache_core[79]: Access = 29690, Miss = 8969, Miss_rate = 0.302, Pending_hits = 5667, Reservation_fails = 3372
	L1D_total_cache_accesses = 2305879
	L1D_total_cache_misses = 686826
	L1D_total_cache_miss_rate = 0.2979
	L1D_total_cache_pending_hits = 428280
	L1D_total_cache_reservation_fails = 597069
	L1D_cache_data_port_util = 0.231
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1156687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 428194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 240993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 597069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 420005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 428194
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2674073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 100608
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 496461
ctas_completed 6000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
1797, 1615, 1473, 1425, 1353, 1353, 1353, 1353, 1636, 1465, 1335, 1342, 1230, 1230, 1230, 1230, 1796, 1570, 1485, 1460, 1353, 1353, 1353, 1353, 1818, 1641, 1445, 1436, 1353, 1353, 1353, 1353, 1778, 1657, 1482, 1410, 1353, 1353, 1353, 1353, 1817, 1542, 1484, 1423, 1360, 1353, 1353, 1353, 1811, 1572, 1502, 1437, 1353, 1353, 1353, 1353, 
gpgpu_n_tot_thrd_icount = 204831488
gpgpu_n_tot_w_icount = 6400984
gpgpu_n_stall_shd_mem = 527332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660998
gpgpu_n_mem_write_global = 60000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28868286
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16896000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 238649
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 288683
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2918773	W0_Idle:333830	W0_Scoreboard:11006157	W1:237905	W2:3848	W3:4674	W4:4168	W5:4303	W6:4123	W7:4454	W8:4251	W9:4314	W10:4496	W11:4160	W12:3935	W13:3998	W14:4410	W15:4307	W16:4355	W17:3982	W18:4377	W19:4218	W20:4349	W21:4116	W22:4166	W23:4242	W24:4186	W25:4214	W26:3893	W27:3966	W28:4326	W29:4616	W30:3344	W31:3199	W32:6038089
single_issue_nums: WS0:1724060	WS1:1612129	WS2:1541301	WS3:1523494	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5287984 {8:660998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2400000 {40:60000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26439920 {40:660998,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 480000 {8:60000,}
maxmflatency = 1836 
max_icnt2mem_latency = 1672 
maxmrqlatency = 295 
max_icnt2sh_latency = 178 
averagemflatency = 255 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 6 
mrq_lat_table:35660 	13290 	5129 	6534 	36083 	97067 	10754 	895 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483714 	232918 	2208 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	379441 	306525 	24695 	6804 	959 	1218 	1356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	458349 	128189 	66717 	41725 	18136 	6489 	1393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	43 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        52         9        16        16        16        16        24        16        16        16        16        16        16        16        16 
dram[1]:        49        48         9        16        16        16        16        18        14        16        16        10        16        13        16         9 
dram[2]:        58        53        16        16        16         9        14        16        12        15         9        18        16        16        12        11 
dram[3]:        55        55        11        19        16        16        18        16        16        16         8        16        14        11        16        16 
dram[4]:        28        29        16        16        16        15        17        16        16        16        16        24        16        16        15        16 
dram[5]:        27        28        16        16        16        10        21        16         9        16        12        16        16        16        19        15 
dram[6]:        42        33        11        17        16        28        24        16        16        16         8        16        16        12        16        14 
dram[7]:        39        44        16        16        16        28        24        16         9        16         8        16        15        16        24        13 
dram[8]:        54        54        10        16        16        24        16        15        16        16        17        16        10         9        12        23 
dram[9]:        49        48        16        16        16        16        17        14        16        16        17        17        16        12        16        16 
dram[10]:        60        55        10         8        13        16        16        16        17        16        16        15        16        17        11        24 
dram[11]:        58        54        14        14        18        16         8        15        16        16        15        16        16        16        16        16 
dram[12]:        23        29        16        16        31        14        16        16        24        23        16        21        16        15        10        16 
dram[13]:        25        25        16        16        16        16        16        19        16        24        11        16        15        10         9        17 
dram[14]:        44        43        16        23        16        14        19        16        16        16        11        16        16        16        11         8 
dram[15]:        34        46        12        23         9        16        17        21        16        21        16        20        16        16        16        16 
dram[16]:        52        43        15        12        22        12        16        16        15        24        16        24        17        15        16        16 
dram[17]:        48        40        16        10        16        13         8        16        16        12        16        20        21        16        17        14 
dram[18]:        55        47        16        16        16        16        12        16        13        16        23        16        16        16        16        16 
dram[19]:        53        44        17        17        19        17        11        14        16        10        16        18        15        16        16        16 
dram[20]:        22        30        16        16        24        16        16        16        16        16        16        12        16        18        17        16 
dram[21]:        25        28        14        16        24        16        16        16        17        16        16        16        16        15        24        12 
dram[22]:        39        32        16        16        14        16        16        12         9        16        16        16        16         9        16        16 
dram[23]:        44        44        15        17        24        24        16        12        11         9        17        16        11        11        16        16 
dram[24]:        52        52        16        14        12        16        17        23        16        13        16        16        17        16        16        16 
dram[25]:        48        48        10        16         9        16        11        16        16        12        17        16        16        17        24        16 
dram[26]:        55        50        16        16        16        16        16         8        28        16        16        20        16        16        14        24 
dram[27]:        55        52        16        16        16        15        16         9        26        16        16        20        16        15        14        24 
dram[28]:        25        24        16        16        17        23        16        24        13         8        16        16        16        25        16        16 
dram[29]:        27        29        16        12        17        24        21        16         9        14        12        16        15        16        17        16 
dram[30]:        38        41        16        16        16        16        16        24        11        16        12        16        15        16        11        16 
dram[31]:        41        37        24        15        16        16        21        24        16        16        16        16        16        12        16        16 
maximum service time to same row:
dram[0]:      8413      8415     10131     10316     10549     10790     10675     10318     10103     10268     10219     10322     10022     10379     10577     10287 
dram[1]:      8419      8404     10126     10298     10601     10788     10399     10324     10182     10290     10215     10326     10026     10372     10711     10320 
dram[2]:      8396      8393     10141     10303     10400     10778     10402     10723     10182     10272     10228     10327     10002     10370     10936     10476 
dram[3]:      8400      8396     10251     10314     10390     10708     10404     10328     10195     10263     10224     10485     10014     10360     11462     10452 
dram[4]:      8413      8628     10347     10319     10304     10505     10263     10517     10203     10412     10528     10215     10808     10359     10406     10708 
dram[5]:      8590      8625     10436     10364     10298     10484     10267     10599     10207     10284     10708     10199     10511     10576     10749     10492 
dram[6]:      6701      8469     10143     10492     10334     10652     10888     10544     10748     10411     10556     10464     10733     10501     10683     10786 
dram[7]:      8513      8428     10146     10464     10407     10531     11438     10528     10576     10442     10520     10501     10713     10564     10703     11290 
dram[8]:      6153      8408     10434     10544     10291     10882     10563     10454     10705     10340     10516     10218     10378     10231     10211     10797 
dram[9]:      6646      8427     10195     10524     10432     10854     10609     10488     10716     10175     10597     10485     10378     10243     10224     10789 
dram[10]:      6152      8416     10186     10379     10295     10593     10416     10657     10504     10330     10331     10204     10240     11008     10230     10762 
dram[11]:      6152      8403     10186     10367     10287     10588     10396     10451     11063     10335     10315     10223     10236     10527     10215     10810 
dram[12]:      8408      8483     10372     10343     10628     10620     10410     10431     10102     10813     10460     10701     10223     10888     10508     10133 
dram[13]:      8594      8480     10366     10355     10620     10613     10416     10435     10086     10784     10488     10540     10231     10250     10227     10117 
dram[14]:      7156      8437     10384     10459     10617     10671     10423     10339     10091     10603     10446     10561     10252     10243     10536     10142 
dram[15]:      8558      8441     10450     10347     10641     10866     10544     10331     10107     10343     10451     10563     10723     10227     10415     10137 
dram[16]:      8448      8433     10978     10279     10653     10633     10617     10350     10388     10556     10853     10436     10576     10368     10247     10396 
dram[17]:      8432      8444     10633     10283     10894     10543     10568     10363     10347     10556     10841     10352     10585     10231     10263     10371 
dram[18]:      8463      8436     10557     10311     10629     10523     10504     10505     10343     10563     10493     10342     10572     10231     10122     10380 
dram[19]:      8450      8437     10553     10391     10649     10511     10504     10354     10336     10555     10600     10335     10581     10220     10247     10338 
dram[20]:      8681      8510     10207     10652     10267     10504     11788     10223     10165     10191     10291     10318     10102     10218     10854     10339 
dram[21]:      8669      8505     10214     10406     10268     10524     11218     10232     10191     10207     10304     10322     10090     10238     11435     10331 
dram[22]:      8488      8404     10555     10302     10287     10525     11083     10219     10177     10334     10288     10323     10211     10368     10271     10331 
dram[23]:      8475      8417     10495     10298     10271     10524     10669     10219     10163     10368     10286     10532     10119     10463     10334     10338 
dram[24]:      8420      8457     10644     10158     10327     10541     10540     10893     10243     10355     10391     10387     10342     10263     10587     10810 
dram[25]:      8424      8453     10628     10162     10300     10544     10260     11033     10248     10366     10410     10572     10367     10355     10533     11242 
dram[26]:      8400      8467     10597     10195     10133     10327     10247     10239     10258     10376     10312     10354     10364     10583     10091     10808 
dram[27]:      8404      9731     10601     10480     10319     10331     10251     10806     10263     10388     10395     10379     10454     10364     10089     10812 
dram[28]:      8498      8522     10572     10583     10138     10419     10488     10495     10287     10946     10480     10314     10778     10275     10075     10358 
dram[29]:      8501      8513     10529     10517     10129     10420     10483     10487     10292     10964     10491     10316     10575     10268     10079     10307 
dram[30]:      8436      8545     10595     10183     10153     10431     10568     10580     10307     10541     10219     10323     10414     10251     10537     10308 
dram[31]:      8537      8437     10568     10170     10142     11226     10513     10611     10303     10541     10470     10308     11382     10252     10102     10294 
average row accesses per activate:
dram[0]:  6.176471  6.108108  5.012195  5.379747  4.479452  5.206349  5.656250  5.362319  5.217949  4.974684  4.576087  5.137500  5.240964  6.038961  6.044776  5.538462 
dram[1]:  6.555555  6.452055  5.117647  5.164706  5.047619  5.089552  5.142857  4.973333  4.308511  5.034483  5.424657  5.072289  5.228916  4.928571  5.529412  5.371795 
dram[2]:  6.044117  6.753623  5.905406  6.108108  5.507042  5.628572  4.984615  5.206349  4.922222  5.657534  5.256098  5.632911  5.413333  6.101266  5.618421  5.419355 
dram[3]:  5.917808  6.048780  5.783784  5.782609  5.385714  5.264706  4.837838  4.666667  4.323232  5.253165  4.673913  4.906250  5.135802  5.250000  5.698630  5.595238 
dram[4]:  5.734940  5.657895  5.463415  5.793478  5.768293  5.423530  5.760563  6.013699  5.720000  5.767442  5.089744  5.467533  5.229508  4.708861  4.949152  5.066667 
dram[5]:  5.378378  5.173333  5.126437  5.568421  5.935897  5.792208  6.159420  6.026316  4.734940  6.480519  5.078948  5.619718  4.875000  4.931035  5.050848  5.227273 
dram[6]:  6.441176  5.329114  5.185185  5.583333  5.805555  5.661765  6.478873  5.926829  4.941176  5.658536  5.223684  5.302631  5.405797  4.696203  4.737705  4.447369 
dram[7]:  5.649351  6.000000  5.406977  5.741573  5.395061  6.405797  6.012987  5.927711  5.328948  5.698795  5.180723  5.547945  4.929577  5.088608  5.254546  5.257576 
dram[8]:  6.000000  6.347826  5.152778  5.797297  4.913580  4.681159  5.260870  5.323529  4.876923  4.579545  4.404040  4.813953  5.243243  5.271605  6.184616  5.692307 
dram[9]:  6.594203  6.444445  5.611111  5.038462  5.181818  4.833333  5.430769  5.402985  4.880000  5.365854  5.038462  5.465754  5.259740  4.607143  5.592105  6.056338 
dram[10]:  5.787500  6.850746  5.109756  5.675676  5.197531  5.328948  5.147541  4.941176  4.945946  5.234568  5.540541  4.500000  5.844156  5.586667  5.808219  5.493976 
dram[11]:  6.220779  6.684931  4.702381  5.140845  6.220588  4.703704  4.781250  4.227273  4.705128  5.204819  5.461538  5.161765  5.443038  5.381579  6.100000  5.837500 
dram[12]:  5.242424  5.428571  4.885057  5.177215  5.886076  5.582278  6.225806  5.402597  5.689189  6.303797  4.768421  6.048387  5.177215  5.015385  4.741379  5.583333 
dram[13]:  5.088235  4.881579  4.750000  5.222222  5.200000  5.533333  6.111111  5.873240  4.891566  5.608696  5.740260  5.464789  5.611111  4.894737  4.915254  5.463768 
dram[14]:  5.230769  5.449275  5.287671  5.410256  5.925373  4.500000  5.597222  6.118421  5.164383  5.976744  4.689655  6.854839  6.120000  5.046875  4.250000  4.295774 
dram[15]:  4.587500  5.600000  5.278481  6.368421  5.379747  5.082353  5.861111  5.430380  5.179487  5.378947  5.875000  6.071429  4.771429  5.273973  4.924528  4.822581 
dram[16]:  6.211267  5.842857  5.348485  5.192307  5.031250  4.521127  5.306452  5.411765  4.413333  5.276923  5.080000  4.968421  5.328358  5.640625  6.012987  5.367647 
dram[17]:  6.873016  6.338461  4.867647  5.276316  5.208955  4.893939  4.342466  5.086957  4.540541  5.082192  4.397727  5.107143  5.184616  5.402778  6.194030  6.979167 
dram[18]:  5.746988  6.306452  6.625000  4.841464  5.080000  5.514286  4.797468  5.424242  4.400000  4.750000  4.662651  6.013514  5.492537  5.876712  5.766234  5.187500 
dram[19]:  6.985294  6.136364  5.500000  6.418182  5.645161  4.957747  5.013158  4.743243  4.887324  4.637500  4.857143  5.784810  4.910448  5.910448  5.475610  5.625000 
dram[20]:  5.500000  5.837838  5.109589  5.524390  5.584415  5.771084  5.463415  5.880597  5.534246  5.500000  5.506849  5.137931  4.848485  5.066667  5.084507  5.073529 
dram[21]:  5.333333  5.402597  5.024096  5.428571  5.815790  5.783133  6.356164  5.800000  5.742424  5.630769  5.545455  5.355556  5.088235  4.875000  6.413793  5.612903 
dram[22]:  5.632911  6.112676  5.444445  5.364706  5.869565  6.169014  5.227273  5.391892  5.554054  5.361111  6.000000  5.407407  6.090909  4.672131  5.181818  4.285714 
dram[23]:  5.625000  6.357143  6.234375  6.171052  5.902778  5.729412  5.826667  5.779221  4.784810  4.814815  6.153846  5.373333  4.767123  5.046875  5.238806  5.312500 
dram[24]:  6.013889  5.696970  5.742857  4.588889  4.820513  5.056338  4.926471  4.846154  5.300000  4.938272  5.457831  4.925926  5.853333  5.609756  5.729730  6.476923 
dram[25]:  6.352113  5.953125  4.752941  4.967742  4.565790  5.317461  4.492308  5.377358  5.181818  5.118421  4.835294  4.568182  5.296296  5.000000  5.897059  6.132353 
dram[26]:  5.948052  6.821429  6.166667  5.290698  5.063291  5.238806  4.617284  4.239437  5.720588  5.223684  5.229730  5.643836  5.885714  5.766234  5.311828  5.433735 
dram[27]:  6.314286  6.061539  5.816901  5.293334  5.512821  4.701492  4.653846  4.104477  4.825000  5.068493  5.219178  5.256410  5.263889  5.156627  5.320988  6.227273 
dram[28]:  5.454545  5.011905  5.236111  5.280899  5.857143  6.054794  6.184210  6.066667  5.894737  5.457143  5.250000  5.384615  5.360656  5.269231  4.876923  5.576271 
dram[29]:  5.342105  5.148148  5.011905  5.000000  6.447761  6.984375  6.266667  6.397260  5.142857  5.168831  5.552631  4.964706  4.971428  4.868853  5.387097  5.074627 
dram[30]:  5.563380  6.477612  4.770270  5.223529  5.100000  4.950617  5.891892  6.432433  5.487500  4.975000  5.493506  5.904762  5.306452  5.333333  4.625000  4.582089 
dram[31]:  5.073171  5.547945  5.522388  5.986667  5.134146  5.885714  5.586667  5.802326  4.881721  4.925000  5.109890  5.303797  4.763889  4.753247  4.800000  4.869565 
average row locality = 205417/38097 = 5.391947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       420       452       411       425       327       328       362       370       401       389       415       408       433       463       405       432 
dram[1]:       413       471       435       439       318       341       360       373       397       434       392       417       432       412       376       419 
dram[2]:       411       466       437       452       391       394       324       328       435       411       427       441       404       480       427       504 
dram[3]:       432       496       428       399       377       358       358       364       420       413       423       467       414       461       416       470 
dram[4]:       476       430       448       533       473       461       409       439       423       491       393       415       317       371       292       304 
dram[5]:       398       388       446       529       463       446       425       458       385       495       380       394       349       428       298       345 
dram[6]:       438       421       420       469       418       385       460       486       412       460       392       398       373       369       289       338 
dram[7]:       435       438       465       511       437       442       463       492       397       469       424       400       350       400       289       347 
dram[8]:       402       438       371       429       398       323       363       362       311       399       429       410       386       425       402       444 
dram[9]:       455       464       404       393       399       319       353       362       360       437       386       395       403       385       425       430 
dram[10]:       463       459       419       420       421       405       314       336       360       421       404       354       448       417       424       456 
dram[11]:       479       488       395       365       423       381       306       372       362       430       418       346       428       408       427       467 
dram[12]:       346       418       425       409       465       441       386       416       414       497       446       372       407       324       275       335 
dram[13]:       346       371       399       423       468       415       385       417       398       513       437       385       402       370       290       377 
dram[14]:       408       376       386       422       397       378       403       465       371       511       401       423       304       321       289       305 
dram[15]:       367       392       417       484       425       432       422       429       400       507       416       423       332       383       261       299 
dram[16]:       441       409       353       405       322       321       329       368       327       337       378       467       357       359       463       365 
dram[17]:       433       412       331       401       349       323       317       351       332       366       383       426       335       386       415       335 
dram[18]:       477       391       371       397       381       386       379       358       347       356       383       439       364       425       444       415 
dram[19]:       475       405       374       353       350       352       381       351       341       367       370       453       325       393       449       405 
dram[20]:       418       432       373       453       430       479       448       394       400       368       400       444       318       301       361       345 
dram[21]:       384       416       417       456       442       480       464       406       374       359       423       479       343       309       372       348 
dram[22]:       445       434       392       456       405       438       460       399       407       379       442       435       335       283       342       300 
dram[23]:       405       445       399       469       425       487       437       445       374       382       398       399       348       321       351       340 
dram[24]:       433       376       402       413       376       359       335       315       367       390       448       393       436       458       424       421 
dram[25]:       451       381       404       462       347       335       292       285       396       381       407       396       426       406       401       417 
dram[26]:       458       382       407       455       400       351       374       301       387       389       383       406       408       442       494       451 
dram[27]:       442       394       413       397       430       315       363       275       383       363       375       404       376       426       431       411 
dram[28]:       420       421       377       470       451       442       470       455       445       374       417       415       325       272       317       329 
dram[29]:       406       417       421       470       432       447       470       467       428       390       420       416       348       295       334       340 
dram[30]:       395       434       353       444       408       401       436       476       437       389       420       368       327       320       296       307 
dram[31]:       416       405       370       449       421       412       419       499       449       385       461       417       340       365       336       336 
total dram reads = 204663
bank skew: 533/261 = 2.04
chip skew: 6759/5895 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        24        16        24        12         8         8         0         0 
dram[1]:         0         0         0         0         0         0         0         0        32        16        16        16         8         8         0         0 
dram[2]:         0         0         0         0         0         0         0         0        32         8        16        16         8         8         0         0 
dram[3]:         0         0         0         0         0         0         0         0        32         8        28        16         8         4         0         0 
dram[4]:         0         0         0         0         0         0         0         0        24        20        16        24         8         4         0         0 
dram[5]:         0         0         0         0         0         0         0         0        32        16        24        20         8         4         0         0 
dram[6]:         0         0         0         0         0         0         0         0        32        16        20        20         0         8         0         0 
dram[7]:         0         0         0         0         0         0         0         0        32        16        24        20         0         8         0         0 
dram[8]:         0         0         0         0         0         0         0         0        24        16        28        16         8         8         0         0 
dram[9]:         0         0         0         0         0         0         0         0        24        12        28        16         8         8         0         0 
dram[10]:         0         0         0         0         0         0         0         0        24        12        24        24         8         8         0         0 
dram[11]:         0         0         0         0         0         0         0         0        20         8        32        20         8         4         0         0 
dram[12]:         0         0         0         0         0         0         0         0        28         4        28        12         8         8         0         0 
dram[13]:         0         0         0         0         0         0         0         0        32        12        20        12         8         8         0         0 
dram[14]:         0         0         0         0         0         0         0         0        24        12        28         8         8         8         0         0 
dram[15]:         0         0         0         0         0         0         0         0        16        16        28         8         8         8         0         0 
dram[16]:         0         0         0         0         0         0         0         0        16        24        12        20         0         8         0         0 
dram[17]:         0         0         0         0         0         0         0         0        16        20        16        12         8        12         0         0 
dram[18]:         0         0         0         0         0         0         0         0        20        20        16        24        16        16         0         0 
dram[19]:         0         0         0         0         0         0         0         0        24        16        16        16        16        12         0         0 
dram[20]:         0         0         0         0         0         0         0         0        16        24         8        12         8        12         0         0 
dram[21]:         0         0         0         0         0         0         0         0        20        28        16        12        12        12         0         0 
dram[22]:         0         0         0         0         0         0         0         0        16        28         8        12         0         8         0         0 
dram[23]:         0         0         0         0         0         0         0         0        16        32         8        16         0         8         0         0 
dram[24]:         0         0         0         0         0         0         0         0        16        40        20        24        12         8         0         0 
dram[25]:         0         0         0         0         0         0         0         0        12        32        16        24        12        16         0         0 
dram[26]:         0         0         0         0         0         0         0         0         8        32        16        24        16         8         0         0 
dram[27]:         0         0         0         0         0         0         0         0        12        28        24        24        12         8         0         0 
dram[28]:         0         0         0         0         0         0         0         0        12        32        12        20         8         8         0         0 
dram[29]:         0         0         0         0         0         0         0         0        16        32         8        24         0         8         0         0 
dram[30]:         0         0         0         0         0         0         0         0         8        36        12        16         8         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0        20        36        16         8        12         4         0         0 
total dram writes = 3016
min_bank_accesses = 0!
chip skew: 120/72 = 1.67
average mf latency per bank:
dram[0]:       2797      2505       650       520       591       608       579       649       876       988       986      1121       744       660       584       552
dram[1]:       2709      2301       613       535       595       585       594       667       881       903      1039      1060       746       712       567       540
dram[2]:       2806      2437       622       533       579       573       574       618       881      1009       996       899       782       671       567       550
dram[3]:       2686      2257       627       570       587       616       586       581       831       996       957       905       774       668       555       555
dram[4]:       1100      1185       619       504       534       582       741       509       935       807      1003      1069       764       721       641       621
dram[5]:       1363      1364       644       532       544       620       738       519       958       815      1014      1150       751       663       657       607
dram[6]:       1516      1312       637       545       546       659       612       549       859       828      1052      1106       704       654       567       576
dram[7]:       1321      1368       607       525       548       609       652       534       898       842       952      1123       711       651       630       597
dram[8]:       4565      2636       628       530       546       607       544       631      1072       993       890       971       739       743       585       593
dram[9]:       4108      2356       608       524       560       583       598       629       974       947       974      1058       748       796       582       629
dram[10]:       3476      2486       612       503       590       616       559       603       905       936       963      1046       658       730       586       607
dram[11]:       3736      2263       598       554       581       591       565       594       944       983       902      1092       694       745       567       577
dram[12]:       1249      1155       636       590       566       630       554       576       898       900       896      1093       680       816       587       627
dram[13]:       1410      1363       639       605       591       680       538       549       952       841       932      1081       632       750       578       579
dram[14]:       1715      1506       636       590       612       597       615       565       968       834       932       983       765       768       571       656
dram[15]:       1474      1492       579       526       597       581       592       593       955       827       931      1013       767       715       547       671
dram[16]:       2728      2452       624       524       627       654       581       595      1013       994       985       896       785       768       592       551
dram[17]:       2599      2374       610       541       545       580       570       571      1010      1122       976       991       837       740       564       576
dram[18]:       2502      2630       631       545       581       618       552       584       961      1174       973       972       679       677       548       617
dram[19]:       2468      2240       596       589       568       648       549       521       995      1125       993       920       776       677       544       603
dram[20]:       1113      1223       606       554       605       542       518       529       991      1075       996       856       750       686       478       559
dram[21]:       1359      1345       605       553       634       582       521       530      1008       920       975       826       683       703       492       548
dram[22]:       1283      1168       566       612       619       547       527       519       957       935       939       849       805       796       524       482
dram[23]:       1364      1426       558       611       614       553       531       542       992       910      1006       888       798       752       549       488
dram[24]:       2854      3131       540       524       572       573       699       580       948       932       902       937       677       687       563       532
dram[25]:       2540      2978       528       520       588       572       700       584       943       983       952       942       700       678       580       533
dram[26]:       2566      2870       599       480       547       527       590       564       996       961      1015       875       736       688       543       551
dram[27]:       2584      2744       580       485       498       527       597       576       966       985       997       895       765       703       549       536
dram[28]:       1144      1255       562       551       541       598       574       518       885       949       955       892       783       829       593       572
dram[29]:       1309      1337       556       518       572       617       602       542       902       908       955       904       789       807       587       597
dram[30]:       1362      1388       582       538       603       602       626       578       883       925       903      1002       755       788       630       560
dram[31]:       1308      1468       582       545       611       606       640       521       855       936       861       963       797       714       601       545
maximum mf latency per bank:
dram[0]:        611       584       552       503       483       517       568       489       541       719       599      1259       547       556       554       699
dram[1]:        633       606       576       593       471       440       450       493       604       457       575      1210       577       467       481       599
dram[2]:        544       559       527       528       526       463       441       453       453       653       549      1012       504       482       449       669
dram[3]:        610       554       489       458       637       468       484       643       559       624       578      1397       557       592       456       669
dram[4]:        571       445       541       546       504       488       580       510       483       529       568      1410       477       701       452       639
dram[5]:        740       443       489       714       585       485       590       495       541       490       513      1432       600       503       516       484
dram[6]:       1384       509       511       579       504       487       450       532       672       550       500      1314       507       488       451       459
dram[7]:        470       555       527       551       507       615       511       492       535       541       500      1380       557       465       498       469
dram[8]:       1757       567       471       469       440       537       667       473       448       492       462       451       502       520       496       502
dram[9]:       1739       575       553       625       497       481       593       544       554       715       537       526       605       653       652       732
dram[10]:       1487       562       476       569       531       641       443       483       422       475       520       644       488       461       453       551
dram[11]:       1836       556       467       620       492       588       436       617       464       528       540       506       481       470       463       530
dram[12]:        510       529       514       470       576       603       501       472       618       596       591       523       570       425       480       667
dram[13]:        531       514       614       499       526       659       470       475       759       670       564       556       546       444       578       668
dram[14]:        523       525       624       503       662       465       503       546       618       467       548       717       461       481       528       604
dram[15]:        683       543       529       487       539       552       525       491       553       495       524       458       552       670       438       569
dram[16]:        732       643       448       438       500       457       446       448       515       490       538       518       541       471       465       538
dram[17]:        566       735       431       432       504       516       471       430       500       436       554       561       635       500       437       467
dram[18]:        733       578       495       499       520       486       479       448       567       473       594       535       553       477       491       506
dram[19]:        733       591       561       533       498       556       567       451       513       850       524       525       544       503       554       538
dram[20]:        501       499       436       432       475       474       478       517       548       536       507       477       455       475       442       500
dram[21]:        502       527       593       465       517       529       425       519       594       408       567       674       515       473       493       470
dram[22]:        522       490       498       494       447       509       420       521       477       421       508       519       539       571       476       471
dram[23]:        484       469       500       453       479       458       500       489       564       506       553       467       496       469       507       464
dram[24]:        582       620       470       473       495       509       587       431       642       564       457       581       564       458       427       483
dram[25]:        533       577       509       530       526       454       482       462       564       560       719       531       550       459       421       509
dram[26]:        547       545       473       515       472       445       496       561       456       476       470       466       465       457       473       488
dram[27]:        537       503       553       515       475       421       510       611       463       503       473       522       524       485       434       529
dram[28]:        502       467       494       465       487       470       471       434       473       449       523       531       546       440       470       576
dram[29]:        550       473       470       446       490       554       620       461       593       519       473       546       589       579       604       526
dram[30]:        568       732       499       542       490       457       638       461       519       597       554       523       511       520       583       509
dram[31]:        542       548       603       453       450       460       552       422       595       484       526       566       546       488       470       445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44614 n_act=1206 n_pre=1190 n_ref_event=0 n_req=6464 n_rd=6441 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.1232
n_activity=29045 dram_eff=0.2249
bk0: 420a 50879i bk1: 452a 50591i bk2: 411a 50422i bk3: 425a 50622i bk4: 327a 50839i bk5: 328a 50975i bk6: 362a 51061i bk7: 370a 50936i bk8: 401a 50499i bk9: 389a 50452i bk10: 415a 49958i bk11: 408a 50523i bk12: 433a 50429i bk13: 463a 50474i bk14: 405a 50883i bk15: 432a 50503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813428
Row_Buffer_Locality_read = 0.815557
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 1.915917
Bank_Level_Parallism_Col = 1.555149
Bank_Level_Parallism_Ready = 1.164855
write_to_read_ratio_blp_rw_average = 0.025024
GrpLevelPara = 1.384794 

BW Util details:
bwutil = 0.123222 
total_CMD = 53018 
util_bw = 6533 
Wasted_Col = 11218 
Wasted_Row = 5583 
Idle = 29684 

BW Util Bottlenecks: 
RCDc_limit = 10869 
RCDWRc_limit = 130 
WTRc_limit = 179 
RTWc_limit = 318 
CCDLc_limit = 4179 
rwq = 0 
CCDLc_limit_alone = 4119 
WTRc_limit_alone = 156 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 53018 
n_nop = 44614 
Read = 6441 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1206 
n_pre = 1190 
n_ref = 0 
n_req = 6464 
total_req = 6533 

Dual Bus Interface Util: 
issued_total_row = 2396 
issued_total_col = 6533 
Row_Bus_Util =  0.045192 
CoL_Bus_Util = 0.123222 
Either_Row_CoL_Bus_Util = 0.158512 
Issued_on_Two_Bus_Simul_Util = 0.009902 
issued_two_Eff = 0.062470 
queue_avg = 2.511977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.51198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44600 n_act=1231 n_pre=1215 n_ref_event=0 n_req=6453 n_rd=6429 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1231
n_activity=29159 dram_eff=0.2238
bk0: 413a 51069i bk1: 471a 50648i bk2: 435a 50347i bk3: 439a 50392i bk4: 318a 51088i bk5: 341a 50923i bk6: 360a 50800i bk7: 373a 50743i bk8: 397a 50020i bk9: 434a 50292i bk10: 392a 50603i bk11: 417a 50318i bk12: 432a 50357i bk13: 412a 50365i bk14: 376a 50923i bk15: 419a 50638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809236
Row_Buffer_Locality_read = 0.811790
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.919469
Bank_Level_Parallism_Col = 1.562886
Bank_Level_Parallism_Ready = 1.181609
write_to_read_ratio_blp_rw_average = 0.030814
GrpLevelPara = 1.383383 

BW Util details:
bwutil = 0.123071 
total_CMD = 53018 
util_bw = 6525 
Wasted_Col = 11485 
Wasted_Row = 5546 
Idle = 29462 

BW Util Bottlenecks: 
RCDc_limit = 11060 
RCDWRc_limit = 154 
WTRc_limit = 144 
RTWc_limit = 463 
CCDLc_limit = 4153 
rwq = 0 
CCDLc_limit_alone = 4109 
WTRc_limit_alone = 137 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 53018 
n_nop = 44600 
Read = 6429 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1231 
n_pre = 1215 
n_ref = 0 
n_req = 6453 
total_req = 6525 

Dual Bus Interface Util: 
issued_total_row = 2446 
issued_total_col = 6525 
Row_Bus_Util =  0.046135 
CoL_Bus_Util = 0.123071 
Either_Row_CoL_Bus_Util = 0.158776 
Issued_on_Two_Bus_Simul_Util = 0.010430 
issued_two_Eff = 0.065693 
queue_avg = 2.458505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.4585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44396 n_act=1201 n_pre=1185 n_ref_event=0 n_req=6754 n_rd=6732 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.1286
n_activity=29323 dram_eff=0.2326
bk0: 411a 50948i bk1: 466a 50698i bk2: 437a 50584i bk3: 452a 50677i bk4: 391a 50781i bk5: 394a 50807i bk6: 324a 51015i bk7: 328a 51041i bk8: 435a 50042i bk9: 411a 50613i bk10: 427a 50231i bk11: 441a 50456i bk12: 404a 50556i bk13: 480a 50433i bk14: 427a 50679i bk15: 504a 50192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822179
Row_Buffer_Locality_read = 0.823678
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 1.917725
Bank_Level_Parallism_Col = 1.550370
Bank_Level_Parallism_Ready = 1.180792
write_to_read_ratio_blp_rw_average = 0.026521
GrpLevelPara = 1.381310 

BW Util details:
bwutil = 0.128636 
total_CMD = 53018 
util_bw = 6820 
Wasted_Col = 11521 
Wasted_Row = 5275 
Idle = 29402 

BW Util Bottlenecks: 
RCDc_limit = 10783 
RCDWRc_limit = 102 
WTRc_limit = 115 
RTWc_limit = 395 
CCDLc_limit = 4437 
rwq = 0 
CCDLc_limit_alone = 4408 
WTRc_limit_alone = 105 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 53018 
n_nop = 44396 
Read = 6732 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 1201 
n_pre = 1185 
n_ref = 0 
n_req = 6754 
total_req = 6820 

Dual Bus Interface Util: 
issued_total_row = 2386 
issued_total_col = 6820 
Row_Bus_Util =  0.045004 
CoL_Bus_Util = 0.128636 
Either_Row_CoL_Bus_Util = 0.162624 
Issued_on_Two_Bus_Simul_Util = 0.011015 
issued_two_Eff = 0.067734 
queue_avg = 2.591441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.59144
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44272 n_act=1280 n_pre=1264 n_ref_event=0 n_req=6720 n_rd=6696 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1281
n_activity=29888 dram_eff=0.2272
bk0: 432a 50696i bk1: 496a 50417i bk2: 428a 50642i bk3: 399a 50774i bk4: 377a 50760i bk5: 358a 50923i bk6: 358a 50674i bk7: 364a 50686i bk8: 420a 49963i bk9: 413a 50352i bk10: 423a 49917i bk11: 467a 49954i bk12: 414a 50447i bk13: 461a 50233i bk14: 416a 50719i bk15: 470a 50410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.812127
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 1.962237
Bank_Level_Parallism_Col = 1.571508
Bank_Level_Parallism_Ready = 1.188604
write_to_read_ratio_blp_rw_average = 0.026904
GrpLevelPara = 1.402072 

BW Util details:
bwutil = 0.128107 
total_CMD = 53018 
util_bw = 6792 
Wasted_Col = 11789 
Wasted_Row = 5596 
Idle = 28841 

BW Util Bottlenecks: 
RCDc_limit = 11310 
RCDWRc_limit = 156 
WTRc_limit = 151 
RTWc_limit = 439 
CCDLc_limit = 4473 
rwq = 0 
CCDLc_limit_alone = 4429 
WTRc_limit_alone = 149 
RTWc_limit_alone = 397 

Commands details: 
total_CMD = 53018 
n_nop = 44272 
Read = 6696 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1280 
n_pre = 1264 
n_ref = 0 
n_req = 6720 
total_req = 6792 

Dual Bus Interface Util: 
issued_total_row = 2544 
issued_total_col = 6792 
Row_Bus_Util =  0.047984 
CoL_Bus_Util = 0.128107 
Either_Row_CoL_Bus_Util = 0.164963 
Issued_on_Two_Bus_Simul_Util = 0.011128 
issued_two_Eff = 0.067459 
queue_avg = 2.708156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.70816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44381 n_act=1219 n_pre=1203 n_ref_event=0 n_req=6699 n_rd=6675 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1277
n_activity=29666 dram_eff=0.2282
bk0: 476a 50364i bk1: 430a 50613i bk2: 448a 50414i bk3: 533a 50136i bk4: 473a 50395i bk5: 461a 50283i bk6: 409a 50741i bk7: 439a 50744i bk8: 423a 50464i bk9: 491a 50131i bk10: 393a 50519i bk11: 415a 50441i bk12: 317a 51086i bk13: 371a 50608i bk14: 292a 51234i bk15: 304a 51233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818033
Row_Buffer_Locality_read = 0.820524
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.909232
Bank_Level_Parallism_Col = 1.539280
Bank_Level_Parallism_Ready = 1.179589
write_to_read_ratio_blp_rw_average = 0.030047
GrpLevelPara = 1.362547 

BW Util details:
bwutil = 0.127711 
total_CMD = 53018 
util_bw = 6771 
Wasted_Col = 11698 
Wasted_Row = 5405 
Idle = 29144 

BW Util Bottlenecks: 
RCDc_limit = 11026 
RCDWRc_limit = 138 
WTRc_limit = 169 
RTWc_limit = 426 
CCDLc_limit = 4480 
rwq = 0 
CCDLc_limit_alone = 4421 
WTRc_limit_alone = 154 
RTWc_limit_alone = 382 

Commands details: 
total_CMD = 53018 
n_nop = 44381 
Read = 6675 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1219 
n_pre = 1203 
n_ref = 0 
n_req = 6699 
total_req = 6771 

Dual Bus Interface Util: 
issued_total_row = 2422 
issued_total_col = 6771 
Row_Bus_Util =  0.045683 
CoL_Bus_Util = 0.127711 
Either_Row_CoL_Bus_Util = 0.162907 
Issued_on_Two_Bus_Simul_Util = 0.010487 
issued_two_Eff = 0.064374 
queue_avg = 2.546324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.54632
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44404 n_act=1222 n_pre=1206 n_ref_event=0 n_req=6653 n_rd=6627 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.127
n_activity=29710 dram_eff=0.2266
bk0: 398a 50732i bk1: 388a 50614i bk2: 446a 50368i bk3: 529a 50082i bk4: 463a 50556i bk5: 446a 50529i bk6: 425a 50693i bk7: 458a 50612i bk8: 385a 50162i bk9: 495a 50426i bk10: 380a 50541i bk11: 394a 50694i bk12: 349a 50863i bk13: 428a 50245i bk14: 298a 51188i bk15: 345a 50999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816323
Row_Buffer_Locality_read = 0.818017
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.896327
Bank_Level_Parallism_Col = 1.553467
Bank_Level_Parallism_Ready = 1.182142
write_to_read_ratio_blp_rw_average = 0.022476
GrpLevelPara = 1.372749 

BW Util details:
bwutil = 0.126957 
total_CMD = 53018 
util_bw = 6731 
Wasted_Col = 11564 
Wasted_Row = 5771 
Idle = 28952 

BW Util Bottlenecks: 
RCDc_limit = 11050 
RCDWRc_limit = 112 
WTRc_limit = 147 
RTWc_limit = 275 
CCDLc_limit = 4515 
rwq = 0 
CCDLc_limit_alone = 4484 
WTRc_limit_alone = 131 
RTWc_limit_alone = 260 

Commands details: 
total_CMD = 53018 
n_nop = 44404 
Read = 6627 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1222 
n_pre = 1206 
n_ref = 0 
n_req = 6653 
total_req = 6731 

Dual Bus Interface Util: 
issued_total_row = 2428 
issued_total_col = 6731 
Row_Bus_Util =  0.045796 
CoL_Bus_Util = 0.126957 
Either_Row_CoL_Bus_Util = 0.162473 
Issued_on_Two_Bus_Simul_Util = 0.010280 
issued_two_Eff = 0.063269 
queue_avg = 2.635313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.63531
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44496 n_act=1209 n_pre=1193 n_ref_event=0 n_req=6552 n_rd=6528 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1249
n_activity=29722 dram_eff=0.2229
bk0: 438a 50897i bk1: 421a 50542i bk2: 420a 50511i bk3: 469a 50356i bk4: 418a 50790i bk5: 385a 50918i bk6: 460a 50743i bk7: 486a 50468i bk8: 412a 50164i bk9: 460a 50381i bk10: 392a 50519i bk11: 398a 50573i bk12: 373a 50829i bk13: 369a 50580i bk14: 289a 51198i bk15: 338a 50743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815476
Row_Buffer_Locality_read = 0.818015
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.887817
Bank_Level_Parallism_Col = 1.534798
Bank_Level_Parallism_Ready = 1.165761
write_to_read_ratio_blp_rw_average = 0.029873
GrpLevelPara = 1.364441 

BW Util details:
bwutil = 0.124939 
total_CMD = 53018 
util_bw = 6624 
Wasted_Col = 11524 
Wasted_Row = 5492 
Idle = 29378 

BW Util Bottlenecks: 
RCDc_limit = 10914 
RCDWRc_limit = 120 
WTRc_limit = 141 
RTWc_limit = 392 
CCDLc_limit = 4336 
rwq = 0 
CCDLc_limit_alone = 4295 
WTRc_limit_alone = 116 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 53018 
n_nop = 44496 
Read = 6528 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1209 
n_pre = 1193 
n_ref = 0 
n_req = 6552 
total_req = 6624 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 6624 
Row_Bus_Util =  0.045305 
CoL_Bus_Util = 0.124939 
Either_Row_CoL_Bus_Util = 0.160738 
Issued_on_Two_Bus_Simul_Util = 0.009506 
issued_two_Eff = 0.059141 
queue_avg = 2.523011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.52301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44258 n_act=1221 n_pre=1205 n_ref_event=0 n_req=6784 n_rd=6759 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1294
n_activity=30427 dram_eff=0.2254
bk0: 435a 50623i bk1: 438a 50755i bk2: 465a 50319i bk3: 511a 50153i bk4: 437a 50439i bk5: 442a 50740i bk6: 463a 50588i bk7: 492a 50461i bk8: 397a 50407i bk9: 469a 50343i bk10: 424a 50306i bk11: 400a 50518i bk12: 350a 50824i bk13: 400a 50490i bk14: 289a 51308i bk15: 347a 50997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820018
Row_Buffer_Locality_read = 0.822015
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.890338
Bank_Level_Parallism_Col = 1.523156
Bank_Level_Parallism_Ready = 1.165330
write_to_read_ratio_blp_rw_average = 0.026442
GrpLevelPara = 1.358033 

BW Util details:
bwutil = 0.129371 
total_CMD = 53018 
util_bw = 6859 
Wasted_Col = 11812 
Wasted_Row = 5558 
Idle = 28789 

BW Util Bottlenecks: 
RCDc_limit = 11169 
RCDWRc_limit = 137 
WTRc_limit = 209 
RTWc_limit = 362 
CCDLc_limit = 4527 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 193 
RTWc_limit_alone = 357 

Commands details: 
total_CMD = 53018 
n_nop = 44258 
Read = 6759 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1221 
n_pre = 1205 
n_ref = 0 
n_req = 6784 
total_req = 6859 

Dual Bus Interface Util: 
issued_total_row = 2426 
issued_total_col = 6859 
Row_Bus_Util =  0.045758 
CoL_Bus_Util = 0.129371 
Either_Row_CoL_Bus_Util = 0.165227 
Issued_on_Two_Bus_Simul_Util = 0.009902 
issued_two_Eff = 0.059932 
queue_avg = 2.688106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.68811
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44701 n_act=1205 n_pre=1189 n_ref_event=0 n_req=6317 n_rd=6292 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1206
n_activity=29537 dram_eff=0.2164
bk0: 402a 51039i bk1: 438a 50747i bk2: 371a 50796i bk3: 429a 50708i bk4: 398a 50505i bk5: 323a 50903i bk6: 363a 50943i bk7: 362a 50924i bk8: 311a 50877i bk9: 399a 50325i bk10: 429a 49936i bk11: 410a 50270i bk12: 386a 50808i bk13: 425a 50493i bk14: 402a 50959i bk15: 444a 50569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809245
Row_Buffer_Locality_read = 0.811507
Row_Buffer_Locality_write = 0.240000
Bank_Level_Parallism = 1.841004
Bank_Level_Parallism_Col = 1.502499
Bank_Level_Parallism_Ready = 1.152378
write_to_read_ratio_blp_rw_average = 0.030125
GrpLevelPara = 1.352948 

BW Util details:
bwutil = 0.120563 
total_CMD = 53018 
util_bw = 6392 
Wasted_Col = 11755 
Wasted_Row = 5646 
Idle = 29225 

BW Util Bottlenecks: 
RCDc_limit = 11170 
RCDWRc_limit = 140 
WTRc_limit = 167 
RTWc_limit = 396 
CCDLc_limit = 4294 
rwq = 0 
CCDLc_limit_alone = 4252 
WTRc_limit_alone = 143 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 53018 
n_nop = 44701 
Read = 6292 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1205 
n_pre = 1189 
n_ref = 0 
n_req = 6317 
total_req = 6392 

Dual Bus Interface Util: 
issued_total_row = 2394 
issued_total_col = 6392 
Row_Bus_Util =  0.045154 
CoL_Bus_Util = 0.120563 
Either_Row_CoL_Bus_Util = 0.156871 
Issued_on_Two_Bus_Simul_Util = 0.008846 
issued_two_Eff = 0.056391 
queue_avg = 2.295673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.29567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44701 n_act=1182 n_pre=1166 n_ref_event=0 n_req=6394 n_rd=6370 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.122
n_activity=28980 dram_eff=0.2231
bk0: 455a 50796i bk1: 464a 50640i bk2: 404a 50616i bk3: 393a 50591i bk4: 399a 50573i bk5: 319a 50999i bk6: 353a 51028i bk7: 362a 50804i bk8: 360a 50586i bk9: 437a 50296i bk10: 386a 50447i bk11: 395a 50569i bk12: 403a 50576i bk13: 385a 50522i bk14: 425a 50665i bk15: 430a 50723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815139
Row_Buffer_Locality_read = 0.817268
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.902451
Bank_Level_Parallism_Col = 1.565594
Bank_Level_Parallism_Ready = 1.194556
write_to_read_ratio_blp_rw_average = 0.030498
GrpLevelPara = 1.398605 

BW Util details:
bwutil = 0.121959 
total_CMD = 53018 
util_bw = 6466 
Wasted_Col = 11128 
Wasted_Row = 5666 
Idle = 29758 

BW Util Bottlenecks: 
RCDc_limit = 10718 
RCDWRc_limit = 141 
WTRc_limit = 143 
RTWc_limit = 431 
CCDLc_limit = 3943 
rwq = 0 
CCDLc_limit_alone = 3900 
WTRc_limit_alone = 132 
RTWc_limit_alone = 399 

Commands details: 
total_CMD = 53018 
n_nop = 44701 
Read = 6370 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 6394 
total_req = 6466 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 6466 
Row_Bus_Util =  0.044287 
CoL_Bus_Util = 0.121959 
Either_Row_CoL_Bus_Util = 0.156871 
Issued_on_Two_Bus_Simul_Util = 0.009374 
issued_two_Eff = 0.059757 
queue_avg = 2.419858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.41986
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44478 n_act=1206 n_pre=1190 n_ref_event=0 n_req=6546 n_rd=6521 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1249
n_activity=29886 dram_eff=0.2215
bk0: 463a 50540i bk1: 459a 50793i bk2: 419a 50487i bk3: 420a 50692i bk4: 421a 50498i bk5: 405a 50590i bk6: 314a 51094i bk7: 336a 50973i bk8: 360a 50787i bk9: 421a 50485i bk10: 404a 50476i bk11: 354a 50463i bk12: 448a 50567i bk13: 417a 50613i bk14: 424a 50781i bk15: 456a 50338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815765
Row_Buffer_Locality_read = 0.818586
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.852911
Bank_Level_Parallism_Col = 1.534792
Bank_Level_Parallism_Ready = 1.169310
write_to_read_ratio_blp_rw_average = 0.031488
GrpLevelPara = 1.384346 

BW Util details:
bwutil = 0.124882 
total_CMD = 53018 
util_bw = 6621 
Wasted_Col = 11675 
Wasted_Row = 5805 
Idle = 28917 

BW Util Bottlenecks: 
RCDc_limit = 11141 
RCDWRc_limit = 162 
WTRc_limit = 180 
RTWc_limit = 490 
CCDLc_limit = 4282 
rwq = 0 
CCDLc_limit_alone = 4222 
WTRc_limit_alone = 166 
RTWc_limit_alone = 444 

Commands details: 
total_CMD = 53018 
n_nop = 44478 
Read = 6521 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1206 
n_pre = 1190 
n_ref = 0 
n_req = 6546 
total_req = 6621 

Dual Bus Interface Util: 
issued_total_row = 2396 
issued_total_col = 6621 
Row_Bus_Util =  0.045192 
CoL_Bus_Util = 0.124882 
Either_Row_CoL_Bus_Util = 0.161077 
Issued_on_Two_Bus_Simul_Util = 0.008997 
issued_two_Eff = 0.055855 
queue_avg = 2.531254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.53125
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44511 n_act=1218 n_pre=1202 n_ref_event=0 n_req=6518 n_rd=6495 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.1242
n_activity=29427 dram_eff=0.2238
bk0: 479a 50629i bk1: 488a 50624i bk2: 395a 50406i bk3: 365a 50843i bk4: 423a 50759i bk5: 381a 50499i bk6: 306a 51059i bk7: 372a 50425i bk8: 362a 50534i bk9: 430a 50350i bk10: 418a 50482i bk11: 346a 50677i bk12: 428a 50489i bk13: 408a 50639i bk14: 427a 50893i bk15: 467a 50476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813133
Row_Buffer_Locality_read = 0.815242
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 1.904564
Bank_Level_Parallism_Col = 1.561990
Bank_Level_Parallism_Ready = 1.180203
write_to_read_ratio_blp_rw_average = 0.029470
GrpLevelPara = 1.388670 

BW Util details:
bwutil = 0.124241 
total_CMD = 53018 
util_bw = 6587 
Wasted_Col = 11477 
Wasted_Row = 5575 
Idle = 29379 

BW Util Bottlenecks: 
RCDc_limit = 11074 
RCDWRc_limit = 117 
WTRc_limit = 114 
RTWc_limit = 423 
CCDLc_limit = 4265 
rwq = 0 
CCDLc_limit_alone = 4228 
WTRc_limit_alone = 107 
RTWc_limit_alone = 393 

Commands details: 
total_CMD = 53018 
n_nop = 44511 
Read = 6495 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1218 
n_pre = 1202 
n_ref = 0 
n_req = 6518 
total_req = 6587 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 6587 
Row_Bus_Util =  0.045645 
CoL_Bus_Util = 0.124241 
Either_Row_CoL_Bus_Util = 0.160455 
Issued_on_Two_Bus_Simul_Util = 0.009431 
issued_two_Eff = 0.058775 
queue_avg = 2.456317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=2.45632
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44702 n_act=1178 n_pre=1162 n_ref_event=0 n_req=6398 n_rd=6376 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.1219
n_activity=29689 dram_eff=0.2177
bk0: 346a 51028i bk1: 418a 50617i bk2: 425a 50283i bk3: 409a 50541i bk4: 465a 50535i bk5: 441a 50561i bk6: 386a 50956i bk7: 416a 50558i bk8: 414a 50529i bk9: 497a 50382i bk10: 446a 49898i bk11: 372a 50974i bk12: 407a 50463i bk13: 324a 51116i bk14: 275a 51297i bk15: 335a 51188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815880
Row_Buffer_Locality_read = 0.818225
Row_Buffer_Locality_write = 0.136364
Bank_Level_Parallism = 1.849379
Bank_Level_Parallism_Col = 1.521188
Bank_Level_Parallism_Ready = 1.163057
write_to_read_ratio_blp_rw_average = 0.029352
GrpLevelPara = 1.356806 

BW Util details:
bwutil = 0.121921 
total_CMD = 53018 
util_bw = 6464 
Wasted_Col = 11448 
Wasted_Row = 5750 
Idle = 29356 

BW Util Bottlenecks: 
RCDc_limit = 10751 
RCDWRc_limit = 126 
WTRc_limit = 150 
RTWc_limit = 408 
CCDLc_limit = 4141 
rwq = 0 
CCDLc_limit_alone = 4103 
WTRc_limit_alone = 142 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 53018 
n_nop = 44702 
Read = 6376 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 1178 
n_pre = 1162 
n_ref = 0 
n_req = 6398 
total_req = 6464 

Dual Bus Interface Util: 
issued_total_row = 2340 
issued_total_col = 6464 
Row_Bus_Util =  0.044136 
CoL_Bus_Util = 0.121921 
Either_Row_CoL_Bus_Util = 0.156852 
Issued_on_Two_Bus_Simul_Util = 0.009204 
issued_two_Eff = 0.058682 
queue_avg = 2.451790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.45179
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44586 n_act=1207 n_pre=1191 n_ref_event=0 n_req=6419 n_rd=6396 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.1224
n_activity=29897 dram_eff=0.217
bk0: 346a 50923i bk1: 371a 50590i bk2: 399a 50459i bk3: 423a 50472i bk4: 468a 50278i bk5: 415a 50578i bk6: 385a 50970i bk7: 417a 50706i bk8: 398a 50386i bk9: 513a 49911i bk10: 437a 50327i bk11: 385a 50724i bk12: 402a 50681i bk13: 370a 50688i bk14: 290a 51256i bk15: 377a 50948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811964
Row_Buffer_Locality_read = 0.814259
Row_Buffer_Locality_write = 0.173913
Bank_Level_Parallism = 1.857178
Bank_Level_Parallism_Col = 1.522477
Bank_Level_Parallism_Ready = 1.188656
write_to_read_ratio_blp_rw_average = 0.031368
GrpLevelPara = 1.365960 

BW Util details:
bwutil = 0.122374 
total_CMD = 53018 
util_bw = 6488 
Wasted_Col = 11762 
Wasted_Row = 5878 
Idle = 28890 

BW Util Bottlenecks: 
RCDc_limit = 11136 
RCDWRc_limit = 135 
WTRc_limit = 127 
RTWc_limit = 393 
CCDLc_limit = 4099 
rwq = 0 
CCDLc_limit_alone = 4065 
WTRc_limit_alone = 117 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 53018 
n_nop = 44586 
Read = 6396 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 6419 
total_req = 6488 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 6488 
Row_Bus_Util =  0.045230 
CoL_Bus_Util = 0.122374 
Either_Row_CoL_Bus_Util = 0.159040 
Issued_on_Two_Bus_Simul_Util = 0.008563 
issued_two_Eff = 0.053843 
queue_avg = 2.553435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.55343
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44927 n_act=1158 n_pre=1142 n_ref_event=0 n_req=6182 n_rd=6160 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.1178
n_activity=29651 dram_eff=0.2107
bk0: 408a 50722i bk1: 376a 50807i bk2: 386a 50668i bk3: 422a 50428i bk4: 397a 50911i bk5: 378a 50415i bk6: 403a 50703i bk7: 465a 50585i bk8: 371a 50692i bk9: 511a 50222i bk10: 401a 50152i bk11: 423a 50959i bk12: 304a 51377i bk13: 321a 51095i bk14: 289a 51028i bk15: 305a 50939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812682
Row_Buffer_Locality_read = 0.814773
Row_Buffer_Locality_write = 0.227273
Bank_Level_Parallism = 1.820182
Bank_Level_Parallism_Col = 1.491143
Bank_Level_Parallism_Ready = 1.165173
write_to_read_ratio_blp_rw_average = 0.028215
GrpLevelPara = 1.347099 

BW Util details:
bwutil = 0.117847 
total_CMD = 53018 
util_bw = 6248 
Wasted_Col = 11508 
Wasted_Row = 5740 
Idle = 29522 

BW Util Bottlenecks: 
RCDc_limit = 10852 
RCDWRc_limit = 117 
WTRc_limit = 156 
RTWc_limit = 368 
CCDLc_limit = 4002 
rwq = 0 
CCDLc_limit_alone = 3985 
WTRc_limit_alone = 145 
RTWc_limit_alone = 362 

Commands details: 
total_CMD = 53018 
n_nop = 44927 
Read = 6160 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 1158 
n_pre = 1142 
n_ref = 0 
n_req = 6182 
total_req = 6248 

Dual Bus Interface Util: 
issued_total_row = 2300 
issued_total_col = 6248 
Row_Bus_Util =  0.043381 
CoL_Bus_Util = 0.117847 
Either_Row_CoL_Bus_Util = 0.152609 
Issued_on_Two_Bus_Simul_Util = 0.008620 
issued_two_Eff = 0.056483 
queue_avg = 2.347901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.3479
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44659 n_act=1193 n_pre=1177 n_ref_event=0 n_req=6410 n_rd=6389 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.1221
n_activity=29798 dram_eff=0.2172
bk0: 367a 50717i bk1: 392a 50791i bk2: 417a 50541i bk3: 484a 50503i bk4: 425a 50628i bk5: 432a 50392i bk6: 422a 50608i bk7: 429a 50596i bk8: 400a 50555i bk9: 507a 49871i bk10: 416a 50556i bk11: 423a 50833i bk12: 332a 50843i bk13: 383a 50738i bk14: 261a 51478i bk15: 299a 51113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813885
Row_Buffer_Locality_read = 0.815934
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.837055
Bank_Level_Parallism_Col = 1.512048
Bank_Level_Parallism_Ready = 1.163757
write_to_read_ratio_blp_rw_average = 0.026438
GrpLevelPara = 1.344055 

BW Util details:
bwutil = 0.122091 
total_CMD = 53018 
util_bw = 6473 
Wasted_Col = 11666 
Wasted_Row = 5777 
Idle = 29102 

BW Util Bottlenecks: 
RCDc_limit = 11032 
RCDWRc_limit = 112 
WTRc_limit = 149 
RTWc_limit = 388 
CCDLc_limit = 4371 
rwq = 0 
CCDLc_limit_alone = 4308 
WTRc_limit_alone = 138 
RTWc_limit_alone = 336 

Commands details: 
total_CMD = 53018 
n_nop = 44659 
Read = 6389 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 1193 
n_pre = 1177 
n_ref = 0 
n_req = 6410 
total_req = 6473 

Dual Bus Interface Util: 
issued_total_row = 2370 
issued_total_col = 6473 
Row_Bus_Util =  0.044702 
CoL_Bus_Util = 0.122091 
Either_Row_CoL_Bus_Util = 0.157663 
Issued_on_Two_Bus_Simul_Util = 0.009129 
issued_two_Eff = 0.057902 
queue_avg = 2.431533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.43153
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=45136 n_act=1136 n_pre=1120 n_ref_event=0 n_req=6021 n_rd=6001 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.1147
n_activity=28253 dram_eff=0.2152
bk0: 441a 50717i bk1: 409a 50829i bk2: 353a 51016i bk3: 405a 50625i bk4: 322a 51085i bk5: 321a 50881i bk6: 329a 51073i bk7: 368a 50887i bk8: 327a 50542i bk9: 337a 50924i bk10: 378a 50653i bk11: 467a 49904i bk12: 357a 50993i bk13: 359a 50961i bk14: 463a 50636i bk15: 365a 50953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811327
Row_Buffer_Locality_read = 0.813364
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.829971
Bank_Level_Parallism_Col = 1.489751
Bank_Level_Parallism_Ready = 1.131886
write_to_read_ratio_blp_rw_average = 0.026689
GrpLevelPara = 1.353653 

BW Util details:
bwutil = 0.114697 
total_CMD = 53018 
util_bw = 6081 
Wasted_Col = 11229 
Wasted_Row = 5439 
Idle = 30269 

BW Util Bottlenecks: 
RCDc_limit = 10586 
RCDWRc_limit = 105 
WTRc_limit = 182 
RTWc_limit = 391 
CCDLc_limit = 4054 
rwq = 0 
CCDLc_limit_alone = 4025 
WTRc_limit_alone = 174 
RTWc_limit_alone = 370 

Commands details: 
total_CMD = 53018 
n_nop = 45136 
Read = 6001 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 1136 
n_pre = 1120 
n_ref = 0 
n_req = 6021 
total_req = 6081 

Dual Bus Interface Util: 
issued_total_row = 2256 
issued_total_col = 6081 
Row_Bus_Util =  0.042552 
CoL_Bus_Util = 0.114697 
Either_Row_CoL_Bus_Util = 0.148666 
Issued_on_Two_Bus_Simul_Util = 0.008582 
issued_two_Eff = 0.057726 
queue_avg = 2.259535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.25953
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=45229 n_act=1118 n_pre=1102 n_ref_event=0 n_req=5916 n_rd=5895 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.1128
n_activity=28510 dram_eff=0.2097
bk0: 433a 50963i bk1: 412a 50933i bk2: 331a 50979i bk3: 401a 50715i bk4: 349a 51053i bk5: 323a 51005i bk6: 317a 50853i bk7: 351a 50951i bk8: 332a 50722i bk9: 366a 50784i bk10: 383a 50301i bk11: 426a 50340i bk12: 335a 50974i bk13: 386a 50701i bk14: 415a 50822i bk15: 335a 51464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811021
Row_Buffer_Locality_read = 0.812723
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.784510
Bank_Level_Parallism_Col = 1.490097
Bank_Level_Parallism_Ready = 1.165580
write_to_read_ratio_blp_rw_average = 0.028180
GrpLevelPara = 1.348128 

BW Util details:
bwutil = 0.112773 
total_CMD = 53018 
util_bw = 5979 
Wasted_Col = 11109 
Wasted_Row = 5688 
Idle = 30242 

BW Util Bottlenecks: 
RCDc_limit = 10521 
RCDWRc_limit = 103 
WTRc_limit = 114 
RTWc_limit = 364 
CCDLc_limit = 4011 
rwq = 0 
CCDLc_limit_alone = 3979 
WTRc_limit_alone = 104 
RTWc_limit_alone = 342 

Commands details: 
total_CMD = 53018 
n_nop = 45229 
Read = 5895 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 1118 
n_pre = 1102 
n_ref = 0 
n_req = 5916 
total_req = 5979 

Dual Bus Interface Util: 
issued_total_row = 2220 
issued_total_col = 5979 
Row_Bus_Util =  0.041873 
CoL_Bus_Util = 0.112773 
Either_Row_CoL_Bus_Util = 0.146912 
Issued_on_Two_Bus_Simul_Util = 0.007733 
issued_two_Eff = 0.052638 
queue_avg = 2.188408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.18841
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44756 n_act=1183 n_pre=1167 n_ref_event=0 n_req=6341 n_rd=6313 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.1212
n_activity=28587 dram_eff=0.2248
bk0: 477a 50442i bk1: 391a 51055i bk2: 371a 51088i bk3: 397a 50425i bk4: 381a 50629i bk5: 386a 50867i bk6: 379a 50542i bk7: 358a 50884i bk8: 347a 50458i bk9: 356a 50503i bk10: 383a 50458i bk11: 439a 50409i bk12: 364a 50880i bk13: 425a 50589i bk14: 444a 50621i bk15: 415a 50446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813436
Row_Buffer_Locality_read = 0.815777
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.925513
Bank_Level_Parallism_Col = 1.570296
Bank_Level_Parallism_Ready = 1.203580
write_to_read_ratio_blp_rw_average = 0.031080
GrpLevelPara = 1.390666 

BW Util details:
bwutil = 0.121185 
total_CMD = 53018 
util_bw = 6425 
Wasted_Col = 11131 
Wasted_Row = 5468 
Idle = 29994 

BW Util Bottlenecks: 
RCDc_limit = 10649 
RCDWRc_limit = 159 
WTRc_limit = 175 
RTWc_limit = 435 
CCDLc_limit = 4011 
rwq = 0 
CCDLc_limit_alone = 3980 
WTRc_limit_alone = 167 
RTWc_limit_alone = 412 

Commands details: 
total_CMD = 53018 
n_nop = 44756 
Read = 6313 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 1183 
n_pre = 1167 
n_ref = 0 
n_req = 6341 
total_req = 6425 

Dual Bus Interface Util: 
issued_total_row = 2350 
issued_total_col = 6425 
Row_Bus_Util =  0.044325 
CoL_Bus_Util = 0.121185 
Either_Row_CoL_Bus_Util = 0.155834 
Issued_on_Two_Bus_Simul_Util = 0.009676 
issued_two_Eff = 0.062092 
queue_avg = 2.504018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.50402
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=45015 n_act=1135 n_pre=1119 n_ref_event=0 n_req=6169 n_rd=6144 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1178
n_activity=28280 dram_eff=0.2208
bk0: 475a 50826i bk1: 405a 50897i bk2: 374a 50784i bk3: 353a 51264i bk4: 350a 51099i bk5: 352a 50788i bk6: 381a 50575i bk7: 351a 50706i bk8: 341a 50669i bk9: 367a 50487i bk10: 370a 50598i bk11: 453a 50407i bk12: 325a 50862i bk13: 393a 50840i bk14: 449a 50353i bk15: 405a 50713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816016
Row_Buffer_Locality_read = 0.818848
Row_Buffer_Locality_write = 0.120000
Bank_Level_Parallism = 1.858483
Bank_Level_Parallism_Col = 1.524696
Bank_Level_Parallism_Ready = 1.195227
write_to_read_ratio_blp_rw_average = 0.032123
GrpLevelPara = 1.370056 

BW Util details:
bwutil = 0.117771 
total_CMD = 53018 
util_bw = 6244 
Wasted_Col = 11143 
Wasted_Row = 5529 
Idle = 30102 

BW Util Bottlenecks: 
RCDc_limit = 10379 
RCDWRc_limit = 167 
WTRc_limit = 179 
RTWc_limit = 411 
CCDLc_limit = 3922 
rwq = 0 
CCDLc_limit_alone = 3893 
WTRc_limit_alone = 161 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 53018 
n_nop = 45015 
Read = 6144 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1135 
n_pre = 1119 
n_ref = 0 
n_req = 6169 
total_req = 6244 

Dual Bus Interface Util: 
issued_total_row = 2254 
issued_total_col = 6244 
Row_Bus_Util =  0.042514 
CoL_Bus_Util = 0.117771 
Either_Row_CoL_Bus_Util = 0.150949 
Issued_on_Two_Bus_Simul_Util = 0.009336 
issued_two_Eff = 0.061852 
queue_avg = 2.325757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.32576
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44692 n_act=1180 n_pre=1164 n_ref_event=0 n_req=6384 n_rd=6364 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.1215
n_activity=29676 dram_eff=0.2171
bk0: 418a 50689i bk1: 432a 50791i bk2: 373a 50808i bk3: 453a 50569i bk4: 430a 50623i bk5: 479a 50441i bk6: 448a 50521i bk7: 394a 50972i bk8: 400a 50629i bk9: 368a 50727i bk10: 400a 50700i bk11: 444a 50287i bk12: 318a 50947i bk13: 301a 51153i bk14: 361a 50873i bk15: 345a 50995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815163
Row_Buffer_Locality_read = 0.817410
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.801166
Bank_Level_Parallism_Col = 1.477175
Bank_Level_Parallism_Ready = 1.137027
write_to_read_ratio_blp_rw_average = 0.028833
GrpLevelPara = 1.342263 

BW Util details:
bwutil = 0.121544 
total_CMD = 53018 
util_bw = 6444 
Wasted_Col = 11758 
Wasted_Row = 5642 
Idle = 29174 

BW Util Bottlenecks: 
RCDc_limit = 10936 
RCDWRc_limit = 142 
WTRc_limit = 113 
RTWc_limit = 376 
CCDLc_limit = 4249 
rwq = 0 
CCDLc_limit_alone = 4228 
WTRc_limit_alone = 93 
RTWc_limit_alone = 375 

Commands details: 
total_CMD = 53018 
n_nop = 44692 
Read = 6364 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 1180 
n_pre = 1164 
n_ref = 0 
n_req = 6384 
total_req = 6444 

Dual Bus Interface Util: 
issued_total_row = 2344 
issued_total_col = 6444 
Row_Bus_Util =  0.044211 
CoL_Bus_Util = 0.121544 
Either_Row_CoL_Bus_Util = 0.157041 
Issued_on_Two_Bus_Simul_Util = 0.008714 
issued_two_Eff = 0.055489 
queue_avg = 2.320344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.32034
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44641 n_act=1168 n_pre=1152 n_ref_event=0 n_req=6497 n_rd=6472 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.124
n_activity=29034 dram_eff=0.2264
bk0: 384a 50733i bk1: 416a 50675i bk2: 417a 50405i bk3: 456a 50346i bk4: 442a 50600i bk5: 480a 50313i bk6: 464a 50728i bk7: 406a 50765i bk8: 374a 50776i bk9: 359a 50860i bk10: 423a 50461i bk11: 479a 50059i bk12: 343a 50865i bk13: 309a 51043i bk14: 372a 51156i bk15: 348a 51146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820225
Row_Buffer_Locality_read = 0.822621
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.872582
Bank_Level_Parallism_Col = 1.522023
Bank_Level_Parallism_Ready = 1.178941
write_to_read_ratio_blp_rw_average = 0.030117
GrpLevelPara = 1.353794 

BW Util details:
bwutil = 0.123958 
total_CMD = 53018 
util_bw = 6572 
Wasted_Col = 11526 
Wasted_Row = 5321 
Idle = 29599 

BW Util Bottlenecks: 
RCDc_limit = 10670 
RCDWRc_limit = 135 
WTRc_limit = 135 
RTWc_limit = 441 
CCDLc_limit = 4594 
rwq = 0 
CCDLc_limit_alone = 4548 
WTRc_limit_alone = 131 
RTWc_limit_alone = 399 

Commands details: 
total_CMD = 53018 
n_nop = 44641 
Read = 6472 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 1168 
n_pre = 1152 
n_ref = 0 
n_req = 6497 
total_req = 6572 

Dual Bus Interface Util: 
issued_total_row = 2320 
issued_total_col = 6572 
Row_Bus_Util =  0.043759 
CoL_Bus_Util = 0.123958 
Either_Row_CoL_Bus_Util = 0.158003 
Issued_on_Two_Bus_Simul_Util = 0.009714 
issued_two_Eff = 0.061478 
queue_avg = 2.460334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.46033
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44734 n_act=1162 n_pre=1146 n_ref_event=0 n_req=6370 n_rd=6352 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.1212
n_activity=30021 dram_eff=0.214
bk0: 445a 50546i bk1: 434a 50833i bk2: 392a 50733i bk3: 456a 50384i bk4: 405a 50869i bk5: 438a 50784i bk6: 460a 50365i bk7: 399a 50746i bk8: 407a 50586i bk9: 379a 50661i bk10: 442a 50639i bk11: 435a 50479i bk12: 335a 51306i bk13: 283a 51165i bk14: 342a 51050i bk15: 300a 50964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817582
Row_Buffer_Locality_read = 0.819742
Row_Buffer_Locality_write = 0.055556
Bank_Level_Parallism = 1.781145
Bank_Level_Parallism_Col = 1.465714
Bank_Level_Parallism_Ready = 1.143991
write_to_read_ratio_blp_rw_average = 0.025641
GrpLevelPara = 1.332199 

BW Util details:
bwutil = 0.121166 
total_CMD = 53018 
util_bw = 6424 
Wasted_Col = 11760 
Wasted_Row = 5704 
Idle = 29130 

BW Util Bottlenecks: 
RCDc_limit = 10976 
RCDWRc_limit = 128 
WTRc_limit = 88 
RTWc_limit = 327 
CCDLc_limit = 4208 
rwq = 0 
CCDLc_limit_alone = 4183 
WTRc_limit_alone = 85 
RTWc_limit_alone = 305 

Commands details: 
total_CMD = 53018 
n_nop = 44734 
Read = 6352 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 1162 
n_pre = 1146 
n_ref = 0 
n_req = 6370 
total_req = 6424 

Dual Bus Interface Util: 
issued_total_row = 2308 
issued_total_col = 6424 
Row_Bus_Util =  0.043532 
CoL_Bus_Util = 0.121166 
Either_Row_CoL_Bus_Util = 0.156249 
Issued_on_Two_Bus_Simul_Util = 0.008450 
issued_two_Eff = 0.054080 
queue_avg = 2.358991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.35899
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44677 n_act=1159 n_pre=1143 n_ref_event=0 n_req=6445 n_rd=6425 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.1227
n_activity=29735 dram_eff=0.2188
bk0: 405a 50847i bk1: 445a 50867i bk2: 399a 51034i bk3: 469a 50593i bk4: 425a 50788i bk5: 487a 50404i bk6: 437a 50724i bk7: 445a 50667i bk8: 374a 50457i bk9: 382a 50426i bk10: 398a 51037i bk11: 399a 50599i bk12: 348a 50875i bk13: 321a 50980i bk14: 351a 51014i bk15: 340a 51117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820171
Row_Buffer_Locality_read = 0.822257
Row_Buffer_Locality_write = 0.150000
Bank_Level_Parallism = 1.792466
Bank_Level_Parallism_Col = 1.467484
Bank_Level_Parallism_Ready = 1.130822
write_to_read_ratio_blp_rw_average = 0.025672
GrpLevelPara = 1.345544 

BW Util details:
bwutil = 0.122694 
total_CMD = 53018 
util_bw = 6505 
Wasted_Col = 11638 
Wasted_Row = 5458 
Idle = 29417 

BW Util Bottlenecks: 
RCDc_limit = 10853 
RCDWRc_limit = 117 
WTRc_limit = 96 
RTWc_limit = 359 
CCDLc_limit = 4165 
rwq = 0 
CCDLc_limit_alone = 4131 
WTRc_limit_alone = 85 
RTWc_limit_alone = 336 

Commands details: 
total_CMD = 53018 
n_nop = 44677 
Read = 6425 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 1159 
n_pre = 1143 
n_ref = 0 
n_req = 6445 
total_req = 6505 

Dual Bus Interface Util: 
issued_total_row = 2302 
issued_total_col = 6505 
Row_Bus_Util =  0.043419 
CoL_Bus_Util = 0.122694 
Either_Row_CoL_Bus_Util = 0.157324 
Issued_on_Two_Bus_Simul_Util = 0.008789 
issued_two_Eff = 0.055869 
queue_avg = 2.288902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.2889
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44701 n_act=1191 n_pre=1175 n_ref_event=0 n_req=6376 n_rd=6346 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.122
n_activity=27975 dram_eff=0.2311
bk0: 433a 50719i bk1: 376a 50955i bk2: 402a 50758i bk3: 413a 50287i bk4: 376a 50615i bk5: 359a 50745i bk6: 335a 50949i bk7: 315a 50948i bk8: 367a 50658i bk9: 390a 50102i bk10: 448a 50370i bk11: 393a 50447i bk12: 436a 50506i bk13: 458a 50451i bk14: 424a 50638i bk15: 421a 50907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813206
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.952254
Bank_Level_Parallism_Col = 1.577604
Bank_Level_Parallism_Ready = 1.191618
write_to_read_ratio_blp_rw_average = 0.033545
GrpLevelPara = 1.411368 

BW Util details:
bwutil = 0.121959 
total_CMD = 53018 
util_bw = 6466 
Wasted_Col = 11089 
Wasted_Row = 5295 
Idle = 30168 

BW Util Bottlenecks: 
RCDc_limit = 10769 
RCDWRc_limit = 166 
WTRc_limit = 244 
RTWc_limit = 411 
CCDLc_limit = 4149 
rwq = 0 
CCDLc_limit_alone = 4092 
WTRc_limit_alone = 209 
RTWc_limit_alone = 389 

Commands details: 
total_CMD = 53018 
n_nop = 44701 
Read = 6346 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 1191 
n_pre = 1175 
n_ref = 0 
n_req = 6376 
total_req = 6466 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 6466 
Row_Bus_Util =  0.044626 
CoL_Bus_Util = 0.121959 
Either_Row_CoL_Bus_Util = 0.156871 
Issued_on_Two_Bus_Simul_Util = 0.009714 
issued_two_Eff = 0.061921 
queue_avg = 2.393810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.39381
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44837 n_act=1195 n_pre=1179 n_ref_event=0 n_req=6215 n_rd=6187 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.1188
n_activity=28757 dram_eff=0.219
bk0: 451a 50758i bk1: 381a 50944i bk2: 404a 50428i bk3: 462a 50034i bk4: 347a 50728i bk5: 335a 51044i bk6: 292a 51047i bk7: 285a 51328i bk8: 396a 50614i bk9: 381a 50509i bk10: 407a 50402i bk11: 396a 50124i bk12: 426a 50423i bk13: 406a 50404i bk14: 401a 50891i bk15: 417a 50842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807723
Row_Buffer_Locality_read = 0.810247
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.913552
Bank_Level_Parallism_Col = 1.557463
Bank_Level_Parallism_Ready = 1.181934
write_to_read_ratio_blp_rw_average = 0.032646
GrpLevelPara = 1.391453 

BW Util details:
bwutil = 0.118809 
total_CMD = 53018 
util_bw = 6299 
Wasted_Col = 11232 
Wasted_Row = 5454 
Idle = 30033 

BW Util Bottlenecks: 
RCDc_limit = 10929 
RCDWRc_limit = 148 
WTRc_limit = 199 
RTWc_limit = 436 
CCDLc_limit = 3915 
rwq = 0 
CCDLc_limit_alone = 3868 
WTRc_limit_alone = 193 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 53018 
n_nop = 44837 
Read = 6187 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 1195 
n_pre = 1179 
n_ref = 0 
n_req = 6215 
total_req = 6299 

Dual Bus Interface Util: 
issued_total_row = 2374 
issued_total_col = 6299 
Row_Bus_Util =  0.044777 
CoL_Bus_Util = 0.118809 
Either_Row_CoL_Bus_Util = 0.154306 
Issued_on_Two_Bus_Simul_Util = 0.009280 
issued_two_Eff = 0.060139 
queue_avg = 2.433230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.43323
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44536 n_act=1197 n_pre=1181 n_ref_event=0 n_req=6514 n_rd=6488 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1243
n_activity=29124 dram_eff=0.2263
bk0: 458a 50597i bk1: 382a 51195i bk2: 407a 50960i bk3: 455a 50364i bk4: 400a 50637i bk5: 351a 50962i bk6: 374a 50566i bk7: 301a 50918i bk8: 387a 50924i bk9: 389a 50418i bk10: 383a 50756i bk11: 406a 50680i bk12: 408a 50711i bk13: 442a 50538i bk14: 494a 50131i bk15: 451a 50468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816242
Row_Buffer_Locality_read = 0.818588
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.855570
Bank_Level_Parallism_Col = 1.497040
Bank_Level_Parallism_Ready = 1.135164
write_to_read_ratio_blp_rw_average = 0.030692
GrpLevelPara = 1.359265 

BW Util details:
bwutil = 0.124335 
total_CMD = 53018 
util_bw = 6592 
Wasted_Col = 11672 
Wasted_Row = 5436 
Idle = 29318 

BW Util Bottlenecks: 
RCDc_limit = 10995 
RCDWRc_limit = 148 
WTRc_limit = 150 
RTWc_limit = 401 
CCDLc_limit = 4335 
rwq = 0 
CCDLc_limit_alone = 4299 
WTRc_limit_alone = 131 
RTWc_limit_alone = 384 

Commands details: 
total_CMD = 53018 
n_nop = 44536 
Read = 6488 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 1197 
n_pre = 1181 
n_ref = 0 
n_req = 6514 
total_req = 6592 

Dual Bus Interface Util: 
issued_total_row = 2378 
issued_total_col = 6592 
Row_Bus_Util =  0.044853 
CoL_Bus_Util = 0.124335 
Either_Row_CoL_Bus_Util = 0.159983 
Issued_on_Two_Bus_Simul_Util = 0.009204 
issued_two_Eff = 0.057534 
queue_avg = 2.364933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.36493
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44809 n_act=1177 n_pre=1161 n_ref_event=0 n_req=6225 n_rd=6198 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.1189
n_activity=29418 dram_eff=0.2144
bk0: 442a 50826i bk1: 394a 51084i bk2: 413a 50717i bk3: 397a 50682i bk4: 430a 50627i bk5: 315a 51007i bk6: 363a 50745i bk7: 275a 51043i bk8: 383a 50541i bk9: 363a 50670i bk10: 375a 50698i bk11: 404a 50459i bk12: 376a 50692i bk13: 426a 50532i bk14: 431a 50579i bk15: 411a 50909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810924
Row_Buffer_Locality_read = 0.814134
Row_Buffer_Locality_write = 0.074074
Bank_Level_Parallism = 1.802305
Bank_Level_Parallism_Col = 1.478176
Bank_Level_Parallism_Ready = 1.133841
write_to_read_ratio_blp_rw_average = 0.037066
GrpLevelPara = 1.352637 

BW Util details:
bwutil = 0.118941 
total_CMD = 53018 
util_bw = 6306 
Wasted_Col = 11629 
Wasted_Row = 5758 
Idle = 29325 

BW Util Bottlenecks: 
RCDc_limit = 10962 
RCDWRc_limit = 168 
WTRc_limit = 52 
RTWc_limit = 483 
CCDLc_limit = 4012 
rwq = 0 
CCDLc_limit_alone = 3975 
WTRc_limit_alone = 49 
RTWc_limit_alone = 449 

Commands details: 
total_CMD = 53018 
n_nop = 44809 
Read = 6198 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 1177 
n_pre = 1161 
n_ref = 0 
n_req = 6225 
total_req = 6306 

Dual Bus Interface Util: 
issued_total_row = 2338 
issued_total_col = 6306 
Row_Bus_Util =  0.044098 
CoL_Bus_Util = 0.118941 
Either_Row_CoL_Bus_Util = 0.154834 
Issued_on_Two_Bus_Simul_Util = 0.008205 
issued_two_Eff = 0.052991 
queue_avg = 2.265419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.26542
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44682 n_act=1164 n_pre=1148 n_ref_event=0 n_req=6423 n_rd=6400 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.1224
n_activity=29532 dram_eff=0.2198
bk0: 420a 50589i bk1: 421a 50417i bk2: 377a 50714i bk3: 470a 50229i bk4: 451a 50545i bk5: 442a 50779i bk6: 470a 50605i bk7: 455a 50591i bk8: 445a 50662i bk9: 374a 50705i bk10: 417a 50408i bk11: 415a 50571i bk12: 325a 51070i bk13: 272a 51386i bk14: 317a 51049i bk15: 329a 51085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818776
Row_Buffer_Locality_read = 0.820469
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 1.860143
Bank_Level_Parallism_Col = 1.535187
Bank_Level_Parallism_Ready = 1.192545
write_to_read_ratio_blp_rw_average = 0.025157
GrpLevelPara = 1.362178 

BW Util details:
bwutil = 0.122449 
total_CMD = 53018 
util_bw = 6492 
Wasted_Col = 11294 
Wasted_Row = 5495 
Idle = 29737 

BW Util Bottlenecks: 
RCDc_limit = 10686 
RCDWRc_limit = 104 
WTRc_limit = 129 
RTWc_limit = 347 
CCDLc_limit = 4183 
rwq = 0 
CCDLc_limit_alone = 4149 
WTRc_limit_alone = 114 
RTWc_limit_alone = 328 

Commands details: 
total_CMD = 53018 
n_nop = 44682 
Read = 6400 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 1164 
n_pre = 1148 
n_ref = 0 
n_req = 6423 
total_req = 6492 

Dual Bus Interface Util: 
issued_total_row = 2312 
issued_total_col = 6492 
Row_Bus_Util =  0.043608 
CoL_Bus_Util = 0.122449 
Either_Row_CoL_Bus_Util = 0.157230 
Issued_on_Two_Bus_Simul_Util = 0.008827 
issued_two_Eff = 0.056142 
queue_avg = 2.460070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=2.46007
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44555 n_act=1196 n_pre=1180 n_ref_event=0 n_req=6523 n_rd=6501 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.1243
n_activity=29049 dram_eff=0.2268
bk0: 406a 50645i bk1: 417a 50547i bk2: 421a 50417i bk3: 470a 50015i bk4: 432a 50838i bk5: 447a 50995i bk6: 470a 50624i bk7: 467a 50635i bk8: 428a 50254i bk9: 390a 50542i bk10: 420a 50653i bk11: 416a 50125i bk12: 348a 50822i bk13: 295a 51233i bk14: 334a 51095i bk15: 340a 50891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816649
Row_Buffer_Locality_read = 0.818643
Row_Buffer_Locality_write = 0.227273
Bank_Level_Parallism = 1.905823
Bank_Level_Parallism_Col = 1.534218
Bank_Level_Parallism_Ready = 1.156169
write_to_read_ratio_blp_rw_average = 0.022068
GrpLevelPara = 1.367753 

BW Util details:
bwutil = 0.124279 
total_CMD = 53018 
util_bw = 6589 
Wasted_Col = 11341 
Wasted_Row = 5409 
Idle = 29679 

BW Util Bottlenecks: 
RCDc_limit = 10877 
RCDWRc_limit = 123 
WTRc_limit = 230 
RTWc_limit = 309 
CCDLc_limit = 4253 
rwq = 0 
CCDLc_limit_alone = 4231 
WTRc_limit_alone = 216 
RTWc_limit_alone = 301 

Commands details: 
total_CMD = 53018 
n_nop = 44555 
Read = 6501 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 1196 
n_pre = 1180 
n_ref = 0 
n_req = 6523 
total_req = 6589 

Dual Bus Interface Util: 
issued_total_row = 2376 
issued_total_col = 6589 
Row_Bus_Util =  0.044815 
CoL_Bus_Util = 0.124279 
Either_Row_CoL_Bus_Util = 0.159625 
Issued_on_Two_Bus_Simul_Util = 0.009468 
issued_two_Eff = 0.059317 
queue_avg = 2.555755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.55575
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44895 n_act=1159 n_pre=1143 n_ref_event=0 n_req=6231 n_rd=6211 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.1187
n_activity=29450 dram_eff=0.2136
bk0: 395a 50900i bk1: 434a 50850i bk2: 353a 50737i bk3: 444a 50417i bk4: 408a 50509i bk5: 401a 50641i bk6: 436a 50518i bk7: 476a 50693i bk8: 437a 50490i bk9: 389a 50408i bk10: 420a 50548i bk11: 368a 50858i bk12: 327a 50991i bk13: 320a 51201i bk14: 296a 51108i bk15: 307a 51040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813995
Row_Buffer_Locality_read = 0.816455
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 1.836242
Bank_Level_Parallism_Col = 1.509190
Bank_Level_Parallism_Ready = 1.159593
write_to_read_ratio_blp_rw_average = 0.031013
GrpLevelPara = 1.358464 

BW Util details:
bwutil = 0.118658 
total_CMD = 53018 
util_bw = 6291 
Wasted_Col = 11324 
Wasted_Row = 5590 
Idle = 29813 

BW Util Bottlenecks: 
RCDc_limit = 10799 
RCDWRc_limit = 151 
WTRc_limit = 153 
RTWc_limit = 426 
CCDLc_limit = 4096 
rwq = 0 
CCDLc_limit_alone = 4052 
WTRc_limit_alone = 136 
RTWc_limit_alone = 399 

Commands details: 
total_CMD = 53018 
n_nop = 44895 
Read = 6211 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 1159 
n_pre = 1143 
n_ref = 0 
n_req = 6231 
total_req = 6291 

Dual Bus Interface Util: 
issued_total_row = 2302 
issued_total_col = 6291 
Row_Bus_Util =  0.043419 
CoL_Bus_Util = 0.118658 
Either_Row_CoL_Bus_Util = 0.153212 
Issued_on_Two_Bus_Simul_Util = 0.008865 
issued_two_Eff = 0.057860 
queue_avg = 2.351635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.35164
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53018 n_nop=44502 n_act=1241 n_pre=1225 n_ref_event=0 n_req=6504 n_rd=6480 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.124
n_activity=29702 dram_eff=0.2214
bk0: 416a 50616i bk1: 405a 50762i bk2: 370a 50919i bk3: 449a 50618i bk4: 421a 50462i bk5: 412a 50818i bk6: 419a 50637i bk7: 499a 50352i bk8: 449a 50157i bk9: 385a 50272i bk10: 461a 50161i bk11: 417a 50545i bk12: 340a 50718i bk13: 365a 50623i bk14: 336a 50890i bk15: 336a 50927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809194
Row_Buffer_Locality_read = 0.811728
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.905513
Bank_Level_Parallism_Col = 1.550434
Bank_Level_Parallism_Ready = 1.171989
write_to_read_ratio_blp_rw_average = 0.031956
GrpLevelPara = 1.382699 

BW Util details:
bwutil = 0.124033 
total_CMD = 53018 
util_bw = 6576 
Wasted_Col = 11574 
Wasted_Row = 5631 
Idle = 29237 

BW Util Bottlenecks: 
RCDc_limit = 11256 
RCDWRc_limit = 162 
WTRc_limit = 141 
RTWc_limit = 417 
CCDLc_limit = 4177 
rwq = 0 
CCDLc_limit_alone = 4136 
WTRc_limit_alone = 126 
RTWc_limit_alone = 391 

Commands details: 
total_CMD = 53018 
n_nop = 44502 
Read = 6480 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 1241 
n_pre = 1225 
n_ref = 0 
n_req = 6504 
total_req = 6576 

Dual Bus Interface Util: 
issued_total_row = 2466 
issued_total_col = 6576 
Row_Bus_Util =  0.046513 
CoL_Bus_Util = 0.124033 
Either_Row_CoL_Bus_Util = 0.160625 
Issued_on_Two_Bus_Simul_Util = 0.009921 
issued_two_Eff = 0.061766 
queue_avg = 2.536120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.53612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12794, Miss = 3370, Miss_rate = 0.263, Pending_hits = 176, Reservation_fails = 739
L2_cache_bank[1]: Access = 12799, Miss = 3398, Miss_rate = 0.265, Pending_hits = 177, Reservation_fails = 501
L2_cache_bank[2]: Access = 12203, Miss = 3312, Miss_rate = 0.271, Pending_hits = 171, Reservation_fails = 772
L2_cache_bank[3]: Access = 12735, Miss = 3448, Miss_rate = 0.271, Pending_hits = 164, Reservation_fails = 406
L2_cache_bank[4]: Access = 12947, Miss = 3491, Miss_rate = 0.270, Pending_hits = 173, Reservation_fails = 738
L2_cache_bank[5]: Access = 13135, Miss = 3602, Miss_rate = 0.274, Pending_hits = 147, Reservation_fails = 21
L2_cache_bank[6]: Access = 12517, Miss = 3497, Miss_rate = 0.279, Pending_hits = 164, Reservation_fails = 1069
L2_cache_bank[7]: Access = 13024, Miss = 3538, Miss_rate = 0.272, Pending_hits = 150, Reservation_fails = 151
L2_cache_bank[8]: Access = 10015, Miss = 3534, Miss_rate = 0.353, Pending_hits = 130, Reservation_fails = 217
L2_cache_bank[9]: Access = 10093, Miss = 3464, Miss_rate = 0.343, Pending_hits = 117, Reservation_fails = 432
L2_cache_bank[10]: Access = 10303, Miss = 3534, Miss_rate = 0.343, Pending_hits = 159, Reservation_fails = 611
L2_cache_bank[11]: Access = 10386, Miss = 3431, Miss_rate = 0.330, Pending_hits = 115, Reservation_fails = 428
L2_cache_bank[12]: Access = 10051, Miss = 3281, Miss_rate = 0.326, Pending_hits = 150, Reservation_fails = 756
L2_cache_bank[13]: Access = 10255, Miss = 3478, Miss_rate = 0.339, Pending_hits = 162, Reservation_fails = 253
L2_cache_bank[14]: Access = 10319, Miss = 3451, Miss_rate = 0.334, Pending_hits = 178, Reservation_fails = 576
L2_cache_bank[15]: Access = 10533, Miss = 3590, Miss_rate = 0.341, Pending_hits = 150, Reservation_fails = 67
L2_cache_bank[16]: Access = 12729, Miss = 3307, Miss_rate = 0.260, Pending_hits = 225, Reservation_fails = 1156
L2_cache_bank[17]: Access = 12833, Miss = 3375, Miss_rate = 0.263, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[18]: Access = 12585, Miss = 3392, Miss_rate = 0.270, Pending_hits = 206, Reservation_fails = 951
L2_cache_bank[19]: Access = 12531, Miss = 3326, Miss_rate = 0.265, Pending_hits = 153, Reservation_fails = 602
L2_cache_bank[20]: Access = 12840, Miss = 3465, Miss_rate = 0.270, Pending_hits = 214, Reservation_fails = 1032
L2_cache_bank[21]: Access = 12750, Miss = 3364, Miss_rate = 0.264, Pending_hits = 140, Reservation_fails = 459
L2_cache_bank[22]: Access = 12816, Miss = 3458, Miss_rate = 0.270, Pending_hits = 205, Reservation_fails = 1872
L2_cache_bank[23]: Access = 12636, Miss = 3359, Miss_rate = 0.266, Pending_hits = 124, Reservation_fails = 333
L2_cache_bank[24]: Access = 9767, Miss = 3340, Miss_rate = 0.342, Pending_hits = 168, Reservation_fails = 363
L2_cache_bank[25]: Access = 9728, Miss = 3401, Miss_rate = 0.350, Pending_hits = 178, Reservation_fails = 1316
L2_cache_bank[26]: Access = 9922, Miss = 3317, Miss_rate = 0.334, Pending_hits = 152, Reservation_fails = 557
L2_cache_bank[27]: Access = 9887, Miss = 3405, Miss_rate = 0.344, Pending_hits = 198, Reservation_fails = 1128
L2_cache_bank[28]: Access = 10559, Miss = 3199, Miss_rate = 0.303, Pending_hits = 169, Reservation_fails = 718
L2_cache_bank[29]: Access = 10281, Miss = 3303, Miss_rate = 0.321, Pending_hits = 142, Reservation_fails = 772
L2_cache_bank[30]: Access = 10222, Miss = 3318, Miss_rate = 0.325, Pending_hits = 145, Reservation_fails = 632
L2_cache_bank[31]: Access = 10149, Miss = 3347, Miss_rate = 0.330, Pending_hits = 175, Reservation_fails = 667
L2_cache_bank[32]: Access = 11864, Miss = 3143, Miss_rate = 0.265, Pending_hits = 138, Reservation_fails = 681
L2_cache_bank[33]: Access = 12503, Miss = 3093, Miss_rate = 0.247, Pending_hits = 169, Reservation_fails = 280
L2_cache_bank[34]: Access = 11797, Miss = 3087, Miss_rate = 0.262, Pending_hits = 124, Reservation_fails = 665
L2_cache_bank[35]: Access = 12035, Miss = 3046, Miss_rate = 0.253, Pending_hits = 179, Reservation_fails = 256
L2_cache_bank[36]: Access = 12414, Miss = 3219, Miss_rate = 0.259, Pending_hits = 153, Reservation_fails = 1079
L2_cache_bank[37]: Access = 12419, Miss = 3374, Miss_rate = 0.272, Pending_hits = 189, Reservation_fails = 279
L2_cache_bank[38]: Access = 11768, Miss = 3103, Miss_rate = 0.264, Pending_hits = 122, Reservation_fails = 799
L2_cache_bank[39]: Access = 12289, Miss = 3337, Miss_rate = 0.272, Pending_hits = 163, Reservation_fails = 85
L2_cache_bank[40]: Access = 9562, Miss = 3258, Miss_rate = 0.341, Pending_hits = 106, Reservation_fails = 192
L2_cache_bank[41]: Access = 9504, Miss = 3357, Miss_rate = 0.353, Pending_hits = 105, Reservation_fails = 424
L2_cache_bank[42]: Access = 9465, Miss = 3094, Miss_rate = 0.327, Pending_hits = 106, Reservation_fails = 218
L2_cache_bank[43]: Access = 10116, Miss = 3599, Miss_rate = 0.356, Pending_hits = 146, Reservation_fails = 669
L2_cache_bank[44]: Access = 9370, Miss = 3185, Miss_rate = 0.340, Pending_hits = 128, Reservation_fails = 422
L2_cache_bank[45]: Access = 9974, Miss = 3458, Miss_rate = 0.347, Pending_hits = 140, Reservation_fails = 233
L2_cache_bank[46]: Access = 9949, Miss = 3208, Miss_rate = 0.322, Pending_hits = 136, Reservation_fails = 597
L2_cache_bank[47]: Access = 10252, Miss = 3490, Miss_rate = 0.340, Pending_hits = 122, Reservation_fails = 274
L2_cache_bank[48]: Access = 12560, Miss = 3234, Miss_rate = 0.257, Pending_hits = 137, Reservation_fails = 446
L2_cache_bank[49]: Access = 12773, Miss = 3306, Miss_rate = 0.259, Pending_hits = 165, Reservation_fails = 329
L2_cache_bank[50]: Access = 12168, Miss = 3064, Miss_rate = 0.252, Pending_hits = 116, Reservation_fails = 283
L2_cache_bank[51]: Access = 12428, Miss = 3342, Miss_rate = 0.269, Pending_hits = 187, Reservation_fails = 243
L2_cache_bank[52]: Access = 12217, Miss = 3167, Miss_rate = 0.259, Pending_hits = 131, Reservation_fails = 355
L2_cache_bank[53]: Access = 13085, Miss = 3532, Miss_rate = 0.270, Pending_hits = 146, Reservation_fails = 97
L2_cache_bank[54]: Access = 12039, Miss = 3057, Miss_rate = 0.254, Pending_hits = 111, Reservation_fails = 449
L2_cache_bank[55]: Access = 12489, Miss = 3356, Miss_rate = 0.269, Pending_hits = 176, Reservation_fails = 169
L2_cache_bank[56]: Access = 9472, Miss = 3152, Miss_rate = 0.333, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[57]: Access = 9946, Miss = 3503, Miss_rate = 0.352, Pending_hits = 134, Reservation_fails = 802
L2_cache_bank[58]: Access = 9926, Miss = 3318, Miss_rate = 0.334, Pending_hits = 81, Reservation_fails = 44
L2_cache_bank[59]: Access = 10183, Miss = 3450, Miss_rate = 0.339, Pending_hits = 136, Reservation_fails = 1297
L2_cache_bank[60]: Access = 10084, Miss = 3294, Miss_rate = 0.327, Pending_hits = 104, Reservation_fails = 352
L2_cache_bank[61]: Access = 9814, Miss = 3095, Miss_rate = 0.315, Pending_hits = 142, Reservation_fails = 1142
L2_cache_bank[62]: Access = 10050, Miss = 3396, Miss_rate = 0.338, Pending_hits = 126, Reservation_fails = 368
L2_cache_bank[63]: Access = 10139, Miss = 3294, Miss_rate = 0.325, Pending_hits = 158, Reservation_fails = 1307
L2_total_cache_accesses = 720998
L2_total_cache_misses = 213706
L2_total_cache_miss_rate = 0.2964
L2_total_cache_pending_hits = 9548
L2_total_cache_reservation_fails = 35131
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 143436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9368
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 670366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35131
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=720998
icnt_total_pkts_simt_to_mem=720998
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 720998
Req_Network_cycles = 70608
Req_Network_injected_packets_per_cycle =      10.2113 
Req_Network_conflicts_per_cycle =       3.7000
Req_Network_conflicts_per_cycle_util =       4.1204
Req_Bank_Level_Parallism =      11.3715
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0193
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3148

Reply_Network_injected_packets_num = 720998
Reply_Network_cycles = 70608
Reply_Network_injected_packets_per_cycle =       10.2113
Reply_Network_conflicts_per_cycle =        6.5187
Reply_Network_conflicts_per_cycle_util =       7.2714
Reply_Bank_Level_Parallism =      11.3904
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7536
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1276
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 20 sec (860 sec)
gpgpu_simulation_rate = 220528 (inst/sec)
gpgpu_simulation_rate = 82 (cycle/sec)
gpgpu_silicon_slowdown = 13804878x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000054000000 s,  0.000006311812 % : GPU: SET DEVICE / DRIVER INIT
 0.000013000000 s,  0.000001519510 % : GPU MEM: ALO
 0.832979023457 s,  0.097363092005 % : GPU MEM: COPY IN
854.695190429688 s, 99.901397705078 % : GPU: KERNEL
 0.010483999737 s,  0.001225426677 % : GPU MEM: COPY OUT
 0.000006000000 s,  0.000000701313 % : GPU MEM: FRE
Total time:
855.538757324219 s
> > > > > > > > > > > > 
 ******command: k count=10000 
records_elem=1000000, records_unit_mem=4, records_mem=4000000
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 10000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb48d6cf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x405b40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findK'...
GPGPU-Sim PTX: Finding dominators for 'findK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findK'...
GPGPU-Sim PTX: Finding postdominators for 'findK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findK'...
GPGPU-Sim PTX: reconvergence points for findK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7688 (b+tree-rodinia-3.6.sm_70.ptx:57) @%p8 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x76c0 (b+tree-rodinia-3.6.sm_70.ptx:65) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79f8 (b+tree-rodinia-3.6.sm_70.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x76d0 (b+tree-rodinia-3.6.sm_70.ptx:68) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e8 (b+tree-rodinia-3.6.sm_70.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x76d8 (b+tree-rodinia-3.6.sm_70.ptx:69) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7708 (b+tree-rodinia-3.6.sm_70.ptx:81) setp.eq.s64%p11, %rd45, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x76e8 (b+tree-rodinia-3.6.sm_70.ptx:73) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e8 (b+tree-rodinia-3.6.sm_70.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7700 (b+tree-rodinia-3.6.sm_70.ptx:78) bra.uni BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79f8 (b+tree-rodinia-3.6.sm_70.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7710 (b+tree-rodinia-3.6.sm_70.ptx:82) @%p11 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77f0 (b+tree-rodinia-3.6.sm_70.ptx:122) setp.gt.s32%p15, %r94, %r93;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7720 (b+tree-rodinia-3.6.sm_70.ptx:85) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7738 (b+tree-rodinia-3.6.sm_70.ptx:89) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7770 (b+tree-rodinia-3.6.sm_70.ptx:97) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7780 (b+tree-rodinia-3.6.sm_70.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7790 (b+tree-rodinia-3.6.sm_70.ptx:104) @!%p1 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b0 (b+tree-rodinia-3.6.sm_70.ptx:112) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7798 (b+tree-rodinia-3.6.sm_70.ptx:105) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a0 (b+tree-rodinia-3.6.sm_70.ptx:108) ld.global.u64 %rd54, [%rd4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x77f8 (b+tree-rodinia-3.6.sm_70.ptx:123) @%p15 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7838 (b+tree-rodinia-3.6.sm_70.ptx:132) @%p16 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7870 (b+tree-rodinia-3.6.sm_70.ptx:140) @%p17 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (b+tree-rodinia-3.6.sm_70.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7890 (b+tree-rodinia-3.6.sm_70.ptx:147) @!%p2 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78b0 (b+tree-rodinia-3.6.sm_70.ptx:155) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7898 (b+tree-rodinia-3.6.sm_70.ptx:148) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78a0 (b+tree-rodinia-3.6.sm_70.ptx:151) ld.global.u64 %rd74, [%rd4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x78f0 (b+tree-rodinia-3.6.sm_70.ptx:165) @%p18 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x7930 (b+tree-rodinia-3.6.sm_70.ptx:174) @%p19 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x7968 (b+tree-rodinia-3.6.sm_70.ptx:182) @%p20 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (b+tree-rodinia-3.6.sm_70.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x7988 (b+tree-rodinia-3.6.sm_70.ptx:189) @!%p3 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79a8 (b+tree-rodinia-3.6.sm_70.ptx:197) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7990 (b+tree-rodinia-3.6.sm_70.ptx:190) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7998 (b+tree-rodinia-3.6.sm_70.ptx:193) ld.global.u64 %rd94, [%rd4];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7a08 (b+tree-rodinia-3.6.sm_70.ptx:211) @%p21 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7a10 (b+tree-rodinia-3.6.sm_70.ptx:212) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a30 (b+tree-rodinia-3.6.sm_70.ptx:220) setp.gt.s32%p22, %r94, %r93;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x7a28 (b+tree-rodinia-3.6.sm_70.ptx:217) bra.uni BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x7a38 (b+tree-rodinia-3.6.sm_70.ptx:221) @%p22 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x7a78 (b+tree-rodinia-3.6.sm_70.ptx:230) @%p23 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7ab0 (b+tree-rodinia-3.6.sm_70.ptx:238) @%p24 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (b+tree-rodinia-3.6.sm_70.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7ad0 (b+tree-rodinia-3.6.sm_70.ptx:245) @!%p4 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7af0 (b+tree-rodinia-3.6.sm_70.ptx:253) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x7ad8 (b+tree-rodinia-3.6.sm_70.ptx:246) bra.uni BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (b+tree-rodinia-3.6.sm_70.ptx:249) ld.global.u64 %rd116, [%rd4];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x7b40 (b+tree-rodinia-3.6.sm_70.ptx:263) @%p25 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x7b58 (b+tree-rodinia-3.6.sm_70.ptx:267) @%p26 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x7b90 (b+tree-rodinia-3.6.sm_70.ptx:275) @%p27 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (b+tree-rodinia-3.6.sm_70.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x7ba8 (b+tree-rodinia-3.6.sm_70.ptx:281) @!%p4 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bc8 (b+tree-rodinia-3.6.sm_70.ptx:289) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x7bb0 (b+tree-rodinia-3.6.sm_70.ptx:282) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb8 (b+tree-rodinia-3.6.sm_70.ptx:285) ld.global.u64 %rd128, [%rd4];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x7c10 (b+tree-rodinia-3.6.sm_70.ptx:298) @%p28 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x7c28 (b+tree-rodinia-3.6.sm_70.ptx:302) @%p29 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x7c60 (b+tree-rodinia-3.6.sm_70.ptx:310) @%p30 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (b+tree-rodinia-3.6.sm_70.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7c78 (b+tree-rodinia-3.6.sm_70.ptx:316) @!%p4 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c98 (b+tree-rodinia-3.6.sm_70.ptx:324) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x7c80 (b+tree-rodinia-3.6.sm_70.ptx:317) bra.uni BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c88 (b+tree-rodinia-3.6.sm_70.ptx:320) ld.global.u64 %rd140, [%rd4];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x7ce0 (b+tree-rodinia-3.6.sm_70.ptx:333) @%p31 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x7cf8 (b+tree-rodinia-3.6.sm_70.ptx:337) @%p32 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x7d30 (b+tree-rodinia-3.6.sm_70.ptx:345) @%p33 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d40 (b+tree-rodinia-3.6.sm_70.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x7d48 (b+tree-rodinia-3.6.sm_70.ptx:351) @!%p4 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d68 (b+tree-rodinia-3.6.sm_70.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x7d50 (b+tree-rodinia-3.6.sm_70.ptx:352) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (b+tree-rodinia-3.6.sm_70.ptx:355) ld.global.u64 %rd152, [%rd4];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x7db8 (b+tree-rodinia-3.6.sm_70.ptx:369) @%p34 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (b+tree-rodinia-3.6.sm_70.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x7dc8 (b+tree-rodinia-3.6.sm_70.ptx:373) @%p35 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e28 (b+tree-rodinia-3.6.sm_70.ptx:388) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findK'.
GPGPU-Sim PTX: pushing kernel 'findK' to stream 0, gridDim= (10000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 'findK'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 'findK'
Destroy streams for kernel 2: size 0
kernel_name = findK 
kernel_launch_uid = 2 
gpu_sim_cycle = 69400
gpu_sim_insn = 191236937
gpu_ipc =    2755.5757
gpu_tot_sim_cycle = 140008
gpu_tot_sim_insn = 380891849
gpu_tot_ipc =    2720.5005
gpu_tot_issued_cta = 16000
gpu_occupancy = 77.7425% 
gpu_tot_occupancy = 76.4037% 
max_total_param_size = 0
gpu_stall_dramfull = 8353
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4685
partiton_level_parallism_total  =       9.8431
partiton_level_parallism_util =      10.6192
partiton_level_parallism_util_total  =      11.0113
L2_BW  =     342.9870 GB/Sec
L2_BW_total  =     356.5563 GB/Sec
gpu_total_sim_rate=230146

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53843, Miss = 16682, Miss_rate = 0.310, Pending_hits = 10077, Reservation_fails = 17988
	L1D_cache_core[1]: Access = 52335, Miss = 15786, Miss_rate = 0.302, Pending_hits = 9617, Reservation_fails = 15534
	L1D_cache_core[2]: Access = 53400, Miss = 16791, Miss_rate = 0.314, Pending_hits = 10300, Reservation_fails = 12342
	L1D_cache_core[3]: Access = 53497, Miss = 16605, Miss_rate = 0.310, Pending_hits = 10369, Reservation_fails = 6170
	L1D_cache_core[4]: Access = 54119, Miss = 16472, Miss_rate = 0.304, Pending_hits = 10533, Reservation_fails = 7637
	L1D_cache_core[5]: Access = 54199, Miss = 16403, Miss_rate = 0.303, Pending_hits = 10489, Reservation_fails = 6437
	L1D_cache_core[6]: Access = 54128, Miss = 16736, Miss_rate = 0.309, Pending_hits = 10503, Reservation_fails = 8441
	L1D_cache_core[7]: Access = 53593, Miss = 16305, Miss_rate = 0.304, Pending_hits = 10025, Reservation_fails = 12936
	L1D_cache_core[8]: Access = 53306, Miss = 16190, Miss_rate = 0.304, Pending_hits = 10311, Reservation_fails = 7149
	L1D_cache_core[9]: Access = 51915, Miss = 16421, Miss_rate = 0.316, Pending_hits = 9712, Reservation_fails = 21377
	L1D_cache_core[10]: Access = 53599, Miss = 16257, Miss_rate = 0.303, Pending_hits = 10512, Reservation_fails = 6722
	L1D_cache_core[11]: Access = 51740, Miss = 15891, Miss_rate = 0.307, Pending_hits = 9996, Reservation_fails = 11223
	L1D_cache_core[12]: Access = 53161, Miss = 16303, Miss_rate = 0.307, Pending_hits = 10493, Reservation_fails = 8974
	L1D_cache_core[13]: Access = 53594, Miss = 16771, Miss_rate = 0.313, Pending_hits = 10298, Reservation_fails = 12697
	L1D_cache_core[14]: Access = 54367, Miss = 16899, Miss_rate = 0.311, Pending_hits = 10663, Reservation_fails = 4026
	L1D_cache_core[15]: Access = 53152, Miss = 16010, Miss_rate = 0.301, Pending_hits = 9820, Reservation_fails = 17493
	L1D_cache_core[16]: Access = 53619, Miss = 16102, Miss_rate = 0.300, Pending_hits = 10032, Reservation_fails = 16226
	L1D_cache_core[17]: Access = 53396, Miss = 16361, Miss_rate = 0.306, Pending_hits = 10051, Reservation_fails = 15410
	L1D_cache_core[18]: Access = 53880, Miss = 16602, Miss_rate = 0.308, Pending_hits = 10547, Reservation_fails = 10691
	L1D_cache_core[19]: Access = 53620, Miss = 16656, Miss_rate = 0.311, Pending_hits = 10383, Reservation_fails = 10022
	L1D_cache_core[20]: Access = 53002, Miss = 16339, Miss_rate = 0.308, Pending_hits = 9981, Reservation_fails = 11662
	L1D_cache_core[21]: Access = 52435, Miss = 15882, Miss_rate = 0.303, Pending_hits = 9821, Reservation_fails = 13886
	L1D_cache_core[22]: Access = 53744, Miss = 16567, Miss_rate = 0.308, Pending_hits = 10563, Reservation_fails = 7936
	L1D_cache_core[23]: Access = 52452, Miss = 16269, Miss_rate = 0.310, Pending_hits = 10039, Reservation_fails = 12414
	L1D_cache_core[24]: Access = 51923, Miss = 16131, Miss_rate = 0.311, Pending_hits = 9961, Reservation_fails = 10558
	L1D_cache_core[25]: Access = 53061, Miss = 16339, Miss_rate = 0.308, Pending_hits = 10099, Reservation_fails = 12050
	L1D_cache_core[26]: Access = 53305, Miss = 16184, Miss_rate = 0.304, Pending_hits = 10363, Reservation_fails = 8088
	L1D_cache_core[27]: Access = 52787, Miss = 16104, Miss_rate = 0.305, Pending_hits = 9819, Reservation_fails = 16617
	L1D_cache_core[28]: Access = 53698, Miss = 16973, Miss_rate = 0.316, Pending_hits = 10482, Reservation_fails = 7169
	L1D_cache_core[29]: Access = 52806, Miss = 16157, Miss_rate = 0.306, Pending_hits = 10184, Reservation_fails = 12485
	L1D_cache_core[30]: Access = 52781, Miss = 16106, Miss_rate = 0.305, Pending_hits = 10279, Reservation_fails = 8939
	L1D_cache_core[31]: Access = 52710, Miss = 15945, Miss_rate = 0.303, Pending_hits = 9813, Reservation_fails = 14701
	L1D_cache_core[32]: Access = 52155, Miss = 15969, Miss_rate = 0.306, Pending_hits = 9833, Reservation_fails = 14927
	L1D_cache_core[33]: Access = 53712, Miss = 16575, Miss_rate = 0.309, Pending_hits = 10297, Reservation_fails = 10748
	L1D_cache_core[34]: Access = 53342, Miss = 16112, Miss_rate = 0.302, Pending_hits = 10190, Reservation_fails = 9212
	L1D_cache_core[35]: Access = 51549, Miss = 15821, Miss_rate = 0.307, Pending_hits = 9366, Reservation_fails = 18384
	L1D_cache_core[36]: Access = 53645, Miss = 16562, Miss_rate = 0.309, Pending_hits = 10217, Reservation_fails = 11361
	L1D_cache_core[37]: Access = 53464, Miss = 16574, Miss_rate = 0.310, Pending_hits = 9823, Reservation_fails = 18243
	L1D_cache_core[38]: Access = 52592, Miss = 15790, Miss_rate = 0.300, Pending_hits = 10153, Reservation_fails = 11403
	L1D_cache_core[39]: Access = 53600, Miss = 16668, Miss_rate = 0.311, Pending_hits = 10319, Reservation_fails = 10173
	L1D_cache_core[40]: Access = 52664, Miss = 16147, Miss_rate = 0.307, Pending_hits = 10016, Reservation_fails = 13269
	L1D_cache_core[41]: Access = 52603, Miss = 15871, Miss_rate = 0.302, Pending_hits = 9733, Reservation_fails = 18198
	L1D_cache_core[42]: Access = 52742, Miss = 16080, Miss_rate = 0.305, Pending_hits = 10185, Reservation_fails = 12638
	L1D_cache_core[43]: Access = 54240, Miss = 16825, Miss_rate = 0.310, Pending_hits = 10689, Reservation_fails = 7168
	L1D_cache_core[44]: Access = 53752, Miss = 16400, Miss_rate = 0.305, Pending_hits = 10022, Reservation_fails = 14941
	L1D_cache_core[45]: Access = 52593, Miss = 16684, Miss_rate = 0.317, Pending_hits = 10272, Reservation_fails = 8368
	L1D_cache_core[46]: Access = 53775, Miss = 16786, Miss_rate = 0.312, Pending_hits = 10289, Reservation_fails = 9816
	L1D_cache_core[47]: Access = 53161, Miss = 16008, Miss_rate = 0.301, Pending_hits = 10389, Reservation_fails = 14698
	L1D_cache_core[48]: Access = 53672, Miss = 16343, Miss_rate = 0.304, Pending_hits = 10413, Reservation_fails = 8028
	L1D_cache_core[49]: Access = 52833, Miss = 16357, Miss_rate = 0.310, Pending_hits = 10301, Reservation_fails = 9412
	L1D_cache_core[50]: Access = 51120, Miss = 15614, Miss_rate = 0.305, Pending_hits = 9265, Reservation_fails = 20908
	L1D_cache_core[51]: Access = 52407, Miss = 15813, Miss_rate = 0.302, Pending_hits = 9857, Reservation_fails = 16476
	L1D_cache_core[52]: Access = 52070, Miss = 16019, Miss_rate = 0.308, Pending_hits = 9834, Reservation_fails = 15458
	L1D_cache_core[53]: Access = 52669, Miss = 15839, Miss_rate = 0.301, Pending_hits = 9814, Reservation_fails = 15166
	L1D_cache_core[54]: Access = 52758, Miss = 16306, Miss_rate = 0.309, Pending_hits = 9947, Reservation_fails = 14960
	L1D_cache_core[55]: Access = 53664, Miss = 16391, Miss_rate = 0.305, Pending_hits = 10278, Reservation_fails = 11481
	L1D_cache_core[56]: Access = 54113, Miss = 16323, Miss_rate = 0.302, Pending_hits = 10165, Reservation_fails = 12336
	L1D_cache_core[57]: Access = 52344, Miss = 16208, Miss_rate = 0.310, Pending_hits = 10034, Reservation_fails = 15132
	L1D_cache_core[58]: Access = 53599, Miss = 16320, Miss_rate = 0.304, Pending_hits = 10398, Reservation_fails = 6090
	L1D_cache_core[59]: Access = 52873, Miss = 16223, Miss_rate = 0.307, Pending_hits = 10297, Reservation_fails = 9355
	L1D_cache_core[60]: Access = 52312, Miss = 16133, Miss_rate = 0.308, Pending_hits = 9886, Reservation_fails = 12971
	L1D_cache_core[61]: Access = 53599, Miss = 16253, Miss_rate = 0.303, Pending_hits = 10367, Reservation_fails = 9743
	L1D_cache_core[62]: Access = 54703, Miss = 16281, Miss_rate = 0.298, Pending_hits = 10465, Reservation_fails = 10343
	L1D_cache_core[63]: Access = 53462, Miss = 16530, Miss_rate = 0.309, Pending_hits = 10334, Reservation_fails = 10682
	L1D_cache_core[64]: Access = 51738, Miss = 15851, Miss_rate = 0.306, Pending_hits = 9830, Reservation_fails = 14759
	L1D_cache_core[65]: Access = 53132, Miss = 16213, Miss_rate = 0.305, Pending_hits = 10259, Reservation_fails = 10145
	L1D_cache_core[66]: Access = 54091, Miss = 16459, Miss_rate = 0.304, Pending_hits = 10477, Reservation_fails = 7908
	L1D_cache_core[67]: Access = 53925, Miss = 16484, Miss_rate = 0.306, Pending_hits = 10593, Reservation_fails = 8677
	L1D_cache_core[68]: Access = 51083, Miss = 16011, Miss_rate = 0.313, Pending_hits = 9333, Reservation_fails = 20699
	L1D_cache_core[69]: Access = 52226, Miss = 16014, Miss_rate = 0.307, Pending_hits = 9628, Reservation_fails = 17014
	L1D_cache_core[70]: Access = 52681, Miss = 16637, Miss_rate = 0.316, Pending_hits = 10010, Reservation_fails = 14232
	L1D_cache_core[71]: Access = 54130, Miss = 16697, Miss_rate = 0.308, Pending_hits = 10553, Reservation_fails = 6329
	L1D_cache_core[72]: Access = 53680, Miss = 16497, Miss_rate = 0.307, Pending_hits = 10383, Reservation_fails = 9205
	L1D_cache_core[73]: Access = 53749, Miss = 16537, Miss_rate = 0.308, Pending_hits = 10416, Reservation_fails = 9054
	L1D_cache_core[74]: Access = 52338, Miss = 16012, Miss_rate = 0.306, Pending_hits = 9840, Reservation_fails = 15453
	L1D_cache_core[75]: Access = 52788, Miss = 16306, Miss_rate = 0.309, Pending_hits = 10071, Reservation_fails = 11853
	L1D_cache_core[76]: Access = 52695, Miss = 15877, Miss_rate = 0.301, Pending_hits = 9851, Reservation_fails = 17337
	L1D_cache_core[77]: Access = 51734, Miss = 15981, Miss_rate = 0.309, Pending_hits = 9752, Reservation_fails = 18310
	L1D_cache_core[78]: Access = 54465, Miss = 16872, Miss_rate = 0.310, Pending_hits = 10654, Reservation_fails = 7425
	L1D_cache_core[79]: Access = 54432, Miss = 16660, Miss_rate = 0.306, Pending_hits = 10416, Reservation_fails = 8437
	L1D_total_cache_accesses = 4249841
	L1D_total_cache_misses = 1304172
	L1D_total_cache_miss_rate = 0.3069
	L1D_total_cache_pending_hits = 811649
	L1D_total_cache_reservation_fails = 964925
	L1D_cache_data_port_util = 0.208
	L1D_cache_fill_port_util = 0.124
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2060810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 810912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 466763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 964925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 801356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 810919
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 73210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4950760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 192680
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 772245
ctas_completed 16000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3470, 3104, 2829, 2787, 2553, 2553, 2553, 2553, 3366, 2889, 2681, 2682, 2430, 2430, 2430, 2430, 3448, 3139, 2831, 2789, 2553, 2553, 2553, 2553, 3399, 3034, 2678, 2680, 2478, 2478, 2478, 2478, 3435, 3164, 2847, 2766, 2564, 2553, 2553, 2553, 3528, 3067, 2800, 2703, 2560, 2553, 2553, 2553, 3527, 3054, 2793, 2756, 2553, 2553, 2553, 2553, 1676, 1578, 1278, 1292, 1200, 1200, 1200, 1200, 
gpgpu_n_tot_thrd_icount = 417527296
gpgpu_n_tot_w_icount = 13047728
gpgpu_n_stall_shd_mem = 894668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1268112
gpgpu_n_mem_write_global = 110000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 52939277
gpgpu_n_store_insn = 110000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37376000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 366407
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528261
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5675173	W0_Idle:724102	W0_Scoreboard:21607077	W1:572937	W2:8880	W3:9962	W4:9544	W5:9455	W6:9019	W7:10046	W8:9123	W9:9458	W10:9480	W11:8816	W12:9007	W13:9222	W14:8986	W15:9651	W16:9347	W17:9190	W18:9441	W19:9466	W20:9309	W21:9636	W22:9278	W23:9458	W24:9098	W25:9270	W26:9061	W27:9110	W28:9110	W29:10224	W30:7152	W31:7063	W32:12198929
single_issue_nums: WS0:3535028	WS1:3293682	WS2:3127434	WS3:3091584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10144896 {8:1268112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4400000 {40:110000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50724480 {40:1268112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 880000 {8:110000,}
maxmflatency = 1836 
max_icnt2mem_latency = 1672 
maxmrqlatency = 412 
max_icnt2sh_latency = 203 
averagemflatency = 259 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 6 
mrq_lat_table:71535 	26201 	9195 	11944 	67586 	189320 	24240 	3108 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	905741 	456121 	12806 	3444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	714821 	581247 	52974 	19279 	4902 	3043 	1846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	877687 	243571 	126687 	78691 	34764 	14149 	2563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	90 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        52         9        16        16        16        16        24        16        16        30        24        16        16        16        24 
dram[1]:        49        48         9        21        16        16        16        18        16        16        31        29        16        16        16        16 
dram[2]:        58        53        16        16        16        16        14        16        16        16        49        34        16        17        16        22 
dram[3]:        55        55        16        19        16        16        18        16        16        16        52        44        17        16        16        16 
dram[4]:        28        29        16        24        16        15        17        16        16        22        44        41        16        16        16        16 
dram[5]:        27        28        16        16        16        15        21        16        16        16        42        34        24        16        19        15 
dram[6]:        42        33        11        17        16        28        24        16        16        16        36        40        21        12        16        24 
dram[7]:        39        44        16        16        16        28        24        16        11        24        35        35        24        16        24        16 
dram[8]:        54        54        16        16        16        24        16        15        18        16        33        25        10        16        16        23 
dram[9]:        49        48        16        21        16        16        17        16        16        16        32        29        16        23        16        16 
dram[10]:        60        55        16        16        13        16        16        16        17        16        49        40        16        24        16        24 
dram[11]:        58        54        16        20        18        16        16        16        16        16        54        42        16        17        16        16 
dram[12]:        23        29        16        16        31        16        16        16        24        23        40        44        16        15        10        24 
dram[13]:        25        25        16        18        16        16        16        19        16        24        44        36        16        10         9        17 
dram[14]:        44        43        16        23        16        14        19        16        16        16        41        38        16        16        16        14 
dram[15]:        34        46        16        23        16        16        17        21        17        21        35        32        16        16        16        16 
dram[16]:        52        43        15        16        22        16        16        23        16        24        35        26        17        22        16        16 
dram[17]:        48        40        16        14        16        16        12        24        16        16        33        30        21        16        17        16 
dram[18]:        55        47        16        16        16        16        12        17        13        16        49        37        16        21        16        16 
dram[19]:        53        44        17        17        19        17        12        16        16        16        52        43        16        21        16        16 
dram[20]:        22        30        16        16        24        16        16        16        16        16        43        37        24        18        17        16 
dram[21]:        25        28        16        16        24        16        16        16        17        16        41        35        22        16        24        16 
dram[22]:        39        32        16        16        16        16        16        15        16        16        38        37        16        16        16        16 
dram[23]:        44        44        16        17        24        24        16        12        16         9        36        31        11        11        16        16 
dram[24]:        52        52        16        17        16        16        17        23        16        16        36        27        17        16        17        16 
dram[25]:        48        48        17        16        16        16        13        16        16        16        33        30        16        24        24        16 
dram[26]:        55        50        16        16        16        16        16        16        28        16        47        37        16        24        16        24 
dram[27]:        55        52        16        16        16        16        16        16        26        16        53        43        16        24        14        24 
dram[28]:        25        24        16        16        17        23        16        24        18        16        38        36        16        25        16        16 
dram[29]:        27        29        16        13        17        24        21        16        19        15        44        31        15        16        17        16 
dram[30]:        38        41        16        20        16        18        24        24        16        16        30        34        16        16        20        16 
dram[31]:        41        37        24        16        16        17        21        24        16        16        37        33        16        16        16        16 
maximum service time to same row:
dram[0]:      8413      8415     10131     10316     10549     10790     10675     10318     10103     10268     10219     10322     10022     10379     10577     10287 
dram[1]:      8419      8404     10126     10298     10601     10788     10399     10324     10182     10290     10215     10326     10026     10372     10711     10320 
dram[2]:      8396      8393     10141     10303     10400     10778     10402     10723     10182     10272     10228     10327     10002     10370     10936     10476 
dram[3]:      8400      8396     10251     10314     10390     10708     10404     10328     10195     10263     10224     10485     10014     10360     11462     10452 
dram[4]:      8413      8628     10347     10319     10304     10505     10263     10517     10203     10412     10528     10215     10808     10359     10406     10708 
dram[5]:      8590      8625     10436     10364     10298     10484     10267     10599     10207     10284     10708     10199     10511     10576     10749     10492 
dram[6]:      6701      8469     10143     10492     10334     10652     10888     10544     10748     10411     10556     10464     10733     10501     10683     10786 
dram[7]:      8513      8428     10146     10464     10407     10531     11438     10528     10576     10442     10520     10501     10713     10564     10703     11290 
dram[8]:      6153      8408     10434     10544     10291     10882     10563     10454     10705     10340     10516     10218     10378     10231     10211     10797 
dram[9]:      6646      8427     10195     10524     10432     10854     10609     10488     10716     10175     10597     10485     10378     10243     10224     10789 
dram[10]:      6152      8416     10186     10379     10295     10593     10416     10657     10504     10330     10331     10204     10240     11008     10230     10762 
dram[11]:      6152      8403     10186     10367     10287     10588     10396     10451     11063     10335     10315     10223     10236     10527     10215     10810 
dram[12]:      8408      8483     10372     10343     10628     10620     10410     10431     10102     10813     10460     10701     10223     10888     10508     10133 
dram[13]:      8594      8480     10366     10355     10620     10613     10416     10435     10086     10784     10488     10540     10231     10250     10227     10117 
dram[14]:      7156      8437     10384     10459     10617     10671     10423     10339     10091     10603     10446     10561     10252     10243     10536     10142 
dram[15]:      8558      8441     10450     10347     10641     10866     10544     10331     10107     10343     10451     10563     10723     10227     10415     10137 
dram[16]:      8448      8433     10978     10279     10653     10633     10617     10350     10388     10556     10853     10436     10576     10368     10247     10396 
dram[17]:      8432      8444     10633     10283     10894     10543     10568     10363     10347     10556     10841     10352     10585     10231     10263     10371 
dram[18]:      8463      8436     10557     10311     10629     10523     10504     10505     10343     10563     10493     10342     10572     10231     10122     10380 
dram[19]:      8450      8437     10553     10391     10649     10511     10504     10354     10336     10555     10600     10335     10581     10220     10247     10338 
dram[20]:      8681      8510     10207     10652     10267     10504     11788     10223     10165     10191     10291     10318     10102     10218     10854     10339 
dram[21]:      8669      8505     10214     10406     10268     10524     11218     10232     10191     10207     10304     10322     10090     10238     11435     10331 
dram[22]:      8488      8404     10555     10302     10287     10525     11083     10219     10177     10334     10288     10323     10211     10368     10271     10331 
dram[23]:      8475      8417     10495     10298     10271     10524     10669     10219     10163     10368     10286     10532     10119     10463     10334     10338 
dram[24]:      8420      8457     10644     10158     10327     10541     10540     10893     10243     10355     10391     10387     10342     10263     10587     10810 
dram[25]:      8424      8453     10628     10162     10300     10544     10260     11033     10248     10366     10410     10572     10367     10355     10533     11242 
dram[26]:      8400      8467     10597     10195     10133     10327     10247     10239     10258     10376     10312     10354     10364     10583     10091     10808 
dram[27]:      8404      9731     10601     10480     10319     10331     10251     10806     10263     10388     10395     10379     10454     10364     10089     10812 
dram[28]:      8498      8522     10572     10583     10138     10419     10488     10495     10287     10946     10480     10314     10778     10275     10075     10358 
dram[29]:      8501      8513     10529     10517     10129     10420     10483     10487     10292     10964     10491     10316     10575     10268     10079     10307 
dram[30]:      8436      8545     10595     10183     10153     10431     10568     10580     10307     10541     10219     10323     10414     10251     10537     10308 
dram[31]:      8537      8437     10568     10170     10142     11226     10513     10611     10303     10541     10470     10308     11382     10252     10102     10294 
average row accesses per activate:
dram[0]:  4.733766  5.265734  4.490446  4.804734  4.519481  4.693333  4.484277  4.726708  4.696429  4.666667  4.865922  5.099415  5.222973  5.447553  5.047297  5.000000 
dram[1]:  5.064286  5.350649  4.602410  4.866279  4.671052  4.924051  4.477124  4.588235  4.247312  4.866279  5.247059  5.229412  5.157534  4.948052  4.585987  4.874214 
dram[2]:  5.348993  5.348684  5.239130  4.724719  4.552326  4.609756  4.377483  4.813334  4.706215  5.439189  5.404762  5.672956  4.693252  5.400000  5.200000  5.011905 
dram[3]:  5.189873  5.474359  4.825807  4.614943  4.573171  4.363636  4.697369  4.638037  4.508287  4.713450  4.967915  5.104972  4.961290  4.903955  5.069182  4.981132 
dram[4]:  5.254546  5.036145  5.182927  5.236559  5.133721  5.050279  5.289474  4.882353  5.052631  5.470588  4.902597  5.032258  4.542484  4.459302  4.646667  4.385057 
dram[5]:  4.918750  4.662577  4.646409  5.052356  5.080460  5.139394  5.200000  5.142012  4.461988  5.486842  4.825000  4.823529  4.971631  4.882716  4.475000  4.779141 
dram[6]:  5.143791  4.888889  4.677778  4.968254  5.182353  5.506494  5.326797  5.131737  4.601191  5.182390  4.910256  5.000000  4.641510  4.103030  4.618055  4.887417 
dram[7]:  4.893750  4.945122  4.937143  5.188482  4.741935  5.844720  5.541096  5.465409  4.927152  5.018182  4.848485  5.105263  4.643836  4.493671  4.261147  4.691358 
dram[8]:  4.675159  5.019608  4.851613  4.767857  4.630303  4.477124  4.554839  4.762821  4.731034  4.497076  4.842697  4.900000  4.769231  4.987500  5.218310  5.238709 
dram[9]:  5.510067  5.305732  4.785276  4.505952  4.609468  4.834437  4.690322  4.886667  4.981132  4.993789  4.903030  5.287582  4.901316  4.717792  5.070064  4.921687 
dram[10]:  5.093750  5.405063  4.520958  4.396552  4.587500  4.914474  4.718310  4.923611  4.358381  4.732143  5.407186  4.874251  5.250000  5.146341  5.468966  5.163636 
dram[11]:  5.116564  5.658228  4.245714  4.372671  4.974026  4.411043  4.500000  4.514793  4.750000  4.790960  5.359756  5.210526  5.254777  5.054545  5.243243  5.295181 
dram[12]:  5.139241  5.043210  4.853801  5.163842  5.401197  5.074074  5.489362  4.913580  5.281046  5.101191  4.566845  5.392857  4.898089  4.780000  4.565790  4.790541 
dram[13]:  4.803571  4.652695  4.683333  4.835106  4.954286  4.819277  5.349315  5.043478  4.767295  4.747253  5.006061  4.993333  5.210885  4.258427  4.402516  4.771242 
dram[14]:  4.819767  4.751553  4.800000  5.175824  5.279221  4.634146  5.019481  5.461039  4.743902  5.282051  4.790123  5.551471  4.877862  4.700680  4.528662  4.473333 
dram[15]:  4.418079  4.955128  4.836158  5.817647  4.827778  5.245283  5.324503  4.872727  5.171052  4.975155  4.962963  4.968554  4.542484  4.850649  4.825503  4.671233 
dram[16]:  4.861842  4.918919  4.452381  4.645963  4.859155  4.157233  4.448979  5.149660  4.440790  4.806250  5.263889  5.010753  5.253425  5.049296  5.413580  5.208054 
dram[17]:  5.166667  5.125874  4.562091  4.731707  4.540373  4.764286  4.225806  5.077922  4.466258  4.962500  4.703030  5.022599  4.812500  5.271429  5.367089  4.974684 
dram[18]:  5.214724  5.592857  4.689873  4.396552  4.451807  4.745098  4.369697  5.112583  4.307229  4.549707  4.957317  5.540698  5.047619  5.099379  5.429487  4.827381 
dram[19]:  5.418301  5.258065  4.648809  4.879195  4.840765  4.496599  4.506250  4.701755  4.681250  4.545977  4.951515  5.494186  4.803571  5.418919  4.677778  4.913043 
dram[20]:  5.122699  5.124260  5.042169  4.899441  5.126582  5.626582  5.148809  5.385135  4.619048  4.926667  5.054054  4.894118  4.691824  4.626866  4.370787  5.044586 
dram[21]:  4.838509  5.099415  4.751381  5.090909  5.281879  5.133721  5.572327  4.974359  5.043166  5.013986  4.737805  4.959302  5.089744  4.652174  5.220588  4.856250 
dram[22]:  5.078788  5.490066  5.000000  4.800000  4.968944  4.977012  4.964497  5.111111  4.957576  4.876623  5.160000  5.031446  4.689873  4.409722  4.598726  4.954839 
dram[23]:  4.987013  5.142857  5.564935  5.179191  5.104575  5.149171  5.040936  5.043478  4.953020  4.595238  5.265734  4.948052  4.554140  4.486111  4.824676  5.018750 
dram[24]:  5.178082  5.413534  4.497076  4.258242  4.487342  4.664286  4.687500  4.590909  4.876543  4.726191  5.443038  5.046667  5.037500  5.067485  4.904191  5.162338 
dram[25]:  4.863354  5.100719  4.445714  4.515957  4.341464  4.756757  4.363636  4.640288  5.062112  4.736197  5.018293  4.781818  5.309210  4.744186  5.106918  5.322369 
dram[26]:  5.433333  5.445255  4.637500  4.365979  4.583851  4.512346  4.419540  4.253012  5.340136  5.234483  5.215190  5.312102  5.148387  5.331250  5.272727  4.854749 
dram[27]:  5.200000  5.209459  4.941176  4.534483  4.446928  4.193939  4.618750  4.267516  4.890909  4.803797  5.233766  4.971098  5.251656  4.852941  5.043750  5.113924 
dram[28]:  4.814607  4.510417  5.275641  4.879581  5.048387  5.506410  5.217391  5.490323  5.460526  4.875817  5.000000  5.183007  5.000000  4.904109  4.618750  4.951049 
dram[29]:  5.006250  5.093168  4.970588  4.709845  5.235294  5.686275  5.422360  5.285714  4.695122  4.702532  5.121795  4.782609  4.612903  4.621622  4.732026  4.580645 
dram[30]:  4.804878  5.605634  4.729885  4.915730  4.731429  4.596385  5.331210  5.741497  4.865854  4.542169  4.955128  5.181159  4.659420  4.503311  4.503356  4.583333 
dram[31]:  4.709302  5.044872  4.993865  5.257862  5.012121  5.548611  5.355705  5.144509  4.564706  4.921052  4.801169  4.929936  4.263158  4.372093  4.226994  4.446541 
average row locality = 403269/82081 = 4.913062
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       729       753       699       803       691       704       713       761       783       780       865       869       771       777       747       780 
dram[1]:       709       824       758       828       705       777       685       780       782       833       888       885       751       760       720       775 
dram[2]:       797       813       718       831       778       754       661       722       825       803       904       898       763       889       806       842 
dram[3]:       820       854       742       794       745       718       714       756       808       804       922       920       767       867       806       792 
dram[4]:       867       836       842       966       878       900       804       830       762       832       751       774       693       766       697       763 
dram[5]:       787       760       834       957       879       846       832       869       755       830       766       733       699       790       716       779 
dram[6]:       787       792       836       931       876       846       815       857       765       820       761       755       738       675       665       738 
dram[7]:       783       811       859       983       879       940       809       869       736       824       794       771       678       708       669       760 
dram[8]:       734       768       746       795       760       684       706       743       680       765       855       829       742       796       741       812 
dram[9]:       821       833       772       750       775       730       727       733       786       801       802       805       743       767       796       817 
dram[10]:       815       854       751       756       728       747       670       709       748       792       897       808       838       842       793       852 
dram[11]:       834       894       738       696       761       718       648       763       755       846       871       787       823       833       776       879 
dram[12]:       812       817       823       907       898       822       774       796       801       856       847       752       767       715       694       709 
dram[13]:       807       777       836       900       863       799       781       812       750       861       821       746       764       756       700       730 
dram[14]:       829       765       809       935       809       760       773       841       772       821       769       753       637       689       711       671 
dram[15]:       782       773       848       982       864       834       804       804       782       797       797       788       693       745       719       682 
dram[16]:       739       728       742       741       688       658       654       757       671       763       755       927       767       715       877       776 
dram[17]:       744       733       692       766       730       664       655       782       724       789       772       886       768       735       848       786 
dram[18]:       850       783       734       755       736       723       721       772       710       773       809       947       844       817       847       811 
dram[19]:       829       815       774       719       754       656       721       804       743       787       813       941       803       799       842       791 
dram[20]:       835       866       832       869       808       884       865       797       772       733       746       829       744       617       778       792 
dram[21]:       779       872       856       830       784       879       886       776       696       710       773       850       791       639       710       777 
dram[22]:       838       829       845       904       797       862       839       782       814       744       772       797       741       633       722       768 
dram[23]:       768       864       851       890       778       928       862       812       734       764       751       758       715       644       743       803 
dram[24]:       756       720       765       765       708       651       750       707       786       784       855       751       803       824       819       795 
dram[25]:       783       709       774       839       711       702       672       645       812       764       819       783       804       812       812       809 
dram[26]:       815       746       737       838       737       728       769       706       783       751       820       828       794       851       870       869 
dram[27]:       780       771       751       780       793       689       739       670       804       752       800       854       790       823       807       808 
dram[28]:       857       866       819       924       936       854       840       851       827       738       817       788       693       714       739       708 
dram[29]:       801       820       839       899       886       866       873       851       766       735       797       764       715       682       724       710 
dram[30]:       788       796       819       867       826       760       837       844       796       745       770       711       641       680       671       660 
dram[31]:       810       787       809       829       826       797       798       890       771       739       817       772       645       751       689       707 
total dram reads = 401879
bank skew: 983/617 = 1.59
chip skew: 12971/11958 = 1.08
number of total write accesses:
dram[0]:         0         0        24        36        20         0         0         0        24        16        24        12         8         8         0         0 
dram[1]:         0         0        24        36        20         4         0         0        32        16        16        16         8         8         0         0 
dram[2]:         0         0        20        40        20         8         0         0        32         8        16        16         8         8         0         0 
dram[3]:         0         0        24        36        20         8         0         0        32         8        28        16         8         4         0         0 
dram[4]:         0         0        32        32        20        16         0         0        24        20        16        24         8         4         0         0 
dram[5]:         0         0        28        32        20         8         0         0        32        16        24        20         8         4         0         0 
dram[6]:         0         0        24        32        20         8         0         0        32        16        20        20         0         8         0         0 
dram[7]:         0         0        20        32        12         4         0         0        32        16        24        20         0         8         0         0 
dram[8]:         0         0        24        24        16         4         0         0        24        16        28        16         8         8         0         0 
dram[9]:         0         0        32        28        16         0         0         0        24        12        28        16         8         8         0         0 
dram[10]:         0         0        16        36        24         0         0         0        24        12        24        24         8         8         0         0 
dram[11]:         0         0        20        32        20         4         0         0        20         8        32        20         8         4         0         0 
dram[12]:         0         0        28        28        16         0         0         0        28         4        28        12         8         8         0         0 
dram[13]:         0         0        28        36        16         4         0         0        32        12        20        12         8         8         0         0 
dram[14]:         0         0        28        28        16         0         0         0        24        12        28         8         8         8         0         0 
dram[15]:         0         0        32        28        20         0         0         0        16        16        28         8         8         8         0         0 
dram[16]:         0         0        24        28         8        12         0         0        16        24        12        20         0         8         0         0 
dram[17]:         0         0        24        40         4        12         0         0        16        20        16        12         8        12         0         0 
dram[18]:         0         0        28        40        12        12         0         0        20        20        16        24        16        16         0         0 
dram[19]:         0         0        28        32        24        20         0         0        24        16        16        16        16        12         0         0 
dram[20]:         0         0        20        32         8        20         0         0        16        24         8        12         8        12         0         0 
dram[21]:         0         0        16        40        12        16         0         0        20        28        16        12        12        12         0         0 
dram[22]:         0         0        20        32        12        16         0         0        16        28         8        12         0         8         0         0 
dram[23]:         0         0        24        24        12        16         0         0        16        32         8        16         0         8         0         0 
dram[24]:         0         0        16        40         4         8         0         0        16        40        20        24        12         8         0         0 
dram[25]:         0         0        16        40         4         8         0         0        12        32        16        24        12        16         0         0 
dram[26]:         0         0        20        36         4        12         0         0         8        32        16        24        16         8         0         0 
dram[27]:         0         0        20        36        12        12         0         0        12        28        24        24        12         8         0         0 
dram[28]:         0         0        16        32        12        20         0         0        12        32        12        20         8         8         0         0 
dram[29]:         0         0        24        40        16        16         0         0        16        32         8        24         0         8         0         0 
dram[30]:         0         0        16        32         8        12         0         0         8        36        12        16         8         0         0         0 
dram[31]:         0         0        20        28         4         8         0         0        20        36        16         8        12         4         0         0 
total dram writes = 5560
min_bank_accesses = 0!
chip skew: 204/148 = 1.38
average mf latency per bank:
dram[0]:       1875      1713       827       716       815       792       555       596       738       939      1400      1255       665       637       569       551
dram[1]:       1856      1541       776       734       814       725       562       597       733       721      1435      1368       675       643       552       534
dram[2]:       1731      1640       823       735       764       748       579       562       761       963      1748      1381       677       598       551       524
dram[3]:       1692      1546       797       766       792       767       569       544       727       944      1795      1555       680       600       532       535
dram[4]:        874       869       741       736       703       695       653       522       793       809      1805      1719       623       618       580       555
dram[5]:        981       970       764       769       704       757       661       535       770      1400      1744      1673       638       609       593       563
dram[6]:       1094       948       749       758       705       745       579       531       703       700      1447      1549       613       608       555       581
dram[7]:       1008       993       740       725       712       724       620       524       733       725      1209      1323       610       620       596       579
dram[8]:       2758      1737       800       768       764       800       582       582       776       953      1408      1323       649       670       574       576
dram[9]:       2514      1549       784       784       764       786       584       570       742       775      1515      1471       668       693       562       585
dram[10]:       2214      1585       794       758       779       810       603       589       726       956      1687      1552       602       652       561       571
dram[11]:       2377      1467       797       818       773       800       596       567       737       953      1768      1769       614       651       556       550
dram[12]:        838       878       793       789       763       833       564       557       744       767      1514      1725       645       676       575       597
dram[13]:        906       960       774       786       772       817       556       539       773       874      1543      1580       606       648       577       582
dram[14]:       1130      1018       758       770       801       784       605       547       750       712      1280      1510       657       648       576       615
dram[15]:        974      1028       734       724       749       768       604       568       754       734      1178      1276       666       637       564       613
dram[16]:       1842      1623       797       778       810       819       578       575       798       717      1646      1215       696       648       568       529
dram[17]:       1737      1569       807       771       769       789       571       553       762       787      1542      1398       716       647       556       527
dram[18]:       1640      1578       805       791       755       792       566       565       752       786      1816      1401       635       606       537       556
dram[19]:       1656      1373       759       809       808       812       568       510       736       773      1872      1541       655       614       524       541
dram[20]:        823       896       773       758       858       686       517       516       767       798      1746      1497       630       620       517       527
dram[21]:        962       949       782       763       886       707       525       529       800       714      1636      1354       589       619       538       540
dram[22]:        923       888       741       774       832       711       544       494       731       753      1333      1328       669       656       563       514
dram[23]:        972      1001       757       751       838       704       531       523       772       719      1290      1204       688       645       562       520
dram[24]:       1871      1912       735       757       847       806       618       538       729      1529      1552      1477       618       636       582       512
dram[25]:       1703      1868       720       739       789       772       591       550       731       748      1540      1480       610       617       574       515
dram[26]:       1695      1739       776       711       768       721       567       570       767      1370      1856      1524       650       614       568       513
dram[27]:       1731      1665       766       733       710       713       574       555       744      1453      1921      1629       663       627       575       507
dram[28]:        842       871       754       754       659       724       557       529       711       940      1483      1476       678       650       546       545
dram[29]:        929       930       742       745       693       721       581       542       759       747      1563      1480       666       673       551       563
dram[30]:        954       992       753       760       733       770       598       542       738       763      1288      1436       648       672       586       583
dram[31]:        926      1004       742       802       731       753       607       518       749       759      1195      1227       665       623       583       560
maximum mf latency per bank:
dram[0]:        611       584       552       517       573       675       568       576       545       719       674      1259       559       556       554       699
dram[1]:        633       613       576       683       636       713       580       546       604       682       657      1210       577       467       495       599
dram[2]:        549       699       682       543       526       825       619       594       618       653       622      1012       650       499       514       669
dram[3]:        610       664       587       529       637       793       657       643       559       624       679      1397       595       593       473       669
dram[4]:        571       495       699       726       635       702       825       767       631      1181       627      1410       709       701       739       827
dram[5]:        740       878       830       728       603       850       830       656       669      1281       718      1432       826       739       671       672
dram[6]:       1384       509       619       852       653       689       724       673       672       566       732      1314       508       666       669       725
dram[7]:        554       592       693       769       812       779       688       615       647       688       671      1380       572       744       754       631
dram[8]:       1757       603       518       631       826       632       667       571       549       578       585       651       688       646       496       627
dram[9]:       1739       575       643       825       652       732       593       571       764       715       561       614       725       834       652       767
dram[10]:       1487       619       495       661       682       641       692       580       542       596       708       677       697       805       466       552
dram[11]:       1836       556       512       625       634       588       578       617       504       623       652       645       674       718       463       530
dram[12]:        777       650       607       669       764       796       673       743       676       855       701       760       697       711       563       667
dram[13]:        531       594       614       699       716       799       645       500       759       670       662       592       694       673       642       668
dram[14]:        563       576       635       717       662       731       621       546       618       467       548       717       617       641       651       719
dram[15]:        683       554       529       578       693       659       638       628       553       615       722       580       685       756       515       569
dram[16]:        732       643       737       592       539       608       577       629       679       573       751       564       739       643       726       800
dram[17]:        599       735       704       560       566       577       594       620       702       560       750       604       728       676       746       655
dram[18]:        733       626       738       660       661       645       595       626       579       599       681      1020       843       678       578       583
dram[19]:        733       591       580       634      1259       627       690       665       532       850       621       649       801       753       660       684
dram[20]:        579       702       706       517      1256       652       661       517       616       536       774       616       527       581       756       500
dram[21]:        665       668       703       591      1231       629       655       519       594       507       630       674       558       554       776       585
dram[22]:        522       679       926       595      1205       675       600       521       688       481       899       855       680       593       941       615
dram[23]:        623       677       910       593      1125       531       667       489       694       506       781       584       507       553       827       589
dram[24]:        582       692       710       562      1141       580       695       767       642      1422       793       590       564       609       639       582
dram[25]:        533       656       712       544      1119       638       618       518       705       655       728       676       589       590       631       667
dram[26]:        547       545       637       629       640       622       627       576       694      1260       698       627       587       601       757       542
dram[27]:        547       644       674       673       615       704       838       611       625      1266       743       606       752       606       698       655
dram[28]:        733       749       608       713       689       673       703       710       521       687       690       556       599       728       551       576
dram[29]:        708       645       700       686       707       658       739       702       593       769       692       624       613       686       643       526
dram[30]:        568       732       855       748       725       672       638       712       742       758       567       537       659       776       695       709
dram[31]:        542       554       603       592       589       679       552       678       595       580       548       566       574       539       623       576
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88751 n_act=2528 n_pre=2512 n_ref_event=0 n_req=12268 n_rd=12225 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.1179
n_activity=59202 dram_eff=0.2094
bk0: 729a 100480i bk1: 753a 100659i bk2: 699a 100176i bk3: 803a 99896i bk4: 691a 100421i bk5: 704a 100429i bk6: 713a 100353i bk7: 761a 100188i bk8: 783a 99899i bk9: 780a 99875i bk10: 865a 99396i bk11: 869a 99877i bk12: 771a 100501i bk13: 777a 100569i bk14: 747a 100563i bk15: 780a 100265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793935
Row_Buffer_Locality_read = 0.795828
Row_Buffer_Locality_write = 0.255814
Bank_Level_Parallism = 1.915942
Bank_Level_Parallism_Col = 1.536952
Bank_Level_Parallism_Ready = 1.169154
write_to_read_ratio_blp_rw_average = 0.024515
GrpLevelPara = 1.373483 

BW Util details:
bwutil = 0.117922 
total_CMD = 105129 
util_bw = 12397 
Wasted_Col = 23349 
Wasted_Row = 11638 
Idle = 57745 

BW Util Bottlenecks: 
RCDc_limit = 23276 
RCDWRc_limit = 237 
WTRc_limit = 292 
RTWc_limit = 639 
CCDLc_limit = 7762 
rwq = 0 
CCDLc_limit_alone = 7692 
WTRc_limit_alone = 269 
RTWc_limit_alone = 592 

Commands details: 
total_CMD = 105129 
n_nop = 88751 
Read = 12225 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2528 
n_pre = 2512 
n_ref = 0 
n_req = 12268 
total_req = 12397 

Dual Bus Interface Util: 
issued_total_row = 5040 
issued_total_col = 12397 
Row_Bus_Util =  0.047941 
CoL_Bus_Util = 0.117922 
Either_Row_CoL_Bus_Util = 0.155790 
Issued_on_Two_Bus_Simul_Util = 0.010073 
issued_two_Eff = 0.064660 
queue_avg = 2.394477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.39448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88458 n_act=2579 n_pre=2563 n_ref_event=0 n_req=12505 n_rd=12460 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.1202
n_activity=59545 dram_eff=0.2123
bk0: 709a 100890i bk1: 824a 100303i bk2: 758a 99928i bk3: 828a 99694i bk4: 705a 100387i bk5: 777a 100185i bk6: 685a 100449i bk7: 780a 99938i bk8: 782a 99389i bk9: 833a 99864i bk10: 888a 99650i bk11: 885a 99626i bk12: 751a 100547i bk13: 760a 100318i bk14: 720a 100361i bk15: 775a 100306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793763
Row_Buffer_Locality_read = 0.796388
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 1.933167
Bank_Level_Parallism_Col = 1.553834
Bank_Level_Parallism_Ready = 1.188687
write_to_read_ratio_blp_rw_average = 0.027687
GrpLevelPara = 1.378358 

BW Util details:
bwutil = 0.120233 
total_CMD = 105129 
util_bw = 12640 
Wasted_Col = 23734 
Wasted_Row = 11596 
Idle = 57159 

BW Util Bottlenecks: 
RCDc_limit = 23499 
RCDWRc_limit = 311 
WTRc_limit = 250 
RTWc_limit = 796 
CCDLc_limit = 8002 
rwq = 0 
CCDLc_limit_alone = 7918 
WTRc_limit_alone = 225 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 105129 
n_nop = 88458 
Read = 12460 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2579 
n_pre = 2563 
n_ref = 0 
n_req = 12505 
total_req = 12640 

Dual Bus Interface Util: 
issued_total_row = 5142 
issued_total_col = 12640 
Row_Bus_Util =  0.048911 
CoL_Bus_Util = 0.120233 
Either_Row_CoL_Bus_Util = 0.158577 
Issued_on_Two_Bus_Simul_Util = 0.010568 
issued_two_Eff = 0.066643 
queue_avg = 2.425344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.42534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88233 n_act=2557 n_pre=2541 n_ref_event=0 n_req=12848 n_rd=12804 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.1235
n_activity=59471 dram_eff=0.2183
bk0: 797a 100630i bk1: 813a 100282i bk2: 718a 100682i bk3: 831a 99436i bk4: 778a 99777i bk5: 754a 99921i bk6: 661a 100473i bk7: 722a 100484i bk8: 825a 99517i bk9: 803a 100311i bk10: 904a 99532i bk11: 898a 99991i bk12: 763a 100056i bk13: 889a 99903i bk14: 806a 100332i bk15: 842a 99983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800981
Row_Buffer_Locality_read = 0.802562
Row_Buffer_Locality_write = 0.340909
Bank_Level_Parallism = 1.965314
Bank_Level_Parallism_Col = 1.572488
Bank_Level_Parallism_Ready = 1.191988
write_to_read_ratio_blp_rw_average = 0.025221
GrpLevelPara = 1.389118 

BW Util details:
bwutil = 0.123467 
total_CMD = 105129 
util_bw = 12980 
Wasted_Col = 23467 
Wasted_Row = 11180 
Idle = 57502 

BW Util Bottlenecks: 
RCDc_limit = 23132 
RCDWRc_limit = 227 
WTRc_limit = 266 
RTWc_limit = 753 
CCDLc_limit = 8347 
rwq = 0 
CCDLc_limit_alone = 8257 
WTRc_limit_alone = 227 
RTWc_limit_alone = 702 

Commands details: 
total_CMD = 105129 
n_nop = 88233 
Read = 12804 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2557 
n_pre = 2541 
n_ref = 0 
n_req = 12848 
total_req = 12980 

Dual Bus Interface Util: 
issued_total_row = 5098 
issued_total_col = 12980 
Row_Bus_Util =  0.048493 
CoL_Bus_Util = 0.123467 
Either_Row_CoL_Bus_Util = 0.160717 
Issued_on_Two_Bus_Simul_Util = 0.011243 
issued_two_Eff = 0.069957 
queue_avg = 2.497598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.4976
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88003 n_act=2657 n_pre=2641 n_ref_event=0 n_req=12875 n_rd=12829 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.1238
n_activity=59596 dram_eff=0.2184
bk0: 820a 100268i bk1: 854a 100194i bk2: 742a 100195i bk3: 794a 99602i bk4: 745a 99922i bk5: 718a 99985i bk6: 714a 100316i bk7: 756a 100145i bk8: 808a 99536i bk9: 804a 99701i bk10: 922a 99003i bk11: 920a 99322i bk12: 767a 100260i bk13: 867a 99501i bk14: 806a 100116i bk15: 792a 100273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793631
Row_Buffer_Locality_read = 0.796087
Row_Buffer_Locality_write = 0.108696
Bank_Level_Parallism = 1.994055
Bank_Level_Parallism_Col = 1.582701
Bank_Level_Parallism_Ready = 1.209329
write_to_read_ratio_blp_rw_average = 0.025899
GrpLevelPara = 1.401116 

BW Util details:
bwutil = 0.123781 
total_CMD = 105129 
util_bw = 13013 
Wasted_Col = 23944 
Wasted_Row = 11487 
Idle = 56685 

BW Util Bottlenecks: 
RCDc_limit = 23895 
RCDWRc_limit = 290 
WTRc_limit = 295 
RTWc_limit = 747 
CCDLc_limit = 8385 
rwq = 0 
CCDLc_limit_alone = 8318 
WTRc_limit_alone = 283 
RTWc_limit_alone = 692 

Commands details: 
total_CMD = 105129 
n_nop = 88003 
Read = 12829 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2657 
n_pre = 2641 
n_ref = 0 
n_req = 12875 
total_req = 13013 

Dual Bus Interface Util: 
issued_total_row = 5298 
issued_total_col = 13013 
Row_Bus_Util =  0.050395 
CoL_Bus_Util = 0.123781 
Either_Row_CoL_Bus_Util = 0.162905 
Issued_on_Two_Bus_Simul_Util = 0.011272 
issued_two_Eff = 0.069193 
queue_avg = 2.667323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.66732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=87926 n_act=2617 n_pre=2601 n_ref_event=0 n_req=13010 n_rd=12961 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.1252
n_activity=60414 dram_eff=0.2178
bk0: 867a 99838i bk1: 836a 99832i bk2: 842a 99884i bk3: 966a 98990i bk4: 878a 99457i bk5: 900a 99408i bk6: 804a 100238i bk7: 830a 99782i bk8: 762a 100241i bk9: 832a 100079i bk10: 751a 100311i bk11: 774a 100049i bk12: 693a 100328i bk13: 766a 99760i bk14: 697a 100418i bk15: 763a 99847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798847
Row_Buffer_Locality_read = 0.801404
Row_Buffer_Locality_write = 0.122449
Bank_Level_Parallism = 1.983901
Bank_Level_Parallism_Col = 1.588829
Bank_Level_Parallism_Ready = 1.227331
write_to_read_ratio_blp_rw_average = 0.029475
GrpLevelPara = 1.387678 

BW Util details:
bwutil = 0.125151 
total_CMD = 105129 
util_bw = 13157 
Wasted_Col = 23939 
Wasted_Row = 11602 
Idle = 56431 

BW Util Bottlenecks: 
RCDc_limit = 23548 
RCDWRc_limit = 314 
WTRc_limit = 351 
RTWc_limit = 820 
CCDLc_limit = 8355 
rwq = 0 
CCDLc_limit_alone = 8239 
WTRc_limit_alone = 313 
RTWc_limit_alone = 742 

Commands details: 
total_CMD = 105129 
n_nop = 87926 
Read = 12961 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 2617 
n_pre = 2601 
n_ref = 0 
n_req = 13010 
total_req = 13157 

Dual Bus Interface Util: 
issued_total_row = 5218 
issued_total_col = 13157 
Row_Bus_Util =  0.049634 
CoL_Bus_Util = 0.125151 
Either_Row_CoL_Bus_Util = 0.163637 
Issued_on_Two_Bus_Simul_Util = 0.011148 
issued_two_Eff = 0.068128 
queue_avg = 2.756185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88005 n_act=2625 n_pre=2609 n_ref_event=0 n_req=12880 n_rd=12832 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.1239
n_activity=61192 dram_eff=0.2128
bk0: 787a 100241i bk1: 760a 100138i bk2: 834a 99468i bk3: 957a 98772i bk4: 879a 99654i bk5: 846a 99833i bk6: 832a 99877i bk7: 869a 99735i bk8: 755a 99631i bk9: 830a 100264i bk10: 766a 99989i bk11: 733a 100249i bk12: 699a 100763i bk13: 790a 99938i bk14: 716a 100180i bk15: 779a 100144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796196
Row_Buffer_Locality_read = 0.798239
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.952205
Bank_Level_Parallism_Col = 1.580798
Bank_Level_Parallism_Ready = 1.223050
write_to_read_ratio_blp_rw_average = 0.025450
GrpLevelPara = 1.390282 

BW Util details:
bwutil = 0.123886 
total_CMD = 105129 
util_bw = 13024 
Wasted_Col = 24016 
Wasted_Row = 12170 
Idle = 55919 

BW Util Bottlenecks: 
RCDc_limit = 23889 
RCDWRc_limit = 253 
WTRc_limit = 287 
RTWc_limit = 715 
CCDLc_limit = 8322 
rwq = 0 
CCDLc_limit_alone = 8247 
WTRc_limit_alone = 264 
RTWc_limit_alone = 663 

Commands details: 
total_CMD = 105129 
n_nop = 88005 
Read = 12832 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 2625 
n_pre = 2609 
n_ref = 0 
n_req = 12880 
total_req = 13024 

Dual Bus Interface Util: 
issued_total_row = 5234 
issued_total_col = 13024 
Row_Bus_Util =  0.049786 
CoL_Bus_Util = 0.123886 
Either_Row_CoL_Bus_Util = 0.162886 
Issued_on_Two_Bus_Simul_Util = 0.010787 
issued_two_Eff = 0.066223 
queue_avg = 2.641155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64116
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88225 n_act=2582 n_pre=2566 n_ref_event=0 n_req=12702 n_rd=12657 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.1221
n_activity=59904 dram_eff=0.2143
bk0: 787a 100399i bk1: 792a 100129i bk2: 836a 99550i bk3: 931a 98706i bk4: 876a 99688i bk5: 846a 100337i bk6: 815a 100354i bk7: 857a 99841i bk8: 765a 99653i bk9: 820a 100137i bk10: 761a 100105i bk11: 755a 100250i bk12: 738a 100212i bk13: 675a 100095i bk14: 665a 100802i bk15: 738a 100534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796725
Row_Buffer_Locality_read = 0.799004
Row_Buffer_Locality_write = 0.155556
Bank_Level_Parallism = 1.960733
Bank_Level_Parallism_Col = 1.577003
Bank_Level_Parallism_Ready = 1.216873
write_to_read_ratio_blp_rw_average = 0.028403
GrpLevelPara = 1.384942 

BW Util details:
bwutil = 0.122107 
total_CMD = 105129 
util_bw = 12837 
Wasted_Col = 23594 
Wasted_Row = 11497 
Idle = 57201 

BW Util Bottlenecks: 
RCDc_limit = 23432 
RCDWRc_limit = 252 
WTRc_limit = 263 
RTWc_limit = 775 
CCDLc_limit = 8237 
rwq = 0 
CCDLc_limit_alone = 8151 
WTRc_limit_alone = 230 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 105129 
n_nop = 88225 
Read = 12657 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2582 
n_pre = 2566 
n_ref = 0 
n_req = 12702 
total_req = 12837 

Dual Bus Interface Util: 
issued_total_row = 5148 
issued_total_col = 12837 
Row_Bus_Util =  0.048968 
CoL_Bus_Util = 0.122107 
Either_Row_CoL_Bus_Util = 0.160793 
Issued_on_Two_Bus_Simul_Util = 0.010283 
issued_two_Eff = 0.063949 
queue_avg = 2.594784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=2.59478
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88033 n_act=2598 n_pre=2582 n_ref_event=0 n_req=12915 n_rd=12873 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.124
n_activity=61191 dram_eff=0.2131
bk0: 783a 100145i bk1: 811a 100053i bk2: 859a 99594i bk3: 983a 98725i bk4: 879a 99223i bk5: 940a 99910i bk6: 809a 100453i bk7: 869a 100173i bk8: 736a 100156i bk9: 824a 99973i bk10: 794a 99869i bk11: 771a 100162i bk12: 678a 100670i bk13: 708a 100154i bk14: 669a 100264i bk15: 760a 100073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798839
Row_Buffer_Locality_read = 0.800590
Row_Buffer_Locality_write = 0.261905
Bank_Level_Parallism = 1.961382
Bank_Level_Parallism_Col = 1.575853
Bank_Level_Parallism_Ready = 1.218465
write_to_read_ratio_blp_rw_average = 0.022522
GrpLevelPara = 1.386620 

BW Util details:
bwutil = 0.124048 
total_CMD = 105129 
util_bw = 13041 
Wasted_Col = 23782 
Wasted_Row = 11807 
Idle = 56499 

BW Util Bottlenecks: 
RCDc_limit = 23650 
RCDWRc_limit = 240 
WTRc_limit = 343 
RTWc_limit = 604 
CCDLc_limit = 8241 
rwq = 0 
CCDLc_limit_alone = 8184 
WTRc_limit_alone = 322 
RTWc_limit_alone = 568 

Commands details: 
total_CMD = 105129 
n_nop = 88033 
Read = 12873 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2598 
n_pre = 2582 
n_ref = 0 
n_req = 12915 
total_req = 13041 

Dual Bus Interface Util: 
issued_total_row = 5180 
issued_total_col = 13041 
Row_Bus_Util =  0.049273 
CoL_Bus_Util = 0.124048 
Either_Row_CoL_Bus_Util = 0.162619 
Issued_on_Two_Bus_Simul_Util = 0.010701 
issued_two_Eff = 0.065805 
queue_avg = 2.660589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.66059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88765 n_act=2539 n_pre=2523 n_ref_event=0 n_req=12198 n_rd=12156 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.1172
n_activity=59637 dram_eff=0.2067
bk0: 734a 100497i bk1: 768a 100337i bk2: 746a 100268i bk3: 795a 99762i bk4: 760a 99846i bk5: 684a 100512i bk6: 706a 100375i bk7: 743a 100282i bk8: 680a 100539i bk9: 765a 99962i bk10: 855a 99546i bk11: 829a 99793i bk12: 742a 100381i bk13: 796a 100096i bk14: 741a 100739i bk15: 812a 100213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791851
Row_Buffer_Locality_read = 0.793847
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.909746
Bank_Level_Parallism_Col = 1.552313
Bank_Level_Parallism_Ready = 1.200422
write_to_read_ratio_blp_rw_average = 0.026423
GrpLevelPara = 1.380177 

BW Util details:
bwutil = 0.117227 
total_CMD = 105129 
util_bw = 12324 
Wasted_Col = 23477 
Wasted_Row = 11909 
Idle = 57419 

BW Util Bottlenecks: 
RCDc_limit = 23478 
RCDWRc_limit = 231 
WTRc_limit = 275 
RTWc_limit = 699 
CCDLc_limit = 7727 
rwq = 0 
CCDLc_limit_alone = 7635 
WTRc_limit_alone = 232 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 105129 
n_nop = 88765 
Read = 12156 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2539 
n_pre = 2523 
n_ref = 0 
n_req = 12198 
total_req = 12324 

Dual Bus Interface Util: 
issued_total_row = 5062 
issued_total_col = 12324 
Row_Bus_Util =  0.048150 
CoL_Bus_Util = 0.117227 
Either_Row_CoL_Bus_Util = 0.155656 
Issued_on_Two_Bus_Simul_Util = 0.009721 
issued_two_Eff = 0.062454 
queue_avg = 2.338679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.33868
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88552 n_act=2538 n_pre=2522 n_ref_event=0 n_req=12501 n_rd=12458 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.1201
n_activity=58467 dram_eff=0.216
bk0: 821a 100455i bk1: 833a 100205i bk2: 772a 99817i bk3: 750a 99705i bk4: 775a 99910i bk5: 730a 100441i bk6: 727a 100459i bk7: 733a 100237i bk8: 786a 100095i bk9: 801a 100080i bk10: 802a 99886i bk11: 805a 100187i bk12: 743a 100362i bk13: 767a 100149i bk14: 796a 100313i bk15: 817a 100055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796976
Row_Buffer_Locality_read = 0.799005
Row_Buffer_Locality_write = 0.209302
Bank_Level_Parallism = 1.956233
Bank_Level_Parallism_Col = 1.587426
Bank_Level_Parallism_Ready = 1.215202
write_to_read_ratio_blp_rw_average = 0.027705
GrpLevelPara = 1.410833 

BW Util details:
bwutil = 0.120138 
total_CMD = 105129 
util_bw = 12630 
Wasted_Col = 22938 
Wasted_Row = 11568 
Idle = 57993 

BW Util Bottlenecks: 
RCDc_limit = 22878 
RCDWRc_limit = 269 
WTRc_limit = 264 
RTWc_limit = 790 
CCDLc_limit = 7571 
rwq = 0 
CCDLc_limit_alone = 7492 
WTRc_limit_alone = 249 
RTWc_limit_alone = 726 

Commands details: 
total_CMD = 105129 
n_nop = 88552 
Read = 12458 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2538 
n_pre = 2522 
n_ref = 0 
n_req = 12501 
total_req = 12630 

Dual Bus Interface Util: 
issued_total_row = 5060 
issued_total_col = 12630 
Row_Bus_Util =  0.048131 
CoL_Bus_Util = 0.120138 
Either_Row_CoL_Bus_Util = 0.157682 
Issued_on_Two_Bus_Simul_Util = 0.010587 
issued_two_Eff = 0.067141 
queue_avg = 2.409621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=2.40962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88298 n_act=2566 n_pre=2550 n_ref_event=0 n_req=12644 n_rd=12600 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.1215
n_activity=60360 dram_eff=0.2117
bk0: 815a 100141i bk1: 854a 100071i bk2: 751a 99859i bk3: 756a 99690i bk4: 728a 100165i bk5: 747a 100331i bk6: 670a 100778i bk7: 709a 100712i bk8: 748a 99951i bk9: 792a 100026i bk10: 897a 99750i bk11: 808a 99977i bk12: 838a 100108i bk13: 842a 99897i bk14: 793a 100562i bk15: 852a 99950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797058
Row_Buffer_Locality_read = 0.799206
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.911692
Bank_Level_Parallism_Col = 1.550551
Bank_Level_Parallism_Ready = 1.193096
write_to_read_ratio_blp_rw_average = 0.024444
GrpLevelPara = 1.388097 

BW Util details:
bwutil = 0.121527 
total_CMD = 105129 
util_bw = 12776 
Wasted_Col = 23751 
Wasted_Row = 11985 
Idle = 56617 

BW Util Bottlenecks: 
RCDc_limit = 23621 
RCDWRc_limit = 251 
WTRc_limit = 311 
RTWc_limit = 684 
CCDLc_limit = 7989 
rwq = 0 
CCDLc_limit_alone = 7903 
WTRc_limit_alone = 283 
RTWc_limit_alone = 626 

Commands details: 
total_CMD = 105129 
n_nop = 88298 
Read = 12600 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2566 
n_pre = 2550 
n_ref = 0 
n_req = 12644 
total_req = 12776 

Dual Bus Interface Util: 
issued_total_row = 5116 
issued_total_col = 12776 
Row_Bus_Util =  0.048664 
CoL_Bus_Util = 0.121527 
Either_Row_CoL_Bus_Util = 0.160099 
Issued_on_Two_Bus_Simul_Util = 0.010092 
issued_two_Eff = 0.063038 
queue_avg = 2.560245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.56025
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88261 n_act=2576 n_pre=2560 n_ref_event=0 n_req=12664 n_rd=12622 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.1217
n_activity=59752 dram_eff=0.2141
bk0: 834a 100159i bk1: 894a 100139i bk2: 738a 99694i bk3: 696a 100096i bk4: 761a 100250i bk5: 718a 100135i bk6: 648a 100747i bk7: 763a 99997i bk8: 755a 100117i bk9: 846a 99632i bk10: 871a 99944i bk11: 787a 100196i bk12: 823a 100242i bk13: 833a 99940i bk14: 776a 100641i bk15: 879a 99918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796589
Row_Buffer_Locality_read = 0.798447
Row_Buffer_Locality_write = 0.238095
Bank_Level_Parallism = 1.937564
Bank_Level_Parallism_Col = 1.563100
Bank_Level_Parallism_Ready = 1.186943
write_to_read_ratio_blp_rw_average = 0.024861
GrpLevelPara = 1.388056 

BW Util details:
bwutil = 0.121660 
total_CMD = 105129 
util_bw = 12790 
Wasted_Col = 23565 
Wasted_Row = 11582 
Idle = 57192 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 224 
WTRc_limit = 242 
RTWc_limit = 659 
CCDLc_limit = 8090 
rwq = 0 
CCDLc_limit_alone = 8026 
WTRc_limit_alone = 230 
RTWc_limit_alone = 607 

Commands details: 
total_CMD = 105129 
n_nop = 88261 
Read = 12622 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2576 
n_pre = 2560 
n_ref = 0 
n_req = 12664 
total_req = 12790 

Dual Bus Interface Util: 
issued_total_row = 5136 
issued_total_col = 12790 
Row_Bus_Util =  0.048854 
CoL_Bus_Util = 0.121660 
Either_Row_CoL_Bus_Util = 0.160450 
Issued_on_Two_Bus_Simul_Util = 0.010064 
issued_two_Eff = 0.062722 
queue_avg = 2.473818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47382
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88225 n_act=2555 n_pre=2539 n_ref_event=0 n_req=12830 n_rd=12790 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.1232
n_activity=60691 dram_eff=0.2134
bk0: 812a 100121i bk1: 817a 99989i bk2: 823a 99577i bk3: 907a 99344i bk4: 898a 99657i bk5: 822a 100082i bk6: 774a 100597i bk7: 796a 99933i bk8: 801a 99994i bk9: 856a 99848i bk10: 847a 99225i bk11: 752a 100673i bk12: 767a 100124i bk13: 715a 100625i bk14: 694a 100637i bk15: 709a 100576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800857
Row_Buffer_Locality_read = 0.802580
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.955391
Bank_Level_Parallism_Col = 1.588891
Bank_Level_Parallism_Ready = 1.217992
write_to_read_ratio_blp_rw_average = 0.023121
GrpLevelPara = 1.393117 

BW Util details:
bwutil = 0.123182 
total_CMD = 105129 
util_bw = 12950 
Wasted_Col = 23247 
Wasted_Row = 11820 
Idle = 57112 

BW Util Bottlenecks: 
RCDc_limit = 22979 
RCDWRc_limit = 211 
WTRc_limit = 323 
RTWc_limit = 647 
CCDLc_limit = 7982 
rwq = 0 
CCDLc_limit_alone = 7890 
WTRc_limit_alone = 301 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 105129 
n_nop = 88225 
Read = 12790 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2555 
n_pre = 2539 
n_ref = 0 
n_req = 12830 
total_req = 12950 

Dual Bus Interface Util: 
issued_total_row = 5094 
issued_total_col = 12950 
Row_Bus_Util =  0.048455 
CoL_Bus_Util = 0.123182 
Either_Row_CoL_Bus_Util = 0.160793 
Issued_on_Two_Bus_Simul_Util = 0.010844 
issued_two_Eff = 0.067440 
queue_avg = 2.638435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.63843
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88088 n_act=2644 n_pre=2628 n_ref_event=0 n_req=12747 n_rd=12703 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.1225
n_activity=60801 dram_eff=0.2118
bk0: 807a 99820i bk1: 777a 99890i bk2: 836a 99440i bk3: 900a 98877i bk4: 863a 99679i bk5: 799a 99767i bk6: 781a 100574i bk7: 812a 99949i bk8: 750a 100105i bk9: 861a 99362i bk10: 821a 99738i bk11: 746a 100468i bk12: 764a 100506i bk13: 756a 99703i bk14: 700a 100233i bk15: 730a 100390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792579
Row_Buffer_Locality_read = 0.794379
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.974537
Bank_Level_Parallism_Col = 1.580258
Bank_Level_Parallism_Ready = 1.215001
write_to_read_ratio_blp_rw_average = 0.025950
GrpLevelPara = 1.392096 

BW Util details:
bwutil = 0.122507 
total_CMD = 105129 
util_bw = 12879 
Wasted_Col = 23913 
Wasted_Row = 11984 
Idle = 56353 

BW Util Bottlenecks: 
RCDc_limit = 24038 
RCDWRc_limit = 234 
WTRc_limit = 289 
RTWc_limit = 650 
CCDLc_limit = 7990 
rwq = 0 
CCDLc_limit_alone = 7896 
WTRc_limit_alone = 257 
RTWc_limit_alone = 588 

Commands details: 
total_CMD = 105129 
n_nop = 88088 
Read = 12703 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2644 
n_pre = 2628 
n_ref = 0 
n_req = 12747 
total_req = 12879 

Dual Bus Interface Util: 
issued_total_row = 5272 
issued_total_col = 12879 
Row_Bus_Util =  0.050148 
CoL_Bus_Util = 0.122507 
Either_Row_CoL_Bus_Util = 0.162096 
Issued_on_Two_Bus_Simul_Util = 0.010558 
issued_two_Eff = 0.065137 
queue_avg = 2.668065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.66806
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88672 n_act=2514 n_pre=2498 n_ref_event=0 n_req=12384 n_rd=12344 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.1189
n_activity=60539 dram_eff=0.2065
bk0: 829a 99957i bk1: 765a 100064i bk2: 809a 99539i bk3: 935a 99053i bk4: 809a 100241i bk5: 760a 99988i bk6: 773a 100380i bk7: 841a 100244i bk8: 772a 99881i bk9: 821a 100277i bk10: 769a 99907i bk11: 753a 100835i bk12: 637a 101024i bk13: 689a 100729i bk14: 711a 100395i bk15: 671a 100631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796996
Row_Buffer_Locality_read = 0.798931
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.894843
Bank_Level_Parallism_Col = 1.539557
Bank_Level_Parallism_Ready = 1.192738
write_to_read_ratio_blp_rw_average = 0.025007
GrpLevelPara = 1.378182 

BW Util details:
bwutil = 0.118940 
total_CMD = 105129 
util_bw = 12504 
Wasted_Col = 23587 
Wasted_Row = 12094 
Idle = 56944 

BW Util Bottlenecks: 
RCDc_limit = 23346 
RCDWRc_limit = 223 
WTRc_limit = 276 
RTWc_limit = 724 
CCDLc_limit = 7653 
rwq = 0 
CCDLc_limit_alone = 7594 
WTRc_limit_alone = 257 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 105129 
n_nop = 88672 
Read = 12344 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2514 
n_pre = 2498 
n_ref = 0 
n_req = 12384 
total_req = 12504 

Dual Bus Interface Util: 
issued_total_row = 5012 
issued_total_col = 12504 
Row_Bus_Util =  0.047675 
CoL_Bus_Util = 0.118940 
Either_Row_CoL_Bus_Util = 0.156541 
Issued_on_Two_Bus_Simul_Util = 0.010073 
issued_two_Eff = 0.064350 
queue_avg = 2.527190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.52719
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88218 n_act=2571 n_pre=2555 n_ref_event=0 n_req=12735 n_rd=12694 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.1223
n_activity=60785 dram_eff=0.2115
bk0: 782a 99905i bk1: 773a 100217i bk2: 848a 99476i bk3: 982a 99410i bk4: 864a 99463i bk5: 834a 100042i bk6: 804a 100173i bk7: 804a 100093i bk8: 782a 100357i bk9: 797a 99954i bk10: 797a 99839i bk11: 788a 100267i bk12: 693a 100449i bk13: 745a 100346i bk14: 719a 100653i bk15: 682a 100705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798115
Row_Buffer_Locality_read = 0.799984
Row_Buffer_Locality_write = 0.219512
Bank_Level_Parallism = 1.931823
Bank_Level_Parallism_Col = 1.567414
Bank_Level_Parallism_Ready = 1.200653
write_to_read_ratio_blp_rw_average = 0.025199
GrpLevelPara = 1.386051 

BW Util details:
bwutil = 0.122307 
total_CMD = 105129 
util_bw = 12858 
Wasted_Col = 23656 
Wasted_Row = 11860 
Idle = 56755 

BW Util Bottlenecks: 
RCDc_limit = 23612 
RCDWRc_limit = 222 
WTRc_limit = 324 
RTWc_limit = 749 
CCDLc_limit = 8131 
rwq = 0 
CCDLc_limit_alone = 8028 
WTRc_limit_alone = 291 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 105129 
n_nop = 88218 
Read = 12694 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 2571 
n_pre = 2555 
n_ref = 0 
n_req = 12735 
total_req = 12858 

Dual Bus Interface Util: 
issued_total_row = 5126 
issued_total_col = 12858 
Row_Bus_Util =  0.048759 
CoL_Bus_Util = 0.122307 
Either_Row_CoL_Bus_Util = 0.160860 
Issued_on_Two_Bus_Simul_Util = 0.010207 
issued_two_Eff = 0.063450 
queue_avg = 2.590199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.5902
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=89122 n_act=2465 n_pre=2449 n_ref_event=0 n_req=11996 n_rd=11958 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.1152
n_activity=57927 dram_eff=0.2091
bk0: 739a 100508i bk1: 728a 100553i bk2: 742a 99969i bk3: 741a 100112i bk4: 688a 100784i bk5: 658a 100410i bk6: 654a 100677i bk7: 757a 100581i bk8: 671a 100251i bk9: 763a 100090i bk10: 755a 100424i bk11: 927a 99162i bk12: 767a 100523i bk13: 715a 100702i bk14: 877a 100135i bk15: 776a 100513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794515
Row_Buffer_Locality_read = 0.796454
Row_Buffer_Locality_write = 0.184211
Bank_Level_Parallism = 1.897411
Bank_Level_Parallism_Col = 1.535946
Bank_Level_Parallism_Ready = 1.186870
write_to_read_ratio_blp_rw_average = 0.022851
GrpLevelPara = 1.379282 

BW Util details:
bwutil = 0.115192 
total_CMD = 105129 
util_bw = 12110 
Wasted_Col = 23016 
Wasted_Row = 11604 
Idle = 58399 

BW Util Bottlenecks: 
RCDc_limit = 22761 
RCDWRc_limit = 215 
WTRc_limit = 300 
RTWc_limit = 568 
CCDLc_limit = 7650 
rwq = 0 
CCDLc_limit_alone = 7587 
WTRc_limit_alone = 277 
RTWc_limit_alone = 528 

Commands details: 
total_CMD = 105129 
n_nop = 89122 
Read = 11958 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 2465 
n_pre = 2449 
n_ref = 0 
n_req = 11996 
total_req = 12110 

Dual Bus Interface Util: 
issued_total_row = 4914 
issued_total_col = 12110 
Row_Bus_Util =  0.046743 
CoL_Bus_Util = 0.115192 
Either_Row_CoL_Bus_Util = 0.152261 
Issued_on_Two_Bus_Simul_Util = 0.009674 
issued_two_Eff = 0.063535 
queue_avg = 2.373798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3738
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88896 n_act=2495 n_pre=2479 n_ref_event=0 n_req=12115 n_rd=12074 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.1164
n_activity=59263 dram_eff=0.2065
bk0: 744a 100611i bk1: 733a 100743i bk2: 692a 100384i bk3: 766a 100006i bk4: 730a 100211i bk5: 664a 100794i bk6: 655a 100421i bk7: 782a 100479i bk8: 724a 100008i bk9: 789a 100276i bk10: 772a 99943i bk11: 886a 99556i bk12: 768a 100003i bk13: 735a 100596i bk14: 848a 99949i bk15: 786a 100245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794057
Row_Buffer_Locality_read = 0.795842
Row_Buffer_Locality_write = 0.268293
Bank_Level_Parallism = 1.878385
Bank_Level_Parallism_Col = 1.537039
Bank_Level_Parallism_Ready = 1.205099
write_to_read_ratio_blp_rw_average = 0.024426
GrpLevelPara = 1.366722 

BW Util details:
bwutil = 0.116409 
total_CMD = 105129 
util_bw = 12238 
Wasted_Col = 23558 
Wasted_Row = 12093 
Idle = 57240 

BW Util Bottlenecks: 
RCDc_limit = 23121 
RCDWRc_limit = 218 
WTRc_limit = 268 
RTWc_limit = 683 
CCDLc_limit = 7979 
rwq = 0 
CCDLc_limit_alone = 7905 
WTRc_limit_alone = 250 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 105129 
n_nop = 88896 
Read = 12074 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 2495 
n_pre = 2479 
n_ref = 0 
n_req = 12115 
total_req = 12238 

Dual Bus Interface Util: 
issued_total_row = 4974 
issued_total_col = 12238 
Row_Bus_Util =  0.047313 
CoL_Bus_Util = 0.116409 
Either_Row_CoL_Bus_Util = 0.154410 
Issued_on_Two_Bus_Simul_Util = 0.009312 
issued_two_Eff = 0.060309 
queue_avg = 2.418400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4184
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88260 n_act=2596 n_pre=2580 n_ref_event=0 n_req=12683 n_rd=12632 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.1221
n_activity=59707 dram_eff=0.215
bk0: 850a 100034i bk1: 783a 100781i bk2: 734a 99837i bk3: 755a 99474i bk4: 736a 100015i bk5: 723a 100286i bk6: 721a 100018i bk7: 772a 100384i bk8: 710a 99959i bk9: 773a 99715i bk10: 809a 99964i bk11: 947a 99559i bk12: 844a 99775i bk13: 817a 100052i bk14: 847a 100287i bk15: 811a 99858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795317
Row_Buffer_Locality_read = 0.797498
Row_Buffer_Locality_write = 0.254902
Bank_Level_Parallism = 1.973567
Bank_Level_Parallism_Col = 1.581835
Bank_Level_Parallism_Ready = 1.204815
write_to_read_ratio_blp_rw_average = 0.030603
GrpLevelPara = 1.407386 

BW Util details:
bwutil = 0.122098 
total_CMD = 105129 
util_bw = 12836 
Wasted_Col = 23541 
Wasted_Row = 11632 
Idle = 57120 

BW Util Bottlenecks: 
RCDc_limit = 23509 
RCDWRc_limit = 284 
WTRc_limit = 339 
RTWc_limit = 901 
CCDLc_limit = 7818 
rwq = 0 
CCDLc_limit_alone = 7756 
WTRc_limit_alone = 324 
RTWc_limit_alone = 854 

Commands details: 
total_CMD = 105129 
n_nop = 88260 
Read = 12632 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 2596 
n_pre = 2580 
n_ref = 0 
n_req = 12683 
total_req = 12836 

Dual Bus Interface Util: 
issued_total_row = 5176 
issued_total_col = 12836 
Row_Bus_Util =  0.049235 
CoL_Bus_Util = 0.122098 
Either_Row_CoL_Bus_Util = 0.160460 
Issued_on_Two_Bus_Simul_Util = 0.010872 
issued_two_Eff = 0.067757 
queue_avg = 2.558333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.55833
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88280 n_act=2588 n_pre=2572 n_ref_event=0 n_req=12642 n_rd=12591 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.1217
n_activity=59410 dram_eff=0.2154
bk0: 829a 100172i bk1: 815a 100308i bk2: 774a 99782i bk3: 719a 100272i bk4: 754a 100117i bk5: 656a 100482i bk6: 721a 100173i bk7: 804a 99782i bk8: 743a 100015i bk9: 787a 99715i bk10: 813a 99847i bk11: 941a 99608i bk12: 803a 99797i bk13: 799a 100432i bk14: 842a 99431i bk15: 791a 100100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795286
Row_Buffer_Locality_read = 0.797792
Row_Buffer_Locality_write = 0.176471
Bank_Level_Parallism = 1.960225
Bank_Level_Parallism_Col = 1.574951
Bank_Level_Parallism_Ready = 1.212505
write_to_read_ratio_blp_rw_average = 0.029214
GrpLevelPara = 1.400108 

BW Util details:
bwutil = 0.121708 
total_CMD = 105129 
util_bw = 12795 
Wasted_Col = 23663 
Wasted_Row = 11839 
Idle = 56832 

BW Util Bottlenecks: 
RCDc_limit = 23644 
RCDWRc_limit = 312 
WTRc_limit = 378 
RTWc_limit = 785 
CCDLc_limit = 7906 
rwq = 0 
CCDLc_limit_alone = 7822 
WTRc_limit_alone = 339 
RTWc_limit_alone = 740 

Commands details: 
total_CMD = 105129 
n_nop = 88280 
Read = 12591 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 2588 
n_pre = 2572 
n_ref = 0 
n_req = 12642 
total_req = 12795 

Dual Bus Interface Util: 
issued_total_row = 5160 
issued_total_col = 12795 
Row_Bus_Util =  0.049083 
CoL_Bus_Util = 0.121708 
Either_Row_CoL_Bus_Util = 0.160270 
Issued_on_Two_Bus_Simul_Util = 0.010520 
issued_two_Eff = 0.065642 
queue_avg = 2.494107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.49411
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88190 n_act=2573 n_pre=2557 n_ref_event=0 n_req=12807 n_rd=12767 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.123
n_activity=59969 dram_eff=0.2156
bk0: 835a 100131i bk1: 866a 99947i bk2: 832a 99752i bk3: 869a 99613i bk4: 808a 100183i bk5: 884a 100143i bk6: 865a 99952i bk7: 797a 100482i bk8: 772a 99904i bk9: 733a 100300i bk10: 746a 100317i bk11: 829a 99836i bk12: 744a 100188i bk13: 617a 101008i bk14: 778a 99636i bk15: 792a 100321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799094
Row_Buffer_Locality_read = 0.801050
Row_Buffer_Locality_write = 0.175000
Bank_Level_Parallism = 1.933220
Bank_Level_Parallism_Col = 1.543643
Bank_Level_Parallism_Ready = 1.174286
write_to_read_ratio_blp_rw_average = 0.025720
GrpLevelPara = 1.376247 

BW Util details:
bwutil = 0.122963 
total_CMD = 105129 
util_bw = 12927 
Wasted_Col = 23856 
Wasted_Row = 11405 
Idle = 56941 

BW Util Bottlenecks: 
RCDc_limit = 23499 
RCDWRc_limit = 252 
WTRc_limit = 273 
RTWc_limit = 738 
CCDLc_limit = 8297 
rwq = 0 
CCDLc_limit_alone = 8231 
WTRc_limit_alone = 235 
RTWc_limit_alone = 710 

Commands details: 
total_CMD = 105129 
n_nop = 88190 
Read = 12767 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 2573 
n_pre = 2557 
n_ref = 0 
n_req = 12807 
total_req = 12927 

Dual Bus Interface Util: 
issued_total_row = 5130 
issued_total_col = 12927 
Row_Bus_Util =  0.048797 
CoL_Bus_Util = 0.122963 
Either_Row_CoL_Bus_Util = 0.161126 
Issued_on_Two_Bus_Simul_Util = 0.010635 
issued_two_Eff = 0.066002 
queue_avg = 2.502354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.50235
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88432 n_act=2522 n_pre=2506 n_ref_event=0 n_req=12654 n_rd=12608 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.1217
n_activity=59181 dram_eff=0.2162
bk0: 779a 100138i bk1: 872a 99808i bk2: 856a 99316i bk3: 830a 99828i bk4: 784a 100325i bk5: 879a 99606i bk6: 886a 99969i bk7: 776a 100351i bk8: 696a 100695i bk9: 710a 100615i bk10: 773a 99955i bk11: 850a 99663i bk12: 791a 100251i bk13: 639a 100918i bk14: 710a 100850i bk15: 777a 100306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800695
Row_Buffer_Locality_read = 0.802824
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 1.941005
Bank_Level_Parallism_Col = 1.556633
Bank_Level_Parallism_Ready = 1.199969
write_to_read_ratio_blp_rw_average = 0.027522
GrpLevelPara = 1.378911 

BW Util details:
bwutil = 0.121679 
total_CMD = 105129 
util_bw = 12792 
Wasted_Col = 23444 
Wasted_Row = 11226 
Idle = 57667 

BW Util Bottlenecks: 
RCDc_limit = 22963 
RCDWRc_limit = 253 
WTRc_limit = 265 
RTWc_limit = 750 
CCDLc_limit = 8434 
rwq = 0 
CCDLc_limit_alone = 8362 
WTRc_limit_alone = 252 
RTWc_limit_alone = 691 

Commands details: 
total_CMD = 105129 
n_nop = 88432 
Read = 12608 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2522 
n_pre = 2506 
n_ref = 0 
n_req = 12654 
total_req = 12792 

Dual Bus Interface Util: 
issued_total_row = 5028 
issued_total_col = 12792 
Row_Bus_Util =  0.047827 
CoL_Bus_Util = 0.121679 
Either_Row_CoL_Bus_Util = 0.158824 
Issued_on_Two_Bus_Simul_Util = 0.010682 
issued_two_Eff = 0.067258 
queue_avg = 2.498150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.49815
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88238 n_act=2575 n_pre=2559 n_ref_event=0 n_req=12725 n_rd=12687 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.1221
n_activity=60728 dram_eff=0.2114
bk0: 838a 99952i bk1: 829a 100462i bk2: 845a 99637i bk3: 904a 99053i bk4: 797a 100173i bk5: 862a 99743i bk6: 839a 99849i bk7: 782a 100410i bk8: 814a 99948i bk9: 744a 100278i bk10: 772a 100348i bk11: 797a 100291i bk12: 741a 100267i bk13: 633a 100649i bk14: 722a 100195i bk15: 768a 100355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797642
Row_Buffer_Locality_read = 0.799559
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.922287
Bank_Level_Parallism_Col = 1.540784
Bank_Level_Parallism_Ready = 1.185529
write_to_read_ratio_blp_rw_average = 0.021743
GrpLevelPara = 1.373321 

BW Util details:
bwutil = 0.122126 
total_CMD = 105129 
util_bw = 12839 
Wasted_Col = 23881 
Wasted_Row = 11753 
Idle = 56656 

BW Util Bottlenecks: 
RCDc_limit = 23707 
RCDWRc_limit = 254 
WTRc_limit = 197 
RTWc_limit = 542 
CCDLc_limit = 8142 
rwq = 0 
CCDLc_limit_alone = 8100 
WTRc_limit_alone = 187 
RTWc_limit_alone = 510 

Commands details: 
total_CMD = 105129 
n_nop = 88238 
Read = 12687 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 2575 
n_pre = 2559 
n_ref = 0 
n_req = 12725 
total_req = 12839 

Dual Bus Interface Util: 
issued_total_row = 5134 
issued_total_col = 12839 
Row_Bus_Util =  0.048835 
CoL_Bus_Util = 0.122126 
Either_Row_CoL_Bus_Util = 0.160669 
Issued_on_Two_Bus_Simul_Util = 0.010292 
issued_two_Eff = 0.064058 
queue_avg = 2.628504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6285
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88348 n_act=2544 n_pre=2528 n_ref_event=0 n_req=12704 n_rd=12665 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.122
n_activity=60369 dram_eff=0.2124
bk0: 768a 100495i bk1: 864a 99925i bk2: 851a 99967i bk3: 890a 99448i bk4: 778a 100411i bk5: 928a 99363i bk6: 862a 99823i bk7: 812a 100109i bk8: 734a 100403i bk9: 764a 99855i bk10: 751a 100619i bk11: 758a 100340i bk12: 715a 100396i bk13: 644a 100656i bk14: 743a 100343i bk15: 803a 100291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799748
Row_Buffer_Locality_read = 0.801500
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.912856
Bank_Level_Parallism_Col = 1.528594
Bank_Level_Parallism_Ready = 1.173699
write_to_read_ratio_blp_rw_average = 0.023823
GrpLevelPara = 1.359999 

BW Util details:
bwutil = 0.121955 
total_CMD = 105129 
util_bw = 12821 
Wasted_Col = 23990 
Wasted_Row = 11454 
Idle = 56864 

BW Util Bottlenecks: 
RCDc_limit = 23495 
RCDWRc_limit = 205 
WTRc_limit = 256 
RTWc_limit = 686 
CCDLc_limit = 8337 
rwq = 0 
CCDLc_limit_alone = 8236 
WTRc_limit_alone = 233 
RTWc_limit_alone = 608 

Commands details: 
total_CMD = 105129 
n_nop = 88348 
Read = 12665 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 2544 
n_pre = 2528 
n_ref = 0 
n_req = 12704 
total_req = 12821 

Dual Bus Interface Util: 
issued_total_row = 5072 
issued_total_col = 12821 
Row_Bus_Util =  0.048245 
CoL_Bus_Util = 0.121955 
Either_Row_CoL_Bus_Util = 0.159623 
Issued_on_Two_Bus_Simul_Util = 0.010577 
issued_two_Eff = 0.066265 
queue_avg = 2.578575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57857
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88762 n_act=2526 n_pre=2510 n_ref_event=0 n_req=12286 n_rd=12239 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.1182
n_activity=57871 dram_eff=0.2147
bk0: 756a 100606i bk1: 720a 100936i bk2: 765a 99731i bk3: 765a 99414i bk4: 708a 100333i bk5: 651a 100794i bk6: 750a 100174i bk7: 707a 100362i bk8: 786a 99948i bk9: 784a 99639i bk10: 855a 100140i bk11: 751a 100408i bk12: 803a 100014i bk13: 824a 100162i bk14: 819a 99906i bk15: 795a 100311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794400
Row_Buffer_Locality_read = 0.796552
Row_Buffer_Locality_write = 0.234043
Bank_Level_Parallism = 1.960352
Bank_Level_Parallism_Col = 1.566014
Bank_Level_Parallism_Ready = 1.202221
write_to_read_ratio_blp_rw_average = 0.027340
GrpLevelPara = 1.397566 

BW Util details:
bwutil = 0.118207 
total_CMD = 105129 
util_bw = 12427 
Wasted_Col = 23100 
Wasted_Row = 11134 
Idle = 58468 

BW Util Bottlenecks: 
RCDc_limit = 23189 
RCDWRc_limit = 267 
WTRc_limit = 352 
RTWc_limit = 700 
CCDLc_limit = 7791 
rwq = 0 
CCDLc_limit_alone = 7666 
WTRc_limit_alone = 300 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 105129 
n_nop = 88762 
Read = 12239 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 2526 
n_pre = 2510 
n_ref = 0 
n_req = 12286 
total_req = 12427 

Dual Bus Interface Util: 
issued_total_row = 5036 
issued_total_col = 12427 
Row_Bus_Util =  0.047903 
CoL_Bus_Util = 0.118207 
Either_Row_CoL_Bus_Util = 0.155685 
Issued_on_Two_Bus_Simul_Util = 0.010425 
issued_two_Eff = 0.066964 
queue_avg = 2.406091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.40609
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88641 n_act=2556 n_pre=2540 n_ref_event=0 n_req=12295 n_rd=12250 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.1182
n_activity=58922 dram_eff=0.211
bk0: 783a 100210i bk1: 709a 100739i bk2: 774a 99605i bk3: 839a 99003i bk4: 711a 100114i bk5: 702a 100590i bk6: 672a 100420i bk7: 645a 100858i bk8: 812a 100232i bk9: 764a 99962i bk10: 819a 100002i bk11: 783a 99920i bk12: 804a 100284i bk13: 812a 99746i bk14: 812a 100194i bk15: 809a 100383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792111
Row_Buffer_Locality_read = 0.793959
Row_Buffer_Locality_write = 0.288889
Bank_Level_Parallism = 1.942975
Bank_Level_Parallism_Col = 1.565583
Bank_Level_Parallism_Ready = 1.197265
write_to_read_ratio_blp_rw_average = 0.024233
GrpLevelPara = 1.387954 

BW Util details:
bwutil = 0.118236 
total_CMD = 105129 
util_bw = 12430 
Wasted_Col = 23345 
Wasted_Row = 11625 
Idle = 57729 

BW Util Bottlenecks: 
RCDc_limit = 23540 
RCDWRc_limit = 218 
WTRc_limit = 340 
RTWc_limit = 629 
CCDLc_limit = 7687 
rwq = 0 
CCDLc_limit_alone = 7627 
WTRc_limit_alone = 327 
RTWc_limit_alone = 582 

Commands details: 
total_CMD = 105129 
n_nop = 88641 
Read = 12250 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2556 
n_pre = 2540 
n_ref = 0 
n_req = 12295 
total_req = 12430 

Dual Bus Interface Util: 
issued_total_row = 5096 
issued_total_col = 12430 
Row_Bus_Util =  0.048474 
CoL_Bus_Util = 0.118236 
Either_Row_CoL_Bus_Util = 0.156836 
Issued_on_Two_Bus_Simul_Util = 0.009874 
issued_two_Eff = 0.062955 
queue_avg = 2.457552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.45755
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88250 n_act=2570 n_pre=2554 n_ref_event=0 n_req=12686 n_rd=12642 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.1219
n_activity=59363 dram_eff=0.2159
bk0: 815a 100425i bk1: 746a 100844i bk2: 737a 100085i bk3: 838a 98826i bk4: 737a 100110i bk5: 728a 100193i bk6: 769a 99811i bk7: 706a 100047i bk8: 783a 100626i bk9: 751a 100436i bk10: 820a 100264i bk11: 828a 100250i bk12: 794a 100189i bk13: 851a 99995i bk14: 870a 99935i bk15: 869a 99567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797414
Row_Buffer_Locality_read = 0.799478
Row_Buffer_Locality_write = 0.204545
Bank_Level_Parallism = 1.945914
Bank_Level_Parallism_Col = 1.560088
Bank_Level_Parallism_Ready = 1.190669
write_to_read_ratio_blp_rw_average = 0.027078
GrpLevelPara = 1.387161 

BW Util details:
bwutil = 0.121926 
total_CMD = 105129 
util_bw = 12818 
Wasted_Col = 23580 
Wasted_Row = 11470 
Idle = 57261 

BW Util Bottlenecks: 
RCDc_limit = 23440 
RCDWRc_limit = 257 
WTRc_limit = 273 
RTWc_limit = 737 
CCDLc_limit = 8025 
rwq = 0 
CCDLc_limit_alone = 7930 
WTRc_limit_alone = 224 
RTWc_limit_alone = 691 

Commands details: 
total_CMD = 105129 
n_nop = 88250 
Read = 12642 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2570 
n_pre = 2554 
n_ref = 0 
n_req = 12686 
total_req = 12818 

Dual Bus Interface Util: 
issued_total_row = 5124 
issued_total_col = 12818 
Row_Bus_Util =  0.048740 
CoL_Bus_Util = 0.121926 
Either_Row_CoL_Bus_Util = 0.160555 
Issued_on_Two_Bus_Simul_Util = 0.010111 
issued_two_Eff = 0.062978 
queue_avg = 2.497018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.49702
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88435 n_act=2575 n_pre=2559 n_ref_event=0 n_req=12458 n_rd=12411 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.1198
n_activity=59780 dram_eff=0.2108
bk0: 780a 100356i bk1: 771a 100627i bk2: 751a 100204i bk3: 780a 99522i bk4: 793a 99633i bk5: 689a 100074i bk6: 739a 100221i bk7: 670a 100280i bk8: 804a 99904i bk9: 752a 100102i bk10: 800a 100222i bk11: 854a 99727i bk12: 790a 100338i bk13: 823a 99877i bk14: 807a 100205i bk15: 808a 100224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793306
Row_Buffer_Locality_read = 0.795907
Row_Buffer_Locality_write = 0.106383
Bank_Level_Parallism = 1.939281
Bank_Level_Parallism_Col = 1.555584
Bank_Level_Parallism_Ready = 1.207159
write_to_read_ratio_blp_rw_average = 0.030842
GrpLevelPara = 1.388974 

BW Util details:
bwutil = 0.119843 
total_CMD = 105129 
util_bw = 12599 
Wasted_Col = 23721 
Wasted_Row = 11639 
Idle = 57170 

BW Util Bottlenecks: 
RCDc_limit = 23537 
RCDWRc_limit = 278 
WTRc_limit = 153 
RTWc_limit = 810 
CCDLc_limit = 7764 
rwq = 0 
CCDLc_limit_alone = 7688 
WTRc_limit_alone = 137 
RTWc_limit_alone = 750 

Commands details: 
total_CMD = 105129 
n_nop = 88435 
Read = 12411 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 2575 
n_pre = 2559 
n_ref = 0 
n_req = 12458 
total_req = 12599 

Dual Bus Interface Util: 
issued_total_row = 5134 
issued_total_col = 12599 
Row_Bus_Util =  0.048835 
CoL_Bus_Util = 0.119843 
Either_Row_CoL_Bus_Util = 0.158795 
Issued_on_Two_Bus_Simul_Util = 0.009883 
issued_two_Eff = 0.062238 
queue_avg = 2.453319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.45332
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=87967 n_act=2585 n_pre=2569 n_ref_event=0 n_req=13014 n_rd=12971 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.125
n_activity=60554 dram_eff=0.217
bk0: 857a 99450i bk1: 866a 99152i bk2: 819a 100013i bk3: 924a 98890i bk4: 936a 99195i bk5: 854a 100171i bk6: 840a 100080i bk7: 851a 100259i bk8: 827a 100325i bk9: 738a 100318i bk10: 817a 99903i bk11: 788a 100394i bk12: 693a 100796i bk13: 714a 100516i bk14: 739a 100157i bk15: 708a 100566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801368
Row_Buffer_Locality_read = 0.803330
Row_Buffer_Locality_write = 0.209302
Bank_Level_Parallism = 1.967184
Bank_Level_Parallism_Col = 1.586856
Bank_Level_Parallism_Ready = 1.211443
write_to_read_ratio_blp_rw_average = 0.025315
GrpLevelPara = 1.399347 

BW Util details:
bwutil = 0.125018 
total_CMD = 105129 
util_bw = 13143 
Wasted_Col = 23466 
Wasted_Row = 11629 
Idle = 56891 

BW Util Bottlenecks: 
RCDc_limit = 23383 
RCDWRc_limit = 231 
WTRc_limit = 242 
RTWc_limit = 810 
CCDLc_limit = 8236 
rwq = 0 
CCDLc_limit_alone = 8144 
WTRc_limit_alone = 213 
RTWc_limit_alone = 747 

Commands details: 
total_CMD = 105129 
n_nop = 87967 
Read = 12971 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2585 
n_pre = 2569 
n_ref = 0 
n_req = 13014 
total_req = 13143 

Dual Bus Interface Util: 
issued_total_row = 5154 
issued_total_col = 13143 
Row_Bus_Util =  0.049025 
CoL_Bus_Util = 0.125018 
Either_Row_CoL_Bus_Util = 0.163247 
Issued_on_Two_Bus_Simul_Util = 0.010796 
issued_two_Eff = 0.066134 
queue_avg = 2.601119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=2.60112
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88200 n_act=2579 n_pre=2563 n_ref_event=0 n_req=12774 n_rd=12728 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.1228
n_activity=59793 dram_eff=0.2159
bk0: 801a 100113i bk1: 820a 100050i bk2: 839a 99733i bk3: 899a 98772i bk4: 886a 99707i bk5: 866a 100261i bk6: 873a 99911i bk7: 851a 99971i bk8: 766a 99848i bk9: 735a 100146i bk10: 797a 100268i bk11: 764a 99865i bk12: 715a 100390i bk13: 682a 100651i bk14: 724a 100417i bk15: 710a 100343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798106
Row_Buffer_Locality_read = 0.800440
Row_Buffer_Locality_write = 0.152174
Bank_Level_Parallism = 1.963555
Bank_Level_Parallism_Col = 1.571190
Bank_Level_Parallism_Ready = 1.195012
write_to_read_ratio_blp_rw_average = 0.026982
GrpLevelPara = 1.392125 

BW Util details:
bwutil = 0.122821 
total_CMD = 105129 
util_bw = 12912 
Wasted_Col = 23504 
Wasted_Row = 11656 
Idle = 57057 

BW Util Bottlenecks: 
RCDc_limit = 23392 
RCDWRc_limit = 288 
WTRc_limit = 312 
RTWc_limit = 777 
CCDLc_limit = 8051 
rwq = 0 
CCDLc_limit_alone = 8000 
WTRc_limit_alone = 296 
RTWc_limit_alone = 742 

Commands details: 
total_CMD = 105129 
n_nop = 88200 
Read = 12728 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2579 
n_pre = 2563 
n_ref = 0 
n_req = 12774 
total_req = 12912 

Dual Bus Interface Util: 
issued_total_row = 5142 
issued_total_col = 12912 
Row_Bus_Util =  0.048911 
CoL_Bus_Util = 0.122821 
Either_Row_CoL_Bus_Util = 0.161031 
Issued_on_Two_Bus_Simul_Util = 0.010701 
issued_two_Eff = 0.066454 
queue_avg = 2.578737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.57874
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88793 n_act=2509 n_pre=2493 n_ref_event=0 n_req=12248 n_rd=12211 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.1176
n_activity=60211 dram_eff=0.2053
bk0: 788a 100301i bk1: 796a 100558i bk2: 819a 99551i bk3: 867a 99503i bk4: 826a 99744i bk5: 760a 100096i bk6: 837a 100025i bk7: 844a 100551i bk8: 796a 100058i bk9: 745a 99965i bk10: 770a 100273i bk11: 711a 100672i bk12: 641a 100785i bk13: 680a 100463i bk14: 671a 100571i bk15: 660a 100809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795150
Row_Buffer_Locality_read = 0.797232
Row_Buffer_Locality_write = 0.108108
Bank_Level_Parallism = 1.897890
Bank_Level_Parallism_Col = 1.539078
Bank_Level_Parallism_Ready = 1.199126
write_to_read_ratio_blp_rw_average = 0.027157
GrpLevelPara = 1.377839 

BW Util details:
bwutil = 0.117560 
total_CMD = 105129 
util_bw = 12359 
Wasted_Col = 23477 
Wasted_Row = 11789 
Idle = 57504 

BW Util Bottlenecks: 
RCDc_limit = 23281 
RCDWRc_limit = 251 
WTRc_limit = 215 
RTWc_limit = 768 
CCDLc_limit = 7742 
rwq = 0 
CCDLc_limit_alone = 7685 
WTRc_limit_alone = 194 
RTWc_limit_alone = 732 

Commands details: 
total_CMD = 105129 
n_nop = 88793 
Read = 12211 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 2509 
n_pre = 2493 
n_ref = 0 
n_req = 12248 
total_req = 12359 

Dual Bus Interface Util: 
issued_total_row = 5002 
issued_total_col = 12359 
Row_Bus_Util =  0.047580 
CoL_Bus_Util = 0.117560 
Either_Row_CoL_Bus_Util = 0.155390 
Issued_on_Two_Bus_Simul_Util = 0.009750 
issued_two_Eff = 0.062745 
queue_avg = 2.414852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.41485
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105129 n_nop=88476 n_act=2577 n_pre=2561 n_ref_event=0 n_req=12476 n_rd=12437 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.1198
n_activity=59930 dram_eff=0.2101
bk0: 810a 100089i bk1: 787a 100375i bk2: 809a 99936i bk3: 829a 99941i bk4: 826a 100057i bk5: 797a 100599i bk6: 798a 100392i bk7: 890a 99835i bk8: 771a 99794i bk9: 739a 100109i bk10: 817a 99845i bk11: 772a 100285i bk12: 645a 100525i bk13: 751a 99793i bk14: 689a 100252i bk15: 707a 100254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793443
Row_Buffer_Locality_read = 0.795288
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.937004
Bank_Level_Parallism_Col = 1.566702
Bank_Level_Parallism_Ready = 1.201858
write_to_read_ratio_blp_rw_average = 0.025005
GrpLevelPara = 1.393986 

BW Util details:
bwutil = 0.119786 
total_CMD = 105129 
util_bw = 12593 
Wasted_Col = 23391 
Wasted_Row = 11749 
Idle = 57396 

BW Util Bottlenecks: 
RCDc_limit = 23544 
RCDWRc_limit = 233 
WTRc_limit = 246 
RTWc_limit = 649 
CCDLc_limit = 7675 
rwq = 0 
CCDLc_limit_alone = 7617 
WTRc_limit_alone = 224 
RTWc_limit_alone = 613 

Commands details: 
total_CMD = 105129 
n_nop = 88476 
Read = 12437 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 2577 
n_pre = 2561 
n_ref = 0 
n_req = 12476 
total_req = 12593 

Dual Bus Interface Util: 
issued_total_row = 5138 
issued_total_col = 12593 
Row_Bus_Util =  0.048873 
CoL_Bus_Util = 0.119786 
Either_Row_CoL_Bus_Util = 0.158405 
Issued_on_Two_Bus_Simul_Util = 0.010254 
issued_two_Eff = 0.064733 
queue_avg = 2.460634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.46063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22208, Miss = 6371, Miss_rate = 0.287, Pending_hits = 357, Reservation_fails = 979
L2_cache_bank[1]: Access = 22690, Miss = 6213, Miss_rate = 0.274, Pending_hits = 324, Reservation_fails = 1151
L2_cache_bank[2]: Access = 22024, Miss = 6324, Miss_rate = 0.287, Pending_hits = 333, Reservation_fails = 1338
L2_cache_bank[3]: Access = 22598, Miss = 6467, Miss_rate = 0.286, Pending_hits = 281, Reservation_fails = 623
L2_cache_bank[4]: Access = 24044, Miss = 6547, Miss_rate = 0.272, Pending_hits = 313, Reservation_fails = 905
L2_cache_bank[5]: Access = 24103, Miss = 6730, Miss_rate = 0.279, Pending_hits = 314, Reservation_fails = 406
L2_cache_bank[6]: Access = 23970, Miss = 6438, Miss_rate = 0.269, Pending_hits = 286, Reservation_fails = 1137
L2_cache_bank[7]: Access = 24907, Miss = 6794, Miss_rate = 0.273, Pending_hits = 322, Reservation_fails = 206
L2_cache_bank[8]: Access = 21100, Miss = 6669, Miss_rate = 0.316, Pending_hits = 273, Reservation_fails = 572
L2_cache_bank[9]: Access = 20428, Miss = 6775, Miss_rate = 0.332, Pending_hits = 274, Reservation_fails = 1145
L2_cache_bank[10]: Access = 21007, Miss = 6567, Miss_rate = 0.313, Pending_hits = 337, Reservation_fails = 1406
L2_cache_bank[11]: Access = 20598, Miss = 6731, Miss_rate = 0.327, Pending_hits = 259, Reservation_fails = 1277
L2_cache_bank[12]: Access = 19474, Miss = 6391, Miss_rate = 0.328, Pending_hits = 326, Reservation_fails = 1191
L2_cache_bank[13]: Access = 19965, Miss = 6657, Miss_rate = 0.333, Pending_hits = 264, Reservation_fails = 889
L2_cache_bank[14]: Access = 19250, Miss = 6540, Miss_rate = 0.340, Pending_hits = 364, Reservation_fails = 1243
L2_cache_bank[15]: Access = 19541, Miss = 6775, Miss_rate = 0.347, Pending_hits = 295, Reservation_fails = 743
L2_cache_bank[16]: Access = 22220, Miss = 6209, Miss_rate = 0.279, Pending_hits = 386, Reservation_fails = 1627
L2_cache_bank[17]: Access = 23320, Miss = 6433, Miss_rate = 0.276, Pending_hits = 307, Reservation_fails = 434
L2_cache_bank[18]: Access = 22178, Miss = 6346, Miss_rate = 0.286, Pending_hits = 365, Reservation_fails = 1916
L2_cache_bank[19]: Access = 23084, Miss = 6588, Miss_rate = 0.285, Pending_hits = 322, Reservation_fails = 1333
L2_cache_bank[20]: Access = 24059, Miss = 6457, Miss_rate = 0.268, Pending_hits = 370, Reservation_fails = 1518
L2_cache_bank[21]: Access = 23976, Miss = 6579, Miss_rate = 0.274, Pending_hits = 351, Reservation_fails = 610
L2_cache_bank[22]: Access = 24199, Miss = 6453, Miss_rate = 0.267, Pending_hits = 399, Reservation_fails = 2472
L2_cache_bank[23]: Access = 24575, Miss = 6619, Miss_rate = 0.269, Pending_hits = 324, Reservation_fails = 838
L2_cache_bank[24]: Access = 20688, Miss = 6561, Miss_rate = 0.317, Pending_hits = 405, Reservation_fails = 1308
L2_cache_bank[25]: Access = 20442, Miss = 6786, Miss_rate = 0.332, Pending_hits = 384, Reservation_fails = 2443
L2_cache_bank[26]: Access = 20624, Miss = 6505, Miss_rate = 0.315, Pending_hits = 403, Reservation_fails = 1026
L2_cache_bank[27]: Access = 20654, Miss = 6716, Miss_rate = 0.325, Pending_hits = 396, Reservation_fails = 1600
L2_cache_bank[28]: Access = 19943, Miss = 6284, Miss_rate = 0.315, Pending_hits = 365, Reservation_fails = 1412
L2_cache_bank[29]: Access = 20244, Miss = 6530, Miss_rate = 0.323, Pending_hits = 284, Reservation_fails = 1401
L2_cache_bank[30]: Access = 19586, Miss = 6511, Miss_rate = 0.332, Pending_hits = 343, Reservation_fails = 1270
L2_cache_bank[31]: Access = 19421, Miss = 6619, Miss_rate = 0.341, Pending_hits = 344, Reservation_fails = 1501
L2_cache_bank[32]: Access = 21717, Miss = 6268, Miss_rate = 0.289, Pending_hits = 333, Reservation_fails = 1151
L2_cache_bank[33]: Access = 22129, Miss = 5989, Miss_rate = 0.271, Pending_hits = 304, Reservation_fails = 302
L2_cache_bank[34]: Access = 21758, Miss = 6222, Miss_rate = 0.286, Pending_hits = 316, Reservation_fails = 1641
L2_cache_bank[35]: Access = 22081, Miss = 6154, Miss_rate = 0.279, Pending_hits = 320, Reservation_fails = 282
L2_cache_bank[36]: Access = 23652, Miss = 6516, Miss_rate = 0.275, Pending_hits = 348, Reservation_fails = 1659
L2_cache_bank[37]: Access = 22811, Miss = 6524, Miss_rate = 0.286, Pending_hits = 299, Reservation_fails = 279
L2_cache_bank[38]: Access = 23264, Miss = 6508, Miss_rate = 0.280, Pending_hits = 346, Reservation_fails = 1609
L2_cache_bank[39]: Access = 23055, Miss = 6507, Miss_rate = 0.282, Pending_hits = 283, Reservation_fails = 90
L2_cache_bank[40]: Access = 20492, Miss = 6541, Miss_rate = 0.319, Pending_hits = 286, Reservation_fails = 1090
L2_cache_bank[41]: Access = 19735, Miss = 6605, Miss_rate = 0.335, Pending_hits = 223, Reservation_fails = 485
L2_cache_bank[42]: Access = 20148, Miss = 6321, Miss_rate = 0.314, Pending_hits = 272, Reservation_fails = 952
L2_cache_bank[43]: Access = 19839, Miss = 6700, Miss_rate = 0.338, Pending_hits = 249, Reservation_fails = 719
L2_cache_bank[44]: Access = 18790, Miss = 6533, Miss_rate = 0.348, Pending_hits = 271, Reservation_fails = 973
L2_cache_bank[45]: Access = 19760, Miss = 6637, Miss_rate = 0.336, Pending_hits = 290, Reservation_fails = 233
L2_cache_bank[46]: Access = 19273, Miss = 6452, Miss_rate = 0.335, Pending_hits = 293, Reservation_fails = 1349
L2_cache_bank[47]: Access = 19109, Miss = 6550, Miss_rate = 0.343, Pending_hits = 259, Reservation_fails = 274
L2_cache_bank[48]: Access = 22257, Miss = 6081, Miss_rate = 0.273, Pending_hits = 285, Reservation_fails = 712
L2_cache_bank[49]: Access = 23683, Miss = 6448, Miss_rate = 0.272, Pending_hits = 333, Reservation_fails = 913
L2_cache_bank[50]: Access = 21780, Miss = 6107, Miss_rate = 0.280, Pending_hits = 258, Reservation_fails = 626
L2_cache_bank[51]: Access = 22757, Miss = 6490, Miss_rate = 0.285, Pending_hits = 338, Reservation_fails = 243
L2_cache_bank[52]: Access = 23678, Miss = 6204, Miss_rate = 0.262, Pending_hits = 263, Reservation_fails = 813
L2_cache_bank[53]: Access = 24178, Miss = 6745, Miss_rate = 0.279, Pending_hits = 336, Reservation_fails = 337
L2_cache_bank[54]: Access = 23693, Miss = 6065, Miss_rate = 0.256, Pending_hits = 223, Reservation_fails = 467
L2_cache_bank[55]: Access = 24133, Miss = 6657, Miss_rate = 0.276, Pending_hits = 377, Reservation_fails = 586
L2_cache_bank[56]: Access = 19925, Miss = 6468, Miss_rate = 0.325, Pending_hits = 218, Reservation_fails = 834
L2_cache_bank[57]: Access = 20543, Miss = 6886, Miss_rate = 0.335, Pending_hits = 310, Reservation_fails = 946
L2_cache_bank[58]: Access = 20445, Miss = 6530, Miss_rate = 0.319, Pending_hits = 288, Reservation_fails = 799
L2_cache_bank[59]: Access = 19726, Miss = 6593, Miss_rate = 0.334, Pending_hits = 292, Reservation_fails = 1331
L2_cache_bank[60]: Access = 19306, Miss = 6307, Miss_rate = 0.327, Pending_hits = 253, Reservation_fails = 1211
L2_cache_bank[61]: Access = 19184, Miss = 6178, Miss_rate = 0.322, Pending_hits = 268, Reservation_fails = 1177
L2_cache_bank[62]: Access = 18992, Miss = 6487, Miss_rate = 0.342, Pending_hits = 269, Reservation_fails = 960
L2_cache_bank[63]: Access = 19099, Miss = 6256, Miss_rate = 0.328, Pending_hits = 255, Reservation_fails = 1341
L2_total_cache_accesses = 1378112
L2_total_cache_misses = 414714
L2_total_cache_miss_rate = 0.3009
L2_total_cache_pending_hits = 19928
L2_total_cache_reservation_fails = 64304
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 846485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 275665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19748
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 557
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1287860
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 64304
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1378112
icnt_total_pkts_simt_to_mem=1378112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1378112
Req_Network_cycles = 140008
Req_Network_injected_packets_per_cycle =       9.8431 
Req_Network_conflicts_per_cycle =       3.8522
Req_Network_conflicts_per_cycle_util =       4.3034
Req_Bank_Level_Parallism =      10.9960
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1552
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2891

Reply_Network_injected_packets_num = 1378112
Reply_Network_cycles = 140008
Reply_Network_injected_packets_per_cycle =        9.8431
Reply_Network_conflicts_per_cycle =        6.2024
Reply_Network_conflicts_per_cycle_util =       6.9307
Reply_Bank_Level_Parallism =      10.9989
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7384
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1230
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 35 sec (1655 sec)
gpgpu_simulation_rate = 230146 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000036000001 s,  0.000004529199 % : GPU: SET DEVICE / DRIVER INIT
 0.000008000000 s,  0.000001006489 % : GPU MEM: ALO
 0.827899992466 s,  0.104158997536 % : GPU MEM: COPY IN
794.010986328125 s, 99.895385742188 % : GPU: KERNEL
 0.003507999936 s,  0.000441345299 % : GPU MEM: COPY OUT
 0.000001000000 s,  0.000000125811 % : GPU MEM: FRE
Total time:
794.842468261719 s
> > > > > > > > > > 
GPGPU-Sim: *** exit detected ***
