# Reading C:/Microsemi/Libero_v11.5/Model/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet proasic3e C:/Microsemi/Libero_v11.5/Designer/lib/modelsim/precompiled/vhdl/proasic3e 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 11:19:21 on Apr 12,2017
# vcom -reportprogress 300 -93 -explicit -work presynth C:/Users/vmed/mg_degree/testMyCount/hdl/myCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity myRevCount
# -- Compiling architecture behav of myRevCount
# End time: 11:19:21 on Apr 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 11:19:21 on Apr 12,2017
# vcom -reportprogress 300 -93 -explicit -work presynth C:/Users/vmed/mg_degree/testMyCount/component/work/myCount/myCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity myCount
# -- Compiling architecture RTL of myCount
# End time: 11:19:22 on Apr 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 11:19:22 on Apr 12,2017
# vcom -reportprogress 300 -93 -explicit -work presynth C:/Users/vmed/mg_degree/testMyCount/stimulus/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# End time: 11:19:22 on Apr 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do run.do" -l testbench_presynth_simulation.log 
# Start time: 11:19:22 on Apr 12,2017
# //  ModelSim Microsemi 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.testbench(behavioral)
# Loading presynth.mycount(rtl)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ProASIC3E.vtables
# Loading ProASIC3E.and2(vital_act)
# Loading ProASIC3E.and2a(vital_act)
# Loading ProASIC3E.dfn1(vital_act)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.myrevcount(behav)
# End time: 11:20:07 on Apr 12,2017, Elapsed time: 2:28:12
# Errors: 0, Warnings: 0
e in use by: Sergey  Hostname: PETROV2  ProcessID: 15316
# 
#           Attempting to use alternate WLF file "./wlft0ngzwg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft0ngzwg
# 
# End time: 11:20:12 on Apr 12,2017, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
