

================================================================
== Vitis HLS Report for 'load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2'
================================================================
* Date:           Mon Oct 20 14:43:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      155|    71300|  1.550 us|  0.713 ms|  155|  71300|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_48_2  |      153|    71298|        11|          1|          1|  144 ~ 71289|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 14 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 15 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 17 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln50_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln50_1"   --->   Operation 18 'read' 'sext_ln50_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln50_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln50"   --->   Operation 19 'read' 'sext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln53_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln53"   --->   Operation 20 'read' 'select_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln40_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln40"   --->   Operation 21 'read' 'add_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln44_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln44"   --->   Operation 23 'read' 'add_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln44"   --->   Operation 24 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln50_1_cast = sext i9 %sext_ln50_1_read"   --->   Operation 25 'sext' 'sext_ln50_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_cast = sext i9 %sext_ln50_read"   --->   Operation 26 'sext' 'sext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i10 %sext_ln44_read"   --->   Operation 27 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln53_cast = sext i3 %select_ln53_read"   --->   Operation 28 'sext' 'select_ln53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln53_cast_cast = zext i5 %select_ln53_cast"   --->   Operation 29 'zext' 'select_ln53_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 65025, void @empty_7, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 36 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i9 %py_1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 38 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 39 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i9 %py_1" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 40 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln44_1 = add i11 %sext_ln44_cast, i11 %zext_ln40" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 41 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln45 = add i10 %add_ln44_read, i10 %zext_ln44" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 42 'add' 'add_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln44_1, i32 10" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln45" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 44 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i10 %iy" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 45 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln46 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 46 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln46, i8 254, i8 %trunc_ln44" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 47 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_1, i10 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i18 %shl_ln" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 49 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln53_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_1, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 50 'bitconcatenate' 'shl_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %shl_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 51 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.87ns)   --->   "%sub_ln53 = sub i19 %zext_ln53, i19 %zext_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 52 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 53 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.86ns)   --->   "%add_ln40_1 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 55 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc26.loopexit.i, void %load_tile_mm.exit.exitStub" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 56 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 57 'load' 'px_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln40_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 58 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%icmp_ln48 = icmp_eq  i9 %px_load, i9 %add_ln40_read" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 59 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln40 = select i1 %icmp_ln48, i9 0, i9 %px_load" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 60 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln40_1 = select i1 %icmp_ln48, i9 %add_ln40_2, i9 %py_1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 61 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i9 %select_ln40_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 62 'zext' 'zext_ln53_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln53_2 = add i10 %select_ln53_cast_cast, i10 %zext_ln53_5" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 63 'add' 'add_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i10 %add_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 64 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln53, i5 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 65 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i10 %add_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 66 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln53_1, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 67 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53_1 = sub i11 %p_shl, i11 %p_shl2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 68 'sub' 'sub_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i9 %add_ln40_2" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 69 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i9 %add_ln40_2" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 70 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln44_2 = add i11 %sext_ln44_cast, i11 %zext_ln40_1" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 71 'add' 'add_ln44_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i10 %add_ln44_read, i10 %zext_ln44_1" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 72 'add' 'add_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln44_2, i32 10" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.40ns)   --->   "%select_ln45 = select i1 %tmp_4, i10 0, i10 %add_ln45_1" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 74 'select' 'select_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i10 %select_ln45" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 75 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%icmp_ln46_1 = icmp_ugt  i10 %select_ln45, i10 254" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 76 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln46 = select i1 %icmp_ln46_1, i8 254, i8 %trunc_ln44_1" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 77 'select' 'select_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln53_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln46, i10 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 78 'bitconcatenate' 'shl_ln53_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i18 %shl_ln53_mid1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 79 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln53_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln46, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 80 'bitconcatenate' 'shl_ln53_1_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %shl_ln53_1_mid1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 81 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.87ns)   --->   "%sub_ln53_2 = sub i19 %zext_ln53_2, i19 %zext_ln53_3" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 82 'sub' 'sub_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln40_2 = select i1 %icmp_ln48, i19 %sub_ln53_2, i19 %sub_ln53" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 83 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i9 %select_ln40" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 84 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln53_3 = add i11 %sub_ln53_1, i11 %zext_ln53_6" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 85 'add' 'add_ln53_3' <Predicate = (!icmp_ln40)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %select_ln40" [src/srcnn.cpp:50->src/srcnn.cpp:416]   --->   Operation 86 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.77ns)   --->   "%add_ln50 = add i11 %sext_ln50_cast, i11 %zext_ln53_6" [src/srcnn.cpp:50->src/srcnn.cpp:416]   --->   Operation 87 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln51 = add i10 %sext_ln50_1_cast, i10 %zext_ln50" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 88 'add' 'add_ln51' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln50, i32 10" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_5, i10 0, i10 %add_ln51" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 90 'select' 'ix' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:52->src/srcnn.cpp:416]   --->   Operation 91 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%trunc_ln53_2 = trunc i10 %ix" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 92 'trunc' 'trunc_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln52 = select i1 %icmp_ln52, i8 254, i8 %trunc_ln53_2" [src/srcnn.cpp:52->src/srcnn.cpp:416]   --->   Operation 93 'select' 'select_ln52' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%shl_ln53_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln52, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 94 'bitconcatenate' 'shl_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%zext_ln53_4 = zext i10 %shl_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 95 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln53 = add i19 %select_ln40_2, i19 %zext_ln53_4" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 96 'add' 'add_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i19 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 97 'sext' 'sext_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.08ns)   --->   "%add_ln53_1 = add i64 %sext_ln53, i64 %input_ftmap_read" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 98 'add' 'add_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_1, i32 2, i32 63" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 99 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i62 %trunc_ln7" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 100 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 101 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln48 = add i9 %select_ln40, i9 1" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 102 'add' 'add_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln48 = store i17 %add_ln40_1, i17 %indvar_flatten" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 103 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 %select_ln40_1, i9 %py" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 104 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 %add_ln48, i9 %px" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 105 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 106 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 106 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 107 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 109 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 110 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 111 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 112 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 112 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 113 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 114 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 114 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 115 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_48_2_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 117 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i11 %add_ln53_3" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 118 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr i32 %inbuf, i64 0, i64 %zext_ln53_7" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 119 'getelementptr' 'inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 120 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 121 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i11 %inbuf_addr" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 122 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1568> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body10.i" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 123 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [29]  (0.427 ns)

 <State 2>: 5.988ns
The critical path consists of the following:
	'load' operation ('py', src/srcnn.cpp:40->src/srcnn.cpp:416) on local variable 'py' [34]  (0.000 ns)
	'add' operation ('add_ln40_2', src/srcnn.cpp:40->src/srcnn.cpp:416) [57]  (0.776 ns)
	'add' operation ('add_ln45_1', src/srcnn.cpp:45->src/srcnn.cpp:416) [74]  (0.787 ns)
	'select' operation ('select_ln45', src/srcnn.cpp:45->src/srcnn.cpp:416) [76]  (0.403 ns)
	'icmp' operation ('icmp_ln46_1', src/srcnn.cpp:46->src/srcnn.cpp:416) [78]  (0.787 ns)
	'select' operation ('select_ln46', src/srcnn.cpp:46->src/srcnn.cpp:416) [79]  (0.393 ns)
	'sub' operation ('sub_ln53_2', src/srcnn.cpp:53->src/srcnn.cpp:416) [84]  (0.873 ns)
	'select' operation ('select_ln40_2', src/srcnn.cpp:40->src/srcnn.cpp:416) [85]  (0.000 ns)
	'add' operation ('add_ln53', src/srcnn.cpp:53->src/srcnn.cpp:416) [101]  (0.884 ns)
	'add' operation ('add_ln53_1', src/srcnn.cpp:53->src/srcnn.cpp:416) [103]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [107]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_in_addr_read', src/srcnn.cpp:53->src/srcnn.cpp:416) on port 'gmem_in' (src/srcnn.cpp:53->src/srcnn.cpp:416) [108]  (7.300 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('inbuf_addr', src/srcnn.cpp:53->src/srcnn.cpp:416) [89]  (0.000 ns)
	'store' operation ('store_ln53', src/srcnn.cpp:53->src/srcnn.cpp:416) of variable 'bitcast_ln53', src/srcnn.cpp:53->src/srcnn.cpp:416 on array 'inbuf' [110]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
