/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2021, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_BLAIR_H
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_BLAIR_H

/* GPU_CC clocks */
#define GPU_CC_PLL0					0
#define GPU_CC_PLL1					1
#define GPU_CC_ACD_AHB_CLK				2
#define GPU_CC_ACD_CXO_CLK				3
#define GPU_CC_AHB_CLK					4
#define GPU_CC_CRC_AHB_CLK				5
#define GPU_CC_CX_APB_CLK				6
#define GPU_CC_CX_GFX3D_CLK				7
#define GPU_CC_CX_GFX3D_SLV_CLK				8
#define GPU_CC_CX_GMU_CLK				9
#define GPU_CC_CX_SNOC_DVM_CLK				10
#define GPU_CC_CXO_AON_CLK				11
#define GPU_CC_CXO_CLK					12
#define GPU_CC_GMU_CLK_SRC				13
#define GPU_CC_GX_CXO_CLK				14
#define GPU_CC_GX_GFX3D_CLK				15
#define GPU_CC_GX_GFX3D_CLK_SRC				16
#define GPU_CC_GX_GMU_CLK				17
#define GPU_CC_GX_VSENSE_CLK				18
#define GPU_CC_RBCPR_AHB_CLK				19
#define GPU_CC_RBCPR_CLK				20
#define GPU_CC_RBCPR_CLK_SRC				21
#define GPU_CC_SLEEP_CLK				22

/* GPU_CC resets */
#define GPU_CC_FREQUENCY_LIMITER_IRQ_CLEAR		0

#endif
