****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_be_top
Version: K-2015.12-SP3-2
Date   : Thu Mar 14 22:03:00 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U110/QN (NAND2X2)                                        0.068      0.029 &    3.022 r
  be_mmu/dcache/lce/lce_cmd_inst/U2093/Q (AO221X1)                                        0.054      0.081 &    3.103 r
  be_mmu/dcache/lce/lce_cmd_fifo/U6/ZN (INVX0)                                            0.054      0.042 &    3.145 f
  be_mmu/dcache/lce/lce_cmd_fifo/icc_place9/QN (NAND2X0)                                  0.076      0.040 &    3.185 r
  be_mmu/dcache/lce/lce_cmd_fifo/icc_place7/QN (NAND2X0)                                  0.056      0.043 &    3.228 f
  be_mmu/dcache/lce/lce_cmd_fifo/U8/QN (NAND2X0)                                          0.125      0.043 &    3.270 r
  be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg/D (DFFX1)                                    0.125      0.005 &    3.275 r
  data arrival time                                                                                             3.275

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                              0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg/CLK (DFFX1)                                  0.067      0.002 &    2.381 r
  clock reconvergence pessimism                                                                      0.004      2.385
  library setup time                                                                                -0.072      2.313
  data required time                                                                                            2.313
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.313
  data arrival time                                                                                            -3.275
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.962


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U110/QN (NAND2X2)                                        0.068      0.029 &    3.022 r
  be_mmu/dcache/lce/lce_cmd_inst/U2093/Q (AO221X1)                                        0.054      0.081 &    3.103 r
  be_mmu/dcache/lce/lce_cmd_fifo/U9/Q (OA221X1)                                           0.054      0.104 &    3.206 r
  be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg/D (DFFX1)                                     0.054      0.002 &    3.208 r
  data arrival time                                                                                             3.208

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                              0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg/CLK (DFFX1)                                   0.067      0.002 &    2.381 r
  clock reconvergence pessimism                                                                      0.004      2.385
  library setup time                                                                                -0.056      2.329
  data required time                                                                                            2.329
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.329
  data arrival time                                                                                            -3.208
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.879


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U110/QN (NAND2X2)                                        0.068      0.029 &    3.022 r
  be_mmu/dcache/lce/lce_cmd_inst/U2093/Q (AO221X1)                                        0.054      0.081 &    3.103 r
  be_mmu/dcache/lce/lce_cmd_fifo/U6/ZN (INVX0)                                            0.054      0.042 &    3.145 f
  be_mmu/dcache/lce/lce_cmd_fifo/U12/Q (AND3X1)                                           0.054      0.083 &    3.227 f
  be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg/D (DFFX1)                                     0.054      0.001 &    3.228 f
  data arrival time                                                                                             3.228

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                              0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg/CLK (DFFX1)                                   0.067      0.002 &    2.381 r
  clock reconvergence pessimism                                                                      0.004      2.385
  library setup time                                                                                -0.029      2.357
  data required time                                                                                            2.357
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.357
  data arrival time                                                                                            -3.228
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.872


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/wb_dirty_cleared_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U58/Q (AND3X1)                                           0.070      0.111 &    3.104 f
  be_mmu/dcache/lce/lce_cmd_inst/U100/Q (AO22X1)                                          0.038      0.090 &    3.194 f
  be_mmu/dcache/lce/lce_cmd_inst/wb_dirty_cleared_r_reg/D (DFFX1)                         0.038      0.001 &    3.195 f
  data arrival time                                                                                             3.195

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                              0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_inst/wb_dirty_cleared_r_reg/CLK (DFFX1)                       0.067      0.002 &    2.382 r
  clock reconvergence pessimism                                                                      0.004      2.385
  library setup time                                                                                -0.023      2.362
  data required time                                                                                            2.362
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.362
  data arrival time                                                                                            -3.195
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.833


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U110/QN (NAND2X2)                                        0.068      0.029 &    3.022 r
  be_mmu/dcache/lce/lce_cmd_inst/U111/Q (OA22X1)                                          0.038      0.068 &    3.090 r
  be_mmu/dcache/lce/lce_cmd_inst/U112/Q (OA21X1)                                          0.051      0.073 &    3.163 r
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_/D (DFFX1)                                 0.051      0.000 &    3.163 r
  data arrival time                                                                                             3.163

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                              0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_/CLK (DFFX1)                               0.067      0.002 &    2.381 r
  clock reconvergence pessimism                                                                      0.004      2.385
  library setup time                                                                                -0.055      2.330
  data required time                                                                                            2.330
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.330
  data arrival time                                                                                            -3.163
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.833


  Startpoint: be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                 Trans       Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                            0.000      0.000      0.000
  clock source latency                                                                             0.000      0.000
  clk_i (in)                                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                           0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                           0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                            0.080      0.051 &    0.114 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                                          0.167      0.093 &    0.207 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg/CLK (DFFX2)                            0.168      0.003 &    0.211 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg/QN (DFFX2)                             0.066      0.172 &    0.382 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place10/ZN (INVX4)                            0.043      0.032 &    0.414 f
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place6/ZN (INVX0)                             0.068      0.041 &    0.455 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place7/Z (NBUFFX16)                           0.093      0.089 &    0.545 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX0)    0.122      0.158 &    0.703 f
  be_mmu/dcache/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U567/Q (MUX21X1)          0.049      0.088 &    0.790 f
  be_mmu/dcache/lce/lce_data_cmd_inst/U515/Z (NBUFFX2)                                  0.122      0.103 &    0.893 f
  be_mmu/dcache/lce/U21/Q (AO222X1)                                                     0.090      0.177 &    1.070 f
  be_mmu/dcache/wbuf/U254/ZN (INVX0)                                                    0.068      0.042 &    1.112 r
  be_mmu/dcache/wbuf/U276/Q (MUX21X1)                                                   0.048      0.088 &    1.200 r
  be_mmu/dcache/wbuf/U277/QN (NAND4X0)                                                  0.063      0.047 &    1.247 f
  be_mmu/dcache/wbuf/icc_place21/QN (NOR4X0)                                            0.143      0.073 &    1.320 r
  be_mmu/dcache/wbuf/U50/QN (NOR2X2)                                                    0.065      0.045 &    1.366 f
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                   0.059      0.040 &    1.406 r
  be_mmu/dcache/U60/QN (NOR2X4)                                                         0.049      0.031 &    1.436 f
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                              0.038      0.024 &    1.461 r
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                     0.051      0.022 &    1.483 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                 0.035      0.022 &    1.505 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                              0.032      0.023 &    1.528 f
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                       0.070      0.028 &    1.556 r
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                       0.048      0.033 &    1.590 f
  be_mmu/dcache/U55/QN (NAND2X4)                                                        0.048      0.026 &    1.615 r
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                 0.038      0.030 &    1.645 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                               0.053      0.026 &    1.671 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                               0.048      0.021 &    1.692 f
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                         0.051      0.079 H    1.771 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                              0.100      1.193 H    2.964 r
  be_mmu/dcache/lce/lce_cmd_inst/U113/QN (AOI22X1)                                      0.035      0.123 &    3.087 f
  be_mmu/dcache/lce/lce_cmd_inst/U114/QN (NOR2X0)                                       0.057      0.035 &    3.123 r
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_2_/D (DFFX1)                               0.057      0.001 &    3.124 r
  data arrival time                                                                                           3.124

  clock core_clk (rise edge)                                                            0.000      2.200      2.200
  clock source latency                                                                             0.000      2.200
  clk_i (in)                                                                            0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                           0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                           0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                            0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX8_G1B1I29/ZN (INVX32)                                            0.067      0.049 &    2.379 r
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_2_/CLK (DFFX1)                             0.067      0.003 &    2.382 r
  clock reconvergence pessimism                                                                    0.004      2.386
  library setup time                                                                              -0.057      2.329
  data required time                                                                                          2.329
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2.329
  data arrival time                                                                                          -3.124
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -0.795


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/wb_data_buffered_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                                 0.051      0.024 &    1.671 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                                 0.050      0.024 &    1.695 r
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                           0.054      0.077 H    1.773 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                                0.092      1.220 H    2.993 f
  be_mmu/dcache/lce/lce_cmd_inst/U58/Q (AND3X1)                                           0.070      0.111 &    3.104 f
  be_mmu/dcache/lce/lce_cmd_inst/U78/Q (AO22X1)                                           0.043      0.095 &    3.199 f
  be_mmu/dcache/lce/lce_cmd_inst/wb_data_buffered_r_reg/D (DFFX1)                         0.043      0.002 &    3.201 f
  data arrival time                                                                                             3.201

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX16_G1B1I5/ZN (INVX8)                                               0.160      0.086 &    2.417 r
  be_mmu/dcache/lce/lce_cmd_inst/wb_data_buffered_r_reg/CLK (DFFX1)                       0.160      0.010 &    2.427 r
  clock reconvergence pessimism                                                                      0.004      2.430
  library setup time                                                                                -0.014      2.416
  data required time                                                                                            2.416
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.416
  data arrival time                                                                                            -3.201
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.784


  Startpoint: be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/wb_data_read_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                 Trans       Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                            0.000      0.000      0.000
  clock source latency                                                                             0.000      0.000
  clk_i (in)                                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                           0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                           0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                            0.080      0.051 &    0.114 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                                          0.167      0.093 &    0.207 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg/CLK (DFFX2)                            0.168      0.003 &    0.211 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/head_r_reg/QN (DFFX2)                             0.066      0.172 &    0.382 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place10/ZN (INVX4)                            0.043      0.032 &    0.414 f
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place6/ZN (INVX0)                             0.068      0.041 &    0.455 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/icc_place7/Z (NBUFFX16)                           0.093      0.089 &    0.545 r
  be_mmu/dcache/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX0)    0.122      0.158 &    0.703 f
  be_mmu/dcache/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U567/Q (MUX21X1)          0.049      0.088 &    0.790 f
  be_mmu/dcache/lce/lce_data_cmd_inst/U515/Z (NBUFFX2)                                  0.122      0.103 &    0.893 f
  be_mmu/dcache/lce/U21/Q (AO222X1)                                                     0.090      0.177 &    1.070 f
  be_mmu/dcache/wbuf/U254/ZN (INVX0)                                                    0.068      0.042 &    1.112 r
  be_mmu/dcache/wbuf/U276/Q (MUX21X1)                                                   0.048      0.088 &    1.200 r
  be_mmu/dcache/wbuf/U277/QN (NAND4X0)                                                  0.063      0.047 &    1.247 f
  be_mmu/dcache/wbuf/icc_place21/QN (NOR4X0)                                            0.143      0.073 &    1.320 r
  be_mmu/dcache/wbuf/U50/QN (NOR2X2)                                                    0.065      0.045 &    1.366 f
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                   0.059      0.040 &    1.406 r
  be_mmu/dcache/U60/QN (NOR2X4)                                                         0.049      0.031 &    1.436 f
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                              0.038      0.024 &    1.461 r
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                     0.051      0.022 &    1.483 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                 0.035      0.022 &    1.505 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                              0.032      0.023 &    1.528 f
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                       0.070      0.028 &    1.556 r
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                       0.048      0.033 &    1.590 f
  be_mmu/dcache/U55/QN (NAND2X4)                                                        0.048      0.026 &    1.615 r
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                 0.038      0.030 &    1.645 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place322/QN (NOR2X4)                               0.053      0.026 &    1.671 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place324/QN (NOR2X2)                               0.048      0.021 &    1.692 f
  be_mmu/dcache/lce/lce_cmd_inst/U54/Q (OA21X2)                                         0.051      0.079 H    1.771 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_place346/QN (NAND2X1)                              0.100      1.193 H    2.964 r
  be_mmu/dcache/lce/lce_cmd_inst/U57/Q (OA21X1)                                         0.067      0.098 &    3.062 r
  be_mmu/dcache/lce/lce_cmd_inst/U59/Q (AO22X1)                                         0.046      0.093 &    3.155 r
  be_mmu/dcache/lce/lce_cmd_inst/wb_data_read_r_reg/D (DFFX1)                           0.046      0.000 &    3.155 r
  data arrival time                                                                                           3.155

  clock core_clk (rise edge)                                                            0.000      2.200      2.200
  clock source latency                                                                             0.000      2.200
  clk_i (in)                                                                            0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                           0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                           0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                            0.106      0.066 &    2.331 f
  be_mmu/dcache/CTSINVX16_G1B1I5/ZN (INVX8)                                             0.160      0.086 &    2.417 r
  be_mmu/dcache/lce/lce_cmd_inst/wb_data_read_r_reg/CLK (DFFX1)                         0.160      0.008 &    2.425 r
  clock reconvergence pessimism                                                                    0.004      2.429
  library setup time                                                                              -0.050      2.379
  data required time                                                                                          2.379
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2.379
  data arrival time                                                                                          -3.155
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -0.776


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_126_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                    Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000      0.000      0.000
  clock source latency                                                                                0.000      0.000
  clk_i (in)                                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                              0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                              0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                                0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                   0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                    0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                      0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                           0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U167/Q (MUX21X1)                                                  0.086      0.105 &    0.703 f
  be_calculator/pipe_int/icc_place230/ZN (INVX0)                                           0.070      0.052 &    0.755 r
  be_calculator/pipe_int/dp_ipo62/Q (MUX21X1)                                              0.109      0.133 &    0.888 r
  be_calculator/pipe_int/alu/icc_place151/ZN (INVX4)                                       0.071      0.050 &    0.938 f
  be_calculator/pipe_int/alu/U264/QN (NAND2X0)                                             0.109      0.067 &    1.006 r
  be_calculator/pipe_int/alu/U1630/QN (NAND2X0)                                            0.120      0.077 &    1.083 f
  be_calculator/pipe_int/alu/U1797/QN (NAND2X0)                                            0.083      0.055 &    1.137 r
  be_calculator/pipe_int/alu/U1799/QN (NAND2X0)                                            0.075      0.055 &    1.192 f
  be_calculator/pipe_int/alu/U1802/QN (NOR2X0)                                             0.179      0.103 &    1.295 r
  be_calculator/pipe_int/alu/U1803/QN (NOR2X0)                                             0.118      0.105 &    1.400 f
  be_calculator/pipe_int/alu/U1816/QN (NOR2X0)                                             0.097      0.058 &    1.458 r
  be_calculator/pipe_int/alu/U2226/QN (OAI22X1)                                            0.051      0.148 &    1.605 f
  be_calculator/pipe_int/alu/U2227/QN (NAND2X0)                                            0.080      0.043 &    1.648 r
  be_calculator/pipe_int/alu/U2230/QN (NAND4X0)                                            0.093      0.057 &    1.705 f
  be_calculator/pipe_int/alu/U2231/Q (OR4X1)                                               0.043      0.111 &    1.816 f
  be_calculator/pipe_int/alu/U2232/QN (NOR4X0)                                             0.153      0.076 &    1.892 r
  be_calculator/pipe_int/alu/U2236/QN (NAND4X0)                                            0.084      0.057 &    1.950 f
  be_calculator/pipe_int/U242/Q (AO22X1)                                                   0.080      0.107 &    2.057 f
  be_calculator/comp_stage_mux/U283/Q (AND2X1)                                             0.128      0.130 &    2.187 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U197/QN (NAND2X0)    0.138      0.080 &    2.267 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U198/QN (NAND4X0)    0.081      0.069 &    2.336 f
  be_calculator/bypass_xrs2_mux/U14/Z (NBUFFX2)                                            0.024      0.063 &    2.398 f
  be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)                                   0.024      0.000 &    2.398 f
  data arrival time                                                                                              2.398

  clock core_clk (rise edge)                                                               0.000      2.200      2.200
  clock source latency                                                                                0.000      2.200
  clk_i (in)                                                                               0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                              0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                             0.081      0.064 &    2.319 f
  CTSINVX16_G1B1I40/ZN (INVX8)                                                             0.165      0.094 &    2.413 r
  be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)                                 0.166      0.003 &    2.415 r
  clock reconvergence pessimism                                                                       0.004      2.419
  library setup time                                                                                 -0.009      2.410
  data required time                                                                                             2.410
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2.410
  data arrival time                                                                                             -2.398
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.011


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_141_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                          Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                     0.000      0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                    0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                    0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                    0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                   0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                             0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                               0.099      0.228 &    0.500 r
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                         0.034      0.070 &    0.569 r
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                     0.056      0.041 &    0.610 f
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                    0.057      0.036 &    0.646 r
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                       0.037      0.059 &    0.705 r
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                    0.055      0.034 &    0.738 f
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                     0.056      0.036 &    0.774 r
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                    0.094      0.065 &    0.839 f
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                   0.058      0.040 &    0.879 r
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                      0.060      0.080 &    0.959 r
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                    0.069      0.050 &    1.009 f
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                     0.064      0.099 &    1.108 f
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                 0.053      0.035 &    1.143 r
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                                0.039      0.064 &    1.207 r
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                      0.115      0.057 &    1.264 f
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                      0.082      0.054 &    1.318 r
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                       0.040      0.028 &    1.345 f
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                      0.051      0.026 &    1.371 r
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                       0.043      0.034 &    1.404 f
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                              0.089      0.104 &    1.509 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                       0.034      0.022 &    1.531 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                        0.020      0.017 &    1.547 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                            0.043      0.067 &    1.614 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                            0.050      0.079 &    1.693 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)              0.094      0.042 &    1.735 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)               0.047      0.035 &    1.770 f
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                             0.045      0.029 &    1.799 r
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                             0.029      0.023 &    1.822 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/ZN (INVX1)     0.062      0.037 &    1.859 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock18/ZN (INVX4)     0.070      0.046 &    1.904 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock19/ZN (INVX16)    0.079      0.043 &    1.947 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U244/QN (NAND2X0)          0.113      0.087 &    2.034 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U247/QN (NAND4X0)          0.093      0.075 &    2.108 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U248/Q (AO21X2)            0.101      0.123 &    2.231 r
  be_calculator/bypass_xrs2_mux/U24/Z (NBUFFX2)                                                  0.054      0.107 &    2.338 r
  be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)                                         0.054      0.004 &    2.341 r
  data arrival time                                                                                                    2.341

  clock core_clk (rise edge)                                                                     0.000      2.200      2.200
  clock source latency                                                                                      0.000      2.200
  clk_i (in)                                                                                     0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                    0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                    0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                   0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                     0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)                                       0.182      0.005 &    2.419 r
  clock reconvergence pessimism                                                                             0.004      2.422
  library setup time                                                                                       -0.052      2.370
  data required time                                                                                                   2.370
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   2.370
  data arrival time                                                                                                   -2.341
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.029


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_228_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                              0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                 0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                  0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                    0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                         0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U113/Q (MUX21X1)                                                0.066      0.104 &    0.702 r
  be_calculator/pipe_int/U453/Q (MUX21X1)                                                0.040      0.087 &    0.789 r
  be_calculator/pipe_int/icc_place177/ZN (INVX0)                                         0.061      0.046 &    0.835 f
  be_calculator/pipe_int/icc_place178/ZN (INVX2)                                         0.112      0.061 &    0.896 r
  be_calculator/pipe_int/alu/icc_place95/ZN (INVX0)                                      0.109      0.086 &    0.982 f
  be_calculator/pipe_int/alu/U594/Q (OA21X1)                                             0.050      0.098 &    1.080 f
  be_calculator/pipe_int/alu/U597/Q (AO22X1)                                             0.065      0.104 &    1.184 f
  be_calculator/pipe_int/alu/U598/ZN (INVX0)                                             0.045      0.028 &    1.212 r
  be_calculator/pipe_int/alu/U600/QN (NAND2X0)                                           0.119      0.071 &    1.283 f
  be_calculator/pipe_int/alu/U619/Q (OA21X1)                                             0.054      0.094 &    1.377 f
  be_calculator/pipe_int/alu/U779/QN (NAND2X0)                                           0.083      0.043 &    1.419 r
  be_calculator/pipe_int/alu/U781/QN (NAND2X0)                                           0.173      0.112 &    1.531 f
  be_calculator/pipe_int/alu/U782/QN (NOR2X0)                                            0.137      0.102 &    1.634 r
  be_calculator/pipe_int/alu/U790/QN (NOR4X0)                                            0.089      0.088 &    1.722 f
  be_calculator/pipe_int/alu/icc_place291/Q (AND3X1)                                     0.057      0.107 &    1.829 f
  be_calculator/pipe_int/alu/icc_place292/QN (NAND2X1)                                   0.070      0.047 &    1.877 r
  be_calculator/pipe_int/alu/U802/QN (NAND2X0)                                           0.152      0.047 &    1.924 f
  be_calculator/pipe_int/alu/U803/QN (NAND2X0)                                           0.087      0.065 &    1.989 r
  be_calculator/pipe_int/U279/Q (AO22X1)                                                 0.088      0.103 &    2.092 r
  be_calculator/comp_stage_mux/U156/Q (AND2X1)                                           0.081      0.104 &    2.196 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U351/Q (AO21X1)    0.043      0.090 &    2.287 r
  be_calculator/bypass_xrs1_mux/U41/Z (NBUFFX2)                                          0.046      0.067 &    2.353 r
  be_calculator/calc_stage_reg/data_r_reg_228_/D (DFFX1)                                 0.046      0.001 &    2.355 r
  data arrival time                                                                                            2.355

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.056      0.042 &    2.264 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                            0.082      0.054 &    2.318 f
  be_calculator/CTSINVX16_G1B1I36/ZN (INVX8)                                             0.172      0.099 &    2.417 r
  be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)                               0.173      0.003 &    2.420 r
  clock reconvergence pessimism                                                                     0.014      2.434
  library setup time                                                                               -0.050      2.384
  data required time                                                                                           2.384
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.384
  data arrival time                                                                                           -2.355
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.029


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_216_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                             0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                             0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                               0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                  0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                   0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                     0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                          0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U105/Q (MUX21X1)                                                 0.061      0.098 &    0.696 r
  be_calculator/pipe_int/U457/Q (MUX21X1)                                                 0.045      0.086 &    0.782 r
  be_calculator/pipe_int/icc_place154/ZN (INVX0)                                          0.062      0.049 &    0.831 f
  be_calculator/pipe_int/icc_place155/ZN (INVX2)                                          0.129      0.069 &    0.900 r
  be_calculator/pipe_int/alu/U447/QN (NAND2X0)                                            0.102      0.074 &    0.975 f
  be_calculator/pipe_int/alu/U448/Q (OA21X1)                                              0.058      0.101 &    1.076 f
  be_calculator/pipe_int/alu/U682/Q (MUX21X1)                                             0.051      0.077 &    1.153 f
  be_calculator/pipe_int/alu/U2129/QN (NAND2X0)                                           0.117      0.035 &    1.188 r
  be_calculator/pipe_int/alu/U2130/QN (NAND2X0)                                           0.238      0.143 &    1.331 f
  be_calculator/pipe_int/alu/U2506/ZN (INVX0)                                             0.094      0.081 &    1.412 r
  be_calculator/pipe_int/alu/U2507/QN (NAND2X0)                                           0.069      0.040 &    1.451 f
  be_calculator/pipe_int/alu/U2508/QN (NAND2X0)                                           0.127      0.073 &    1.524 r
  be_calculator/pipe_int/alu/U2509/Q (OR4X1)                                              0.049      0.134 &    1.658 r
  be_calculator/pipe_int/alu/U2511/Q (OR4X1)                                              0.079      0.117 &    1.775 r
  be_calculator/pipe_int/alu/U2512/QN (NAND2X0)                                           0.171      0.060 &    1.835 f
  be_calculator/pipe_int/alu/U2514/QN (NAND4X0)                                           0.100      0.093 &    1.927 r
  be_calculator/pipe_int/U56/QN (NAND2X0)                                                 0.111      0.066 &    1.993 f
  be_calculator/pipe_int/U22/QN (NAND2X1)                                                 0.110      0.058 &    2.051 r
  be_calculator/comp_stage_mux/U149/Q (AND2X1)                                            0.109      0.124 &    2.175 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U34/QN (NAND2X0)    0.107      0.079 &    2.254 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U8/QN (NAND2X2)     0.060      0.037 &    2.291 r
  be_calculator/bypass_xrs1_mux/U35/Z (NBUFFX2)                                           0.037      0.066 &    2.357 r
  be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)                                  0.037      0.000 &    2.357 r
  data arrival time                                                                                             2.357

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                             0.056      0.042 &    2.264 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                             0.082      0.054 &    2.318 f
  be_calculator/CTSINVX16_G1B1I36/ZN (INVX8)                                              0.172      0.099 &    2.417 r
  be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)                                0.173      0.003 &    2.420 r
  clock reconvergence pessimism                                                                      0.014      2.434
  library setup time                                                                                -0.048      2.386
  data required time                                                                                            2.386
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.386
  data arrival time                                                                                            -2.357
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.029


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_233_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                                            0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX2)                                0.300      0.003 &    0.294 r
  be_calculator/calc_stage_reg/data_r_reg_47_/QN (DFFX2)                                 0.089      0.195 &    0.489 r
  be_calculator/calc_stage_reg/icc_clock8/ZN (INVX8)                                     0.056      0.034 &    0.523 f
  be_calculator/pipe_int/U44/ZN (INVX0)                                                  0.046      0.039 &    0.562 r
  be_calculator/pipe_int/U45/Q (OR2X1)                                                   0.035      0.064 &    0.626 r
  be_calculator/pipe_int/U47/QN (NAND2X1)                                                0.068      0.039 &    0.665 f
  be_calculator/pipe_int/U49/QN (NAND2X1)                                                0.072      0.041 &    0.706 r
  be_calculator/pipe_int/U53/QN (NAND2X2)                                                0.055      0.038 &    0.744 f
  be_calculator/pipe_int/alu/icc_place186/Z (NBUFFX2)                                    0.106      0.102 &    0.846 f
  be_calculator/pipe_int/alu/icc_place187/ZN (INVX0)                                     0.375      0.198 &    1.044 r
  be_calculator/pipe_int/alu/U1047/QN (NAND2X0)                                          0.565      0.332 &    1.377 f
  be_calculator/pipe_int/alu/icc_place233/ZN (INVX0)                                     0.284      0.224 &    1.600 r
  be_calculator/pipe_int/alu/U1050/QN (NAND2X1)                                          0.094      0.107 &    1.707 f
  be_calculator/pipe_int/alu/U1055/QN (NAND4X0)                                          0.067      0.049 &    1.755 r
  be_calculator/pipe_int/alu/U1057/QN (OAI21X1)                                          0.027      0.110 &    1.866 f
  be_calculator/pipe_int/alu/U1063/QN (NAND4X0)                                          0.124      0.057 &    1.923 r
  be_calculator/pipe_int/alu/U1064/QN (NAND2X2)                                          0.127      0.034 &    1.956 f
  be_calculator/pipe_int/alu/U1065/QN (NAND2X0)                                          0.087      0.057 &    2.013 r
  be_calculator/pipe_int/U283/Q (AO22X1)                                                 0.060      0.094 &    2.107 r
  be_calculator/comp_stage_mux/U159/Q (AND2X1)                                           0.059      0.078 &    2.185 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U381/Q (AO21X1)    0.040      0.082 &    2.268 r
  be_calculator/bypass_xrs1_mux/U43/Z (NBUFFX2)                                          0.044      0.064 &    2.332 r
  be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)                                 0.044      0.002 &    2.335 r
  data arrival time                                                                                            2.335

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.056      0.042 &    2.264 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                            0.082      0.054 &    2.318 f
  be_calculator/CTSINVX16_G1B1I30/ZN (INVX8)                                             0.141      0.081 &    2.399 r
  be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)                               0.141      0.002 &    2.401 r
  clock reconvergence pessimism                                                                     0.014      2.415
  library setup time                                                                               -0.050      2.365
  data required time                                                                                           2.365
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.365
  data arrival time                                                                                           -2.335
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.030


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_143_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                                            0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX2)                                0.300      0.002 &    0.293 r
  be_calculator/calc_stage_reg/data_r_reg_44_/QN (DFFX2)                                 0.071      0.178 &    0.470 f
  be_calculator/calc_stage_reg/icc_clock41/ZN (INVX4)                                    0.077      0.045 &    0.516 r
  be_calculator/pipe_int/U4/ZN (INVX0)                                                   0.045      0.040 &    0.555 f
  be_calculator/pipe_int/icc_place33/Q (OR2X1)                                           0.038      0.062 &    0.618 f
  be_calculator/pipe_int/U8/QN (NAND2X2)                                                 0.045      0.030 &    0.648 r
  be_calculator/pipe_int/U57/QN (NAND2X2)                                                0.041      0.024 &    0.672 f
  be_calculator/pipe_int/U58/QN (NAND2X2)                                                0.044      0.029 &    0.701 r
  be_calculator/pipe_int/alu/icc_place167/Z (NBUFFX8)                                    0.084      0.098 &    0.799 r
  be_calculator/pipe_int/alu/icc_place168/ZN (INVX8)                                     0.065      0.054 &    0.853 f
  be_calculator/pipe_int/alu/U37/QN (NOR2X2)                                             0.053      0.035 &    0.888 r
  be_calculator/pipe_int/alu/icc_place200/Z (NBUFFX8)                                    0.066      0.097 &    0.985 r
  be_calculator/pipe_int/alu/icc_place252/ZN (INVX8)                                     0.025      0.018 &    1.003 f
  be_calculator/pipe_int/alu/icc_place253/ZN (INVX4)                                     0.100      0.050 &    1.053 r
  be_calculator/pipe_int/alu/U853/QN (NAND2X0)                                           0.101      0.071 &    1.124 f
  be_calculator/pipe_int/alu/U857/QN (NAND4X0)                                           0.168      0.098 &    1.222 r
  be_calculator/pipe_int/alu/U1851/QN (NOR2X0)                                           0.113      0.080 &    1.302 f
  be_calculator/pipe_int/alu/icc_place270/ZN (INVX0)                                     0.074      0.045 &    1.347 r
  be_calculator/pipe_int/alu/icc_place269/QN (NAND3X0)                                   0.063      0.039 &    1.386 f
  be_calculator/pipe_int/alu/icc_place271/ZN (INVX0)                                     0.161      0.093 &    1.479 r
  be_calculator/pipe_int/alu/U2446/QN (NAND2X0)                                          0.094      0.075 &    1.554 f
  be_calculator/pipe_int/alu/U2447/QN (NAND2X0)                                          0.103      0.075 &    1.629 r
  be_calculator/pipe_int/alu/U2450/Q (OR4X1)                                             0.060      0.117 &    1.746 r
  be_calculator/pipe_int/alu/U2451/QN (NAND2X0)                                          0.159      0.048 &    1.794 f
  be_calculator/pipe_int/alu/U2452/QN (NAND4X0)                                          0.101      0.066 &    1.860 r
  be_calculator/pipe_int/alu/icc_place297/Q (AO21X1)                                     0.057      0.091 &    1.951 r
  be_calculator/pipe_int/icc_place36/QN (NAND2X1)                                        0.086      0.030 &    1.981 f
  be_calculator/pipe_int/icc_place219/QN (NAND2X0)                                       0.081      0.047 &    2.028 r
  be_calculator/comp_stage_mux/icc_place14/Q (AND2X1)                                    0.140      0.122 &    2.150 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U261/Q (AO21X1)    0.043      0.114 &    2.264 r
  be_calculator/bypass_xrs2_mux/U63/Z (NBUFFX2)                                          0.045      0.067 &    2.331 r
  be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)                                 0.045      0.006 &    2.337 r
  data arrival time                                                                                            2.337

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)                               0.182      0.002 &    2.415 r
  clock reconvergence pessimism                                                                     0.004      2.419
  library setup time                                                                               -0.050      2.369
  data required time                                                                                           2.369
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.369
  data arrival time                                                                                           -2.337
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.032


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_347_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_170_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                                             0.206      0.112 &    0.249 r
  be_calculator/calc_stage_reg/data_r_reg_347_/CLK (DFFX2)                               0.206      0.003 &    0.252 r
  be_calculator/calc_stage_reg/data_r_reg_347_/Q (DFFX2)                                 0.127      0.297 &    0.549 f
  be_calculator/pipe_int/add_x_7/U383/QN (NAND2X0)                                       0.137      0.101 &    0.650 r
  be_calculator/pipe_int/add_x_7/U384/QN (NOR2X0)                                        0.109      0.098 &    0.748 f
  be_calculator/pipe_int/add_x_7/U385/QN (NAND2X0)                                       0.116      0.084 &    0.832 r
  be_calculator/pipe_int/add_x_7/U423/QN (NOR2X0)                                        0.073      0.066 &    0.898 f
  be_calculator/pipe_int/add_x_7/U437/QN (NAND2X0)                                       0.096      0.060 &    0.958 r
  be_calculator/pipe_int/add_x_7/U438/QN (NOR2X0)                                        0.078      0.057 &    1.015 f
  be_calculator/pipe_int/add_x_7/U530/C1 (HADDX1)                                        0.053      0.113 &    1.128 f
  be_calculator/pipe_int/add_x_7/U531/C1 (HADDX1)                                        0.050      0.101 &    1.229 f
  be_calculator/pipe_int/add_x_7/U532/C1 (HADDX1)                                        0.051      0.101 &    1.330 f
  be_calculator/pipe_int/add_x_7/U533/C1 (HADDX1)                                        0.050      0.100 &    1.431 f
  be_calculator/pipe_int/add_x_7/U534/C1 (HADDX1)                                        0.050      0.101 &    1.531 f
  be_calculator/pipe_int/add_x_7/U535/C1 (HADDX1)                                        0.049      0.100 &    1.631 f
  be_calculator/pipe_int/add_x_7/U536/C1 (HADDX1)                                        0.050      0.100 &    1.731 f
  be_calculator/pipe_int/add_x_7/U537/C1 (HADDX1)                                        0.051      0.101 &    1.833 f
  be_calculator/pipe_int/add_x_7/U439/Q (XOR2X1)                                         0.064      0.121 &    1.953 r
  be_calculator/pipe_int/icc_place52/QN (NAND2X0)                                        0.128      0.070 &    2.023 f
  be_calculator/pipe_int/icc_place147/QN (NAND2X2)                                       0.067      0.040 &    2.063 r
  be_calculator/comp_stage_mux/U157/Q (AND2X2)                                           0.069      0.106 &    2.169 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U427/Q (AO21X1)    0.046      0.094 &    2.264 r
  be_calculator/bypass_xrs2_mux/U46/Z (NBUFFX2)                                          0.048      0.072 &    2.336 r
  be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)                                 0.048      0.005 &    2.341 r
  data arrival time                                                                                            2.341

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)                               0.182      0.008 &    2.422 r
  clock reconvergence pessimism                                                                     0.004      2.426
  library setup time                                                                               -0.051      2.375
  data required time                                                                                           2.375
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.375
  data arrival time                                                                                           -2.341
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.034


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_211_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                              Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                         0.000      0.000      0.000
  clock source latency                                                                                          0.000      0.000
  clk_i (in)                                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                        0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                        0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                        0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                       0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                                 0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                                   0.085      0.246 &    0.518 f
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                             0.030      0.063 &    0.581 f
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                         0.093      0.048 &    0.629 r
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                        0.060      0.038 &    0.666 f
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                           0.034      0.059 &    0.726 f
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                        0.076      0.040 &    0.766 r
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                         0.053      0.039 &    0.806 f
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                        0.104      0.056 &    0.862 r
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                       0.054      0.035 &    0.896 f
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                          0.057      0.078 &    0.974 f
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                        0.105      0.059 &    1.033 r
  be_calculator/instr_decoder/U79/Q (AND2X2)                                                         0.090      0.115 &    1.148 r
  be_calculator/int_bypass/icc_place10/ZN (INVX4)                                                    0.038      0.028 &    1.176 f
  be_calculator/int_bypass/U31/Q (MUX21X1)                                                           0.047      0.073 &    1.250 f
  be_calculator/int_bypass/U34/QN (NAND4X0)                                                          0.099      0.061 &    1.311 r
  be_calculator/int_bypass/U35/QN (NOR4X1)                                                           0.050      0.118 &    1.429 f
  be_calculator/int_bypass/icc_place15/Z (NBUFFX16)                                                  0.081      0.097 &    1.526 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U3/Q (OR2X2)                                0.054      0.094 &    1.620 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_route_opt2/QN (NOR2X2)                  0.072      0.041 &    1.661 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_route_opt3/ZN (INVX2)                   0.057      0.043 &    1.704 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/dp_ipo2/QN (NOR2X4)                         0.100      0.051 &    1.755 r
  be_calculator/int_bypass/icc_route_opt6/ZN (INVX4)                                                 0.050      0.035 &    1.790 f
  be_calculator/int_bypass/icc_route_opt7/ZN (INVX8)                                                 0.115      0.052 &    1.843 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U241/QN (NAND2X1)              0.185      0.135 &    1.978 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U245/QN (NAND4X0)              0.094      0.142 &    2.120 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_route_opt13/Z (NBUFFX2)    0.046      0.082 &    2.201 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U246/Q (AO21X1)                0.041      0.067 &    2.268 r
  be_calculator/bypass_xrs1_mux/U33/Z (NBUFFX2)                                                      0.041      0.063 &    2.331 r
  be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)                                             0.041      0.008 &    2.338 r
  data arrival time                                                                                                        2.338

  clock core_clk (rise edge)                                                                         0.000      2.200      2.200
  clock source latency                                                                                          0.000      2.200
  clk_i (in)                                                                                         0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                        0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                        0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                       0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                         0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)                                           0.182      0.005 &    2.419 r
  clock reconvergence pessimism                                                                                 0.004      2.422
  library setup time                                                                                           -0.048      2.374
  data required time                                                                                                       2.374
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2.374
  data arrival time                                                                                                       -2.338
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.036


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_168_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                   0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                   0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                  0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                            0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                              0.085      0.246 &    0.518 f
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                        0.030      0.063 &    0.581 f
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                    0.093      0.048 &    0.629 r
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                   0.060      0.038 &    0.666 f
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                      0.034      0.059 &    0.726 f
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                   0.076      0.040 &    0.766 r
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                    0.053      0.039 &    0.806 f
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                   0.104      0.056 &    0.862 r
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                  0.054      0.035 &    0.896 f
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                     0.057      0.078 &    0.974 f
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                   0.105      0.059 &    1.033 r
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                    0.069      0.100 &    1.133 r
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                0.046      0.036 &    1.168 f
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                               0.036      0.061 &    1.229 f
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                     0.118      0.052 &    1.281 r
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                     0.074      0.056 &    1.338 f
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                      0.053      0.031 &    1.369 r
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                     0.042      0.029 &    1.398 f
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                      0.062      0.034 &    1.432 r
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                             0.096      0.113 &    1.545 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                      0.032      0.023 &    1.568 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                       0.024      0.016 &    1.584 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                           0.048      0.066 &    1.650 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                           0.054      0.086 &    1.736 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)             0.065      0.041 &    1.777 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)              0.047      0.030 &    1.807 r
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                            0.037      0.029 &    1.836 f
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                            0.033      0.022 &    1.857 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U6/QN (NAND2X2)                             0.053      0.035 &    1.892 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock1/ZN (INVX4)                       0.045      0.029 &    1.921 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock2/ZN (INVX8)                       0.030      0.024 &    1.945 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place17/ZN (INVX8)    0.089      0.044 &    1.989 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U410/QN (NAND2X2)         0.114      0.054 &    2.043 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U414/QN (NAND4X0)         0.152      0.110 &    2.153 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U415/Q (AO21X1)           0.057      0.132 &    2.285 r
  be_calculator/bypass_xrs2_mux/icc_route_opt1/ZN (INVX2)                                       0.040      0.031 &    2.316 f
  be_calculator/bypass_xrs2_mux/icc_route_opt2/ZN (INVX4)                                       0.033      0.022 &    2.337 r
  be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)                                        0.033      0.001 &    2.339 r
  data arrival time                                                                                                   2.339

  clock core_clk (rise edge)                                                                    0.000      2.200      2.200
  clock source latency                                                                                     0.000      2.200
  clk_i (in)                                                                                    0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                   0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                  0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                    0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)                                      0.182      0.006 &    2.419 r
  clock reconvergence pessimism                                                                            0.004      2.423
  library setup time                                                                                      -0.047      2.376
  data required time                                                                                                  2.376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.376
  data arrival time                                                                                                  -2.339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.037


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_156_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                   0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                   0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                  0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                            0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                              0.085      0.246 &    0.518 f
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                        0.030      0.063 &    0.581 f
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                    0.093      0.048 &    0.629 r
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                   0.060      0.038 &    0.666 f
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                      0.034      0.059 &    0.726 f
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                   0.076      0.040 &    0.766 r
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                    0.053      0.039 &    0.806 f
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                   0.104      0.056 &    0.862 r
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                  0.054      0.035 &    0.896 f
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                     0.057      0.078 &    0.974 f
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                   0.105      0.059 &    1.033 r
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                    0.069      0.100 &    1.133 r
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                0.046      0.036 &    1.168 f
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                               0.036      0.061 &    1.229 f
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                     0.118      0.052 &    1.281 r
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                     0.074      0.056 &    1.338 f
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                      0.053      0.031 &    1.369 r
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                     0.042      0.029 &    1.398 f
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                      0.062      0.034 &    1.432 r
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                             0.096      0.113 &    1.545 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                      0.032      0.023 &    1.568 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                       0.024      0.016 &    1.584 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                           0.048      0.066 &    1.650 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                           0.054      0.086 &    1.736 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)             0.065      0.041 &    1.777 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)              0.047      0.030 &    1.807 r
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                            0.037      0.029 &    1.836 f
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                            0.033      0.022 &    1.857 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U6/QN (NAND2X2)                             0.053      0.035 &    1.892 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock1/ZN (INVX4)                       0.045      0.029 &    1.921 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock2/ZN (INVX8)                       0.030      0.024 &    1.945 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place17/ZN (INVX8)    0.089      0.044 &    1.989 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U337/QN (NAND2X0)         0.064      0.048 &    2.038 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U341/QN (NAND4X0)         0.111      0.064 &    2.102 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U342/Q (AO21X2)           0.085      0.142 &    2.244 r
  be_calculator/bypass_xrs2_mux/U31/Z (NBUFFX2)                                                 0.049      0.089 &    2.333 r
  be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)                                        0.049      0.004 &    2.337 r
  data arrival time                                                                                                   2.337

  clock core_clk (rise edge)                                                                    0.000      2.200      2.200
  clock source latency                                                                                     0.000      2.200
  clk_i (in)                                                                                    0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                   0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                  0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                    0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)                                      0.182      0.008 &    2.422 r
  clock reconvergence pessimism                                                                            0.004      2.426
  library setup time                                                                                      -0.051      2.375
  data required time                                                                                                  2.375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.375
  data arrival time                                                                                                  -2.337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.037


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_306_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/genblk1_0__data_mem/macro_mem
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                       Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                  0.000      0.000      0.000
  clock source latency                                                                   0.000      0.000
  clk_i (in)                                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                 0.075      0.059 &    0.137 f
  CTSINVX8_G1B1I34/ZN (INVX4)                                                 0.292      0.155 &    0.292 r
  be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)                    0.292      0.002 &    0.294 r
  be_calculator/calc_stage_reg/data_r_reg_306_/QN (DFFX1)                     0.070      0.185 &    0.479 r
  be_calculator/calc_stage_reg/icc_clock4/ZN (INVX2)                          0.105      0.068 &    0.547 f
  be_checker/detector/U77/Q (XNOR2X1)                                         0.040      0.123 &    0.670 f
  be_checker/detector/U80/QN (NAND4X0)                                        0.064      0.044 &    0.714 r
  be_checker/detector/icc_place1/Q (OR2X1)                                    0.040      0.073 &    0.787 r
  be_checker/detector/icc_place7/QN (NOR3X0)                                  0.088      0.044 &    0.831 f
  be_checker/detector/icc_place10/QN (NAND3X0)                                0.084      0.056 &    0.887 r
  be_checker/detector/icc_place12/ZN (INVX1)                                  0.045      0.034 &    0.920 f
  be_checker/detector/icc_place11/QN (NAND2X2)                                0.045      0.029 &    0.950 r
  be_checker/detector/icc_place3/QN (NAND2X2)                                 0.061      0.026 &    0.975 f
  be_checker/detector/icc_place5/QN (NAND2X2)                                 0.046      0.028 &    1.003 r
  be_calculator/icc_place20/Q (OR2X2)                                         0.049      0.074 &    1.077 r
  be_calculator/pipe_mem/U136/QN (NOR2X4)                                     0.059      0.035 &    1.112 f
  be_mmu/dcache/icc_clock87/ZN (INVX4)                                        0.087      0.043 &    1.156 r
  be_mmu/dcache/icc_clock111/ZN (INVX8)                                       0.059      0.051 &    1.207 f
  be_mmu/dcache/U2015/QN (NAND2X4)                                            0.059      0.060 &    1.267 r
  be_mmu/dcache/U13/QN (NOR2X4)                                               0.038      0.032 &    1.299 f
  be_mmu/dcache/icc_place296/QN (NOR2X2)                                      0.097      0.052 &    1.351 r
  be_mmu/dcache/icc_place297/ZN (INVX4)                                       0.125      0.071 &    1.421 f
  be_mmu/dcache/icc_place298/ZN (INVX8)                                       0.099      0.065 &    1.486 r
  be_mmu/dcache/icc_place338/ZN (INVX16)                                      0.073      0.040 &    1.527 f
  be_mmu/dcache/icc_place206/ZN (INVX2)                                       0.347      0.186 &    1.713 r
  be_mmu/dcache/U1075/Q (MUX21X1)                                             0.309      0.256 &    1.969 r
  be_mmu/dcache/genblk1_0__data_mem/icc_place36/Z (NBUFFX32)                  0.043      0.330 &    2.299 r
  be_mmu/dcache/genblk1_0__data_mem/macro_mem/I1[61] (saed90_64x512_1P_BM)    0.034      0.011 &    2.310 r
  data arrival time                                                                                 2.310

  clock core_clk (rise edge)                                                  0.000      2.200      2.200
  clock source latency                                                                   0.000      2.200
  clk_i (in)                                                                  0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                 0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                 0.063      0.032 &    2.254 r
  be_mmu/dcache/CTSINVX8_G1B2I9/ZN (INVX8)                                    0.121      0.085 &    2.340 f
  be_mmu/dcache/CTSINVX16_G1B1I56/ZN (INVX32)                                 0.067      0.050 &    2.390 r
  be_mmu/dcache/genblk1_0__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)       0.067      0.004 &    2.394 r
  clock reconvergence pessimism                                                          0.004      2.398
  library setup time                                                                    -0.050      2.348
  data required time                                                                                2.348
  ----------------------------------------------------------------------------------------------------------
  data required time                                                                                2.348
  data arrival time                                                                                -2.310
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.038


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_194_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                    Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000      0.000      0.000
  clock source latency                                                                                0.000      0.000
  clk_i (in)                                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                              0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                              0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                                0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                   0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                    0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                      0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                           0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U113/Q (MUX21X1)                                                  0.066      0.104 &    0.702 r
  be_calculator/pipe_int/U453/Q (MUX21X1)                                                  0.040      0.087 &    0.789 r
  be_calculator/pipe_int/icc_place177/ZN (INVX0)                                           0.061      0.046 &    0.835 f
  be_calculator/pipe_int/icc_place178/ZN (INVX2)                                           0.112      0.061 &    0.896 r
  be_calculator/pipe_int/alu/icc_place95/ZN (INVX0)                                        0.109      0.086 &    0.982 f
  be_calculator/pipe_int/alu/U460/QN (NOR2X0)                                              0.086      0.050 &    1.032 r
  be_calculator/pipe_int/alu/U461/QN (NOR2X0)                                              0.075      0.056 &    1.088 f
  be_calculator/pipe_int/alu/U462/Q (AO22X1)                                               0.071      0.102 &    1.190 f
  be_calculator/pipe_int/alu/U464/Q (MUX21X1)                                              0.053      0.088 &    1.278 f
  be_calculator/pipe_int/alu/U465/QN (NAND2X0)                                             0.106      0.038 &    1.316 r
  be_calculator/pipe_int/alu/U466/QN (NAND2X0)                                             0.108      0.062 &    1.378 f
  be_calculator/pipe_int/alu/U467/ZN (INVX0)                                               0.092      0.064 &    1.441 r
  be_calculator/pipe_int/alu/U2282/QN (NAND2X0)                                            0.189      0.110 &    1.551 f
  be_calculator/pipe_int/alu/U2285/QN (NAND4X0)                                            0.114      0.106 &    1.657 r
  be_calculator/pipe_int/alu/U2286/QN (NOR4X0)                                             0.099      0.084 &    1.741 f
  be_calculator/pipe_int/alu/U2287/Q (OA21X1)                                              0.038      0.078 &    1.819 f
  be_calculator/pipe_int/alu/U2288/Q (OA21X1)                                              0.074      0.089 &    1.908 f
  be_calculator/pipe_int/alu/U2292/QN (NAND4X0)                                            0.078      0.042 &    1.950 r
  be_calculator/pipe_int/U246/Q (AO22X1)                                                   0.065      0.088 &    2.037 r
  be_calculator/comp_stage_mux/U287/Q (AND2X1)                                             0.100      0.100 &    2.137 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U143/QN (NAND2X0)    0.120      0.062 &    2.199 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U144/QN (NAND4X0)    0.088      0.048 &    2.247 r
  be_calculator/bypass_xrs1_mux/U23/Z (NBUFFX2)                                            0.047      0.076 &    2.322 r
  be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)                                   0.047      0.005 &    2.327 r
  data arrival time                                                                                              2.327

  clock core_clk (rise edge)                                                               0.000      2.200      2.200
  clock source latency                                                                                0.000      2.200
  clk_i (in)                                                                               0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                              0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                             0.081      0.064 &    2.319 f
  CTSINVX16_G1B1I27/ZN (INVX8)                                                             0.160      0.090 &    2.409 r
  be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)                                 0.161      0.003 &    2.412 r
  clock reconvergence pessimism                                                                       0.004      2.415
  library setup time                                                                                 -0.050      2.365
  data required time                                                                                             2.365
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2.365
  data arrival time                                                                                             -2.327
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.038


  Startpoint: be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/stat_mem/notmacro_synth/mem_reg_16__1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                             0.072      0.038 &    0.064 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                              0.080      0.051 &    0.114 f
  be_mmu/dcache/CTSINVX8_G1B1I7/ZN (INVX4)                                                0.235      0.133 &    0.248 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/CLK (DFFX2)                            0.235      0.003 &    0.251 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/head_r_reg/QN (DFFX2)                             0.085      0.190 &    0.440 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place6/ZN (INVX2)                             0.047      0.035 &    0.475 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_clock6/ZN (INVX4)                             0.033      0.021 &    0.495 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/icc_place7/Z (NBUFFX16)                           0.076      0.085 &    0.580 r
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/icc_place52/ZN (INVX8)    0.040      0.042 &    0.622 f
  be_mmu/dcache/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)            0.052      0.083 &    0.704 r
  be_mmu/dcache/lce/lce_tr_inst/icc_clock4/Z (NBUFFX16)                                   0.066      0.084 &    0.789 r
  be_mmu/dcache/lce/icc_clock40/ZN (INVX16)                                               0.051      0.039 &    0.828 f
  be_mmu/dcache/lce/icc_clock39/ZN (INVX16)                                               0.043      0.036 &    0.864 r
  be_mmu/dcache/lce/U15/Q (AO222X1)                                                       0.058      0.130 &    0.994 r
  be_mmu/dcache/icc_place208/Z (NBUFFX2)                                                  0.055      0.075 &    1.070 r
  be_mmu/dcache/icc_place189/ZN (INVX0)                                                   0.064      0.047 &    1.117 f
  be_mmu/dcache/wbuf/U285/Q (MUX21X1)                                                     0.040      0.076 &    1.193 f
  be_mmu/dcache/wbuf/U286/QN (NAND4X0)                                                    0.119      0.043 &    1.235 r
  be_mmu/dcache/wbuf/U251/Q (OR4X1)                                                       0.057      0.127 &    1.363 r
  be_mmu/dcache/wbuf/U47/QN (NAND2X2)                                                     0.050      0.035 &    1.398 f
  be_mmu/dcache/U60/QN (NOR2X4)                                                           0.064      0.035 &    1.433 r
  be_mmu/dcache/lce/icc_place96/ZN (INVX4)                                                0.036      0.027 &    1.460 f
  be_mmu/dcache/lce/U17/QN (NOR2X4)                                                       0.060      0.025 &    1.485 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock92/ZN (INVX2)                                   0.032      0.024 &    1.509 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock150/QN (NAND2X2)                                0.041      0.021 &    1.530 r
  be_mmu/dcache/lce/lce_cmd_inst/U26/QN (NAND2X2)                                         0.059      0.032 &    1.562 f
  be_mmu/dcache/lce/lce_cmd_inst/U28/QN (NAND2X4)                                         0.057      0.030 &    1.592 r
  be_mmu/dcache/U55/QN (NAND2X4)                                                          0.040      0.029 &    1.620 f
  be_mmu/dcache/icc_place303/ZN (INVX4)                                                   0.043      0.028 &    1.648 r
  be_mmu/dcache/U49/QN (NAND2X2)                                                          0.053      0.034 &    1.682 f
  be_mmu/dcache/U2271/QN (NAND2X4)                                                        0.067      0.039 &    1.721 r
  be_mmu/dcache/stat_mem/notmacro_synth/U2/QN (NAND2X4)                                   0.065      0.043 &    1.764 f
  be_mmu/dcache/stat_mem/notmacro_synth/icc_clock217/ZN (INVX8)                           0.069      0.037 &    1.801 r
  be_mmu/dcache/stat_mem/notmacro_synth/U86/QN (NAND2X2)                                  0.046      0.038 &    1.840 f
  be_mmu/dcache/stat_mem/notmacro_synth/icc_place183/Z (NBUFFX8)                          0.098      0.115 &    1.955 f
  be_mmu/dcache/stat_mem/notmacro_synth/U93/QN (NOR2X0)                                   0.112      0.066 &    2.021 r
  be_mmu/dcache/stat_mem/notmacro_synth/icc_place193/Z (NBUFFX2)                          0.086      0.119 &    2.140 r
  be_mmu/dcache/stat_mem/notmacro_synth/icc_place246/ZN (INVX8)                           0.045      0.036 &    2.176 f
  be_mmu/dcache/stat_mem/notmacro_synth/icc_place247/ZN (INVX16)                          0.072      0.032 &    2.208 r
  be_mmu/dcache/stat_mem/notmacro_synth/U1789/Q (AO222X1)                                 0.091      0.110 &    2.319 r
  be_mmu/dcache/stat_mem/notmacro_synth/mem_reg_16__1_/D (DFFX1)                          0.091      0.013 &    2.332 r
  data arrival time                                                                                             2.332

  clock core_clk (rise edge)                                                              0.000      2.200      2.200
  clock source latency                                                                               0.000      2.200
  clk_i (in)                                                                              0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                             0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                             0.064      0.043 &    2.265 r
  be_mmu/dcache/CTSINVX16_G1B2I11/ZN (INVX8)                                              0.106      0.066 &    2.331 f
  be_mmu/dcache/stat_mem/notmacro_synth/CTSINVX16_G1B1I59/ZN (INVX8)                      0.163      0.093 &    2.424 r
  be_mmu/dcache/stat_mem/notmacro_synth/mem_reg_16__1_/CLK (DFFX1)                        0.163      0.002 &    2.426 r
  clock reconvergence pessimism                                                                      0.004      2.430
  library setup time                                                                                -0.060      2.370
  data required time                                                                                            2.370
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2.370
  data arrival time                                                                                            -2.332
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.038


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_164_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                              0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                 0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                  0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                    0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                         0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U113/Q (MUX21X1)                                                0.066      0.104 &    0.702 r
  be_calculator/pipe_int/U453/Q (MUX21X1)                                                0.040      0.087 &    0.789 r
  be_calculator/pipe_int/icc_place177/ZN (INVX0)                                         0.061      0.046 &    0.835 f
  be_calculator/pipe_int/icc_place178/ZN (INVX2)                                         0.112      0.061 &    0.896 r
  be_calculator/pipe_int/alu/icc_place95/ZN (INVX0)                                      0.109      0.086 &    0.982 f
  be_calculator/pipe_int/alu/U594/Q (OA21X1)                                             0.050      0.098 &    1.080 f
  be_calculator/pipe_int/alu/U597/Q (AO22X1)                                             0.065      0.104 &    1.184 f
  be_calculator/pipe_int/alu/U598/ZN (INVX0)                                             0.045      0.028 &    1.212 r
  be_calculator/pipe_int/alu/U600/QN (NAND2X0)                                           0.119      0.071 &    1.283 f
  be_calculator/pipe_int/alu/U619/Q (OA21X1)                                             0.054      0.094 &    1.377 f
  be_calculator/pipe_int/alu/U779/QN (NAND2X0)                                           0.083      0.043 &    1.419 r
  be_calculator/pipe_int/alu/U781/QN (NAND2X0)                                           0.173      0.112 &    1.531 f
  be_calculator/pipe_int/alu/U782/QN (NOR2X0)                                            0.137      0.102 &    1.634 r
  be_calculator/pipe_int/alu/U790/QN (NOR4X0)                                            0.089      0.088 &    1.722 f
  be_calculator/pipe_int/alu/icc_place291/Q (AND3X1)                                     0.057      0.107 &    1.829 f
  be_calculator/pipe_int/alu/icc_place292/QN (NAND2X1)                                   0.070      0.047 &    1.877 r
  be_calculator/pipe_int/alu/U802/QN (NAND2X0)                                           0.152      0.047 &    1.924 f
  be_calculator/pipe_int/alu/U803/QN (NAND2X0)                                           0.087      0.065 &    1.989 r
  be_calculator/pipe_int/U279/Q (AO22X1)                                                 0.088      0.103 &    2.092 r
  be_calculator/comp_stage_mux/U156/Q (AND2X1)                                           0.081      0.104 &    2.196 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U391/Q (AO21X1)    0.038      0.087 &    2.283 r
  be_calculator/bypass_xrs2_mux/U42/Z (NBUFFX2)                                          0.033      0.057 &    2.340 r
  be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)                                 0.033      0.001 &    2.341 r
  data arrival time                                                                                            2.341

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)                               0.182      0.009 &    2.423 r
  clock reconvergence pessimism                                                                     0.004      2.427
  library setup time                                                                               -0.047      2.380
  data required time                                                                                           2.380
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.380
  data arrival time                                                                                           -2.341
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.039


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_206_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                            0.103      0.068 &    0.146 f
  be_calculator/CTSINVX16_G1B1I36/ZN (INVX8)                                             0.207      0.123 &    0.269 r
  be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX2)                                 0.207      0.004 &    0.273 r
  be_calculator/calc_stage_reg/data_r_reg_2_/QN (DFFX2)                                  0.077      0.178 &    0.451 f
  be_calculator/pipe_int/icc_place114/ZN (INVX4)                                         0.052      0.032 &    0.483 r
  be_calculator/pipe_int/icc_place113/ZN (INVX8)                                         0.056      0.034 &    0.517 f
  be_calculator/pipe_int/icc_place80/ZN (INVX8)                                          0.025      0.020 &    0.537 r
  be_calculator/pipe_int/icc_place81/ZN (INVX2)                                          0.075      0.046 &    0.584 f
  be_calculator/pipe_int/U472/QN (NAND2X0)                                               0.082      0.049 &    0.632 r
  be_calculator/pipe_int/U471/QN (NAND2X1)                                               0.069      0.048 &    0.680 f
  be_calculator/pipe_int/U470/QN (NAND2X2)                                               0.053      0.026 &    0.706 r
  be_calculator/pipe_int/U267/QN (NAND2X2)                                               0.032      0.022 &    0.728 f
  be_calculator/pipe_int/alu/icc_place188/Z (NBUFFX8)                                    0.067      0.084 &    0.812 f
  be_calculator/pipe_int/alu/icc_place242/ZN (INVX2)                                     0.074      0.057 &    0.869 r
  be_calculator/pipe_int/alu/U70/QN (NOR2X0)                                             0.095      0.051 &    0.920 f
  be_calculator/pipe_int/alu/icc_place223/Z (NBUFFX2)                                    0.130      0.123 &    1.043 f
  be_calculator/pipe_int/alu/icc_place224/ZN (INVX0)                                     0.250      0.145 &    1.188 r
  be_calculator/pipe_int/alu/U1763/Q (OA22X1)                                            0.050      0.111 &    1.299 r
  be_calculator/pipe_int/alu/U1765/QN (NAND2X0)                                          0.110      0.072 &    1.371 f
  be_calculator/pipe_int/alu/U1134/ZN (INVX0)                                            0.052      0.033 &    1.403 r
  be_calculator/pipe_int/alu/U188/QN (NAND2X0)                                           0.088      0.053 &    1.456 f
  be_calculator/pipe_int/alu/U1155/ZN (INVX0)                                            0.055      0.036 &    1.492 r
  be_calculator/pipe_int/alu/U438/QN (NOR2X0)                                            0.076      0.046 &    1.538 f
  be_calculator/pipe_int/alu/U2429/ZN (INVX0)                                            0.051      0.034 &    1.572 r
  be_calculator/pipe_int/alu/U2430/Q (AO22X1)                                            0.056      0.095 &    1.667 r
  be_calculator/pipe_int/alu/U2431/Q (OR4X1)                                             0.046      0.107 &    1.774 r
  be_calculator/pipe_int/alu/U2432/Q (OR4X1)                                             0.095      0.135 &    1.909 r
  be_calculator/pipe_int/alu/U2433/QN (NAND2X1)                                          0.136      0.048 &    1.957 f
  be_calculator/pipe_int/alu/dp_ipo134/QN (NAND2X1)                                      0.063      0.045 &    2.002 r
  be_calculator/pipe_int/U258/Q (AO22X1)                                                 0.051      0.077 &    2.079 r
  be_calculator/comp_stage_mux/icc_place26/Q (AND2X1)                                    0.103      0.099 &    2.178 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U214/Q (AO21X1)    0.043      0.106 &    2.284 r
  be_calculator/bypass_xrs1_mux/U32/Z (NBUFFX2)                                          0.027      0.055 &    2.339 r
  be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)                                 0.027      0.000 &    2.339 r
  data arrival time                                                                                            2.339

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)                               0.182      0.006 &    2.419 r
  clock reconvergence pessimism                                                                     0.004      2.423
  library setup time                                                                               -0.045      2.379
  data required time                                                                                           2.379
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.379
  data arrival time                                                                                           -2.339
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.040


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_157_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                          Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                     0.000      0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                    0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                    0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                    0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                   0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                             0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                               0.099      0.228 &    0.500 r
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                         0.034      0.070 &    0.569 r
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                     0.056      0.041 &    0.610 f
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                    0.057      0.036 &    0.646 r
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                       0.037      0.059 &    0.705 r
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                    0.055      0.034 &    0.738 f
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                     0.056      0.036 &    0.774 r
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                    0.094      0.065 &    0.839 f
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                   0.058      0.040 &    0.879 r
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                      0.060      0.080 &    0.959 r
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                    0.069      0.050 &    1.009 f
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                     0.064      0.099 &    1.108 f
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                 0.053      0.035 &    1.143 r
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                                0.039      0.064 &    1.207 r
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                      0.115      0.057 &    1.264 f
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                      0.082      0.054 &    1.318 r
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                       0.040      0.028 &    1.345 f
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                      0.051      0.026 &    1.371 r
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                       0.043      0.034 &    1.404 f
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                              0.089      0.104 &    1.509 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                       0.034      0.022 &    1.531 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                        0.020      0.017 &    1.547 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                            0.043      0.067 &    1.614 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                            0.050      0.079 &    1.693 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)              0.094      0.042 &    1.735 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)               0.047      0.035 &    1.770 f
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                             0.045      0.029 &    1.799 r
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                             0.029      0.023 &    1.822 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/ZN (INVX1)     0.062      0.037 &    1.859 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock18/ZN (INVX4)     0.070      0.046 &    1.904 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock19/ZN (INVX16)    0.079      0.043 &    1.947 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U345/QN (NAND2X0)          0.215      0.149 &    2.096 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U348/QN (NAND4X0)          0.097      0.105 &    2.201 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/dp_ipo23/ZN (INVX0)        0.048      0.036 &    2.237 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/dp_ipo24/QN (NAND2X0)      0.060      0.041 &    2.278 r
  be_calculator/bypass_xrs2_mux/U32/Z (NBUFFX2)                                                  0.026      0.057 &    2.334 r
  be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)                                         0.026      0.000 &    2.334 r
  data arrival time                                                                                                    2.334

  clock core_clk (rise edge)                                                                     0.000      2.200      2.200
  clock source latency                                                                                      0.000      2.200
  clk_i (in)                                                                                     0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                    0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                    0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                   0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                     0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)                                       0.182      0.003 &    2.416 r
  clock reconvergence pessimism                                                                             0.004      2.420
  library setup time                                                                                       -0.044      2.375
  data required time                                                                                                   2.375
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   2.375
  data arrival time                                                                                                   -2.334
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.041


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_151_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                   0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                   0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                  0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                            0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                              0.085      0.246 &    0.518 f
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                        0.030      0.063 &    0.581 f
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                    0.093      0.048 &    0.629 r
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                   0.060      0.038 &    0.666 f
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                      0.034      0.059 &    0.726 f
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                   0.076      0.040 &    0.766 r
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                    0.053      0.039 &    0.806 f
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                   0.104      0.056 &    0.862 r
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                  0.054      0.035 &    0.896 f
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                     0.057      0.078 &    0.974 f
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                   0.105      0.059 &    1.033 r
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                    0.069      0.100 &    1.133 r
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                0.046      0.036 &    1.168 f
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                               0.036      0.061 &    1.229 f
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                     0.118      0.052 &    1.281 r
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                     0.074      0.056 &    1.338 f
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                      0.053      0.031 &    1.369 r
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                     0.042      0.029 &    1.398 f
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                      0.062      0.034 &    1.432 r
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                             0.096      0.113 &    1.545 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                      0.032      0.023 &    1.568 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                       0.024      0.016 &    1.584 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                           0.048      0.066 &    1.650 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                           0.054      0.086 &    1.736 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)             0.065      0.041 &    1.777 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)              0.047      0.030 &    1.807 r
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                            0.037      0.029 &    1.836 f
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                            0.033      0.022 &    1.857 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U6/QN (NAND2X2)                             0.053      0.035 &    1.892 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock1/ZN (INVX4)                       0.045      0.029 &    1.921 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock2/ZN (INVX8)                       0.030      0.024 &    1.945 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place17/ZN (INVX8)    0.089      0.044 &    1.989 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U307/QN (NAND2X2)         0.111      0.055 &    2.045 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U311/QN (NAND4X0)         0.093      0.062 &    2.106 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U312/Q (AO21X1)           0.099      0.109 &    2.216 r
  be_calculator/bypass_xrs2_mux/U27/Z (NBUFFX2)                                                 0.056      0.104 &    2.320 r
  be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)                                        0.056      0.009 &    2.330 r
  data arrival time                                                                                                   2.330

  clock core_clk (rise edge)                                                                    0.000      2.200      2.200
  clock source latency                                                                                     0.000      2.200
  clk_i (in)                                                                                    0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                   0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                   0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                  0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                    0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)                                      0.182      0.006 &    2.420 r
  clock reconvergence pessimism                                                                            0.004      2.424
  library setup time                                                                                      -0.053      2.371
  data required time                                                                                                  2.371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.371
  data arrival time                                                                                                  -2.330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.041


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_190_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                    Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000      0.000      0.000
  clock source latency                                                                                0.000      0.000
  clk_i (in)                                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                              0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                              0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                                0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)                                   0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_3_/QN (DFFX1)                                    0.065      0.181 &    0.459 r
  be_calculator/calc_stage_reg/icc_place56/ZN (INVX2)                                      0.038      0.029 &    0.488 f
  be_calculator/pipe_int/icc_place17/Z (NBUFFX8)                                           0.099      0.111 &    0.598 f
  be_calculator/pipe_int/U167/Q (MUX21X1)                                                  0.086      0.109 &    0.707 r
  be_calculator/pipe_int/icc_place230/ZN (INVX0)                                           0.060      0.054 &    0.761 f
  be_calculator/pipe_int/dp_ipo62/Q (MUX21X1)                                              0.108      0.127 &    0.888 f
  be_calculator/pipe_int/alu/icc_place151/ZN (INVX4)                                       0.081      0.049 &    0.937 r
  be_calculator/pipe_int/alu/U264/QN (NAND2X0)                                             0.103      0.066 &    1.003 f
  be_calculator/pipe_int/alu/U1630/QN (NAND2X0)                                            0.124      0.081 &    1.085 r
  be_calculator/pipe_int/alu/U1797/QN (NAND2X0)                                            0.080      0.060 &    1.145 f
  be_calculator/pipe_int/alu/U1799/QN (NAND2X0)                                            0.079      0.052 &    1.197 r
  be_calculator/pipe_int/alu/U1802/QN (NOR2X0)                                             0.138      0.100 &    1.297 f
  be_calculator/pipe_int/alu/U1803/QN (NOR2X0)                                             0.134      0.075 &    1.372 r
  be_calculator/pipe_int/alu/U1816/QN (NOR2X0)                                             0.104      0.064 &    1.436 f
  be_calculator/pipe_int/alu/U2226/QN (OAI22X1)                                            0.055      0.139 &    1.575 r
  be_calculator/pipe_int/alu/U2227/QN (NAND2X0)                                            0.067      0.047 &    1.621 f
  be_calculator/pipe_int/alu/U2230/QN (NAND4X0)                                            0.096      0.057 &    1.679 r
  be_calculator/pipe_int/alu/U2231/Q (OR4X1)                                               0.045      0.126 &    1.805 r
  be_calculator/pipe_int/alu/U2232/QN (NOR4X0)                                             0.115      0.064 &    1.869 f
  be_calculator/pipe_int/alu/U2236/QN (NAND4X0)                                            0.080      0.048 &    1.917 r
  be_calculator/pipe_int/U242/Q (AO22X1)                                                   0.084      0.102 &    2.019 r
  be_calculator/comp_stage_mux/U283/Q (AND2X1)                                             0.128      0.127 &    2.146 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U119/QN (NAND2X0)    0.119      0.079 &    2.225 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U120/QN (NAND4X0)    0.095      0.047 &    2.272 r
  be_calculator/bypass_xrs1_mux/U19/Z (NBUFFX2)                                            0.028      0.070 &    2.342 r
  be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)                                   0.028      0.000 &    2.342 r
  data arrival time                                                                                              2.342

  clock core_clk (rise edge)                                                               0.000      2.200      2.200
  clock source latency                                                                                0.000      2.200
  clk_i (in)                                                                               0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                              0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                              0.063      0.032 &    2.254 r
  CTSINVX8_G1B2I1/ZN (INVX8)                                                               0.066      0.053 &    2.308 f
  CTSINVX8_G1B1I3/ZN (INVX4)                                                               0.222      0.113 &    2.421 r
  be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)                                 0.222      0.003 &    2.424 r
  clock reconvergence pessimism                                                                       0.004      2.428
  library setup time                                                                                 -0.044      2.384
  data required time                                                                                             2.384
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2.384
  data arrival time                                                                                             -2.342
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.042


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_142_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                            0.103      0.068 &    0.146 f
  be_calculator/CTSINVX16_G1B1I36/ZN (INVX8)                                             0.207      0.123 &    0.269 r
  be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX2)                                 0.207      0.004 &    0.273 r
  be_calculator/calc_stage_reg/data_r_reg_2_/QN (DFFX2)                                  0.077      0.178 &    0.451 f
  be_calculator/pipe_int/icc_place114/ZN (INVX4)                                         0.052      0.032 &    0.483 r
  be_calculator/pipe_int/icc_place113/ZN (INVX8)                                         0.056      0.034 &    0.517 f
  be_calculator/pipe_int/icc_place80/ZN (INVX8)                                          0.025      0.020 &    0.537 r
  be_calculator/pipe_int/icc_place81/ZN (INVX2)                                          0.075      0.046 &    0.584 f
  be_calculator/pipe_int/U472/QN (NAND2X0)                                               0.082      0.049 &    0.632 r
  be_calculator/pipe_int/U471/QN (NAND2X1)                                               0.069      0.048 &    0.680 f
  be_calculator/pipe_int/U470/QN (NAND2X2)                                               0.053      0.026 &    0.706 r
  be_calculator/pipe_int/U267/QN (NAND2X2)                                               0.032      0.022 &    0.728 f
  be_calculator/pipe_int/alu/icc_place188/Z (NBUFFX8)                                    0.067      0.084 &    0.812 f
  be_calculator/pipe_int/alu/icc_place242/ZN (INVX2)                                     0.074      0.057 &    0.869 r
  be_calculator/pipe_int/alu/U70/QN (NOR2X0)                                             0.095      0.051 &    0.920 f
  be_calculator/pipe_int/alu/icc_place223/Z (NBUFFX2)                                    0.130      0.123 &    1.043 f
  be_calculator/pipe_int/alu/icc_place224/ZN (INVX0)                                     0.250      0.145 &    1.188 r
  be_calculator/pipe_int/alu/U1763/Q (OA22X1)                                            0.050      0.111 &    1.299 r
  be_calculator/pipe_int/alu/U1765/QN (NAND2X0)                                          0.110      0.072 &    1.371 f
  be_calculator/pipe_int/alu/U1134/ZN (INVX0)                                            0.052      0.033 &    1.403 r
  be_calculator/pipe_int/alu/U188/QN (NAND2X0)                                           0.088      0.053 &    1.456 f
  be_calculator/pipe_int/alu/U1155/ZN (INVX0)                                            0.055      0.036 &    1.492 r
  be_calculator/pipe_int/alu/U438/QN (NOR2X0)                                            0.076      0.046 &    1.538 f
  be_calculator/pipe_int/alu/U2429/ZN (INVX0)                                            0.051      0.034 &    1.572 r
  be_calculator/pipe_int/alu/U2430/Q (AO22X1)                                            0.056      0.095 &    1.667 r
  be_calculator/pipe_int/alu/U2431/Q (OR4X1)                                             0.046      0.107 &    1.774 r
  be_calculator/pipe_int/alu/U2432/Q (OR4X1)                                             0.095      0.135 &    1.909 r
  be_calculator/pipe_int/alu/U2433/QN (NAND2X1)                                          0.136      0.048 &    1.957 f
  be_calculator/pipe_int/alu/dp_ipo134/QN (NAND2X1)                                      0.063      0.045 &    2.002 r
  be_calculator/pipe_int/U258/Q (AO22X1)                                                 0.051      0.077 &    2.079 r
  be_calculator/comp_stage_mux/icc_place26/Q (AND2X1)                                    0.103      0.099 &    2.178 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U254/Q (AO21X1)    0.042      0.105 &    2.283 r
  be_calculator/bypass_xrs2_mux/U25/Z (NBUFFX2)                                          0.025      0.052 &    2.335 r
  be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)                                 0.025      0.000 &    2.335 r
  data arrival time                                                                                            2.335

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)                               0.182      0.004 &    2.418 r
  clock reconvergence pessimism                                                                     0.004      2.422
  library setup time                                                                               -0.044      2.378
  data required time                                                                                           2.378
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.378
  data arrival time                                                                                           -2.335
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.043


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_207_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                     0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                     0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                                     0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                                                     0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX2)                                         0.300      0.002 &    0.293 r
  be_calculator/calc_stage_reg/data_r_reg_44_/QN (DFFX2)                                          0.071      0.178 &    0.470 f
  be_calculator/calc_stage_reg/icc_clock41/ZN (INVX4)                                             0.077      0.045 &    0.516 r
  be_calculator/pipe_int/U4/ZN (INVX0)                                                            0.045      0.040 &    0.555 f
  be_calculator/pipe_int/icc_place33/Q (OR2X1)                                                    0.038      0.062 &    0.618 f
  be_calculator/pipe_int/U8/QN (NAND2X2)                                                          0.045      0.030 &    0.648 r
  be_calculator/pipe_int/U57/QN (NAND2X2)                                                         0.041      0.024 &    0.672 f
  be_calculator/pipe_int/U58/QN (NAND2X2)                                                         0.044      0.029 &    0.701 r
  be_calculator/pipe_int/alu/icc_place167/Z (NBUFFX8)                                             0.084      0.098 &    0.799 r
  be_calculator/pipe_int/alu/icc_place168/ZN (INVX8)                                              0.065      0.054 &    0.853 f
  be_calculator/pipe_int/alu/U37/QN (NOR2X2)                                                      0.053      0.035 &    0.888 r
  be_calculator/pipe_int/alu/icc_place200/Z (NBUFFX8)                                             0.066      0.097 &    0.985 r
  be_calculator/pipe_int/alu/icc_place252/ZN (INVX8)                                              0.025      0.018 &    1.003 f
  be_calculator/pipe_int/alu/icc_place253/ZN (INVX4)                                              0.100      0.050 &    1.053 r
  be_calculator/pipe_int/alu/U853/QN (NAND2X0)                                                    0.101      0.071 &    1.124 f
  be_calculator/pipe_int/alu/U857/QN (NAND4X0)                                                    0.168      0.098 &    1.222 r
  be_calculator/pipe_int/alu/U1851/QN (NOR2X0)                                                    0.113      0.080 &    1.302 f
  be_calculator/pipe_int/alu/icc_place270/ZN (INVX0)                                              0.074      0.045 &    1.347 r
  be_calculator/pipe_int/alu/icc_place269/QN (NAND3X0)                                            0.063      0.039 &    1.386 f
  be_calculator/pipe_int/alu/icc_place271/ZN (INVX0)                                              0.161      0.093 &    1.479 r
  be_calculator/pipe_int/alu/U2446/QN (NAND2X0)                                                   0.094      0.075 &    1.554 f
  be_calculator/pipe_int/alu/U2447/QN (NAND2X0)                                                   0.103      0.075 &    1.629 r
  be_calculator/pipe_int/alu/U2450/Q (OR4X1)                                                      0.060      0.117 &    1.746 r
  be_calculator/pipe_int/alu/U2451/QN (NAND2X0)                                                   0.159      0.048 &    1.794 f
  be_calculator/pipe_int/alu/U2452/QN (NAND4X0)                                                   0.101      0.066 &    1.860 r
  be_calculator/pipe_int/alu/icc_place297/Q (AO21X1)                                              0.057      0.091 &    1.951 r
  be_calculator/pipe_int/icc_place36/QN (NAND2X1)                                                 0.086      0.030 &    1.981 f
  be_calculator/pipe_int/icc_place219/QN (NAND2X0)                                                0.081      0.047 &    2.028 r
  be_calculator/comp_stage_mux/icc_place14/Q (AND2X1)                                             0.140      0.122 &    2.150 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place17/QN (NAND2X0)    0.073      0.062 &    2.212 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place37/QN (NAND2X0)    0.070      0.043 &    2.255 r
  be_calculator/bypass_xrs1_mux/U62/Z (NBUFFX2)                                                   0.046      0.075 &    2.330 r
  be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)                                          0.047      0.002 &    2.332 r
  data arrival time                                                                                                     2.332

  clock core_clk (rise edge)                                                                      0.000      2.200      2.200
  clock source latency                                                                                       0.000      2.200
  clk_i (in)                                                                                      0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                     0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                     0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                    0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                      0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)                                        0.182      0.009 &    2.422 r
  clock reconvergence pessimism                                                                              0.004      2.426
  library setup time                                                                                        -0.050      2.376
  data required time                                                                                                    2.376
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    2.376
  data arrival time                                                                                                    -2.332
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.044


  Startpoint: be_calculator/issue_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_158_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                              Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                         0.000      0.000      0.000
  clock source latency                                                                                          0.000      0.000
  clk_i (in)                                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                        0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                                        0.070      0.052 &    0.078 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                        0.103      0.068 &    0.146 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                                                       0.210      0.122 &    0.268 r
  be_calculator/issue_reg/data_r_reg_80_/CLK (DFFX1)                                                 0.210      0.004 &    0.272 r
  be_calculator/issue_reg/data_r_reg_80_/Q (DFFX1)                                                   0.099      0.228 &    0.500 r
  be_calculator/instr_decoder/icc_route_opt3/Z (NBUFFX2)                                             0.034      0.070 &    0.569 r
  be_calculator/instr_decoder/U5/QN (NOR2X2)                                                         0.056      0.041 &    0.610 f
  be_calculator/instr_decoder/U6/QN (NAND2X2)                                                        0.057      0.036 &    0.646 r
  be_calculator/instr_decoder/U7/Q (OR2X1)                                                           0.037      0.059 &    0.705 r
  be_calculator/instr_decoder/U16/QN (NOR2X2)                                                        0.055      0.034 &    0.738 f
  be_calculator/instr_decoder/U24/ZN (INVX1)                                                         0.056      0.036 &    0.774 r
  be_calculator/instr_decoder/U25/QN (NOR3X0)                                                        0.094      0.065 &    0.839 f
  be_calculator/instr_decoder/U26/QN (NAND2X1)                                                       0.058      0.040 &    0.879 r
  be_calculator/instr_decoder/U8/Q (AND2X1)                                                          0.060      0.080 &    0.959 r
  be_calculator/instr_decoder/U66/QN (NOR2X4)                                                        0.069      0.050 &    1.009 f
  be_calculator/instr_decoder/U81/Q (AND2X2)                                                         0.064      0.099 &    1.108 f
  be_calculator/int_bypass/icc_place8/ZN (INVX2)                                                     0.053      0.035 &    1.143 r
  be_calculator/int_bypass/icc_place35/Q (AND2X1)                                                    0.039      0.064 &    1.207 r
  be_calculator/int_bypass/U17/QN (NAND4X0)                                                          0.115      0.057 &    1.264 f
  be_calculator/int_bypass/U18/QN (NAND2X2)                                                          0.082      0.054 &    1.318 r
  be_calculator/int_bypass/U19/QN (NOR2X4)                                                           0.040      0.028 &    1.345 f
  be_calculator/int_bypass/U20/QN (NAND2X2)                                                          0.051      0.026 &    1.371 r
  be_calculator/int_bypass/U21/QN (NOR2X4)                                                           0.043      0.034 &    1.404 f
  be_calculator/int_bypass/icc_place16/Z (NBUFFX16)                                                  0.089      0.104 &    1.509 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock3/ZN (INVX16)                           0.034      0.022 &    1.531 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/icc_clock4/ZN (INVX8)                            0.020      0.017 &    1.547 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/Q (OR2X2)                                0.043      0.067 &    1.614 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/Q (OR2X2)                                0.050      0.079 &    1.693 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt2/QN (NOR2X2)                  0.094      0.042 &    1.735 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/icc_route_opt3/ZN (INVX2)                   0.047      0.035 &    1.770 f
  be_calculator/int_bypass/icc_route_opt8/ZN (INVX2)                                                 0.045      0.029 &    1.799 r
  be_calculator/int_bypass/icc_route_opt9/ZN (INVX4)                                                 0.029      0.023 &    1.822 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/ZN (INVX1)         0.062      0.037 &    1.859 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock18/ZN (INVX4)         0.070      0.046 &    1.904 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock19/ZN (INVX16)        0.079      0.043 &    1.947 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U351/QN (NAND2X0)              0.122      0.100 &    2.047 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_route_opt10/Z (NBUFFX2)    0.045      0.099 &    2.146 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U354/QN (NAND4X0)              0.104      0.047 &    2.193 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U355/Q (AO21X1)                0.039      0.087 &    2.280 r
  be_calculator/bypass_xrs2_mux/U60/Z (NBUFFX2)                                                      0.025      0.051 &    2.331 r
  be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)                                             0.025      0.000 &    2.331 r
  data arrival time                                                                                                        2.331

  clock core_clk (rise edge)                                                                         0.000      2.200      2.200
  clock source latency                                                                                          0.000      2.200
  clk_i (in)                                                                                         0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                                        0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                        0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                                       0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                                         0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)                                           0.182      0.003 &    2.416 r
  clock reconvergence pessimism                                                                                 0.004      2.420
  library setup time                                                                                           -0.044      2.376
  data required time                                                                                                       2.376
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2.376
  data arrival time                                                                                                       -2.331
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.045


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_232_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                                            0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                                            0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I21/ZN (INVX4)                                              0.266      0.138 &    0.275 r
  be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)                                0.266      0.003 &    0.278 r
  be_calculator/calc_stage_reg/data_r_reg_21_/Q (DFFX1)                                  0.094      0.255 &    0.533 f
  be_calculator/pipe_int/U59/QN (NAND2X2)                                                0.074      0.056 &    0.590 r
  be_calculator/pipe_int/alu/icc_place329/ZN (INVX4)                                     0.042      0.031 &    0.621 f
  be_calculator/pipe_int/alu/U14/QN (NOR2X4)                                             0.048      0.028 &    0.649 r
  be_calculator/pipe_int/alu/dp_ipo72/ZN (INVX2)                                         0.024      0.019 &    0.668 f
  be_calculator/pipe_int/alu/dp_ipo71/QN (NOR2X2)                                        0.071      0.036 &    0.703 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/icc_place656/Z (NBUFFX8)                  0.048      0.095 &    0.798 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/icc_place668/ZN (INVX8)                   0.036      0.023 &    0.821 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/icc_place696/ZN (INVX8)                   0.058      0.035 &    0.857 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U781/Q (XOR2X1)                           0.048      0.104 &    0.961 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U804/QN (NAND2X0)                         0.114      0.057 &    1.018 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U806/QN (OAI21X1)                         0.026      0.122 &    1.140 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U807/QN (AOI21X1)                         0.037      0.073 &    1.213 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo676/Q (OA21X1)                      0.042      0.075 &    1.288 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo675/QN (NAND2X1)                    0.060      0.042 &    1.331 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo674/ZN (INVX2)                      0.059      0.037 &    1.368 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/icc_place679/Q (OR2X2)                    0.044      0.074 &    1.442 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U824/QN (NAND2X4)                         0.083      0.047 &    1.489 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U980/QN (NAND2X1)                         0.056      0.040 &    1.529 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U979/ZN (INVX1)                           0.045      0.035 &    1.564 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U686/QN (NOR2X2)                          0.045      0.027 &    1.591 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U934/Q (OR2X1)                            0.044      0.059 &    1.649 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/U1002/QN (NAND2X2)                        0.043      0.030 &    1.679 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo664/Q (AO21X1)                      0.042      0.079 &    1.759 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo661/ZN (INVX0)                      0.043      0.028 &    1.787 r
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo659/QN (NAND2X1)                    0.042      0.030 &    1.816 f
  be_calculator/pipe_int/alu/DP_OP_37_128_1253/dp_ipo660/QN (NAND2X1)                    0.078      0.046 &    1.863 r
  be_calculator/pipe_int/alu/U2634/QN (NAND2X2)                                          0.117      0.029 &    1.892 f
  be_calculator/pipe_int/alu/U2635/QN (NAND4X0)                                          0.080      0.059 &    1.950 r
  be_calculator/pipe_int/U282/Q (AO22X2)                                                 0.062      0.098 &    2.048 r
  be_calculator/comp_stage_mux/icc_place33/Q (AND2X2)                                    0.081      0.111 &    2.159 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U375/Q (AO21X1)    0.047      0.102 &    2.261 r
  be_calculator/bypass_xrs1_mux/U42/Z (NBUFFX2)                                          0.042      0.067 &    2.328 r
  be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)                                 0.042      0.000 &    2.329 r
  data arrival time                                                                                            2.329

  clock core_clk (rise edge)                                                             0.000      2.200      2.200
  clock source latency                                                                              0.000      2.200
  clk_i (in)                                                                             0.000      0.000 &    2.200 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                                            0.040      0.022 &    2.222 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                            0.063      0.032 &    2.254 r
  CTSINVX16_G1B2I13/ZN (INVX8)                                                           0.081      0.064 &    2.319 f
  be_calculator/CTSINVX16_G1B1I16/ZN (INVX8)                                             0.182      0.095 &    2.414 r
  be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)                               0.182      0.006 &    2.419 r
  clock reconvergence pessimism                                                                     0.004      2.423
  library setup time                                                                               -0.049      2.374
  data required time                                                                                           2.374
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2.374
  data arrival time                                                                                           -2.329
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.045

Report timing status: Processing group core_clk (total endpoints 10525)...10% done.
Report timing status: Processing group core_clk (total endpoints 10525)...20% done.
Report timing status: Processing group core_clk (total endpoints 10525)...30% done.
Report timing status: Processing group core_clk (total endpoints 10525)...40% done.
Report timing status: Processing group core_clk (total endpoints 10525)...50% done.
Report timing status: Processing group core_clk (total endpoints 10525)...60% done.
Report timing status: Processing group core_clk (total endpoints 10525)...70% done.
Report timing status: Processing group core_clk (total endpoints 10525)...80% done.
Report timing status: Processing group core_clk (total endpoints 10525)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 10495 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
