// Seed: 3002316634
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  tri  id_6;
  wire id_7;
  id_8(
      .id_0(id_2), .id_1(1'd0)
  );
  supply0 id_9, id_10 = 1, id_11, id_12;
  assign id_9 = 1'b0;
  always begin
    id_6 = id_4;
  end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    output wand id_4
    , id_11,
    output wire id_5,
    output tri id_6,
    input supply1 id_7,
    input logic id_8,
    input wor id_9
);
  logic [7:0][1 'd0] id_12;
  module_0(
      id_5, id_0, id_4, id_1, id_1
  );
  for (id_13 = 1; 1; id_11 = 1) always id_12 <= id_8;
endmodule
