INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/reports/top
	Log files: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/logs/top
INFO: [v++ 60-1548] Creating build summary session with primary output /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/top.xo.compile_summary, at Fri Jul  1 13:16:49 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jul  1 13:16:49 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/reports/top/v++_compile_top_guidance.html', at Fri Jul  1 13:16:50 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_1_202110_1/xilinx_u200_gen3x16_xdma_1_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_1_202110_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u200_gen3x16_xdma_1_202110_1
INFO: [v++ 60-242] Creating kernel: 'top'
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created top.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/top.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 28s
