{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548324453956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548324453956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 24 02:07:33 2019 " "Processing started: Thu Jan 24 02:07:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548324453956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324453956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324453956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548324454513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548324454513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548324466563 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_testbench " "Found entity 2: ram_testbench" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548324466563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/Padia/labs/Lab2Task3/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548324466563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.sv" "" { Text "D:/Padia/labs/Lab2Task3/ram32x4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548324466578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548324466641 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "address ram1 ram32x4 matching object in present scope does not have an equivalent data type DE1_SoC.sv(18) " "SystemVerilog error at DE1_SoC.sv(18): can't implicitly connect port \"address\" on instance \"ram1\" of module \"ram32x4\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 18 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466641 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "address ram32x4.sv(4) " "HDL error at ram32x4.sv(4): see declaration for object \"address\"" {  } { { "ram32x4.sv" "" { Text "D:/Padia/labs/Lab2Task3/ram32x4.sv" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "address DE1_SoC.sv(8) " "HDL error at DE1_SoC.sv(8): see declaration for object \"address\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "data ram1 ram32x4 matching object in present scope does not have an equivalent data type DE1_SoC.sv(18) " "SystemVerilog error at DE1_SoC.sv(18): can't implicitly connect port \"data\" on instance \"ram1\" of module \"ram32x4\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 18 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data ram32x4.sv(5) " "HDL error at ram32x4.sv(5): see declaration for object \"data\"" {  } { { "ram32x4.sv" "" { Text "D:/Padia/labs/Lab2Task3/ram32x4.sv" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data DE1_SoC.sv(9) " "HDL error at DE1_SoC.sv(9): see declaration for object \"data\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "q ram1 ram32x4 matching object in present scope does not have an equivalent data type DE1_SoC.sv(18) " "SystemVerilog error at DE1_SoC.sv(18): can't implicitly connect port \"q\" on instance \"ram1\" of module \"ram32x4\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 18 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "q ram32x4.sv(6) " "HDL error at ram32x4.sv(6): see declaration for object \"q\"" {  } { { "ram32x4.sv" "" { Text "D:/Padia/labs/Lab2Task3/ram32x4.sv" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "q DE1_SoC.sv(11) " "HDL error at DE1_SoC.sv(11): see declaration for object \"q\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Padia/labs/Lab2Task3/DE1_SoC.sv" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548324466657 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548324466958 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 24 02:07:46 2019 " "Processing ended: Thu Jan 24 02:07:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548324466958 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548324466958 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548324466958 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548324466958 ""}
