;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* led */
led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
led__0__MASK EQU 0x02
led__0__PC EQU CYREG_PRT2_PC1
led__0__PORT EQU 2
led__0__SHIFT EQU 1
led__AG EQU CYREG_PRT2_AG
led__AMUX EQU CYREG_PRT2_AMUX
led__BIE EQU CYREG_PRT2_BIE
led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led__BYP EQU CYREG_PRT2_BYP
led__CTL EQU CYREG_PRT2_CTL
led__DM0 EQU CYREG_PRT2_DM0
led__DM1 EQU CYREG_PRT2_DM1
led__DM2 EQU CYREG_PRT2_DM2
led__DR EQU CYREG_PRT2_DR
led__INP_DIS EQU CYREG_PRT2_INP_DIS
led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led__LCD_EN EQU CYREG_PRT2_LCD_EN
led__MASK EQU 0x02
led__PORT EQU 2
led__PRT EQU CYREG_PRT2_PRT
led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led__PS EQU CYREG_PRT2_PS
led__SHIFT EQU 1
led__SLW EQU CYREG_PRT2_SLW

/* PWM_1 */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_2 */
PWM_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* L_ENCD */
L_ENCD__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
L_ENCD__0__MASK EQU 0x80
L_ENCD__0__PC EQU CYREG_PRT0_PC7
L_ENCD__0__PORT EQU 0
L_ENCD__0__SHIFT EQU 7
L_ENCD__AG EQU CYREG_PRT0_AG
L_ENCD__AMUX EQU CYREG_PRT0_AMUX
L_ENCD__BIE EQU CYREG_PRT0_BIE
L_ENCD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
L_ENCD__BYP EQU CYREG_PRT0_BYP
L_ENCD__CTL EQU CYREG_PRT0_CTL
L_ENCD__DM0 EQU CYREG_PRT0_DM0
L_ENCD__DM1 EQU CYREG_PRT0_DM1
L_ENCD__DM2 EQU CYREG_PRT0_DM2
L_ENCD__DR EQU CYREG_PRT0_DR
L_ENCD__INP_DIS EQU CYREG_PRT0_INP_DIS
L_ENCD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
L_ENCD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
L_ENCD__LCD_EN EQU CYREG_PRT0_LCD_EN
L_ENCD__MASK EQU 0x80
L_ENCD__PORT EQU 0
L_ENCD__PRT EQU CYREG_PRT0_PRT
L_ENCD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
L_ENCD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
L_ENCD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
L_ENCD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
L_ENCD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
L_ENCD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
L_ENCD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
L_ENCD__PS EQU CYREG_PRT0_PS
L_ENCD__SHIFT EQU 7
L_ENCD__SLW EQU CYREG_PRT0_SLW

/* M1_IN1 */
M1_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
M1_IN1__0__MASK EQU 0x10
M1_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC4
M1_IN1__0__PORT EQU 15
M1_IN1__0__SHIFT EQU 4
M1_IN1__AG EQU CYREG_PRT15_AG
M1_IN1__AMUX EQU CYREG_PRT15_AMUX
M1_IN1__BIE EQU CYREG_PRT15_BIE
M1_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M1_IN1__BYP EQU CYREG_PRT15_BYP
M1_IN1__CTL EQU CYREG_PRT15_CTL
M1_IN1__DM0 EQU CYREG_PRT15_DM0
M1_IN1__DM1 EQU CYREG_PRT15_DM1
M1_IN1__DM2 EQU CYREG_PRT15_DM2
M1_IN1__DR EQU CYREG_PRT15_DR
M1_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
M1_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M1_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M1_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
M1_IN1__MASK EQU 0x10
M1_IN1__PORT EQU 15
M1_IN1__PRT EQU CYREG_PRT15_PRT
M1_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M1_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M1_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M1_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M1_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M1_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M1_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M1_IN1__PS EQU CYREG_PRT15_PS
M1_IN1__SHIFT EQU 4
M1_IN1__SLW EQU CYREG_PRT15_SLW

/* M1_IN2 */
M1_IN2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
M1_IN2__0__MASK EQU 0x20
M1_IN2__0__PC EQU CYREG_IO_PC_PRT15_PC5
M1_IN2__0__PORT EQU 15
M1_IN2__0__SHIFT EQU 5
M1_IN2__AG EQU CYREG_PRT15_AG
M1_IN2__AMUX EQU CYREG_PRT15_AMUX
M1_IN2__BIE EQU CYREG_PRT15_BIE
M1_IN2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M1_IN2__BYP EQU CYREG_PRT15_BYP
M1_IN2__CTL EQU CYREG_PRT15_CTL
M1_IN2__DM0 EQU CYREG_PRT15_DM0
M1_IN2__DM1 EQU CYREG_PRT15_DM1
M1_IN2__DM2 EQU CYREG_PRT15_DM2
M1_IN2__DR EQU CYREG_PRT15_DR
M1_IN2__INP_DIS EQU CYREG_PRT15_INP_DIS
M1_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M1_IN2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M1_IN2__LCD_EN EQU CYREG_PRT15_LCD_EN
M1_IN2__MASK EQU 0x20
M1_IN2__PORT EQU 15
M1_IN2__PRT EQU CYREG_PRT15_PRT
M1_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M1_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M1_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M1_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M1_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M1_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M1_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M1_IN2__PS EQU CYREG_PRT15_PS
M1_IN2__SHIFT EQU 5
M1_IN2__SLW EQU CYREG_PRT15_SLW

/* M2_IN1 */
M2_IN1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
M2_IN1__0__MASK EQU 0x10
M2_IN1__0__PC EQU CYREG_PRT12_PC4
M2_IN1__0__PORT EQU 12
M2_IN1__0__SHIFT EQU 4
M2_IN1__AG EQU CYREG_PRT12_AG
M2_IN1__BIE EQU CYREG_PRT12_BIE
M2_IN1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M2_IN1__BYP EQU CYREG_PRT12_BYP
M2_IN1__DM0 EQU CYREG_PRT12_DM0
M2_IN1__DM1 EQU CYREG_PRT12_DM1
M2_IN1__DM2 EQU CYREG_PRT12_DM2
M2_IN1__DR EQU CYREG_PRT12_DR
M2_IN1__INP_DIS EQU CYREG_PRT12_INP_DIS
M2_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
M2_IN1__MASK EQU 0x10
M2_IN1__PORT EQU 12
M2_IN1__PRT EQU CYREG_PRT12_PRT
M2_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M2_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M2_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M2_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M2_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M2_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M2_IN1__PS EQU CYREG_PRT12_PS
M2_IN1__SHIFT EQU 4
M2_IN1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M2_IN1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M2_IN1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M2_IN1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M2_IN1__SLW EQU CYREG_PRT12_SLW

/* M2_IN2 */
M2_IN2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
M2_IN2__0__MASK EQU 0x20
M2_IN2__0__PC EQU CYREG_PRT12_PC5
M2_IN2__0__PORT EQU 12
M2_IN2__0__SHIFT EQU 5
M2_IN2__AG EQU CYREG_PRT12_AG
M2_IN2__BIE EQU CYREG_PRT12_BIE
M2_IN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M2_IN2__BYP EQU CYREG_PRT12_BYP
M2_IN2__DM0 EQU CYREG_PRT12_DM0
M2_IN2__DM1 EQU CYREG_PRT12_DM1
M2_IN2__DM2 EQU CYREG_PRT12_DM2
M2_IN2__DR EQU CYREG_PRT12_DR
M2_IN2__INP_DIS EQU CYREG_PRT12_INP_DIS
M2_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
M2_IN2__MASK EQU 0x20
M2_IN2__PORT EQU 12
M2_IN2__PRT EQU CYREG_PRT12_PRT
M2_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M2_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M2_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M2_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M2_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M2_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M2_IN2__PS EQU CYREG_PRT12_PS
M2_IN2__SHIFT EQU 5
M2_IN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M2_IN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M2_IN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M2_IN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M2_IN2__SLW EQU CYREG_PRT12_SLW

/* R_ENCD */
R_ENCD__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
R_ENCD__0__MASK EQU 0x40
R_ENCD__0__PC EQU CYREG_PRT1_PC6
R_ENCD__0__PORT EQU 1
R_ENCD__0__SHIFT EQU 6
R_ENCD__AG EQU CYREG_PRT1_AG
R_ENCD__AMUX EQU CYREG_PRT1_AMUX
R_ENCD__BIE EQU CYREG_PRT1_BIE
R_ENCD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
R_ENCD__BYP EQU CYREG_PRT1_BYP
R_ENCD__CTL EQU CYREG_PRT1_CTL
R_ENCD__DM0 EQU CYREG_PRT1_DM0
R_ENCD__DM1 EQU CYREG_PRT1_DM1
R_ENCD__DM2 EQU CYREG_PRT1_DM2
R_ENCD__DR EQU CYREG_PRT1_DR
R_ENCD__INP_DIS EQU CYREG_PRT1_INP_DIS
R_ENCD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
R_ENCD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
R_ENCD__LCD_EN EQU CYREG_PRT1_LCD_EN
R_ENCD__MASK EQU 0x40
R_ENCD__PORT EQU 1
R_ENCD__PRT EQU CYREG_PRT1_PRT
R_ENCD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
R_ENCD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
R_ENCD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
R_ENCD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
R_ENCD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
R_ENCD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
R_ENCD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
R_ENCD__PS EQU CYREG_PRT1_PS
R_ENCD__SHIFT EQU 6
R_ENCD__SLW EQU CYREG_PRT1_SLW

/* L_ENCD2 */
L_ENCD2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
L_ENCD2__0__MASK EQU 0x40
L_ENCD2__0__PC EQU CYREG_PRT0_PC6
L_ENCD2__0__PORT EQU 0
L_ENCD2__0__SHIFT EQU 6
L_ENCD2__AG EQU CYREG_PRT0_AG
L_ENCD2__AMUX EQU CYREG_PRT0_AMUX
L_ENCD2__BIE EQU CYREG_PRT0_BIE
L_ENCD2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
L_ENCD2__BYP EQU CYREG_PRT0_BYP
L_ENCD2__CTL EQU CYREG_PRT0_CTL
L_ENCD2__DM0 EQU CYREG_PRT0_DM0
L_ENCD2__DM1 EQU CYREG_PRT0_DM1
L_ENCD2__DM2 EQU CYREG_PRT0_DM2
L_ENCD2__DR EQU CYREG_PRT0_DR
L_ENCD2__INP_DIS EQU CYREG_PRT0_INP_DIS
L_ENCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
L_ENCD2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
L_ENCD2__LCD_EN EQU CYREG_PRT0_LCD_EN
L_ENCD2__MASK EQU 0x40
L_ENCD2__PORT EQU 0
L_ENCD2__PRT EQU CYREG_PRT0_PRT
L_ENCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
L_ENCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
L_ENCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
L_ENCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
L_ENCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
L_ENCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
L_ENCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
L_ENCD2__PS EQU CYREG_PRT0_PS
L_ENCD2__SHIFT EQU 6
L_ENCD2__SLW EQU CYREG_PRT0_SLW

/* R_ENCD2 */
R_ENCD2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
R_ENCD2__0__MASK EQU 0x80
R_ENCD2__0__PC EQU CYREG_PRT1_PC7
R_ENCD2__0__PORT EQU 1
R_ENCD2__0__SHIFT EQU 7
R_ENCD2__AG EQU CYREG_PRT1_AG
R_ENCD2__AMUX EQU CYREG_PRT1_AMUX
R_ENCD2__BIE EQU CYREG_PRT1_BIE
R_ENCD2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
R_ENCD2__BYP EQU CYREG_PRT1_BYP
R_ENCD2__CTL EQU CYREG_PRT1_CTL
R_ENCD2__DM0 EQU CYREG_PRT1_DM0
R_ENCD2__DM1 EQU CYREG_PRT1_DM1
R_ENCD2__DM2 EQU CYREG_PRT1_DM2
R_ENCD2__DR EQU CYREG_PRT1_DR
R_ENCD2__INP_DIS EQU CYREG_PRT1_INP_DIS
R_ENCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
R_ENCD2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
R_ENCD2__LCD_EN EQU CYREG_PRT1_LCD_EN
R_ENCD2__MASK EQU 0x80
R_ENCD2__PORT EQU 1
R_ENCD2__PRT EQU CYREG_PRT1_PRT
R_ENCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
R_ENCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
R_ENCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
R_ENCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
R_ENCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
R_ENCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
R_ENCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
R_ENCD2__PS EQU CYREG_PRT1_PS
R_ENCD2__SHIFT EQU 7
R_ENCD2__SLW EQU CYREG_PRT1_SLW

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x04
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x04
Timer_1_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x02
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x04
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x04

/* QuadDec_1 */
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* QuadDec_2 */
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* isr_eoc_1 */
isr_eoc_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_eoc_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_eoc_1__INTC_MASK EQU 0x02
isr_eoc_1__INTC_NUMBER EQU 1
isr_eoc_1__INTC_PRIOR_NUM EQU 7
isr_eoc_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_eoc_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_eoc_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_ENCD */
Clock_ENCD__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_ENCD__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_ENCD__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_ENCD__CFG2_SRC_SEL_MASK EQU 0x07
Clock_ENCD__INDEX EQU 0x00
Clock_ENCD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_ENCD__PM_ACT_MSK EQU 0x01
Clock_ENCD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_ENCD__PM_STBY_MSK EQU 0x01

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

/* ADC_SAR_Seq_1 */
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB10_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB10_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

/* input_signal_0 */
input_signal_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
input_signal_0__0__MASK EQU 0x80
input_signal_0__0__PC EQU CYREG_PRT2_PC7
input_signal_0__0__PORT EQU 2
input_signal_0__0__SHIFT EQU 7
input_signal_0__AG EQU CYREG_PRT2_AG
input_signal_0__AMUX EQU CYREG_PRT2_AMUX
input_signal_0__BIE EQU CYREG_PRT2_BIE
input_signal_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
input_signal_0__BYP EQU CYREG_PRT2_BYP
input_signal_0__CTL EQU CYREG_PRT2_CTL
input_signal_0__DM0 EQU CYREG_PRT2_DM0
input_signal_0__DM1 EQU CYREG_PRT2_DM1
input_signal_0__DM2 EQU CYREG_PRT2_DM2
input_signal_0__DR EQU CYREG_PRT2_DR
input_signal_0__INP_DIS EQU CYREG_PRT2_INP_DIS
input_signal_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
input_signal_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
input_signal_0__LCD_EN EQU CYREG_PRT2_LCD_EN
input_signal_0__MASK EQU 0x80
input_signal_0__PORT EQU 2
input_signal_0__PRT EQU CYREG_PRT2_PRT
input_signal_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
input_signal_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
input_signal_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
input_signal_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
input_signal_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
input_signal_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
input_signal_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
input_signal_0__PS EQU CYREG_PRT2_PS
input_signal_0__SHIFT EQU 7
input_signal_0__SLW EQU CYREG_PRT2_SLW

/* input_signal_1 */
input_signal_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
input_signal_1__0__MASK EQU 0x02
input_signal_1__0__PC EQU CYREG_PRT0_PC1
input_signal_1__0__PORT EQU 0
input_signal_1__0__SHIFT EQU 1
input_signal_1__AG EQU CYREG_PRT0_AG
input_signal_1__AMUX EQU CYREG_PRT0_AMUX
input_signal_1__BIE EQU CYREG_PRT0_BIE
input_signal_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
input_signal_1__BYP EQU CYREG_PRT0_BYP
input_signal_1__CTL EQU CYREG_PRT0_CTL
input_signal_1__DM0 EQU CYREG_PRT0_DM0
input_signal_1__DM1 EQU CYREG_PRT0_DM1
input_signal_1__DM2 EQU CYREG_PRT0_DM2
input_signal_1__DR EQU CYREG_PRT0_DR
input_signal_1__INP_DIS EQU CYREG_PRT0_INP_DIS
input_signal_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
input_signal_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
input_signal_1__LCD_EN EQU CYREG_PRT0_LCD_EN
input_signal_1__MASK EQU 0x02
input_signal_1__PORT EQU 0
input_signal_1__PRT EQU CYREG_PRT0_PRT
input_signal_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
input_signal_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
input_signal_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
input_signal_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
input_signal_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
input_signal_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
input_signal_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
input_signal_1__PS EQU CYREG_PRT0_PS
input_signal_1__SHIFT EQU 1
input_signal_1__SLW EQU CYREG_PRT0_SLW

/* input_signal_2 */
input_signal_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
input_signal_2__0__MASK EQU 0x20
input_signal_2__0__PC EQU CYREG_PRT2_PC5
input_signal_2__0__PORT EQU 2
input_signal_2__0__SHIFT EQU 5
input_signal_2__AG EQU CYREG_PRT2_AG
input_signal_2__AMUX EQU CYREG_PRT2_AMUX
input_signal_2__BIE EQU CYREG_PRT2_BIE
input_signal_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
input_signal_2__BYP EQU CYREG_PRT2_BYP
input_signal_2__CTL EQU CYREG_PRT2_CTL
input_signal_2__DM0 EQU CYREG_PRT2_DM0
input_signal_2__DM1 EQU CYREG_PRT2_DM1
input_signal_2__DM2 EQU CYREG_PRT2_DM2
input_signal_2__DR EQU CYREG_PRT2_DR
input_signal_2__INP_DIS EQU CYREG_PRT2_INP_DIS
input_signal_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
input_signal_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
input_signal_2__LCD_EN EQU CYREG_PRT2_LCD_EN
input_signal_2__MASK EQU 0x20
input_signal_2__PORT EQU 2
input_signal_2__PRT EQU CYREG_PRT2_PRT
input_signal_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
input_signal_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
input_signal_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
input_signal_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
input_signal_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
input_signal_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
input_signal_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
input_signal_2__PS EQU CYREG_PRT2_PS
input_signal_2__SHIFT EQU 5
input_signal_2__SLW EQU CYREG_PRT2_SLW

/* input_signal_3 */
input_signal_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
input_signal_3__0__MASK EQU 0x08
input_signal_3__0__PC EQU CYREG_PRT0_PC3
input_signal_3__0__PORT EQU 0
input_signal_3__0__SHIFT EQU 3
input_signal_3__AG EQU CYREG_PRT0_AG
input_signal_3__AMUX EQU CYREG_PRT0_AMUX
input_signal_3__BIE EQU CYREG_PRT0_BIE
input_signal_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
input_signal_3__BYP EQU CYREG_PRT0_BYP
input_signal_3__CTL EQU CYREG_PRT0_CTL
input_signal_3__DM0 EQU CYREG_PRT0_DM0
input_signal_3__DM1 EQU CYREG_PRT0_DM1
input_signal_3__DM2 EQU CYREG_PRT0_DM2
input_signal_3__DR EQU CYREG_PRT0_DR
input_signal_3__INP_DIS EQU CYREG_PRT0_INP_DIS
input_signal_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
input_signal_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
input_signal_3__LCD_EN EQU CYREG_PRT0_LCD_EN
input_signal_3__MASK EQU 0x08
input_signal_3__PORT EQU 0
input_signal_3__PRT EQU CYREG_PRT0_PRT
input_signal_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
input_signal_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
input_signal_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
input_signal_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
input_signal_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
input_signal_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
input_signal_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
input_signal_3__PS EQU CYREG_PRT0_PS
input_signal_3__SHIFT EQU 3
input_signal_3__SLW EQU CYREG_PRT0_SLW

/* input_signal_4 */
input_signal_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
input_signal_4__0__MASK EQU 0x40
input_signal_4__0__PC EQU CYREG_PRT2_PC6
input_signal_4__0__PORT EQU 2
input_signal_4__0__SHIFT EQU 6
input_signal_4__AG EQU CYREG_PRT2_AG
input_signal_4__AMUX EQU CYREG_PRT2_AMUX
input_signal_4__BIE EQU CYREG_PRT2_BIE
input_signal_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
input_signal_4__BYP EQU CYREG_PRT2_BYP
input_signal_4__CTL EQU CYREG_PRT2_CTL
input_signal_4__DM0 EQU CYREG_PRT2_DM0
input_signal_4__DM1 EQU CYREG_PRT2_DM1
input_signal_4__DM2 EQU CYREG_PRT2_DM2
input_signal_4__DR EQU CYREG_PRT2_DR
input_signal_4__INP_DIS EQU CYREG_PRT2_INP_DIS
input_signal_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
input_signal_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
input_signal_4__LCD_EN EQU CYREG_PRT2_LCD_EN
input_signal_4__MASK EQU 0x40
input_signal_4__PORT EQU 2
input_signal_4__PRT EQU CYREG_PRT2_PRT
input_signal_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
input_signal_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
input_signal_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
input_signal_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
input_signal_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
input_signal_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
input_signal_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
input_signal_4__PS EQU CYREG_PRT2_PS
input_signal_4__SHIFT EQU 6
input_signal_4__SLW EQU CYREG_PRT2_SLW

/* isr_speed_timer */
isr_speed_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_speed_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_speed_timer__INTC_MASK EQU 0x80000
isr_speed_timer__INTC_NUMBER EQU 19
isr_speed_timer__INTC_PRIOR_NUM EQU 7
isr_speed_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_speed_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_speed_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
