# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cpu_testbench_func_synth.v" \
"../../../../../addressalu.v" \
"../../../../../alu.v" \
"../../../../../cpu.v" \
"../../../../../cpu_testbench.v" \

# Do not sort compile order
nosort
