

================================================================
== Vitis HLS Report for 'atan2_generic_float_s'
================================================================
* Date:           Sun Jul  4 23:20:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        apskdemod
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.164 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.06>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677]   --->   Operation 11 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677]   --->   Operation 12 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 13 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 14 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %y_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 15 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 16 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1300 = zext i8 %tmp_76"   --->   Operation 17 'zext' 'zext_ln1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%ret = add i9 %zext_ln1300, i9 11"   --->   Operation 18 'add' 'ret' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln832 = zext i8 %tmp_75"   --->   Operation 19 'zext' 'zext_ln832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln832 = icmp_ult  i9 %ret, i9 %zext_ln832"   --->   Operation 20 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln684 = br i1 %icmp_ln832, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 21 'br' 'br_ln684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.58ns)   --->   "%icmp_ln824 = icmp_eq  i8 %tmp_76, i8 0"   --->   Operation 22 'icmp' 'icmp_ln824' <Predicate = (!icmp_ln832)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%br_ln691 = br i1 %icmp_ln824, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:691]   --->   Operation 23 'br' 'br_ln691' <Predicate = (!icmp_ln832)> <Delay = 0.41>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%ret_6 = sub i9 %zext_ln832, i9 %zext_ln1300"   --->   Operation 24 'sub' 'ret_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_25 = trunc i32 %data_V"   --->   Operation 25 'trunc' 'p_Result_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16, i1 1, i23 %p_Result_25, i16 0"   --->   Operation 26 'bitconcatenate' 'x_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln710 = zext i40 %x_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:710]   --->   Operation 27 'zext' 'zext_ln710' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln710_1 = zext i40 %x_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:710]   --->   Operation 28 'zext' 'zext_ln710_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_26 = trunc i32 %data_V_1"   --->   Operation 29 'trunc' 'p_Result_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16, i1 1, i23 %p_Result_26, i16 0"   --->   Operation 30 'bitconcatenate' 'y_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln710_2 = zext i40 %y_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:710]   --->   Operation 31 'zext' 'zext_ln710_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_6, i32 8"   --->   Operation 32 'bitselect' 'isNeg' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%sub_ln1321 = sub i9 0, i9 %ret_6"   --->   Operation 33 'sub' 'sub_ln1321' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1321, i9 %ret_6"   --->   Operation 34 'select' 'ush' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 35 'sext' 'sh_prom_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast"   --->   Operation 36 'zext' 'sh_prom_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r_V_33)   --->   "%r_V = shl i43 %zext_ln710_2, i43 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 37 'shl' 'r_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r_V_33)   --->   "%r_V_31 = lshr i43 %zext_ln710_2, i43 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 38 'lshr' 'r_V_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.16ns) (out node of the LUT)   --->   "%r_V_33 = select i1 %isNeg, i43 %r_V, i43 %r_V_31"   --->   Operation 39 'select' 'r_V_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %r_V_33, i32 42"   --->   Operation 40 'bitselect' 'tmp_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln182 = xor i1 %tmp_29, i1 1"   --->   Operation 41 'xor' 'xor_ln182' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%trunc_ln = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %zext_ln710_1, i43 %r_V_33, i1 %xor_ln182"   --->   Operation 42 'call' 'trunc_ln' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (1.21ns)   --->   "%trunc_ln657_8 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %r_V_33, i42 %zext_ln710, i1 %tmp_29"   --->   Operation 43 'call' 'trunc_ln657_8' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_8, i32 42"   --->   Operation 44 'bitselect' 'tmp_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln182_1 = xor i1 %tmp_30, i1 1"   --->   Operation 45 'xor' 'xor_ln182_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %trunc_ln657_8, i32 1, i32 42"   --->   Operation 46 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1287 = sext i42 %trunc_ln6"   --->   Operation 47 'sext' 'sext_ln1287' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.21ns)   --->   "%trunc_ln657_s = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln, i43 %sext_ln1287, i1 %xor_ln182_1"   --->   Operation 48 'call' 'trunc_ln657_s' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1287_1 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %trunc_ln, i32 1, i32 42"   --->   Operation 49 'partselect' 'trunc_ln1287_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.21ns)   --->   "%trunc_ln657_1 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_8, i42 %trunc_ln1287_1, i1 %tmp_30"   --->   Operation 50 'call' 'trunc_ln657_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_1, i32 42"   --->   Operation 51 'bitselect' 'tmp_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%xor_ln182_2 = xor i1 %tmp_31, i1 1"   --->   Operation 52 'xor' 'xor_ln182_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1287_2 = partselect i41 @_ssdm_op_PartSelect.i41.i43.i32.i32, i43 %trunc_ln657_1, i32 2, i32 42"   --->   Operation 53 'partselect' 'trunc_ln1287_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1287_1 = sext i41 %trunc_ln1287_2"   --->   Operation 54 'sext' 'sext_ln1287_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.21ns)   --->   "%trunc_ln657_3 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_s, i43 %sext_ln1287_1, i1 %xor_ln182_2"   --->   Operation 55 'call' 'trunc_ln657_3' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1287_3 = partselect i41 @_ssdm_op_PartSelect.i41.i43.i32.i32, i43 %trunc_ln657_s, i32 2, i32 42"   --->   Operation 56 'partselect' 'trunc_ln1287_3' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i41 %trunc_ln1287_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 57 'sext' 'sext_ln191' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "%trunc_ln657_4 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_1, i42 %sext_ln191, i1 %tmp_31"   --->   Operation 58 'call' 'trunc_ln657_4' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_4, i32 42"   --->   Operation 59 'bitselect' 'tmp_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1287_4 = partselect i40 @_ssdm_op_PartSelect.i40.i43.i32.i32, i43 %trunc_ln657_4, i32 3, i32 42"   --->   Operation 60 'partselect' 'trunc_ln1287_4' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1287_5 = partselect i40 @_ssdm_op_PartSelect.i40.i43.i32.i32, i43 %trunc_ln657_3, i32 3, i32 42"   --->   Operation 61 'partselect' 'trunc_ln1287_5' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 62 [6/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 62 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 63 [1/1] (1.19ns)   --->   "%trunc_ln657_9 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 0, i39 431777206545, i1 %xor_ln182"   --->   Operation 63 'call' 'trunc_ln657_9' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (1.19ns)   --->   "%trunc_ln657_2 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_9, i39 254892968643, i1 %xor_ln182_1"   --->   Operation 64 'call' 'trunc_ln657_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/1] (1.19ns)   --->   "%trunc_ln657_5 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_2, i39 134678444333, i1 %xor_ln182_2"   --->   Operation 65 'call' 'trunc_ln657_5' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.12ns)   --->   "%xor_ln182_3 = xor i1 %tmp_32, i1 1"   --->   Operation 66 'xor' 'xor_ln182_3' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1287_2 = sext i40 %trunc_ln1287_4"   --->   Operation 67 'sext' 'sext_ln1287_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.21ns)   --->   "%trunc_ln657_6 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_3, i43 %sext_ln1287_2, i1 %xor_ln182_3"   --->   Operation 68 'call' 'trunc_ln657_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i40 %trunc_ln1287_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 69 'sext' 'sext_ln191_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.21ns)   --->   "%trunc_ln657_7 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_4, i42 %sext_ln191_1, i1 %tmp_32"   --->   Operation 70 'call' 'trunc_ln657_7' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (1.19ns)   --->   "%trunc_ln657_10 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_5, i39 68364881238, i1 %xor_ln182_3"   --->   Operation 71 'call' 'trunc_ln657_10' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_7, i32 42"   --->   Operation 72 'bitselect' 'tmp_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.12ns)   --->   "%xor_ln182_4 = xor i1 %tmp_33, i1 1"   --->   Operation 73 'xor' 'xor_ln182_4' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1287_6 = partselect i39 @_ssdm_op_PartSelect.i39.i43.i32.i32, i43 %trunc_ln657_7, i32 4, i32 42"   --->   Operation 74 'partselect' 'trunc_ln1287_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1287_3 = sext i39 %trunc_ln1287_6"   --->   Operation 75 'sext' 'sext_ln1287_3' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.21ns)   --->   "%trunc_ln657_11 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_6, i43 %sext_ln1287_3, i1 %xor_ln182_4"   --->   Operation 76 'call' 'trunc_ln657_11' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1287_7 = partselect i39 @_ssdm_op_PartSelect.i39.i43.i32.i32, i43 %trunc_ln657_6, i32 4, i32 42"   --->   Operation 77 'partselect' 'trunc_ln1287_7' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i39 %trunc_ln1287_7" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 78 'sext' 'sext_ln191_2' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.21ns)   --->   "%trunc_ln657_12 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_7, i42 %sext_ln191_2, i1 %tmp_33"   --->   Operation 79 'call' 'trunc_ln657_12' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (1.19ns)   --->   "%trunc_ln657_13 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_10, i39 34315103691, i1 %xor_ln182_4"   --->   Operation 80 'call' 'trunc_ln657_13' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_12, i32 42"   --->   Operation 81 'bitselect' 'tmp_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.12ns)   --->   "%xor_ln182_5 = xor i1 %tmp_34, i1 1"   --->   Operation 82 'xor' 'xor_ln182_5' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1287_8 = partselect i38 @_ssdm_op_PartSelect.i38.i43.i32.i32, i43 %trunc_ln657_12, i32 5, i32 42"   --->   Operation 83 'partselect' 'trunc_ln1287_8' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1287_4 = sext i38 %trunc_ln1287_8"   --->   Operation 84 'sext' 'sext_ln1287_4' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.21ns)   --->   "%trunc_ln657_14 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_11, i43 %sext_ln1287_4, i1 %xor_ln182_5"   --->   Operation 85 'call' 'trunc_ln657_14' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1287_9 = partselect i38 @_ssdm_op_PartSelect.i38.i43.i32.i32, i43 %trunc_ln657_11, i32 5, i32 42"   --->   Operation 86 'partselect' 'trunc_ln1287_9' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i38 %trunc_ln1287_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 87 'sext' 'sext_ln191_3' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.21ns)   --->   "%trunc_ln657_15 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_12, i42 %sext_ln191_3, i1 %tmp_34"   --->   Operation 88 'call' 'trunc_ln657_15' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 89 [1/1] (1.19ns)   --->   "%trunc_ln657_16 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_13, i39 17174280053, i1 %xor_ln182_5"   --->   Operation 89 'call' 'trunc_ln657_16' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_15, i32 42"   --->   Operation 90 'bitselect' 'tmp_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.12ns)   --->   "%xor_ln182_6 = xor i1 %tmp_35, i1 1"   --->   Operation 91 'xor' 'xor_ln182_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1287_s = partselect i37 @_ssdm_op_PartSelect.i37.i43.i32.i32, i43 %trunc_ln657_15, i32 6, i32 42"   --->   Operation 92 'partselect' 'trunc_ln1287_s' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1287_5 = sext i37 %trunc_ln1287_s"   --->   Operation 93 'sext' 'sext_ln1287_5' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.21ns)   --->   "%trunc_ln657_17 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_14, i43 %sext_ln1287_5, i1 %xor_ln182_6"   --->   Operation 94 'call' 'trunc_ln657_17' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1287_10 = partselect i37 @_ssdm_op_PartSelect.i37.i43.i32.i32, i43 %trunc_ln657_14, i32 6, i32 42"   --->   Operation 95 'partselect' 'trunc_ln1287_10' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i37 %trunc_ln1287_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 96 'sext' 'sext_ln191_4' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.21ns)   --->   "%trunc_ln657_18 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_15, i42 %sext_ln191_4, i1 %tmp_35"   --->   Operation 97 'call' 'trunc_ln657_18' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_18, i32 42"   --->   Operation 98 'bitselect' 'tmp_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.12ns)   --->   "%xor_ln182_7 = xor i1 %tmp_36, i1 1"   --->   Operation 99 'xor' 'xor_ln182_7' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1287_11 = partselect i36 @_ssdm_op_PartSelect.i36.i43.i32.i32, i43 %trunc_ln657_18, i32 7, i32 42"   --->   Operation 100 'partselect' 'trunc_ln1287_11' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1287_6 = sext i36 %trunc_ln1287_11"   --->   Operation 101 'sext' 'sext_ln1287_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.21ns)   --->   "%trunc_ln657_20 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_17, i43 %sext_ln1287_6, i1 %xor_ln182_7"   --->   Operation 102 'call' 'trunc_ln657_20' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1287_12 = partselect i36 @_ssdm_op_PartSelect.i36.i43.i32.i32, i43 %trunc_ln657_17, i32 7, i32 42"   --->   Operation 103 'partselect' 'trunc_ln1287_12' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i36 %trunc_ln1287_12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 104 'sext' 'sext_ln191_5' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.21ns)   --->   "%trunc_ln657_21 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_18, i42 %sext_ln191_5, i1 %tmp_36"   --->   Operation 105 'call' 'trunc_ln657_21' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_21, i32 42"   --->   Operation 106 'bitselect' 'tmp_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1287_13 = partselect i35 @_ssdm_op_PartSelect.i35.i43.i32.i32, i43 %trunc_ln657_21, i32 8, i32 42"   --->   Operation 107 'partselect' 'trunc_ln1287_13' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1287_14 = partselect i35 @_ssdm_op_PartSelect.i35.i43.i32.i32, i43 %trunc_ln657_20, i32 8, i32 42"   --->   Operation 108 'partselect' 'trunc_ln1287_14' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_2 : Operation 109 [5/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 109 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 110 [1/1] (1.19ns)   --->   "%trunc_ln657_19 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_16, i39 8589235644, i1 %xor_ln182_6"   --->   Operation 110 'call' 'trunc_ln657_19' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [1/1] (1.19ns)   --->   "%trunc_ln657_22 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_19, i39 4294879918, i1 %xor_ln182_7"   --->   Operation 111 'call' 'trunc_ln657_22' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [1/1] (0.12ns)   --->   "%xor_ln182_8 = xor i1 %tmp_37, i1 1"   --->   Operation 112 'xor' 'xor_ln182_8' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1287_7 = sext i35 %trunc_ln1287_13"   --->   Operation 113 'sext' 'sext_ln1287_7' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.21ns)   --->   "%trunc_ln657_23 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_20, i43 %sext_ln1287_7, i1 %xor_ln182_8"   --->   Operation 114 'call' 'trunc_ln657_23' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i35 %trunc_ln1287_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 115 'sext' 'sext_ln191_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.21ns)   --->   "%trunc_ln657_24 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_21, i42 %sext_ln191_6, i1 %tmp_37"   --->   Operation 116 'call' 'trunc_ln657_24' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [1/1] (1.19ns)   --->   "%trunc_ln657_25 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_22, i39 2147472725, i1 %xor_ln182_8"   --->   Operation 117 'call' 'trunc_ln657_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_24, i32 42"   --->   Operation 118 'bitselect' 'tmp_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.12ns)   --->   "%xor_ln182_9 = xor i1 %tmp_38, i1 1"   --->   Operation 119 'xor' 'xor_ln182_9' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1287_15 = partselect i34 @_ssdm_op_PartSelect.i34.i43.i32.i32, i43 %trunc_ln657_24, i32 9, i32 42"   --->   Operation 120 'partselect' 'trunc_ln1287_15' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1287_8 = sext i34 %trunc_ln1287_15"   --->   Operation 121 'sext' 'sext_ln1287_8' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.21ns)   --->   "%trunc_ln657_26 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_23, i43 %sext_ln1287_8, i1 %xor_ln182_9"   --->   Operation 122 'call' 'trunc_ln657_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1287_16 = partselect i34 @_ssdm_op_PartSelect.i34.i43.i32.i32, i43 %trunc_ln657_23, i32 9, i32 42"   --->   Operation 123 'partselect' 'trunc_ln1287_16' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i34 %trunc_ln1287_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 124 'sext' 'sext_ln191_7' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.21ns)   --->   "%trunc_ln657_27 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_24, i42 %sext_ln191_7, i1 %tmp_38"   --->   Operation 125 'call' 'trunc_ln657_27' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [1/1] (1.19ns)   --->   "%trunc_ln657_28 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_25, i39 1073740459, i1 %xor_ln182_9"   --->   Operation 126 'call' 'trunc_ln657_28' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_27, i32 42"   --->   Operation 127 'bitselect' 'tmp_39' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.12ns)   --->   "%xor_ln182_10 = xor i1 %tmp_39, i1 1"   --->   Operation 128 'xor' 'xor_ln182_10' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1287_17 = partselect i33 @_ssdm_op_PartSelect.i33.i43.i32.i32, i43 %trunc_ln657_27, i32 10, i32 42"   --->   Operation 129 'partselect' 'trunc_ln1287_17' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1287_9 = sext i33 %trunc_ln1287_17"   --->   Operation 130 'sext' 'sext_ln1287_9' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.21ns)   --->   "%trunc_ln657_29 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_26, i43 %sext_ln1287_9, i1 %xor_ln182_10"   --->   Operation 131 'call' 'trunc_ln657_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1287_18 = partselect i33 @_ssdm_op_PartSelect.i33.i43.i32.i32, i43 %trunc_ln657_26, i32 10, i32 42"   --->   Operation 132 'partselect' 'trunc_ln1287_18' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i33 %trunc_ln1287_18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 133 'sext' 'sext_ln191_8' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.21ns)   --->   "%trunc_ln657_30 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_27, i42 %sext_ln191_8, i1 %tmp_39"   --->   Operation 134 'call' 'trunc_ln657_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 135 [1/1] (1.19ns)   --->   "%trunc_ln657_31 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_28, i39 536870741, i1 %xor_ln182_10"   --->   Operation 135 'call' 'trunc_ln657_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_30, i32 42"   --->   Operation 136 'bitselect' 'tmp_40' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.12ns)   --->   "%xor_ln182_11 = xor i1 %tmp_40, i1 1"   --->   Operation 137 'xor' 'xor_ln182_11' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln1287_19 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %trunc_ln657_30, i32 11, i32 42"   --->   Operation 138 'partselect' 'trunc_ln1287_19' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1287_10 = sext i32 %trunc_ln1287_19"   --->   Operation 139 'sext' 'sext_ln1287_10' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.21ns)   --->   "%trunc_ln657_32 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_29, i43 %sext_ln1287_10, i1 %xor_ln182_11"   --->   Operation 140 'call' 'trunc_ln657_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1287_20 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %trunc_ln657_29, i32 11, i32 42"   --->   Operation 141 'partselect' 'trunc_ln1287_20' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i32 %trunc_ln1287_20" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 142 'sext' 'sext_ln191_9' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.21ns)   --->   "%trunc_ln657_33 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_30, i42 %sext_ln191_9, i1 %tmp_40"   --->   Operation 143 'call' 'trunc_ln657_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 144 [1/1] (1.19ns)   --->   "%trunc_ln657_34 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_31, i39 268435435, i1 %xor_ln182_11"   --->   Operation 144 'call' 'trunc_ln657_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_33, i32 42"   --->   Operation 145 'bitselect' 'tmp_41' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln182_12 = xor i1 %tmp_41, i1 1"   --->   Operation 146 'xor' 'xor_ln182_12' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1287_21 = partselect i31 @_ssdm_op_PartSelect.i31.i43.i32.i32, i43 %trunc_ln657_33, i32 12, i32 42"   --->   Operation 147 'partselect' 'trunc_ln1287_21' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1287_11 = sext i31 %trunc_ln1287_21"   --->   Operation 148 'sext' 'sext_ln1287_11' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.21ns)   --->   "%trunc_ln657_35 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_32, i43 %sext_ln1287_11, i1 %xor_ln182_12"   --->   Operation 149 'call' 'trunc_ln657_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln1287_22 = partselect i31 @_ssdm_op_PartSelect.i31.i43.i32.i32, i43 %trunc_ln657_32, i32 12, i32 42"   --->   Operation 150 'partselect' 'trunc_ln1287_22' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i31 %trunc_ln1287_22" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 151 'sext' 'sext_ln191_10' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.21ns)   --->   "%trunc_ln657_36 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_33, i42 %sext_ln191_10, i1 %tmp_41"   --->   Operation 152 'call' 'trunc_ln657_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_36, i32 42"   --->   Operation 153 'bitselect' 'tmp_42' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1287_23 = partselect i30 @_ssdm_op_PartSelect.i30.i43.i32.i32, i43 %trunc_ln657_36, i32 13, i32 42"   --->   Operation 154 'partselect' 'trunc_ln1287_23' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln1287_24 = partselect i30 @_ssdm_op_PartSelect.i30.i43.i32.i32, i43 %trunc_ln657_35, i32 13, i32 42"   --->   Operation 155 'partselect' 'trunc_ln1287_24' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_3 : Operation 156 [4/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 156 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 157 [1/1] (1.19ns)   --->   "%trunc_ln657_37 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_34, i39 134217725, i1 %xor_ln182_12"   --->   Operation 157 'call' 'trunc_ln657_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 158 [1/1] (0.12ns)   --->   "%xor_ln182_13 = xor i1 %tmp_42, i1 1"   --->   Operation 158 'xor' 'xor_ln182_13' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1287_12 = sext i30 %trunc_ln1287_23"   --->   Operation 159 'sext' 'sext_ln1287_12' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.21ns)   --->   "%trunc_ln657_38 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_35, i43 %sext_ln1287_12, i1 %xor_ln182_13"   --->   Operation 160 'call' 'trunc_ln657_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i30 %trunc_ln1287_24" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 161 'sext' 'sext_ln191_11' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.21ns)   --->   "%trunc_ln657_39 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_36, i42 %sext_ln191_11, i1 %tmp_42"   --->   Operation 162 'call' 'trunc_ln657_39' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 163 [1/1] (1.19ns)   --->   "%trunc_ln657_40 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_37, i39 67108864, i1 %xor_ln182_13"   --->   Operation 163 'call' 'trunc_ln657_40' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_39, i32 42"   --->   Operation 164 'bitselect' 'tmp_43' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.12ns)   --->   "%xor_ln182_14 = xor i1 %tmp_43, i1 1"   --->   Operation 165 'xor' 'xor_ln182_14' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1287_25 = partselect i29 @_ssdm_op_PartSelect.i29.i43.i32.i32, i43 %trunc_ln657_39, i32 14, i32 42"   --->   Operation 166 'partselect' 'trunc_ln1287_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1287_13 = sext i29 %trunc_ln1287_25"   --->   Operation 167 'sext' 'sext_ln1287_13' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.21ns)   --->   "%trunc_ln657_41 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_38, i43 %sext_ln1287_13, i1 %xor_ln182_14"   --->   Operation 168 'call' 'trunc_ln657_41' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1287_26 = partselect i29 @_ssdm_op_PartSelect.i29.i43.i32.i32, i43 %trunc_ln657_38, i32 14, i32 42"   --->   Operation 169 'partselect' 'trunc_ln1287_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i29 %trunc_ln1287_26" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 170 'sext' 'sext_ln191_12' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.21ns)   --->   "%trunc_ln657_42 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_39, i42 %sext_ln191_12, i1 %tmp_43"   --->   Operation 171 'call' 'trunc_ln657_42' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 172 [1/1] (1.19ns)   --->   "%trunc_ln657_43 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_40, i39 33554432, i1 %xor_ln182_14"   --->   Operation 172 'call' 'trunc_ln657_43' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_42, i32 42"   --->   Operation 173 'bitselect' 'tmp_44' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.12ns)   --->   "%xor_ln182_15 = xor i1 %tmp_44, i1 1"   --->   Operation 174 'xor' 'xor_ln182_15' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln1287_27 = partselect i28 @_ssdm_op_PartSelect.i28.i43.i32.i32, i43 %trunc_ln657_42, i32 15, i32 42"   --->   Operation 175 'partselect' 'trunc_ln1287_27' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1287_14 = sext i28 %trunc_ln1287_27"   --->   Operation 176 'sext' 'sext_ln1287_14' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.21ns)   --->   "%trunc_ln657_44 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_41, i43 %sext_ln1287_14, i1 %xor_ln182_15"   --->   Operation 177 'call' 'trunc_ln657_44' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln1287_28 = partselect i28 @_ssdm_op_PartSelect.i28.i43.i32.i32, i43 %trunc_ln657_41, i32 15, i32 42"   --->   Operation 178 'partselect' 'trunc_ln1287_28' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i28 %trunc_ln1287_28" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 179 'sext' 'sext_ln191_13' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.21ns)   --->   "%trunc_ln657_45 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_42, i42 %sext_ln191_13, i1 %tmp_44"   --->   Operation 180 'call' 'trunc_ln657_45' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 181 [1/1] (1.19ns)   --->   "%trunc_ln657_46 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_43, i39 16777216, i1 %xor_ln182_15"   --->   Operation 181 'call' 'trunc_ln657_46' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_45, i32 42"   --->   Operation 182 'bitselect' 'tmp_45' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.12ns)   --->   "%xor_ln182_16 = xor i1 %tmp_45, i1 1"   --->   Operation 183 'xor' 'xor_ln182_16' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1287_29 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %trunc_ln657_45, i32 16, i32 42"   --->   Operation 184 'partselect' 'trunc_ln1287_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1287_15 = sext i27 %trunc_ln1287_29"   --->   Operation 185 'sext' 'sext_ln1287_15' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.21ns)   --->   "%trunc_ln657_47 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_44, i43 %sext_ln1287_15, i1 %xor_ln182_16"   --->   Operation 186 'call' 'trunc_ln657_47' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1287_30 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %trunc_ln657_44, i32 16, i32 42"   --->   Operation 187 'partselect' 'trunc_ln1287_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i27 %trunc_ln1287_30" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 188 'sext' 'sext_ln191_14' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.21ns)   --->   "%trunc_ln657_48 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_45, i42 %sext_ln191_14, i1 %tmp_45"   --->   Operation 189 'call' 'trunc_ln657_48' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [1/1] (1.19ns)   --->   "%trunc_ln657_49 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_46, i39 8388608, i1 %xor_ln182_16"   --->   Operation 190 'call' 'trunc_ln657_49' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_48, i32 42"   --->   Operation 191 'bitselect' 'tmp_46' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.12ns)   --->   "%xor_ln182_17 = xor i1 %tmp_46, i1 1"   --->   Operation 192 'xor' 'xor_ln182_17' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1287_31 = partselect i26 @_ssdm_op_PartSelect.i26.i43.i32.i32, i43 %trunc_ln657_48, i32 17, i32 42"   --->   Operation 193 'partselect' 'trunc_ln1287_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1287_16 = sext i26 %trunc_ln1287_31"   --->   Operation 194 'sext' 'sext_ln1287_16' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.21ns)   --->   "%trunc_ln657_50 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_47, i43 %sext_ln1287_16, i1 %xor_ln182_17"   --->   Operation 195 'call' 'trunc_ln657_50' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1287_32 = partselect i26 @_ssdm_op_PartSelect.i26.i43.i32.i32, i43 %trunc_ln657_47, i32 17, i32 42"   --->   Operation 196 'partselect' 'trunc_ln1287_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i26 %trunc_ln1287_32" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 197 'sext' 'sext_ln191_15' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.21ns)   --->   "%trunc_ln657_51 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_48, i42 %sext_ln191_15, i1 %tmp_46"   --->   Operation 198 'call' 'trunc_ln657_51' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 199 [1/1] (1.19ns)   --->   "%trunc_ln657_52 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_49, i39 4194304, i1 %xor_ln182_17"   --->   Operation 199 'call' 'trunc_ln657_52' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_51, i32 42"   --->   Operation 200 'bitselect' 'tmp_47' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1287_33 = partselect i25 @_ssdm_op_PartSelect.i25.i43.i32.i32, i43 %trunc_ln657_51, i32 18, i32 42"   --->   Operation 201 'partselect' 'trunc_ln1287_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln1287_34 = partselect i25 @_ssdm_op_PartSelect.i25.i43.i32.i32, i43 %trunc_ln657_50, i32 18, i32 42"   --->   Operation 202 'partselect' 'trunc_ln1287_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 203 [3/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 203 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 204 [1/1] (0.12ns)   --->   "%xor_ln182_18 = xor i1 %tmp_47, i1 1"   --->   Operation 204 'xor' 'xor_ln182_18' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1287_17 = sext i25 %trunc_ln1287_33"   --->   Operation 205 'sext' 'sext_ln1287_17' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.21ns)   --->   "%trunc_ln657_53 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_50, i43 %sext_ln1287_17, i1 %xor_ln182_18"   --->   Operation 206 'call' 'trunc_ln657_53' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i25 %trunc_ln1287_34" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 207 'sext' 'sext_ln191_16' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (1.21ns)   --->   "%trunc_ln657_54 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_51, i42 %sext_ln191_16, i1 %tmp_47"   --->   Operation 208 'call' 'trunc_ln657_54' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 209 [1/1] (1.19ns)   --->   "%trunc_ln657_55 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_52, i39 2097152, i1 %xor_ln182_18"   --->   Operation 209 'call' 'trunc_ln657_55' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_54, i32 42"   --->   Operation 210 'bitselect' 'tmp_48' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.12ns)   --->   "%xor_ln182_19 = xor i1 %tmp_48, i1 1"   --->   Operation 211 'xor' 'xor_ln182_19' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1287_35 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %trunc_ln657_54, i32 19, i32 42"   --->   Operation 212 'partselect' 'trunc_ln1287_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1287_18 = sext i24 %trunc_ln1287_35"   --->   Operation 213 'sext' 'sext_ln1287_18' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (1.21ns)   --->   "%trunc_ln657_56 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_53, i43 %sext_ln1287_18, i1 %xor_ln182_19"   --->   Operation 214 'call' 'trunc_ln657_56' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1287_36 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %trunc_ln657_53, i32 19, i32 42"   --->   Operation 215 'partselect' 'trunc_ln1287_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i24 %trunc_ln1287_36" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 216 'sext' 'sext_ln191_17' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.21ns)   --->   "%trunc_ln657_57 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_54, i42 %sext_ln191_17, i1 %tmp_48"   --->   Operation 217 'call' 'trunc_ln657_57' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 218 [1/1] (1.19ns)   --->   "%trunc_ln657_58 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_55, i39 1048576, i1 %xor_ln182_19"   --->   Operation 218 'call' 'trunc_ln657_58' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_57, i32 42"   --->   Operation 219 'bitselect' 'tmp_49' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.12ns)   --->   "%xor_ln182_20 = xor i1 %tmp_49, i1 1"   --->   Operation 220 'xor' 'xor_ln182_20' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1287_37 = partselect i23 @_ssdm_op_PartSelect.i23.i43.i32.i32, i43 %trunc_ln657_57, i32 20, i32 42"   --->   Operation 221 'partselect' 'trunc_ln1287_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1287_19 = sext i23 %trunc_ln1287_37"   --->   Operation 222 'sext' 'sext_ln1287_19' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.21ns)   --->   "%trunc_ln657_59 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_56, i43 %sext_ln1287_19, i1 %xor_ln182_20"   --->   Operation 223 'call' 'trunc_ln657_59' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln1287_38 = partselect i23 @_ssdm_op_PartSelect.i23.i43.i32.i32, i43 %trunc_ln657_56, i32 20, i32 42"   --->   Operation 224 'partselect' 'trunc_ln1287_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i23 %trunc_ln1287_38" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 225 'sext' 'sext_ln191_18' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.21ns)   --->   "%trunc_ln657_60 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_57, i42 %sext_ln191_18, i1 %tmp_49"   --->   Operation 226 'call' 'trunc_ln657_60' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 227 [1/1] (1.19ns)   --->   "%trunc_ln657_61 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_58, i39 524288, i1 %xor_ln182_20"   --->   Operation 227 'call' 'trunc_ln657_61' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_60, i32 42"   --->   Operation 228 'bitselect' 'tmp_50' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.12ns)   --->   "%xor_ln182_21 = xor i1 %tmp_50, i1 1"   --->   Operation 229 'xor' 'xor_ln182_21' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln1287_39 = partselect i22 @_ssdm_op_PartSelect.i22.i43.i32.i32, i43 %trunc_ln657_60, i32 21, i32 42"   --->   Operation 230 'partselect' 'trunc_ln1287_39' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1287_20 = sext i22 %trunc_ln1287_39"   --->   Operation 231 'sext' 'sext_ln1287_20' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.21ns)   --->   "%trunc_ln657_62 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_59, i43 %sext_ln1287_20, i1 %xor_ln182_21"   --->   Operation 232 'call' 'trunc_ln657_62' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln1287_40 = partselect i22 @_ssdm_op_PartSelect.i22.i43.i32.i32, i43 %trunc_ln657_59, i32 21, i32 42"   --->   Operation 233 'partselect' 'trunc_ln1287_40' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i22 %trunc_ln1287_40" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 234 'sext' 'sext_ln191_19' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (1.21ns)   --->   "%trunc_ln657_63 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_60, i42 %sext_ln191_19, i1 %tmp_50"   --->   Operation 235 'call' 'trunc_ln657_63' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 236 [1/1] (1.19ns)   --->   "%trunc_ln657_64 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_61, i39 262144, i1 %xor_ln182_21"   --->   Operation 236 'call' 'trunc_ln657_64' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_63, i32 42"   --->   Operation 237 'bitselect' 'tmp_51' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.12ns)   --->   "%xor_ln182_22 = xor i1 %tmp_51, i1 1"   --->   Operation 238 'xor' 'xor_ln182_22' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln1287_41 = partselect i21 @_ssdm_op_PartSelect.i21.i43.i32.i32, i43 %trunc_ln657_63, i32 22, i32 42"   --->   Operation 239 'partselect' 'trunc_ln1287_41' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1287_21 = sext i21 %trunc_ln1287_41"   --->   Operation 240 'sext' 'sext_ln1287_21' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.21ns)   --->   "%trunc_ln657_65 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_62, i43 %sext_ln1287_21, i1 %xor_ln182_22"   --->   Operation 241 'call' 'trunc_ln657_65' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln1287_42 = partselect i21 @_ssdm_op_PartSelect.i21.i43.i32.i32, i43 %trunc_ln657_62, i32 22, i32 42"   --->   Operation 242 'partselect' 'trunc_ln1287_42' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln191_20 = sext i21 %trunc_ln1287_42" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 243 'sext' 'sext_ln191_20' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.21ns)   --->   "%trunc_ln657_66 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_63, i42 %sext_ln191_20, i1 %tmp_51"   --->   Operation 244 'call' 'trunc_ln657_66' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 245 [1/1] (1.19ns)   --->   "%trunc_ln657_67 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_64, i39 131072, i1 %xor_ln182_22"   --->   Operation 245 'call' 'trunc_ln657_67' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_66, i32 42"   --->   Operation 246 'bitselect' 'tmp_52' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1287_43 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %trunc_ln657_66, i32 23, i32 42"   --->   Operation 247 'partselect' 'trunc_ln1287_43' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln1287_44 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %trunc_ln657_65, i32 23, i32 42"   --->   Operation 248 'partselect' 'trunc_ln1287_44' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_5 : Operation 249 [2/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 249 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 250 [1/1] (0.12ns)   --->   "%xor_ln182_23 = xor i1 %tmp_52, i1 1"   --->   Operation 250 'xor' 'xor_ln182_23' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1287_22 = sext i20 %trunc_ln1287_43"   --->   Operation 251 'sext' 'sext_ln1287_22' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.21ns)   --->   "%trunc_ln657_68 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_65, i43 %sext_ln1287_22, i1 %xor_ln182_23"   --->   Operation 252 'call' 'trunc_ln657_68' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln191_21 = sext i20 %trunc_ln1287_44" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 253 'sext' 'sext_ln191_21' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.21ns)   --->   "%trunc_ln657_69 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_66, i42 %sext_ln191_21, i1 %tmp_52"   --->   Operation 254 'call' 'trunc_ln657_69' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 255 [1/1] (1.19ns)   --->   "%trunc_ln657_70 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_67, i39 65536, i1 %xor_ln182_23"   --->   Operation 255 'call' 'trunc_ln657_70' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_69, i32 42"   --->   Operation 256 'bitselect' 'tmp_53' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.12ns)   --->   "%xor_ln182_24 = xor i1 %tmp_53, i1 1"   --->   Operation 257 'xor' 'xor_ln182_24' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln1287_45 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %trunc_ln657_69, i32 24, i32 42"   --->   Operation 258 'partselect' 'trunc_ln1287_45' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1287_23 = sext i19 %trunc_ln1287_45"   --->   Operation 259 'sext' 'sext_ln1287_23' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.21ns)   --->   "%trunc_ln657_71 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_68, i43 %sext_ln1287_23, i1 %xor_ln182_24"   --->   Operation 260 'call' 'trunc_ln657_71' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln1287_46 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %trunc_ln657_68, i32 24, i32 42"   --->   Operation 261 'partselect' 'trunc_ln1287_46' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i19 %trunc_ln1287_46" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 262 'sext' 'sext_ln191_22' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (1.21ns)   --->   "%trunc_ln657_72 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_69, i42 %sext_ln191_22, i1 %tmp_53"   --->   Operation 263 'call' 'trunc_ln657_72' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 264 [1/1] (1.19ns)   --->   "%trunc_ln657_73 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_70, i39 32768, i1 %xor_ln182_24"   --->   Operation 264 'call' 'trunc_ln657_73' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_72, i32 42"   --->   Operation 265 'bitselect' 'tmp_54' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.12ns)   --->   "%xor_ln182_25 = xor i1 %tmp_54, i1 1"   --->   Operation 266 'xor' 'xor_ln182_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1287_47 = partselect i18 @_ssdm_op_PartSelect.i18.i43.i32.i32, i43 %trunc_ln657_72, i32 25, i32 42"   --->   Operation 267 'partselect' 'trunc_ln1287_47' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1287_24 = sext i18 %trunc_ln1287_47"   --->   Operation 268 'sext' 'sext_ln1287_24' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (1.21ns)   --->   "%trunc_ln657_74 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_71, i43 %sext_ln1287_24, i1 %xor_ln182_25"   --->   Operation 269 'call' 'trunc_ln657_74' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln1287_48 = partselect i18 @_ssdm_op_PartSelect.i18.i43.i32.i32, i43 %trunc_ln657_71, i32 25, i32 42"   --->   Operation 270 'partselect' 'trunc_ln1287_48' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln191_23 = sext i18 %trunc_ln1287_48" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 271 'sext' 'sext_ln191_23' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (1.21ns)   --->   "%trunc_ln657_75 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_72, i42 %sext_ln191_23, i1 %tmp_54"   --->   Operation 272 'call' 'trunc_ln657_75' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 273 [1/1] (1.19ns)   --->   "%trunc_ln657_76 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_73, i39 16384, i1 %xor_ln182_25"   --->   Operation 273 'call' 'trunc_ln657_76' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_75, i32 42"   --->   Operation 274 'bitselect' 'tmp_55' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.12ns)   --->   "%xor_ln182_26 = xor i1 %tmp_55, i1 1"   --->   Operation 275 'xor' 'xor_ln182_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1287_49 = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %trunc_ln657_75, i32 26, i32 42"   --->   Operation 276 'partselect' 'trunc_ln1287_49' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1287_25 = sext i17 %trunc_ln1287_49"   --->   Operation 277 'sext' 'sext_ln1287_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (1.21ns)   --->   "%trunc_ln657_77 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_74, i43 %sext_ln1287_25, i1 %xor_ln182_26"   --->   Operation 278 'call' 'trunc_ln657_77' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1287_50 = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %trunc_ln657_74, i32 26, i32 42"   --->   Operation 279 'partselect' 'trunc_ln1287_50' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i17 %trunc_ln1287_50" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 280 'sext' 'sext_ln191_24' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (1.21ns)   --->   "%trunc_ln657_78 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_75, i42 %sext_ln191_24, i1 %tmp_55"   --->   Operation 281 'call' 'trunc_ln657_78' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 282 [1/1] (1.19ns)   --->   "%trunc_ln657_79 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_76, i39 8192, i1 %xor_ln182_26"   --->   Operation 282 'call' 'trunc_ln657_79' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_78, i32 42"   --->   Operation 283 'bitselect' 'tmp_56' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.12ns)   --->   "%xor_ln182_27 = xor i1 %tmp_56, i1 1"   --->   Operation 284 'xor' 'xor_ln182_27' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1287_51 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %trunc_ln657_78, i32 27, i32 42"   --->   Operation 285 'partselect' 'trunc_ln1287_51' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1287_26 = sext i16 %trunc_ln1287_51"   --->   Operation 286 'sext' 'sext_ln1287_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (1.21ns)   --->   "%trunc_ln657_80 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_77, i43 %sext_ln1287_26, i1 %xor_ln182_27"   --->   Operation 287 'call' 'trunc_ln657_80' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln1287_52 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %trunc_ln657_77, i32 27, i32 42"   --->   Operation 288 'partselect' 'trunc_ln1287_52' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln191_25 = sext i16 %trunc_ln1287_52" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 289 'sext' 'sext_ln191_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (1.21ns)   --->   "%trunc_ln657_81 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_78, i42 %sext_ln191_25, i1 %tmp_56"   --->   Operation 290 'call' 'trunc_ln657_81' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 291 [1/1] (1.19ns)   --->   "%trunc_ln657_82 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_79, i39 4096, i1 %xor_ln182_27"   --->   Operation 291 'call' 'trunc_ln657_82' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_81, i32 42"   --->   Operation 292 'bitselect' 'tmp_57' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln1287_53 = partselect i15 @_ssdm_op_PartSelect.i15.i43.i32.i32, i43 %trunc_ln657_81, i32 28, i32 42"   --->   Operation 293 'partselect' 'trunc_ln1287_53' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln1287_54 = partselect i15 @_ssdm_op_PartSelect.i15.i43.i32.i32, i43 %trunc_ln657_80, i32 28, i32 42"   --->   Operation 294 'partselect' 'trunc_ln1287_54' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_6 : Operation 295 [1/6] (7.06ns)   --->   "%div_i = fdiv i32 %y_in_read, i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 295 'fdiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.42>
ST_7 : Operation 296 [1/1] (0.12ns)   --->   "%xor_ln182_28 = xor i1 %tmp_57, i1 1"   --->   Operation 296 'xor' 'xor_ln182_28' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1287_27 = sext i15 %trunc_ln1287_53"   --->   Operation 297 'sext' 'sext_ln1287_27' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (1.21ns)   --->   "%trunc_ln657_83 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_80, i43 %sext_ln1287_27, i1 %xor_ln182_28"   --->   Operation 298 'call' 'trunc_ln657_83' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i15 %trunc_ln1287_54" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 299 'sext' 'sext_ln191_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (1.21ns)   --->   "%trunc_ln657_84 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_81, i42 %sext_ln191_26, i1 %tmp_57"   --->   Operation 300 'call' 'trunc_ln657_84' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 301 [1/1] (1.19ns)   --->   "%trunc_ln657_85 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_82, i39 2048, i1 %xor_ln182_28"   --->   Operation 301 'call' 'trunc_ln657_85' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_84, i32 42"   --->   Operation 302 'bitselect' 'tmp_58' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.12ns)   --->   "%xor_ln182_29 = xor i1 %tmp_58, i1 1"   --->   Operation 303 'xor' 'xor_ln182_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln1287_55 = partselect i14 @_ssdm_op_PartSelect.i14.i43.i32.i32, i43 %trunc_ln657_84, i32 29, i32 42"   --->   Operation 304 'partselect' 'trunc_ln1287_55' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1287_28 = sext i14 %trunc_ln1287_55"   --->   Operation 305 'sext' 'sext_ln1287_28' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (1.21ns)   --->   "%trunc_ln657_86 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_83, i43 %sext_ln1287_28, i1 %xor_ln182_29"   --->   Operation 306 'call' 'trunc_ln657_86' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln1287_56 = partselect i14 @_ssdm_op_PartSelect.i14.i43.i32.i32, i43 %trunc_ln657_83, i32 29, i32 42"   --->   Operation 307 'partselect' 'trunc_ln1287_56' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i14 %trunc_ln1287_56" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 308 'sext' 'sext_ln191_27' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (1.21ns)   --->   "%trunc_ln657_87 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_84, i42 %sext_ln191_27, i1 %tmp_58"   --->   Operation 309 'call' 'trunc_ln657_87' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 310 [1/1] (1.19ns)   --->   "%trunc_ln657_88 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_85, i39 1024, i1 %xor_ln182_29"   --->   Operation 310 'call' 'trunc_ln657_88' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_87, i32 42"   --->   Operation 311 'bitselect' 'tmp_59' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.12ns)   --->   "%xor_ln182_30 = xor i1 %tmp_59, i1 1"   --->   Operation 312 'xor' 'xor_ln182_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln1287_57 = partselect i13 @_ssdm_op_PartSelect.i13.i43.i32.i32, i43 %trunc_ln657_87, i32 30, i32 42"   --->   Operation 313 'partselect' 'trunc_ln1287_57' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1287_29 = sext i13 %trunc_ln1287_57"   --->   Operation 314 'sext' 'sext_ln1287_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (1.21ns)   --->   "%trunc_ln657_89 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_86, i43 %sext_ln1287_29, i1 %xor_ln182_30"   --->   Operation 315 'call' 'trunc_ln657_89' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln1287_58 = partselect i13 @_ssdm_op_PartSelect.i13.i43.i32.i32, i43 %trunc_ln657_86, i32 30, i32 42"   --->   Operation 316 'partselect' 'trunc_ln1287_58' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln191_28 = sext i13 %trunc_ln1287_58" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 317 'sext' 'sext_ln191_28' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (1.21ns)   --->   "%trunc_ln657_90 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_87, i42 %sext_ln191_28, i1 %tmp_59"   --->   Operation 318 'call' 'trunc_ln657_90' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 319 [1/1] (1.19ns)   --->   "%trunc_ln657_91 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_88, i39 512, i1 %xor_ln182_30"   --->   Operation 319 'call' 'trunc_ln657_91' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_90, i32 42"   --->   Operation 320 'bitselect' 'tmp_60' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.12ns)   --->   "%xor_ln182_31 = xor i1 %tmp_60, i1 1"   --->   Operation 321 'xor' 'xor_ln182_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln1287_59 = partselect i12 @_ssdm_op_PartSelect.i12.i43.i32.i32, i43 %trunc_ln657_90, i32 31, i32 42"   --->   Operation 322 'partselect' 'trunc_ln1287_59' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1287_30 = sext i12 %trunc_ln1287_59"   --->   Operation 323 'sext' 'sext_ln1287_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (1.21ns)   --->   "%trunc_ln657_92 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_89, i43 %sext_ln1287_30, i1 %xor_ln182_31"   --->   Operation 324 'call' 'trunc_ln657_92' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln1287_60 = partselect i12 @_ssdm_op_PartSelect.i12.i43.i32.i32, i43 %trunc_ln657_89, i32 31, i32 42"   --->   Operation 325 'partselect' 'trunc_ln1287_60' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln191_29 = sext i12 %trunc_ln1287_60" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 326 'sext' 'sext_ln191_29' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (1.21ns)   --->   "%trunc_ln657_93 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_90, i42 %sext_ln191_29, i1 %tmp_60"   --->   Operation 327 'call' 'trunc_ln657_93' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 328 [1/1] (1.19ns)   --->   "%trunc_ln657_94 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_91, i39 256, i1 %xor_ln182_31"   --->   Operation 328 'call' 'trunc_ln657_94' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_93, i32 42"   --->   Operation 329 'bitselect' 'tmp_61' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.12ns)   --->   "%xor_ln182_32 = xor i1 %tmp_61, i1 1"   --->   Operation 330 'xor' 'xor_ln182_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln1287_61 = partselect i11 @_ssdm_op_PartSelect.i11.i43.i32.i32, i43 %trunc_ln657_93, i32 32, i32 42"   --->   Operation 331 'partselect' 'trunc_ln1287_61' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1287_31 = sext i11 %trunc_ln1287_61"   --->   Operation 332 'sext' 'sext_ln1287_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (1.21ns)   --->   "%trunc_ln657_95 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_92, i43 %sext_ln1287_31, i1 %xor_ln182_32"   --->   Operation 333 'call' 'trunc_ln657_95' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln1287_62 = partselect i11 @_ssdm_op_PartSelect.i11.i43.i32.i32, i43 %trunc_ln657_92, i32 32, i32 42"   --->   Operation 334 'partselect' 'trunc_ln1287_62' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i11 %trunc_ln1287_62" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 335 'sext' 'sext_ln191_30' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (1.21ns)   --->   "%trunc_ln657_96 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_93, i42 %sext_ln191_30, i1 %tmp_61"   --->   Operation 336 'call' 'trunc_ln657_96' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 337 [1/1] (1.19ns)   --->   "%trunc_ln657_97 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_94, i39 128, i1 %xor_ln182_32"   --->   Operation 337 'call' 'trunc_ln657_97' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_96, i32 42"   --->   Operation 338 'bitselect' 'tmp_62' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln1287_63 = partselect i10 @_ssdm_op_PartSelect.i10.i43.i32.i32, i43 %trunc_ln657_96, i32 33, i32 42"   --->   Operation 339 'partselect' 'trunc_ln1287_63' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln1287_64 = partselect i10 @_ssdm_op_PartSelect.i10.i43.i32.i32, i43 %trunc_ln657_95, i32 33, i32 42"   --->   Operation 340 'partselect' 'trunc_ln1287_64' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.41ns)   --->   "%br_ln689 = br void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:689]   --->   Operation 341 'br' 'br_ln689' <Predicate = (icmp_ln832)> <Delay = 0.41>

State 8 <SV = 7> <Delay = 6.42>
ST_8 : Operation 342 [1/1] (0.12ns)   --->   "%xor_ln182_33 = xor i1 %tmp_62, i1 1"   --->   Operation 342 'xor' 'xor_ln182_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1287_32 = sext i10 %trunc_ln1287_63"   --->   Operation 343 'sext' 'sext_ln1287_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (1.21ns)   --->   "%trunc_ln657_98 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_95, i43 %sext_ln1287_32, i1 %xor_ln182_33"   --->   Operation 344 'call' 'trunc_ln657_98' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln191_31 = sext i10 %trunc_ln1287_64" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 345 'sext' 'sext_ln191_31' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (1.21ns)   --->   "%trunc_ln657_99 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_96, i42 %sext_ln191_31, i1 %tmp_62"   --->   Operation 346 'call' 'trunc_ln657_99' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 347 [1/1] (1.19ns)   --->   "%trunc_ln657_100 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_97, i39 64, i1 %xor_ln182_33"   --->   Operation 347 'call' 'trunc_ln657_100' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_99, i32 42"   --->   Operation 348 'bitselect' 'tmp_63' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.12ns)   --->   "%xor_ln182_34 = xor i1 %tmp_63, i1 1"   --->   Operation 349 'xor' 'xor_ln182_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln1287_65 = partselect i9 @_ssdm_op_PartSelect.i9.i43.i32.i32, i43 %trunc_ln657_99, i32 34, i32 42"   --->   Operation 350 'partselect' 'trunc_ln1287_65' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1287_33 = sext i9 %trunc_ln1287_65"   --->   Operation 351 'sext' 'sext_ln1287_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (1.21ns)   --->   "%trunc_ln657_101 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_98, i43 %sext_ln1287_33, i1 %xor_ln182_34"   --->   Operation 352 'call' 'trunc_ln657_101' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln1287_66 = partselect i9 @_ssdm_op_PartSelect.i9.i43.i32.i32, i43 %trunc_ln657_98, i32 34, i32 42"   --->   Operation 353 'partselect' 'trunc_ln1287_66' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln191_32 = sext i9 %trunc_ln1287_66" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 354 'sext' 'sext_ln191_32' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (1.21ns)   --->   "%trunc_ln657_102 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_99, i42 %sext_ln191_32, i1 %tmp_63"   --->   Operation 355 'call' 'trunc_ln657_102' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 356 [1/1] (1.19ns)   --->   "%trunc_ln657_103 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_100, i39 32, i1 %xor_ln182_34"   --->   Operation 356 'call' 'trunc_ln657_103' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_102, i32 42"   --->   Operation 357 'bitselect' 'tmp_64' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.12ns)   --->   "%xor_ln182_35 = xor i1 %tmp_64, i1 1"   --->   Operation 358 'xor' 'xor_ln182_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln1287_67 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %trunc_ln657_102, i32 35, i32 42"   --->   Operation 359 'partselect' 'trunc_ln1287_67' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1287_34 = sext i8 %trunc_ln1287_67"   --->   Operation 360 'sext' 'sext_ln1287_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (1.21ns)   --->   "%trunc_ln657_104 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_101, i43 %sext_ln1287_34, i1 %xor_ln182_35"   --->   Operation 361 'call' 'trunc_ln657_104' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln1287_68 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %trunc_ln657_101, i32 35, i32 42"   --->   Operation 362 'partselect' 'trunc_ln1287_68' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln191_33 = sext i8 %trunc_ln1287_68" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 363 'sext' 'sext_ln191_33' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (1.21ns)   --->   "%trunc_ln657_105 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_102, i42 %sext_ln191_33, i1 %tmp_64"   --->   Operation 364 'call' 'trunc_ln657_105' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 365 [1/1] (1.19ns)   --->   "%trunc_ln657_106 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_103, i39 16, i1 %xor_ln182_35"   --->   Operation 365 'call' 'trunc_ln657_106' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_105, i32 42"   --->   Operation 366 'bitselect' 'tmp_65' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.12ns)   --->   "%xor_ln182_36 = xor i1 %tmp_65, i1 1"   --->   Operation 367 'xor' 'xor_ln182_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln1287_69 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %trunc_ln657_105, i32 36, i32 42"   --->   Operation 368 'partselect' 'trunc_ln1287_69' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1287_35 = sext i7 %trunc_ln1287_69"   --->   Operation 369 'sext' 'sext_ln1287_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (1.21ns)   --->   "%trunc_ln657_107 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_104, i43 %sext_ln1287_35, i1 %xor_ln182_36"   --->   Operation 370 'call' 'trunc_ln657_107' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln1287_70 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %trunc_ln657_104, i32 36, i32 42"   --->   Operation 371 'partselect' 'trunc_ln1287_70' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln191_34 = sext i7 %trunc_ln1287_70" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 372 'sext' 'sext_ln191_34' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (1.21ns)   --->   "%trunc_ln657_108 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_105, i42 %sext_ln191_34, i1 %tmp_65"   --->   Operation 373 'call' 'trunc_ln657_108' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 374 [1/1] (1.19ns)   --->   "%trunc_ln657_109 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_106, i39 8, i1 %xor_ln182_36"   --->   Operation 374 'call' 'trunc_ln657_109' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_108, i32 42"   --->   Operation 375 'bitselect' 'tmp_66' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.12ns)   --->   "%xor_ln182_37 = xor i1 %tmp_66, i1 1"   --->   Operation 376 'xor' 'xor_ln182_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln1287_71 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %trunc_ln657_108, i32 37, i32 42"   --->   Operation 377 'partselect' 'trunc_ln1287_71' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1287_36 = sext i6 %trunc_ln1287_71"   --->   Operation 378 'sext' 'sext_ln1287_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (1.21ns)   --->   "%trunc_ln657_110 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_107, i43 %sext_ln1287_36, i1 %xor_ln182_37"   --->   Operation 379 'call' 'trunc_ln657_110' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln1287_72 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %trunc_ln657_107, i32 37, i32 42"   --->   Operation 380 'partselect' 'trunc_ln1287_72' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln191_35 = sext i6 %trunc_ln1287_72" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 381 'sext' 'sext_ln191_35' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (1.21ns)   --->   "%trunc_ln657_111 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_108, i42 %sext_ln191_35, i1 %tmp_66"   --->   Operation 382 'call' 'trunc_ln657_111' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 383 [1/1] (1.19ns)   --->   "%trunc_ln657_112 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_109, i39 4, i1 %xor_ln182_37"   --->   Operation 383 'call' 'trunc_ln657_112' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_111, i32 42"   --->   Operation 384 'bitselect' 'tmp_67' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln1287_73 = partselect i5 @_ssdm_op_PartSelect.i5.i43.i32.i32, i43 %trunc_ln657_111, i32 38, i32 42"   --->   Operation 385 'partselect' 'trunc_ln1287_73' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln1287_74 = partselect i5 @_ssdm_op_PartSelect.i5.i43.i32.i32, i43 %trunc_ln657_110, i32 38, i32 42"   --->   Operation 386 'partselect' 'trunc_ln1287_74' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.55>
ST_9 : Operation 387 [1/1] (0.12ns)   --->   "%xor_ln182_38 = xor i1 %tmp_67, i1 1"   --->   Operation 387 'xor' 'xor_ln182_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1287_37 = sext i5 %trunc_ln1287_73"   --->   Operation 388 'sext' 'sext_ln1287_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (1.21ns)   --->   "%trunc_ln657_113 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_110, i43 %sext_ln1287_37, i1 %xor_ln182_38"   --->   Operation 389 'call' 'trunc_ln657_113' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln191_36 = sext i5 %trunc_ln1287_74" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 390 'sext' 'sext_ln191_36' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (1.21ns)   --->   "%trunc_ln657_114 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_111, i42 %sext_ln191_36, i1 %tmp_67"   --->   Operation 391 'call' 'trunc_ln657_114' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 392 [1/1] (1.19ns)   --->   "%trunc_ln657_115 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_112, i39 2, i1 %xor_ln182_38"   --->   Operation 392 'call' 'trunc_ln657_115' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_114, i32 42"   --->   Operation 393 'bitselect' 'tmp_68' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.12ns)   --->   "%xor_ln182_39 = xor i1 %tmp_68, i1 1"   --->   Operation 394 'xor' 'xor_ln182_39' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln1287_75 = partselect i4 @_ssdm_op_PartSelect.i4.i43.i32.i32, i43 %trunc_ln657_114, i32 39, i32 42"   --->   Operation 395 'partselect' 'trunc_ln1287_75' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1287_38 = sext i4 %trunc_ln1287_75"   --->   Operation 396 'sext' 'sext_ln1287_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (1.21ns)   --->   "%trunc_ln657_116 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >, i43 %trunc_ln657_113, i43 %sext_ln1287_38, i1 %xor_ln182_39"   --->   Operation 397 'call' 'trunc_ln657_116' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln1287_76 = partselect i4 @_ssdm_op_PartSelect.i4.i43.i32.i32, i43 %trunc_ln657_113, i32 39, i32 42"   --->   Operation 398 'partselect' 'trunc_ln1287_76' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln191_37 = sext i4 %trunc_ln1287_76" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 399 'sext' 'sext_ln191_37' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (1.21ns)   --->   "%trunc_ln657_117 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_114, i42 %sext_ln191_37, i1 %tmp_68"   --->   Operation 400 'call' 'trunc_ln657_117' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 401 [1/1] (1.19ns)   --->   "%trunc_ln657_118 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_115, i39 1, i1 %xor_ln182_39"   --->   Operation 401 'call' 'trunc_ln657_118' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_117, i32 42"   --->   Operation 402 'bitselect' 'tmp_69' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.12ns)   --->   "%xor_ln182_40 = xor i1 %tmp_69, i1 1"   --->   Operation 403 'xor' 'xor_ln182_40' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln1287_77 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %trunc_ln657_116, i32 40, i32 42"   --->   Operation 404 'partselect' 'trunc_ln1287_77' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln191_38 = sext i3 %trunc_ln1287_77" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 405 'sext' 'sext_ln191_38' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (1.21ns)   --->   "%trunc_ln657_119 = call i43 @addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>, i43 %trunc_ln657_117, i42 %sext_ln191_38, i1 %tmp_69"   --->   Operation 406 'call' 'trunc_ln657_119' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 407 [1/1] (1.19ns)   --->   "%trunc_ln657_120 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_118, i39 0, i1 %xor_ln182_40"   --->   Operation 407 'call' 'trunc_ln657_120' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %trunc_ln657_119, i32 42"   --->   Operation 408 'bitselect' 'tmp_70' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.12ns)   --->   "%xor_ln182_41 = xor i1 %tmp_70, i1 1"   --->   Operation 409 'xor' 'xor_ln182_41' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/1] (1.19ns)   --->   "%trunc_ln657_121 = call i40 @addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >, i40 %trunc_ln657_120, i39 0, i1 %xor_ln182_41"   --->   Operation 410 'call' 'trunc_ln657_121' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 411 [1/1] (1.06ns)   --->   "%icmp_ln889 = icmp_eq  i40 %trunc_ln657_121, i40 0"   --->   Operation 411 'icmp' 'icmp_ln889' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.41ns)   --->   "%br_ln889 = br i1 %icmp_ln889, void %_ifconv, void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit"   --->   Operation 412 'br' 'br_ln889' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.41>

State 10 <SV = 9> <Delay = 7.02>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %trunc_ln657_121, i32 39"   --->   Operation 413 'bitselect' 'p_Result_27' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.96ns)   --->   "%tmp_V = sub i40 0, i40 %trunc_ln657_121"   --->   Operation 414 'sub' 'tmp_V' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 415 [1/1] (0.23ns)   --->   "%tmp_V_2 = select i1 %p_Result_27, i40 %tmp_V, i40 %trunc_ln657_121"   --->   Operation 415 'select' 'tmp_V_2' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i40 @llvm.part.select.i40, i40 %tmp_V_2, i32 39, i32 0"   --->   Operation 416 'partselect' 'p_Result_s' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i40, i24 16777215, i40 %p_Result_s"   --->   Operation 417 'bitconcatenate' 'p_Result_28' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_28, i1 1"   --->   Operation 418 'cttz' 'tmp' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 419 'trunc' 'l' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.88ns)   --->   "%sub_ln898 = sub i32 40, i32 %l"   --->   Operation 420 'sub' 'sub_ln898' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 421 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln898, i32 4294967272"   --->   Operation 421 'add' 'lsb_index' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 422 'partselect' 'tmp_72' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.84ns)   --->   "%icmp_ln900 = icmp_sgt  i31 %tmp_72, i31 0"   --->   Operation 423 'icmp' 'icmp_ln900' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln901 = trunc i32 %sub_ln898"   --->   Operation 424 'trunc' 'trunc_ln901' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.70ns)   --->   "%sub_ln901 = sub i6 1, i6 %trunc_ln901"   --->   Operation 425 'sub' 'sub_ln901' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%zext_ln901 = zext i6 %sub_ln901"   --->   Operation 426 'zext' 'zext_ln901' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%lshr_ln901 = lshr i40 1099511627775, i40 %zext_ln901"   --->   Operation 427 'lshr' 'lshr_ln901' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%zext_ln903 = zext i32 %lsb_index"   --->   Operation 428 'zext' 'zext_ln903' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%shl_ln903 = shl i40 1, i40 %zext_ln903"   --->   Operation 429 'shl' 'shl_ln903' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%or_ln903_1 = or i40 %lshr_ln901, i40 %shl_ln903"   --->   Operation 430 'or' 'or_ln903_1' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln903)   --->   "%and_ln903 = and i40 %tmp_V_2, i40 %or_ln903_1"   --->   Operation 431 'and' 'and_ln903' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln903 = icmp_ne  i40 %and_ln903, i40 0"   --->   Operation 432 'icmp' 'icmp_ln903' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 433 'bitselect' 'tmp_73' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln903 = xor i1 %tmp_73, i1 1"   --->   Operation 434 'xor' 'xor_ln903' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %tmp_V_2, i32 %lsb_index"   --->   Operation 435 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 436 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln903_1 = and i1 %p_Result_29, i1 %xor_ln903"   --->   Operation 437 'and' 'and_ln903_1' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.88ns)   --->   "%sub_ln909 = sub i32 25, i32 %sub_ln898"   --->   Operation 438 'sub' 'sub_ln909' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 439 'zext' 'zext_ln909' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln909 = shl i40 %tmp_V_2, i40 %zext_ln909"   --->   Operation 440 'shl' 'shl_ln909' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln900 = select i1 %icmp_ln900, i1 %icmp_ln903, i1 %p_Result_29"   --->   Operation 441 'select' 'select_ln900' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.88ns)   --->   "%add_ln908 = add i32 %sub_ln898, i32 4294967271"   --->   Operation 442 'add' 'add_ln908' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 443 'zext' 'zext_ln908' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln908 = lshr i40 %tmp_V_2, i40 %zext_ln908"   --->   Operation 444 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln900, i1 %and_ln903_1"   --->   Operation 445 'select' 'select_ln908' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln908, i40 %lshr_ln908, i40 %shl_ln909"   --->   Operation 446 'select' 'm' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln905 = zext i40 %m"   --->   Operation 447 'zext' 'zext_ln905' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln915 = zext i1 %select_ln908"   --->   Operation 448 'zext' 'zext_ln915' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (1.16ns) (out node of the LUT)   --->   "%m_1 = add i41 %zext_ln905, i41 %zext_ln915"   --->   Operation 449 'add' 'm_1' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%m_4 = partselect i40 @_ssdm_op_PartSelect.i40.i41.i32.i32, i41 %m_1, i32 1, i32 40"   --->   Operation 450 'partselect' 'm_4' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln905_1 = zext i40 %m_4"   --->   Operation 451 'zext' 'zext_ln905_1' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %m_1, i32 25"   --->   Operation 452 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.30ns)   --->   "%select_ln897 = select i1 %p_Result_23, i8 127, i8 126"   --->   Operation 453 'select' 'select_ln897' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i64 %tmp"   --->   Operation 454 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918 = sub i8 1, i8 %trunc_ln897"   --->   Operation 455 'sub' 'sub_ln918' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 456 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918 = add i8 %sub_ln918, i8 %select_ln897"   --->   Operation 456 'add' 'add_ln918' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_27, i8 %add_ln918"   --->   Operation 457 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln905_1, i9 %tmp_s, i32 23, i32 31"   --->   Operation 458 'partset' 'p_Result_30' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_30"   --->   Operation 459 'trunc' 'LD' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln698 = bitcast i32 %LD"   --->   Operation 460 'bitcast' 'bitcast_ln698' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 461 [1/1] (0.41ns)   --->   "%br_ln925 = br void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit"   --->   Operation 461 'br' 'br_ln925' <Predicate = (!icmp_ln832 & !icmp_ln824 & !icmp_ln889)> <Delay = 0.41>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%retval_0 = phi i32 %div_i, void, i32 %bitcast_ln698, void %_ifconv, i32 0, void, i32 0, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560]   --->   Operation 462 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%ret_ln732 = ret i32 %retval_0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:732]   --->   Operation 463 'ret' 'ret_ln732' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.07ns
The critical path consists of the following:
	wire read on port 'x_in' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677) [3]  (0 ns)
	'fdiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [451]  (7.07 ns)

 <State 2>: 7.16ns
The critical path consists of the following:
	'call' operation ('trunc_ln657_9') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [38]  (1.19 ns)
	'call' operation ('trunc_ln657_2') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [46]  (1.19 ns)
	'call' operation ('trunc_ln657_5') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [55]  (1.19 ns)
	'call' operation ('trunc_ln657_10') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [64]  (1.19 ns)
	'call' operation ('trunc_ln657_13') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [73]  (1.19 ns)
	'call' operation ('trunc_ln657_16') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [82]  (1.19 ns)

 <State 3>: 7.16ns
The critical path consists of the following:
	'call' operation ('trunc_ln657_19') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [91]  (1.19 ns)
	'call' operation ('trunc_ln657_22') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [100]  (1.19 ns)
	'call' operation ('trunc_ln657_25') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [109]  (1.19 ns)
	'call' operation ('trunc_ln657_28') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [118]  (1.19 ns)
	'call' operation ('trunc_ln657_31') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [127]  (1.19 ns)
	'call' operation ('trunc_ln657_34') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [136]  (1.19 ns)

 <State 4>: 7.16ns
The critical path consists of the following:
	'call' operation ('trunc_ln657_37') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [145]  (1.19 ns)
	'call' operation ('trunc_ln657_40') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [154]  (1.19 ns)
	'call' operation ('trunc_ln657_43') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [163]  (1.19 ns)
	'call' operation ('trunc_ln657_46') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [172]  (1.19 ns)
	'call' operation ('trunc_ln657_49') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [181]  (1.19 ns)
	'call' operation ('trunc_ln657_52') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [190]  (1.19 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [451]  (7.07 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [451]  (7.07 ns)

 <State 7>: 6.43ns
The critical path consists of the following:
	'xor' operation ('xor_ln182_28') [282]  (0.122 ns)
	'call' operation ('trunc_ln657_83') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [285]  (1.21 ns)
	'call' operation ('trunc_ln657_87') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [297]  (1.21 ns)
	'xor' operation ('xor_ln182_30') [300]  (0.122 ns)
	'call' operation ('trunc_ln657_89') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [303]  (1.21 ns)
	'call' operation ('trunc_ln657_93') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [315]  (1.21 ns)
	'xor' operation ('xor_ln182_32') [318]  (0.122 ns)
	'call' operation ('trunc_ln657_95') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [321]  (1.21 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'xor' operation ('xor_ln182_33') [327]  (0.122 ns)
	'call' operation ('trunc_ln657_98') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [330]  (1.21 ns)
	'call' operation ('trunc_ln657_102') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [342]  (1.21 ns)
	'xor' operation ('xor_ln182_35') [345]  (0.122 ns)
	'call' operation ('trunc_ln657_104') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [348]  (1.21 ns)
	'call' operation ('trunc_ln657_108') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [360]  (1.21 ns)
	'xor' operation ('xor_ln182_37') [363]  (0.122 ns)
	'call' operation ('trunc_ln657_110') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [366]  (1.21 ns)

 <State 9>: 6.55ns
The critical path consists of the following:
	'xor' operation ('xor_ln182_38') [372]  (0.122 ns)
	'call' operation ('trunc_ln657_113') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' [375]  (1.21 ns)
	'call' operation ('trunc_ln657_117') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [387]  (1.21 ns)
	'call' operation ('trunc_ln657_119') to 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' [393]  (1.21 ns)
	'xor' operation ('xor_ln182_41') [396]  (0.122 ns)
	'call' operation ('trunc_ln657_121') to 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' [397]  (1.19 ns)
	'icmp' operation ('icmp_ln889') [398]  (1.06 ns)
	multiplexor before 'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) with incoming values : ('bitcast_ln698') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [454]  (0.42 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [402]  (0.964 ns)
	'select' operation ('tmp.V') [403]  (0.23 ns)
	'cttz' operation ('tmp') [406]  (0 ns)
	'sub' operation ('sub_ln898') [408]  (0.88 ns)
	'add' operation ('lsb_index') [409]  (0.88 ns)
	'shl' operation ('shl_ln903') [417]  (0 ns)
	'or' operation ('or_ln903_1') [418]  (0 ns)
	'and' operation ('and_ln903') [419]  (0 ns)
	'icmp' operation ('icmp_ln903') [420]  (1.06 ns)
	'select' operation ('select_ln900') [429]  (0 ns)
	'select' operation ('select_ln908') [433]  (0.278 ns)
	'add' operation ('m') [437]  (1.17 ns)
	'select' operation ('select_ln897') [441]  (0.303 ns)
	'add' operation ('add_ln918') [444]  (0.838 ns)
	multiplexor before 'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) with incoming values : ('bitcast_ln698') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [454]  (0.42 ns)
	'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) with incoming values : ('bitcast_ln698') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:560) [454]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
