;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
	SPL 700, <722
	SPL 700, <722
	JMN 12, #10
	JMN 12, #10
	CMP -702, -10
	CMP -702, -10
	JMP 0, <792
	SUB @3, 6
	ADD #-30, 9
	JMP <-127, 100
	SPL 0, <792
	SUB -207, <-120
	JMP @12, #200
	ADD #270, <1
	ADD 3, 220
	ADD 3, 220
	DJN 700, <722
	SUB @-127, 100
	ADD #270, <1
	SPL 0, <2
	SPL 0, <792
	SPL 0, <792
	MOV -1, <-20
	SUB #-30, 9
	MOV -1, <-20
	MOV -1, <-20
	SUB @-3, 0
	SPL 0, <792
	SLT 12, @10
	SUB @121, 106
	SPL <121, 106
	SPL <121, 106
	SLT 12, @10
	ADD 210, 30
	DJN 300, <792
	SLT 12, @10
	MOV 0, 795
	SUB @121, 106
	SPL 700, <722
	MOV -1, <-20
	SLT 12, @10
	ADD 210, 30
	SPL 0, <792
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
