  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/vitis/projects_learning/hls_cnn/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/vitis/projects_learning/hls_cnn/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_read_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_widen_bitwidth=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_write_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(16)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 5 seconds. Elapsed time: 7.318 seconds; current allocated memory: 391.617 MB.
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_layer.cpp' ... 
WARNING: [HLS 207-5562] missing argument for 'variable' (cnn_layer.cpp:75:9)
WARNING: [HLS 207-5562] missing argument for 'variable' (cnn_layer.cpp:76:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn_layer.cpp:231:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (cnn_layer.cpp:231:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn_layer.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.084 seconds; current allocated memory: 395.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,821 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 883 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 677 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 675 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 672 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 716 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,334 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,398 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-178] Inlining function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-178] Inlining function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_4' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:161:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_5' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:162:43)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 8, 8>::read_input_func'. (cnn_layer.cpp:141:0)
WARNING: [HLS 214-398] Updating loop upper bound from 8 to 4 for loop 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 8, 8>::pooling_func'. (cnn_layer.cpp:153:0)
WARNING: [HLS 214-398] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 16, 16>::read_input_func'. (cnn_layer.cpp:141:0)
WARNING: [HLS 214-398] Updating loop lower bound from 4 to 8 for loop 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 16, 16>::pooling_func'. (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (cnn_layer.cpp:161:39) in function 'MaxPool<32, 8, 8>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (cnn_layer.cpp:162:43) in function 'MaxPool<32, 8, 8>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (cnn_layer.cpp:161:39) in function 'MaxPool<32, 16, 16>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (cnn_layer.cpp:162:43) in function 'MaxPool<32, 16, 16>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_in_channels'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_out_channels'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_height'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_width'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_padding'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_stride'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_output_height'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_output_width'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_weights'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_bias'. (cnn_layer.cpp:114:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_87_6> at cnn_layer.cpp:87:46 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_3> at cnn_layer.cpp:81:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_61_5> at cnn_layer.cpp:61:19 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_5' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_6' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:87:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' completely with a factor of 3 (cnn_layer.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_6' (cnn_layer.cpp:87:46) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' completely with a factor of 3 (cnn_layer.cpp:73:0)
INFO: [HLS 214-449] Automatically partitioning array 'input_buf' dimension 1 completely based on constant index. (cnn_layer.cpp:115:17)
INFO: [HLS 214-449] Automatically partitioning array 'local_weights' dimension 2 completely based on constant index. (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-248] Applying array_partition to 'input_buf': Complete partitioning on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (cnn_layer.cpp:115:17)
INFO: [HLS 214-248] Applying array_partition to 'local_weights': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn_layer.cpp:118:17)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 16 in loop 'VITIS_LOOP_184_1'(cnn_layer.cpp:184:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:184:20)
INFO: [HLS 214-115] Multiple burst reads of length 288 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 16 in loop 'VITIS_LOOP_192_1'(cnn_layer.cpp:192:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:192:20)
WARNING: [HLS 214-475] Merging processes 'write_output_top' in function 'cnn_top' due to writes on 'gmem1' (cnn_layer.cpp:207:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.832 seconds; current allocated memory: 400.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 400.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 407.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 412.242 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_49_1' (cnn_layer.cpp:50:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_59_4' (cnn_layer.cpp:60:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 8 for loop 'VITIS_LOOP_59_4' (cnn_layer.cpp:60:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_28_2' (cnn_layer.cpp:29:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_84_4' (cnn_layer.cpp:85:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_49_1' (cnn_layer.cpp:50:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_28_2' (cnn_layer.cpp:29:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_84_4' (cnn_layer.cpp:85:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_top' (cnn_layer.cpp:203:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'read_input_top'
	 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute'
	 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::compute'
	 'MaxPool<32, 16, 16>::compute'
	 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::compute'
	 'MaxPool<32, 8, 8>::compute'
	 'Block_entry_gmem1_wr_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' (cnn_layer.cpp:77:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 436.551 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) and 'VITIS_LOOP_146_3'(cnn_layer.cpp:146:35) in function 'MaxPool<32, 8, 8>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(cnn_layer.cpp:143:20) and 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) in function 'MaxPool<32, 8, 8>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) and 'VITIS_LOOP_158_3'(cnn_layer.cpp:158:35) in function 'MaxPool<32, 8, 8>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_155_1'(cnn_layer.cpp:155:20) and 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) in function 'MaxPool<32, 8, 8>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) and 'VITIS_LOOP_146_3'(cnn_layer.cpp:146:35) in function 'MaxPool<32, 16, 16>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(cnn_layer.cpp:143:20) and 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) in function 'MaxPool<32, 16, 16>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) and 'VITIS_LOOP_158_3'(cnn_layer.cpp:158:35) in function 'MaxPool<32, 16, 16>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_155_1'(cnn_layer.cpp:155:20) and 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) in function 'MaxPool<32, 16, 16>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(cnn_layer.cpp:49:19) and 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) and 'VITIS_LOOP_62_6'(cnn_layer.cpp:62:34) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) and 'VITIS_LOOP_87_6'(cnn_layer.cpp:87:46) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) and 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) and 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) and 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(cnn_layer.cpp:77:19) and 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(cnn_layer.cpp:49:19) and 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) and 'VITIS_LOOP_62_6'(cnn_layer.cpp:62:34) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) and 'VITIS_LOOP_87_6'(cnn_layer.cpp:87:46) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) and 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) and 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) and 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(cnn_layer.cpp:77:19) and 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_2' (cnn_layer.cpp:145:20) in function 'MaxPool<32, 8, 8>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 8, 8>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_2' (cnn_layer.cpp:157:20) in function 'MaxPool<32, 8, 8>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 8, 8>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_2' (cnn_layer.cpp:145:20) in function 'MaxPool<32, 16, 16>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 16, 16>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_2' (cnn_layer.cpp:157:20) in function 'MaxPool<32, 16, 16>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 16, 16>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (cnn_layer.cpp:49:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (cnn_layer.cpp:61:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (cnn_layer.cpp:28:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (cnn_layer.cpp:84:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_3' (cnn_layer.cpp:81:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (cnn_layer.cpp:77:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (cnn_layer.cpp:49:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (cnn_layer.cpp:61:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (cnn_layer.cpp:28:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (cnn_layer.cpp:84:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_3' (cnn_layer.cpp:81:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (cnn_layer.cpp:77:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-1449] Process compute.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.04 seconds; current allocated memory: 774.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' to 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2_Pipeline_VITIS_LOOP_40_5' to 'load_params_func_2_Pipeline_VITIS_LOOP_40_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2' to 'load_params_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' to 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' to 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2' to 'prepare_input_buf_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.2_Pipeline_VITIS_LOOP_81_3' to 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.2' to 'convolution_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_output_func.2' to 'write_output_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute.4' to 'compute_4'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' to 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1_Pipeline_VITIS_LOOP_40_5' to 'load_params_func_1_Pipeline_VITIS_LOOP_40_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1' to 'load_params_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_' to 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_' to 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1' to 'prepare_input_buf_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.1' to 'convolution_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_output_func.1' to 'write_output_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute.3' to 'compute_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_input_func.1' to 'read_input_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling_func.1' to 'pooling_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute.1' to 'compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_' to 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute.2' to 'compute_2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 777.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.844 seconds; current allocated memory: 779.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_184_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 780.340 MB.
INFO: [#UNDEF] Rewind delay = 2 for the pipelined loop 'VITIS_LOOP_184_1' due to a write-after-read dependence on variable 'i1'.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 780.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 781.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 781.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 781.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 781.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 782.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 782.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 10, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 783.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 783.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 783.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 784.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 784.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 784.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 788.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 788.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 788.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 788.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.032 seconds; current allocated memory: 788.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 788.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 788.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 788.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 789.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 789.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 789.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 789.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 789.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 789.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 790.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 790.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 790.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 790.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 791.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 791.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 794.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 794.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 794.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 794.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 794.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 794.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 794.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 794.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 795.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 795.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.875 seconds; current allocated memory: 795.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 795.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 795.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 795.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 796.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 796.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 796.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 796.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 796.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 797.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 797.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 797.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 797.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 800.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 800.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 800.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 800.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 800.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 800.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 800.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 800.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 801.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 801.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 801.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 801.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 801.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 801.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 801.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 801.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem1_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 802.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 802.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Block_entry_gmem1_wr_proc_U0 (from entry_proc_U0 to Block_entry_gmem1_wr_proc_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 802.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 802.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 804.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input_top' pipeline 'VITIS_LOOP_184_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 805.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 806.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 808.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 812.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' pipeline 'VITIS_LOOP_59_4_VITIS_LOOP_61_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.794 seconds; current allocated memory: 814.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 816.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 819.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_4ns_2ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 826.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 826.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_4'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 829.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 831.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.934 seconds; current allocated memory: 834.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 835.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 836.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 838.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 840.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func_1' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 840.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 846.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_3'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_local_bias_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.501 seconds; current allocated memory: 847.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 849.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling_func_1' pipeline 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 851.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_1'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 853.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 853.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 855.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 857.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 859.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 860.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 861.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 862.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 868.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_2'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_local_bias_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 870.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 872.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling_func' pipeline 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 873.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 875.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_top_Pipeline_VITIS_LOOP_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 875.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 876.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem1_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem1_wr_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 877.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv3_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'conv1_weights', 'conv1_bias', 'conv2_weights', 'conv2_bias', 'conv3_weights', 'conv3_bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(cnn_top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_s_U(cnn_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_out_U(cnn_top_fifo_w16_d8192_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_out_U(cnn_top_fifo_w16_d8192_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool1_out_U(cnn_top_fifo_w16_d2048_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_out_U(cnn_top_fifo_w16_d2048_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_s_U(cnn_top_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_entry_gmem1_wr_proc_U0_U(cnn_top_start_for_Block_entry_gmem1_wr_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_1_U0_U(cnn_top_start_for_compute_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(cnn_top_start_for_compute_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 880.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 890.793 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.066 seconds; current allocated memory: 915.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 99.30 MHz
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 9 seconds. Total elapsed time: 78.285 seconds; peak allocated memory: 915.379 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 22s
