 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec  5 21:04:27 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U817/ZN (NR2XD2)                                  0.033     0.028      0.259 r
  n439 (net)                     1        0.004               0.000      0.259 r
  U425/ZN (CKND2D4)                                 0.021     0.022      0.281 f
  n276 (net)                     2        0.004               0.000      0.281 f
  U370/ZN (ND2D2)                                   0.020     0.017      0.298 r
  n275 (net)                     1        0.002               0.000      0.298 r
  U702/ZN (ND2D2)                                   0.031     0.023      0.322 f
  n272 (net)                     1        0.003               0.000      0.322 f
  U221/ZN (ND2D3)                                   0.032     0.026      0.348 r
  n269 (net)                     2        0.007               0.000      0.348 r
  U332/ZN (INVD2)                                   0.018     0.020      0.368 f
  n424 (net)                     2        0.004               0.000      0.368 f
  U821/ZN (ND3D2)                                   0.026     0.022      0.390 r
  n554 (net)                     1        0.002               0.000      0.390 r
  U741/ZN (CKND2D2)                                 0.033     0.028      0.418 f
  n552 (net)                     1        0.005               0.000      0.418 f
  U722/ZN (NR2D4)                                   0.054     0.046      0.463 r
  n477 (net)                     1        0.008               0.000      0.463 r
  U420/ZN (ND2D8)                                   0.043     0.042      0.505 f
  n581 (net)                     7        0.021               0.000      0.505 f
  U988/ZN (ND2D2)                                   0.032     0.031      0.536 r
  n640 (net)                     2        0.004               0.000      0.536 r
  U177/ZN (ND3D2)                                   0.058     0.049      0.586 f
  n212 (net)                     2        0.005               0.000      0.586 f
  U302/ZN (ND2D2)                                   0.027     0.029      0.614 r
  n376 (net)                     1        0.002               0.000      0.614 r
  U666/ZN (ND2D2)                                   0.034     0.029      0.643 f
  n860 (net)                     4        0.005               0.000      0.643 f
  U665/ZN (INVD2)                                   0.023     0.023      0.666 r
  n547 (net)                     1        0.004               0.000      0.666 r
  U307/ZN (ND2D3)                                   0.025     0.023      0.690 f
  n546 (net)                     1        0.004               0.000      0.690 f
  U452/ZN (CKND2D4)                                 0.028     0.023      0.712 r
  n594 (net)                     1        0.005               0.000      0.712 r
  U265/ZN (NR2D4)                                   0.022     0.022      0.734 f
  n983 (net)                     6        0.010               0.000      0.734 f
  U143/ZN (NR2XD0)                                  0.060     0.042      0.776 r
  n671 (net)                     1        0.002               0.000      0.776 r
  U703/ZN (OAI22D2)                                 0.034     0.038      0.814 f
  n227 (net)                     1        0.002               0.000      0.814 f
  U785/ZN (NR2XD1)                                  0.025     0.023      0.837 r
  N172 (net)                     1        0.001               0.000      0.837 r
  s_reg_15_/D (DFD2)                                0.025     0.000      0.837 r
  data arrival time                                                      0.837

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.837
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.366


  Startpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_2_/Q (DFQD4)                               0.033     0.116      0.116 r
  ar[2] (net)                    2        0.008               0.000      0.116 r
  U822/ZN (ND2D4)                                   0.025     0.027      0.143 f
  n632 (net)                     3        0.005               0.000      0.143 f
  U815/ZN (INVD2)                                   0.027     0.023      0.167 r
  n625 (net)                     1        0.005               0.000      0.167 r
  U1016/ZN (ND2D4)                                  0.029     0.029      0.196 f
  n633 (net)                     1        0.007               0.000      0.196 f
  U995/ZN (CKND2D8)                                 0.042     0.033      0.229 r
  n699 (net)                     5        0.020               0.000      0.229 r
  U817/ZN (NR2XD2)                                  0.032     0.025      0.254 f
  n439 (net)                     1        0.004               0.000      0.254 f
  U425/ZN (CKND2D4)                                 0.026     0.023      0.277 r
  n276 (net)                     2        0.004               0.000      0.277 r
  U370/ZN (ND2D2)                                   0.021     0.021      0.298 f
  n275 (net)                     1        0.002               0.000      0.298 f
  U702/ZN (ND2D2)                                   0.031     0.021      0.319 r
  n272 (net)                     1        0.004               0.000      0.319 r
  U221/ZN (ND2D3)                                   0.034     0.030      0.349 f
  n269 (net)                     2        0.007               0.000      0.349 f
  U332/ZN (INVD2)                                   0.026     0.025      0.374 r
  n424 (net)                     2        0.004               0.000      0.374 r
  U821/ZN (ND3D2)                                   0.041     0.039      0.413 f
  n554 (net)                     1        0.002               0.000      0.413 f
  U741/ZN (CKND2D2)                                 0.041     0.035      0.448 r
  n552 (net)                     1        0.005               0.000      0.448 r
  U722/ZN (NR2D4)                                   0.021     0.024      0.472 f
  n477 (net)                     1        0.008               0.000      0.472 f
  U420/ZN (ND2D8)                                   0.035     0.027      0.499 r
  n581 (net)                     7        0.022               0.000      0.499 r
  U403/ZN (ND2D8)                                   0.034     0.034      0.533 f
  n197 (net)                     3        0.016               0.000      0.533 f
  U303/ZN (INVD8)                                   0.025     0.024      0.557 r
  n209 (net)                     5        0.016               0.000      0.557 r
  U325/ZN (ND2D4)                                   0.023     0.021      0.578 f
  n482 (net)                     2        0.004               0.000      0.578 f
  U324/ZN (CKND2)                                   0.015     0.016      0.594 r
  n110 (net)                     1        0.002               0.000      0.594 r
  U323/ZN (ND2D2)                                   0.026     0.022      0.616 f
  n126 (net)                     1        0.003               0.000      0.616 f
  U443/ZN (ND2D3)                                   0.032     0.028      0.644 r
  n543 (net)                     1        0.007               0.000      0.644 r
  U742/ZN (NR2XD4)                                  0.033     0.026      0.670 f
  n975 (net)                     4        0.013               0.000      0.670 f
  U726/ZN (NR2XD1)                                  0.032     0.034      0.704 r
  n647 (net)                     1        0.002               0.000      0.704 r
  U713/ZN (ND2D2)                                   0.028     0.027      0.731 f
  n849 (net)                     2        0.004               0.000      0.731 f
  U712/ZN (CKND2)                                   0.016     0.017      0.748 r
  n178 (net)                     1        0.002               0.000      0.748 r
  U380/ZN (ND2D2)                                   0.030     0.024      0.772 f
  n164 (net)                     2        0.004               0.000      0.772 f
  U387/ZN (CKND2D2)                                 0.034     0.024      0.796 r
  n181 (net)                     1        0.002               0.000      0.796 r
  U352/ZN (NR2D2)                                   0.021     0.018      0.815 f
  n114 (net)                     1        0.002               0.000      0.815 f
  U351/ZN (NR2XD1)                                  0.027     0.020      0.834 r
  N174 (net)                     1        0.001               0.000      0.834 r
  s_reg_17_/D (DFQD1)                               0.027     0.000      0.834 r
  data arrival time                                                      0.834

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_17_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.834
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.365


  Startpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_2_/Q (DFQD4)                               0.033     0.116      0.116 r
  ar[2] (net)                    2        0.008               0.000      0.116 r
  U822/ZN (ND2D4)                                   0.025     0.027      0.143 f
  n632 (net)                     3        0.005               0.000      0.143 f
  U815/ZN (INVD2)                                   0.027     0.023      0.167 r
  n625 (net)                     1        0.005               0.000      0.167 r
  U1016/ZN (ND2D4)                                  0.029     0.029      0.196 f
  n633 (net)                     1        0.007               0.000      0.196 f
  U995/ZN (CKND2D8)                                 0.042     0.033      0.229 r
  n699 (net)                     5        0.020               0.000      0.229 r
  U817/ZN (NR2XD2)                                  0.032     0.025      0.254 f
  n439 (net)                     1        0.004               0.000      0.254 f
  U425/ZN (CKND2D4)                                 0.026     0.023      0.277 r
  n276 (net)                     2        0.004               0.000      0.277 r
  U370/ZN (ND2D2)                                   0.021     0.021      0.298 f
  n275 (net)                     1        0.002               0.000      0.298 f
  U702/ZN (ND2D2)                                   0.031     0.021      0.319 r
  n272 (net)                     1        0.004               0.000      0.319 r
  U221/ZN (ND2D3)                                   0.034     0.030      0.349 f
  n269 (net)                     2        0.007               0.000      0.349 f
  U332/ZN (INVD2)                                   0.026     0.025      0.374 r
  n424 (net)                     2        0.004               0.000      0.374 r
  U821/ZN (ND3D2)                                   0.041     0.039      0.413 f
  n554 (net)                     1        0.002               0.000      0.413 f
  U741/ZN (CKND2D2)                                 0.041     0.035      0.448 r
  n552 (net)                     1        0.005               0.000      0.448 r
  U722/ZN (NR2D4)                                   0.021     0.024      0.472 f
  n477 (net)                     1        0.008               0.000      0.472 f
  U420/ZN (ND2D8)                                   0.035     0.027      0.499 r
  n581 (net)                     7        0.022               0.000      0.499 r
  U403/ZN (ND2D8)                                   0.034     0.034      0.533 f
  n197 (net)                     3        0.016               0.000      0.533 f
  U303/ZN (INVD8)                                   0.025     0.024      0.557 r
  n209 (net)                     5        0.016               0.000      0.557 r
  U325/ZN (ND2D4)                                   0.023     0.021      0.578 f
  n482 (net)                     2        0.004               0.000      0.578 f
  U297/ZN (ND3D2)                                   0.033     0.026      0.604 r
  n127 (net)                     1        0.004               0.000      0.604 r
  U443/ZN (ND2D3)                                   0.033     0.030      0.634 f
  n543 (net)                     1        0.007               0.000      0.634 f
  U742/ZN (NR2XD4)                                  0.043     0.033      0.668 r
  n975 (net)                     4        0.013               0.000      0.668 r
  U882/ZN (OAI21D4)                                 0.044     0.035      0.703 f
  n358 (net)                     3        0.009               0.000      0.703 f
  U829/ZN (AOI21D4)                                 0.053     0.038      0.741 r
  n651 (net)                     2        0.004               0.000      0.741 r
  U719/ZN (OAI21D2)                                 0.031     0.030      0.771 f
  n842 (net)                     1        0.002               0.000      0.771 f
  U783/ZN (NR2XD1)                                  0.030     0.026      0.796 r
  n848 (net)                     1        0.002               0.000      0.796 r
  U793/ZN (CKND2D2)                                 0.019     0.020      0.816 f
  n519 (net)                     1        0.002               0.000      0.816 f
  U996/ZN (NR2XD1)                                  0.024     0.019      0.836 r
  N173 (net)                     1        0.001               0.000      0.836 r
  s_reg_16_/D (DFD1)                                0.024     0.000      0.836 r
  data arrival time                                                      0.836

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFD1)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.836
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.365


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U490/ZN (ND2D3)                                   0.038     0.030      0.205 r
  n271 (net)                     4        0.009               0.000      0.205 r
  U814/ZN (NR2XD2)                                  0.025     0.029      0.234 f
  n618 (net)                     1        0.004               0.000      0.234 f
  U391/ZN (ND2D4)                                   0.034     0.026      0.261 r
  n155 (net)                     3        0.011               0.000      0.261 r
  U227/ZN (ND2D1)                                   0.026     0.029      0.289 f
  n460 (net)                     1        0.001               0.000      0.289 f
  U662/ZN (NR2D1)                                   0.059     0.042      0.332 r
  n362 (net)                     1        0.002               0.000      0.332 r
  U858/ZN (AOI21D2)                                 0.034     0.038      0.369 f
  n305 (net)                     1        0.003               0.000      0.369 f
  U734/ZN (ND2D3)                                   0.034     0.031      0.400 r
  n709 (net)                     3        0.008               0.000      0.400 r
  U377/ZN (ND2D4)                                   0.034     0.030      0.431 f
  n160 (net)                     4        0.009               0.000      0.431 f
  U363/ZN (CKND2D4)                                 0.048     0.039      0.469 r
  n168 (net)                     2        0.012               0.000      0.469 r
  U392/ZN (NR2D4)                                   0.023     0.025      0.495 f
  n183 (net)                     1        0.008               0.000      0.495 f
  U730/ZN (NR2D8)                                   0.052     0.038      0.532 r
  n676 (net)                     4        0.016               0.000      0.532 r
  U273/ZN (ND3D2)                                   0.058     0.054      0.586 f
  n182 (net)                     1        0.005               0.000      0.586 f
  U276/ZN (ND2D4)                                   0.037     0.036      0.622 r
  n508 (net)                     3        0.010               0.000      0.622 r
  U300/ZN (CKND2D4)                                 0.028     0.024      0.647 f
  n317 (net)                     2        0.005               0.000      0.647 f
  U307/ZN (ND2D3)                                   0.024     0.024      0.671 r
  n546 (net)                     1        0.004               0.000      0.671 r
  U452/ZN (CKND2D4)                                 0.022     0.021      0.692 f
  n594 (net)                     1        0.005               0.000      0.692 f
  U265/ZN (NR2D4)                                   0.060     0.046      0.738 r
  n983 (net)                     6        0.010               0.000      0.738 r
  U711/ZN (INVD2)                                   0.019     0.020      0.758 f
  n177 (net)                     1        0.002               0.000      0.758 f
  U667/ZN (CKND2)                                   0.020     0.018      0.776 r
  n520 (net)                     2        0.004               0.000      0.776 r
  U949/ZN (AOI21D1)                                 0.032     0.026      0.802 f
  n517 (net)                     1        0.002               0.000      0.802 f
  U671/ZN (NR2XD1)                                  0.025     0.029      0.831 r
  N171 (net)                     1        0.001               0.000      0.831 r
  s_reg_14_/D (DFD2)                                0.025     0.000      0.831 r
  data arrival time                                                      0.831

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.361


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U490/ZN (ND2D3)                                   0.038     0.030      0.205 r
  n271 (net)                     4        0.009               0.000      0.205 r
  U814/ZN (NR2XD2)                                  0.025     0.029      0.234 f
  n618 (net)                     1        0.004               0.000      0.234 f
  U391/ZN (ND2D4)                                   0.034     0.026      0.261 r
  n155 (net)                     3        0.011               0.000      0.261 r
  U227/ZN (ND2D1)                                   0.026     0.029      0.289 f
  n460 (net)                     1        0.001               0.000      0.289 f
  U662/ZN (NR2D1)                                   0.059     0.042      0.332 r
  n362 (net)                     1        0.002               0.000      0.332 r
  U858/ZN (AOI21D2)                                 0.034     0.038      0.369 f
  n305 (net)                     1        0.003               0.000      0.369 f
  U734/ZN (ND2D3)                                   0.034     0.031      0.400 r
  n709 (net)                     3        0.008               0.000      0.400 r
  U377/ZN (ND2D4)                                   0.034     0.030      0.431 f
  n160 (net)                     4        0.009               0.000      0.431 f
  U363/ZN (CKND2D4)                                 0.048     0.039      0.469 r
  n168 (net)                     2        0.012               0.000      0.469 r
  U392/ZN (NR2D4)                                   0.023     0.025      0.495 f
  n183 (net)                     1        0.008               0.000      0.495 f
  U730/ZN (NR2D8)                                   0.052     0.038      0.532 r
  n676 (net)                     4        0.016               0.000      0.532 r
  U273/ZN (ND3D2)                                   0.058     0.054      0.586 f
  n182 (net)                     1        0.005               0.000      0.586 f
  U276/ZN (ND2D4)                                   0.037     0.036      0.622 r
  n508 (net)                     3        0.010               0.000      0.622 r
  U300/ZN (CKND2D4)                                 0.028     0.024      0.647 f
  n317 (net)                     2        0.005               0.000      0.647 f
  U307/ZN (ND2D3)                                   0.024     0.024      0.671 r
  n546 (net)                     1        0.004               0.000      0.671 r
  U452/ZN (CKND2D4)                                 0.022     0.021      0.692 f
  n594 (net)                     1        0.005               0.000      0.692 f
  U265/ZN (NR2D4)                                   0.060     0.046      0.738 r
  n983 (net)                     6        0.010               0.000      0.738 r
  U333/ZN (CKND2D2)                                 0.030     0.030      0.768 f
  n619 (net)                     2        0.003               0.000      0.768 f
  U804/ZN (ND2D2)                                   0.020     0.019      0.788 r
  n484 (net)                     1        0.002               0.000      0.788 r
  U334/ZN (CKND2D2)                                 0.018     0.018      0.805 f
  n115 (net)                     1        0.002               0.000      0.805 f
  U353/ZN (NR2XD1)                                  0.025     0.026      0.831 r
  N170 (net)                     1        0.001               0.000      0.831 r
  s_reg_13_/D (DFD2)                                0.025     0.000      0.831 r
  data arrival time                                                      0.831

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.360


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U817/ZN (NR2XD2)                                  0.033     0.028      0.259 r
  n439 (net)                     1        0.004               0.000      0.259 r
  U425/ZN (CKND2D4)                                 0.021     0.022      0.281 f
  n276 (net)                     2        0.004               0.000      0.281 f
  U370/ZN (ND2D2)                                   0.020     0.017      0.298 r
  n275 (net)                     1        0.002               0.000      0.298 r
  U702/ZN (ND2D2)                                   0.031     0.023      0.322 f
  n272 (net)                     1        0.003               0.000      0.322 f
  U221/ZN (ND2D3)                                   0.032     0.026      0.348 r
  n269 (net)                     2        0.007               0.000      0.348 r
  U332/ZN (INVD2)                                   0.018     0.020      0.368 f
  n424 (net)                     2        0.004               0.000      0.368 f
  U821/ZN (ND3D2)                                   0.026     0.022      0.390 r
  n554 (net)                     1        0.002               0.000      0.390 r
  U741/ZN (CKND2D2)                                 0.033     0.028      0.418 f
  n552 (net)                     1        0.005               0.000      0.418 f
  U722/ZN (NR2D4)                                   0.054     0.046      0.463 r
  n477 (net)                     1        0.008               0.000      0.463 r
  U420/ZN (ND2D8)                                   0.043     0.042      0.505 f
  n581 (net)                     7        0.021               0.000      0.505 f
  U413/ZN (ND2D1)                                   0.043     0.037      0.542 r
  n580 (net)                     1        0.003               0.000      0.542 r
  U975/ZN (ND2D3)                                   0.040     0.039      0.582 f
  n738 (net)                     2        0.009               0.000      0.582 f
  U447/ZN (NR2XD4)                                  0.041     0.034      0.615 r
  n865 (net)                     3        0.012               0.000      0.615 r
  U681/ZN (NR2D4)                                   0.023     0.019      0.634 f
  n644 (net)                     1        0.004               0.000      0.634 f
  U400/ZN (ND2D4)                                   0.031     0.023      0.657 r
  n620 (net)                     1        0.008               0.000      0.657 r
  U415/ZN (ND3D8)                                   0.044     0.046      0.703 f
  n871 (net)                     7        0.012               0.000      0.703 f
  U810/ZN (XNR2D1)                                  0.036     0.100      0.803 f
  n236 (net)                     1        0.002               0.000      0.803 f
  U809/ZN (NR2XD1)                                  0.025     0.023      0.826 r
  N166 (net)                     1        0.001               0.000      0.826 r
  s_reg_9_/D (DFQD1)                                0.025     0.000      0.826 r
  data arrival time                                                      0.826

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.826
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.356


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U817/ZN (NR2XD2)                                  0.033     0.028      0.259 r
  n439 (net)                     1        0.004               0.000      0.259 r
  U425/ZN (CKND2D4)                                 0.021     0.022      0.281 f
  n276 (net)                     2        0.004               0.000      0.281 f
  U370/ZN (ND2D2)                                   0.020     0.017      0.298 r
  n275 (net)                     1        0.002               0.000      0.298 r
  U702/ZN (ND2D2)                                   0.031     0.023      0.322 f
  n272 (net)                     1        0.003               0.000      0.322 f
  U221/ZN (ND2D3)                                   0.032     0.026      0.348 r
  n269 (net)                     2        0.007               0.000      0.348 r
  U332/ZN (INVD2)                                   0.018     0.020      0.368 f
  n424 (net)                     2        0.004               0.000      0.368 f
  U821/ZN (ND3D2)                                   0.026     0.022      0.390 r
  n554 (net)                     1        0.002               0.000      0.390 r
  U741/ZN (CKND2D2)                                 0.033     0.028      0.418 f
  n552 (net)                     1        0.005               0.000      0.418 f
  U722/ZN (NR2D4)                                   0.054     0.046      0.463 r
  n477 (net)                     1        0.008               0.000      0.463 r
  U420/ZN (ND2D8)                                   0.043     0.042      0.505 f
  n581 (net)                     7        0.021               0.000      0.505 f
  U413/ZN (ND2D1)                                   0.043     0.037      0.542 r
  n580 (net)                     1        0.003               0.000      0.542 r
  U975/ZN (ND2D3)                                   0.040     0.039      0.582 f
  n738 (net)                     2        0.009               0.000      0.582 f
  U447/ZN (NR2XD4)                                  0.041     0.034      0.615 r
  n865 (net)                     3        0.012               0.000      0.615 r
  U681/ZN (NR2D4)                                   0.023     0.019      0.634 f
  n644 (net)                     1        0.004               0.000      0.634 f
  U400/ZN (ND2D4)                                   0.031     0.023      0.657 r
  n620 (net)                     1        0.008               0.000      0.657 r
  U415/ZN (ND3D8)                                   0.044     0.046      0.703 f
  n871 (net)                     7        0.012               0.000      0.703 f
  U142/ZN (AOI21D1)                                 0.073     0.049      0.752 r
  n567 (net)                     2        0.002               0.000      0.752 r
  U628/ZN (ND2D1)                                   0.030     0.037      0.789 f
  n404 (net)                     1        0.001               0.000      0.789 f
  U920/ZN (INR2XD1)                                 0.023     0.050      0.839 f
  N167 (net)                     1        0.001               0.000      0.839 f
  s_reg_10_/D (DFQD1)                               0.023     0.000      0.839 f
  data arrival time                                                      0.839

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.839
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.353


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U397/ZN (CKND4)                                   0.020     0.021      0.252 r
  n238 (net)                     1        0.005               0.000      0.252 r
  U288/ZN (ND2D4)                                   0.029     0.027      0.279 f
  n307 (net)                     2        0.007               0.000      0.279 f
  U286/ZN (CKND4)                                   0.017     0.018      0.297 r
  n108 (net)                     1        0.004               0.000      0.297 r
  U298/ZN (ND2D4)                                   0.029     0.023      0.320 f
  n308 (net)                     2        0.007               0.000      0.320 f
  U743/ZN (ND2D4)                                   0.026     0.022      0.342 r
  n332 (net)                     2        0.006               0.000      0.342 r
  U873/ZN (ND2D2)                                   0.027     0.025      0.367 f
  n330 (net)                     1        0.003               0.000      0.367 f
  U279/ZN (ND2D3)                                   0.022     0.020      0.387 r
  n328 (net)                     1        0.004               0.000      0.387 r
  U411/ZN (ND2D3)                                   0.029     0.025      0.412 f
  n426 (net)                     2        0.005               0.000      0.412 f
  U813/ZN (CKND2)                                   0.044     0.033      0.445 r
  n741 (net)                     4        0.009               0.000      0.445 r
  U195/ZN (INVD1)                                   0.017     0.020      0.465 f
  n530 (net)                     1        0.001               0.000      0.465 f
  U192/ZN (IOA21D1)                                 0.038     0.022      0.487 r
  n529 (net)                     1        0.002               0.000      0.487 r
  U704/ZN (ND2D2)                                   0.024     0.025      0.512 f
  n434 (net)                     1        0.002               0.000      0.512 f
  U838/ZN (ND2D2)                                   0.035     0.029      0.540 r
  n267 (net)                     2        0.006               0.000      0.540 r
  U269/ZN (ND2D4)                                   0.030     0.028      0.568 f
  n289 (net)                     3        0.007               0.000      0.568 f
  U291/ZN (ND2D2)                                   0.021     0.022      0.591 r
  n266 (net)                     1        0.002               0.000      0.591 r
  U160/ZN (ND2D2)                                   0.045     0.034      0.625 f
  n526 (net)                     3        0.007               0.000      0.625 f
  U895/ZN (ND2D1)                                   0.025     0.026      0.651 r
  n864 (net)                     1        0.001               0.000      0.651 r
  U909/ZN (OAI211D1)                                0.065     0.059      0.710 f
  n480 (net)                     1        0.002               0.000      0.710 f
  U973/ZN (XNR2D1)                                  0.033     0.078      0.788 f
  n479 (net)                     1        0.001               0.000      0.788 f
  U512/ZN (NR2XD0)                                  0.038     0.031      0.819 r
  N165 (net)                     1        0.001               0.000      0.819 r
  s_reg_8_/D (DFQD1)                                0.038     0.000      0.819 r
  data arrival time                                                      0.819

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.819
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.352


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U817/ZN (NR2XD2)                                  0.033     0.028      0.259 r
  n439 (net)                     1        0.004               0.000      0.259 r
  U425/ZN (CKND2D4)                                 0.021     0.022      0.281 f
  n276 (net)                     2        0.004               0.000      0.281 f
  U370/ZN (ND2D2)                                   0.020     0.017      0.298 r
  n275 (net)                     1        0.002               0.000      0.298 r
  U702/ZN (ND2D2)                                   0.031     0.023      0.322 f
  n272 (net)                     1        0.003               0.000      0.322 f
  U221/ZN (ND2D3)                                   0.032     0.026      0.348 r
  n269 (net)                     2        0.007               0.000      0.348 r
  U332/ZN (INVD2)                                   0.018     0.020      0.368 f
  n424 (net)                     2        0.004               0.000      0.368 f
  U821/ZN (ND3D2)                                   0.026     0.022      0.390 r
  n554 (net)                     1        0.002               0.000      0.390 r
  U741/ZN (CKND2D2)                                 0.033     0.028      0.418 f
  n552 (net)                     1        0.005               0.000      0.418 f
  U722/ZN (NR2D4)                                   0.054     0.046      0.463 r
  n477 (net)                     1        0.008               0.000      0.463 r
  U420/ZN (ND2D8)                                   0.043     0.042      0.505 f
  n581 (net)                     7        0.021               0.000      0.505 f
  U988/ZN (ND2D2)                                   0.032     0.031      0.536 r
  n640 (net)                     2        0.004               0.000      0.536 r
  U177/ZN (ND3D2)                                   0.058     0.049      0.586 f
  n212 (net)                     2        0.005               0.000      0.586 f
  U302/ZN (ND2D2)                                   0.027     0.029      0.614 r
  n376 (net)                     1        0.002               0.000      0.614 r
  U666/ZN (ND2D2)                                   0.034     0.029      0.643 f
  n860 (net)                     4        0.005               0.000      0.643 f
  U1023/Z (CKAN2D1)                                 0.037     0.071      0.714 f
  n679 (net)                     2        0.003               0.000      0.714 f
  U513/ZN (INVD1)                                   0.029     0.027      0.742 r
  n592 (net)                     2        0.002               0.000      0.742 r
  U905/ZN (NR2D1)                                   0.019     0.019      0.760 f
  n590 (net)                     1        0.002               0.000      0.760 f
  U1011/ZN (NR2XD1)                                 0.024     0.026      0.787 r
  n589 (net)                     1        0.001               0.000      0.787 r
  U621/ZN (INVD1)                                   0.015     0.017      0.804 f
  n163 (net)                     1        0.002               0.000      0.804 f
  U680/ZN (NR2XD1)                                  0.024     0.019      0.822 r
  N168 (net)                     1        0.001               0.000      0.822 r
  s_reg_11_/D (DFQD1)                               0.024     0.000      0.822 r
  data arrival time                                                      0.822

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.822
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.352


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U817/ZN (NR2XD2)                                  0.033     0.028      0.259 r
  n439 (net)                     1        0.004               0.000      0.259 r
  U425/ZN (CKND2D4)                                 0.021     0.022      0.281 f
  n276 (net)                     2        0.004               0.000      0.281 f
  U370/ZN (ND2D2)                                   0.020     0.017      0.298 r
  n275 (net)                     1        0.002               0.000      0.298 r
  U702/ZN (ND2D2)                                   0.031     0.023      0.322 f
  n272 (net)                     1        0.003               0.000      0.322 f
  U221/ZN (ND2D3)                                   0.032     0.026      0.348 r
  n269 (net)                     2        0.007               0.000      0.348 r
  U332/ZN (INVD2)                                   0.018     0.020      0.368 f
  n424 (net)                     2        0.004               0.000      0.368 f
  U821/ZN (ND3D2)                                   0.026     0.022      0.390 r
  n554 (net)                     1        0.002               0.000      0.390 r
  U741/ZN (CKND2D2)                                 0.033     0.028      0.418 f
  n552 (net)                     1        0.005               0.000      0.418 f
  U722/ZN (NR2D4)                                   0.054     0.046      0.463 r
  n477 (net)                     1        0.008               0.000      0.463 r
  U420/ZN (ND2D8)                                   0.043     0.042      0.505 f
  n581 (net)                     7        0.021               0.000      0.505 f
  U413/ZN (ND2D1)                                   0.043     0.037      0.542 r
  n580 (net)                     1        0.003               0.000      0.542 r
  U975/ZN (ND2D3)                                   0.040     0.039      0.582 f
  n738 (net)                     2        0.009               0.000      0.582 f
  U447/ZN (NR2XD4)                                  0.041     0.034      0.615 r
  n865 (net)                     3        0.012               0.000      0.615 r
  U681/ZN (NR2D4)                                   0.023     0.019      0.634 f
  n644 (net)                     1        0.004               0.000      0.634 f
  U400/ZN (ND2D4)                                   0.031     0.023      0.657 r
  n620 (net)                     1        0.008               0.000      0.657 r
  U415/ZN (ND3D8)                                   0.044     0.046      0.703 f
  n871 (net)                     7        0.012               0.000      0.703 f
  U772/ZN (ND2D2)                                   0.026     0.026      0.729 r
  n296 (net)                     3        0.003               0.000      0.729 r
  U146/ZN (CKND2D1)                                 0.025     0.024      0.753 f
  n494 (net)                     1        0.001               0.000      0.753 f
  U625/ZN (ND2D1)                                   0.024     0.020      0.773 r
  n492 (net)                     1        0.001               0.000      0.773 r
  U623/ZN (CKND2D1)                                 0.029     0.026      0.799 f
  n487 (net)                     1        0.002               0.000      0.799 f
  U679/ZN (NR2XD1)                                  0.024     0.022      0.821 r
  N169 (net)                     1        0.001               0.000      0.821 r
  s_reg_12_/D (DFQD1)                               0.024     0.000      0.821 r
  data arrival time                                                      0.821

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.351


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U1016/ZN (ND2D4)                                  0.027     0.022      0.198 r
  n633 (net)                     1        0.007               0.000      0.198 r
  U995/ZN (CKND2D8)                                 0.038     0.033      0.231 f
  n699 (net)                     5        0.019               0.000      0.231 f
  U397/ZN (CKND4)                                   0.020     0.021      0.252 r
  n238 (net)                     1        0.005               0.000      0.252 r
  U288/ZN (ND2D4)                                   0.029     0.027      0.279 f
  n307 (net)                     2        0.007               0.000      0.279 f
  U286/ZN (CKND4)                                   0.017     0.018      0.297 r
  n108 (net)                     1        0.004               0.000      0.297 r
  U298/ZN (ND2D4)                                   0.029     0.023      0.320 f
  n308 (net)                     2        0.007               0.000      0.320 f
  U743/ZN (ND2D4)                                   0.026     0.022      0.342 r
  n332 (net)                     2        0.006               0.000      0.342 r
  U873/ZN (ND2D2)                                   0.027     0.025      0.367 f
  n330 (net)                     1        0.003               0.000      0.367 f
  U279/ZN (ND2D3)                                   0.022     0.020      0.387 r
  n328 (net)                     1        0.004               0.000      0.387 r
  U411/ZN (ND2D3)                                   0.029     0.025      0.412 f
  n426 (net)                     2        0.005               0.000      0.412 f
  U813/ZN (CKND2)                                   0.044     0.033      0.445 r
  n741 (net)                     4        0.009               0.000      0.445 r
  U195/ZN (INVD1)                                   0.017     0.020      0.465 f
  n530 (net)                     1        0.001               0.000      0.465 f
  U192/ZN (IOA21D1)                                 0.038     0.022      0.487 r
  n529 (net)                     1        0.002               0.000      0.487 r
  U704/ZN (ND2D2)                                   0.024     0.025      0.512 f
  n434 (net)                     1        0.002               0.000      0.512 f
  U838/ZN (ND2D2)                                   0.035     0.029      0.540 r
  n267 (net)                     2        0.006               0.000      0.540 r
  U269/ZN (ND2D4)                                   0.030     0.028      0.568 f
  n289 (net)                     3        0.007               0.000      0.568 f
  U291/ZN (ND2D2)                                   0.021     0.022      0.591 r
  n266 (net)                     1        0.002               0.000      0.591 r
  U160/ZN (ND2D2)                                   0.045     0.034      0.625 f
  n526 (net)                     3        0.007               0.000      0.625 f
  U515/ZN (INVD1)                                   0.024     0.024      0.649 r
  n965 (net)                     1        0.001               0.000      0.649 r
  U1097/ZN (ND2D1)                                  0.031     0.029      0.678 f
  n971 (net)                     1        0.002               0.000      0.678 f
  U1098/ZN (XNR2D1)                                 0.034     0.070      0.748 f
  n972 (net)                     1        0.001               0.000      0.748 f
  U1099/ZN (NR2D1)                                  0.041     0.034      0.782 r
  N164 (net)                     1        0.001               0.000      0.782 r
  s_reg_7_/D (DFQD1)                                0.041     0.000      0.782 r
  data arrival time                                                      0.782

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.782
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.316


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.038     0.120      0.120 r
  br[1] (net)                    2        0.011               0.000      0.120 r
  U310/ZN (CKND6)                                   0.018     0.021      0.141 f
  n425 (net)                     2        0.009               0.000      0.141 f
  U861/ZN (CKND2D8)                                 0.035     0.028      0.168 r
  n453 (net)                     4        0.015               0.000      0.168 r
  U781/ZN (INVD4)                                   0.016     0.018      0.186 f
  n448 (net)                     3        0.006               0.000      0.186 f
  U255/ZN (NR2D2)                                   0.036     0.027      0.213 r
  n455 (net)                     1        0.002               0.000      0.213 r
  U961/ZN (ND2D2)                                   0.031     0.029      0.243 f
  n454 (net)                     2        0.004               0.000      0.243 f
  U872/ZN (ND2D2)                                   0.030     0.025      0.268 r
  n748 (net)                     2        0.004               0.000      0.268 r
  U1000/ZN (INVD2)                                  0.013     0.015      0.283 f
  n749 (net)                     1        0.002               0.000      0.283 f
  U1017/ZN (ND2D2)                                  0.017     0.013      0.296 r
  n750 (net)                     1        0.001               0.000      0.296 r
  U1009/ZN (ND2D1)                                  0.030     0.025      0.322 f
  n751 (net)                     1        0.002               0.000      0.322 f
  U1040/ZN (XNR2D1)                                 0.048     0.093      0.415 r
  n937 (net)                     2        0.003               0.000      0.415 r
  U936/ZN (ND2D2)                                   0.024     0.026      0.441 f
  n757 (net)                     1        0.002               0.000      0.441 f
  U1001/ZN (ND2D2)                                  0.029     0.021      0.462 r
  n760 (net)                     2        0.003               0.000      0.462 r
  U1018/ZN (ND2D2)                                  0.023     0.023      0.484 f
  n940 (net)                     2        0.002               0.000      0.484 f
  U706/ZN (ND2D1)                                   0.033     0.024      0.508 r
  n762 (net)                     1        0.002               0.000      0.508 r
  U929/ZN (ND2D2)                                   0.027     0.026      0.534 f
  n946 (net)                     2        0.003               0.000      0.534 f
  U999/ZN (ND2D2)                                   0.035     0.026      0.561 r
  n951 (net)                     2        0.005               0.000      0.561 r
  U971/ZN (OAI211D4)                                0.067     0.044      0.605 f
  n960 (net)                     4        0.008               0.000      0.605 f
  U1094/ZN (AOI21D1)                                0.062     0.048      0.654 r
  n963 (net)                     1        0.002               0.000      0.654 r
  U1095/ZN (XNR2D1)                                 0.034     0.078      0.732 f
  n964 (net)                     1        0.001               0.000      0.732 f
  U1096/ZN (NR2D1)                                  0.041     0.034      0.766 r
  N163 (net)                     1        0.001               0.000      0.766 r
  s_reg_6_/D (DFQD1)                                0.041     0.000      0.766 r
  data arrival time                                                      0.766

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.766
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.300


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.038     0.120      0.120 r
  br[1] (net)                    2        0.011               0.000      0.120 r
  U310/ZN (CKND6)                                   0.018     0.021      0.141 f
  n425 (net)                     2        0.009               0.000      0.141 f
  U861/ZN (CKND2D8)                                 0.035     0.028      0.168 r
  n453 (net)                     4        0.015               0.000      0.168 r
  U781/ZN (INVD4)                                   0.016     0.018      0.186 f
  n448 (net)                     3        0.006               0.000      0.186 f
  U255/ZN (NR2D2)                                   0.036     0.027      0.213 r
  n455 (net)                     1        0.002               0.000      0.213 r
  U961/ZN (ND2D2)                                   0.031     0.029      0.243 f
  n454 (net)                     2        0.004               0.000      0.243 f
  U872/ZN (ND2D2)                                   0.030     0.025      0.268 r
  n748 (net)                     2        0.004               0.000      0.268 r
  U1000/ZN (INVD2)                                  0.013     0.015      0.283 f
  n749 (net)                     1        0.002               0.000      0.283 f
  U1017/ZN (ND2D2)                                  0.017     0.013      0.296 r
  n750 (net)                     1        0.001               0.000      0.296 r
  U1009/ZN (ND2D1)                                  0.030     0.025      0.322 f
  n751 (net)                     1        0.002               0.000      0.322 f
  U1040/ZN (XNR2D1)                                 0.048     0.093      0.415 r
  n937 (net)                     2        0.003               0.000      0.415 r
  U936/ZN (ND2D2)                                   0.024     0.026      0.441 f
  n757 (net)                     1        0.002               0.000      0.441 f
  U1001/ZN (ND2D2)                                  0.029     0.021      0.462 r
  n760 (net)                     2        0.003               0.000      0.462 r
  U1018/ZN (ND2D2)                                  0.023     0.023      0.484 f
  n940 (net)                     2        0.002               0.000      0.484 f
  U706/ZN (ND2D1)                                   0.033     0.024      0.508 r
  n762 (net)                     1        0.002               0.000      0.508 r
  U929/ZN (ND2D2)                                   0.027     0.026      0.534 f
  n946 (net)                     2        0.003               0.000      0.534 f
  U999/ZN (ND2D2)                                   0.035     0.026      0.561 r
  n951 (net)                     2        0.005               0.000      0.561 r
  U971/ZN (OAI211D4)                                0.067     0.044      0.605 f
  n960 (net)                     4        0.008               0.000      0.605 f
  U1092/ZN (XNR2D1)                                 0.034     0.102      0.707 f
  n957 (net)                     1        0.001               0.000      0.707 f
  U1093/ZN (NR2D1)                                  0.041     0.034      0.741 r
  N162 (net)                     1        0.001               0.000      0.741 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.741 r
  data arrival time                                                      0.741

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.741
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.275


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.034     0.129      0.129 f
  br[1] (net)                    2        0.011               0.000      0.129 f
  U310/ZN (CKND6)                                   0.021     0.021      0.150 r
  n425 (net)                     2        0.009               0.000      0.150 r
  U861/ZN (CKND2D8)                                 0.032     0.029      0.179 f
  n453 (net)                     4        0.015               0.000      0.179 f
  U733/ZN (ND2D4)                                   0.036     0.029      0.209 r
  n597 (net)                     4        0.012               0.000      0.209 r
  U732/ZN (ND2D2)                                   0.026     0.026      0.235 f
  n253 (net)                     2        0.003               0.000      0.235 f
  U240/ZN (ND2D1)                                   0.035     0.027      0.262 r
  n249 (net)                     1        0.002               0.000      0.262 r
  U831/ZN (ND2D2)                                   0.037     0.035      0.297 f
  n764 (net)                     3        0.005               0.000      0.297 f
  U844/ZN (ND2D2)                                   0.029     0.029      0.326 r
  n281 (net)                     1        0.004               0.000      0.326 r
  U843/ZN (OAI21D4)                                 0.033     0.035      0.361 f
  n280 (net)                     1        0.005               0.000      0.361 f
  U416/ZN (NR2D4)                                   0.057     0.047      0.409 r
  n740 (net)                     4        0.009               0.000      0.409 r
  U992/ZN (INVD2)                                   0.025     0.027      0.435 f
  n746 (net)                     3        0.005               0.000      0.435 f
  U931/ZN (ND2D1)                                   0.024     0.021      0.456 r
  n401 (net)                     1        0.001               0.000      0.456 r
  U932/ZN (ND2D1)                                   0.047     0.038      0.494 f
  n502 (net)                     2        0.003               0.000      0.494 f
  U979/ZN (INVD1)                                   0.028     0.028      0.522 r
  n771 (net)                     1        0.002               0.000      0.522 r
  U972/ZN (CKND2D2)                                 0.034     0.029      0.550 f
  n478 (net)                     2        0.005               0.000      0.550 f
  U497/ZN (CKND2D1)                                 0.032     0.028      0.578 r
  n952 (net)                     1        0.001               0.000      0.578 r
  U517/Z (CKXOR2D1)                                 0.035     0.102      0.680 f
  n954 (net)                     1        0.001               0.000      0.680 f
  U516/ZN (NR2D1)                                   0.041     0.034      0.714 r
  N161 (net)                     1        0.001               0.000      0.714 r
  s_reg_4_/D (DFQD1)                                0.041     0.000      0.714 r
  data arrival time                                                      0.714

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.714
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.248


  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_3_/Q (DFQD4)                               0.033     0.128      0.128 f
  br[3] (net)                    2        0.010               0.000      0.128 f
  U422/ZN (CKND6)                                   0.022     0.022      0.150 r
  n264 (net)                     2        0.010               0.000      0.150 r
  U322/ZN (ND2D8)                                   0.025     0.026      0.175 f
  n707 (net)                     3        0.009               0.000      0.175 f
  U489/ZN (ND2D1)                                   0.032     0.025      0.200 r
  n252 (net)                     1        0.002               0.000      0.200 r
  U650/ZN (CKND2)                                   0.020     0.021      0.221 f
  n151 (net)                     2        0.004               0.000      0.221 f
  U832/ZN (NR2XD1)                                  0.024     0.020      0.241 r
  n250 (net)                     1        0.001               0.000      0.241 r
  U240/ZN (ND2D1)                                   0.038     0.033      0.275 f
  n249 (net)                     1        0.002               0.000      0.275 f
  U831/ZN (ND2D2)                                   0.035     0.032      0.307 r
  n764 (net)                     3        0.005               0.000      0.307 r
  U777/ZN (NR2XD1)                                  0.031     0.025      0.332 f
  n765 (net)                     2        0.003               0.000      0.332 f
  U1048/ZN (NR2D1)                                  0.044     0.039      0.371 r
  n767 (net)                     1        0.001               0.000      0.371 r
  U1049/ZN (XNR2D1)                                 0.045     0.108      0.479 f
  n770 (net)                     2        0.003               0.000      0.479 f
  U1051/ZN (ND2D1)                                  0.041     0.035      0.515 r
  n944 (net)                     2        0.003               0.000      0.515 r
  U523/ZN (INVD0)                                   0.022     0.026      0.541 f
  n945 (net)                     1        0.001               0.000      0.541 f
  U1086/ZN (NR2D1)                                  0.051     0.037      0.578 r
  n947 (net)                     1        0.002               0.000      0.578 r
  U1087/ZN (XNR2D1)                                 0.034     0.075      0.653 f
  n948 (net)                     1        0.001               0.000      0.653 f
  U1088/ZN (NR2D1)                                  0.041     0.034      0.687 r
  N160 (net)                     1        0.001               0.000      0.687 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.687 r
  data arrival time                                                      0.687

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.687
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.221


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.038     0.120      0.120 r
  br[1] (net)                    2        0.011               0.000      0.120 r
  U310/ZN (CKND6)                                   0.018     0.021      0.141 f
  n425 (net)                     2        0.009               0.000      0.141 f
  U861/ZN (CKND2D8)                                 0.035     0.028      0.168 r
  n453 (net)                     4        0.015               0.000      0.168 r
  U781/ZN (INVD4)                                   0.016     0.018      0.186 f
  n448 (net)                     3        0.006               0.000      0.186 f
  U255/ZN (NR2D2)                                   0.036     0.027      0.213 r
  n455 (net)                     1        0.002               0.000      0.213 r
  U961/ZN (ND2D2)                                   0.031     0.029      0.243 f
  n454 (net)                     2        0.004               0.000      0.243 f
  U872/ZN (ND2D2)                                   0.030     0.025      0.268 r
  n748 (net)                     2        0.004               0.000      0.268 r
  U1000/ZN (INVD2)                                  0.013     0.015      0.283 f
  n749 (net)                     1        0.002               0.000      0.283 f
  U1017/ZN (ND2D2)                                  0.017     0.013      0.296 r
  n750 (net)                     1        0.001               0.000      0.296 r
  U1009/ZN (ND2D1)                                  0.030     0.025      0.322 f
  n751 (net)                     1        0.002               0.000      0.322 f
  U1040/ZN (XNR2D1)                                 0.048     0.093      0.415 r
  n937 (net)                     2        0.003               0.000      0.415 r
  U936/ZN (ND2D2)                                   0.024     0.026      0.441 f
  n757 (net)                     1        0.002               0.000      0.441 f
  U1001/ZN (ND2D2)                                  0.029     0.021      0.462 r
  n760 (net)                     2        0.003               0.000      0.462 r
  U1047/ZN (INVD1)                                  0.018     0.019      0.481 f
  n761 (net)                     1        0.002               0.000      0.481 f
  U930/ZN (ND2D2)                                   0.027     0.020      0.501 r
  n939 (net)                     2        0.004               0.000      0.501 r
  U1084/ZN (ND2D1)                                  0.029     0.029      0.530 f
  n942 (net)                     1        0.002               0.000      0.530 f
  U1085/Z (XOR2D0)                                  0.038     0.084      0.614 f
  n943 (net)                     1        0.001               0.000      0.614 f
  U498/ZN (NR2D1)                                   0.041     0.035      0.649 r
  N159 (net)                     1        0.001               0.000      0.649 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.649 r
  data arrival time                                                      0.649

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.649
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.183


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.038     0.120      0.120 r
  br[1] (net)                    2        0.011               0.000      0.120 r
  U310/ZN (CKND6)                                   0.018     0.021      0.141 f
  n425 (net)                     2        0.009               0.000      0.141 f
  U861/ZN (CKND2D8)                                 0.035     0.028      0.168 r
  n453 (net)                     4        0.015               0.000      0.168 r
  U781/ZN (INVD4)                                   0.016     0.018      0.186 f
  n448 (net)                     3        0.006               0.000      0.186 f
  U255/ZN (NR2D2)                                   0.036     0.027      0.213 r
  n455 (net)                     1        0.002               0.000      0.213 r
  U961/ZN (ND2D2)                                   0.031     0.029      0.243 f
  n454 (net)                     2        0.004               0.000      0.243 f
  U872/ZN (ND2D2)                                   0.030     0.025      0.268 r
  n748 (net)                     2        0.004               0.000      0.268 r
  U1000/ZN (INVD2)                                  0.013     0.015      0.283 f
  n749 (net)                     1        0.002               0.000      0.283 f
  U1017/ZN (ND2D2)                                  0.017     0.013      0.296 r
  n750 (net)                     1        0.001               0.000      0.296 r
  U1009/ZN (ND2D1)                                  0.030     0.025      0.322 f
  n751 (net)                     1        0.002               0.000      0.322 f
  U1040/ZN (XNR2D1)                                 0.048     0.093      0.415 r
  n937 (net)                     2        0.003               0.000      0.415 r
  U1082/ZN (XNR2D1)                                 0.034     0.098      0.513 f
  n938 (net)                     1        0.001               0.000      0.513 f
  U1083/ZN (NR2D1)                                  0.041     0.034      0.547 r
  N158 (net)                     1        0.001               0.000      0.547 r
  s_reg_1_/D (DFQD1)                                0.041     0.000      0.547 r
  data arrival time                                                      0.547

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.547
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.081


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFD1)                               0.000     0.000      0.000 r
  s_reg_16_/Q (DFD1)                                0.441     0.335      0.335 r
  s[16] (net)                    1        0.050               0.000      0.335 r
  s[16] (out)                                       0.441     0.000      0.335 r
  data arrival time                                                      0.335

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.335
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.035


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[17] (net)                    1        0.050               0.000      0.318 r
  s[17] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_12_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[12] (net)                    1        0.050               0.000      0.318 r
  s[12] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[11] (net)                    1        0.050               0.000      0.318 r
  s[11] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_10_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[10] (net)                    1        0.050               0.000      0.318 r
  s[10] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[8] (net)                     1        0.050               0.000      0.318 r
  s[8] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[1] (net)                     1        0.050               0.000      0.318 r
  s[1] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_15_/Q (DFD2)                                0.220     0.235      0.235 r
  s[15] (net)                    1        0.050               0.000      0.235 r
  s[15] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_14_/Q (DFD2)                                0.220     0.235      0.235 r
  s[14] (net)                    1        0.050               0.000      0.235 r
  s[14] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_13_/Q (DFD2)                                0.220     0.235      0.235 r
  s[13] (net)                    1        0.050               0.000      0.235 r
  s[13] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_0_/Q (DFQD4)                               0.030     0.124      0.124 f
  br[0] (net)                    3        0.007               0.000      0.124 f
  U957/ZN (XNR2D1)                                  0.046     0.106      0.230 f
  n928 (net)                     3        0.004               0.000      0.230 f
  U911/ZN (OAI21D0)                                 0.075     0.061      0.291 r
  n930 (net)                     1        0.001               0.000      0.291 r
  U500/ZN (AOI22D1)                                 0.046     0.047      0.338 f
  n933 (net)                     1        0.001               0.000      0.338 f
  U910/ZN (NR2D0)                                   0.068     0.054      0.392 r
  N157 (net)                     1        0.001               0.000      0.392 r
  s_reg_0_/D (DFQD2)                                0.068     0.000      0.392 r
  data arrival time                                                      0.392

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.041      0.459
  data required time                                                     0.459
  -------------------------------------------------------------------------------
  data required time                                                     0.459
  data arrival time                                                     -0.392
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.067


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U473/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N119 (net)                     1        0.001               0.000      0.245 r
  br_reg_10_/D (DFQD4)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U472/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N129 (net)                     1        0.001               0.000      0.245 r
  cr_reg_4_/D (DFQD2)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.041      0.459
  data required time                                                     0.459
  -------------------------------------------------------------------------------
  data required time                                                     0.459
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U906/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N126 (net)                     1        0.001               0.000      0.245 r
  cr_reg_1_/D (DFQD2)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.041      0.459
  data required time                                                     0.459
  -------------------------------------------------------------------------------
  data required time                                                     0.459
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U474/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N153 (net)                     1        0.001               0.000      0.245 r
  dr_reg_12_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U475/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N140 (net)                     1        0.001               0.000      0.245 r
  cr_reg_15_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U563/ZN (NR2D1)                                   0.060     0.038      0.238 r
  n985 (net)                     2        0.002               0.000      0.238 r
  dr_reg_0_/D (DFQD1)                               0.060     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.223


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U615/ZN (INVD1)                                   0.011     0.008      0.208 f
  n924 (net)                     1        0.001               0.000      0.208 f
  U601/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N102 (net)                     1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U614/ZN (INVD1)                                   0.011     0.008      0.208 f
  n923 (net)                     1        0.001               0.000      0.208 f
  U604/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N101 (net)                     1        0.001               0.000      0.238 r
  ar_reg_8_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U608/ZN (INVD1)                                   0.011     0.008      0.208 f
  n918 (net)                     1        0.001               0.000      0.208 f
  U602/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N96 (net)                      1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U610/ZN (INVD1)                                   0.011     0.008      0.208 f
  n922 (net)                     1        0.001               0.000      0.208 f
  U603/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N95 (net)                      1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U617/ZN (INVD1)                                   0.011     0.008      0.208 f
  n916 (net)                     1        0.001               0.000      0.208 f
  U599/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N100 (net)                     1        0.001               0.000      0.238 r
  ar_reg_7_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U612/ZN (INVD1)                                   0.011     0.008      0.208 f
  n920 (net)                     1        0.001               0.000      0.208 f
  U596/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N98 (net)                      1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U609/ZN (INVD1)                                   0.011     0.008      0.208 f
  n921 (net)                     1        0.001               0.000      0.208 f
  U594/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N97 (net)                      1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U607/ZN (INVD1)                                   0.011     0.008      0.208 f
  n917 (net)                     1        0.001               0.000      0.208 f
  U593/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N94 (net)                      1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U605/ZN (INVD1)                                   0.011     0.008      0.208 f
  n919 (net)                     1        0.001               0.000      0.208 f
  U592/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N99 (net)                      1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U620/ZN (INVD1)                                   0.011     0.008      0.208 f
  n925 (net)                     1        0.001               0.000      0.208 f
  U591/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N93 (net)                      1        0.001               0.000      0.238 r
  ar_reg_0_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U619/ZN (INVD1)                                   0.011     0.008      0.208 f
  n914 (net)                     1        0.001               0.000      0.208 f
  U590/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N104 (net)                     1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U606/ZN (INVD1)                                   0.011     0.008      0.208 f
  n913 (net)                     1        0.001               0.000      0.208 f
  U589/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N103 (net)                     1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U611/ZN (INVD1)                                   0.011     0.008      0.208 f
  n910 (net)                     1        0.001               0.000      0.208 f
  U595/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N108 (net)                     1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U613/ZN (INVD1)                                   0.011     0.008      0.208 f
  n915 (net)                     1        0.001               0.000      0.208 f
  U597/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N107 (net)                     1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U616/ZN (INVD1)                                   0.011     0.008      0.208 f
  n912 (net)                     1        0.001               0.000      0.208 f
  U598/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N106 (net)                     1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U618/ZN (INVD1)                                   0.011     0.008      0.208 f
  n911 (net)                     1        0.001               0.000      0.208 f
  U600/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N105 (net)                     1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U555/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N118 (net)                     1        0.001               0.000      0.228 r
  br_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U553/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N117 (net)                     1        0.001               0.000      0.228 r
  br_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U535/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N116 (net)                     1        0.001               0.000      0.228 r
  br_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U544/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N115 (net)                     1        0.001               0.000      0.228 r
  br_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U549/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N109 (net)                     1        0.001               0.000      0.228 r
  br_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U559/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N112 (net)                     1        0.001               0.000      0.228 r
  br_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U538/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N110 (net)                     1        0.001               0.000      0.228 r
  br_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U561/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N132 (net)                     1        0.001               0.000      0.228 r
  cr_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U565/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N138 (net)                     1        0.001               0.000      0.228 r
  cr_reg_13_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U540/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N114 (net)                     1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U546/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N113 (net)                     1        0.001               0.000      0.228 r
  br_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U573/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N149 (net)                     1        0.001               0.000      0.228 r
  dr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U542/ZN (NR2D1)                                   0.042     0.028      0.228 r
  N155 (net)                     1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.042     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U543/ZN (NR2D1)                                   0.042     0.028      0.228 r
  N150 (net)                     1        0.001               0.000      0.228 r
  dr_reg_9_/D (DFQD1)                               0.042     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U653/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N111 (net)                     1        0.001               0.000      0.225 r
  br_reg_2_/D (DFQD4)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U547/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N124 (net)                     1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U572/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N123 (net)                     1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U562/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N120 (net)                     1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U570/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N139 (net)                     1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U552/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N135 (net)                     1        0.001               0.000      0.228 r
  cr_reg_10_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U557/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N134 (net)                     1        0.001               0.000      0.228 r
  cr_reg_9_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U571/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N133 (net)                     1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U564/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N131 (net)                     1        0.001               0.000      0.228 r
  cr_reg_6_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U560/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N130 (net)                     1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U548/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N145 (net)                     1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U531/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N128 (net)                     1        0.001               0.000      0.228 r
  cr_reg_3_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U533/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N125 (net)                     1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U551/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N147 (net)                     1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U550/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N136 (net)                     1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U568/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N137 (net)                     1        0.001               0.000      0.228 r
  cr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U556/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N142 (net)                     1        0.001               0.000      0.228 r
  dr_reg_1_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U566/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N121 (net)                     1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U554/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N122 (net)                     1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U534/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N156 (net)                     1        0.001               0.000      0.228 r
  dr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U536/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N152 (net)                     1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U569/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N143 (net)                     1        0.001               0.000      0.228 r
  dr_reg_2_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U539/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N154 (net)                     1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U537/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N151 (net)                     1        0.001               0.000      0.228 r
  dr_reg_10_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U558/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N148 (net)                     1        0.001               0.000      0.228 r
  dr_reg_7_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U567/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N146 (net)                     1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U545/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N144 (net)                     1        0.001               0.000      0.228 r
  dr_reg_3_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.093               0.000      0.200 f
  U889/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N127 (net)                     1        0.001               0.000      0.225 r
  cr_reg_2_/D (DFQD1)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.242


1
