U. Alqasemi, H. Li, A. Aguirre, and Q. Zhu. 2012. FPGA-based reconfigurable processor for ultrafast interlaced ultrasound and photoacoustic imaging. IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 59, 7 (2012), 1344--1353.
Altera. 2015a. Altera and IBM Unveil FPGA-Accelerated POWER Systems with Coherent Shared Memory. Retrieved from http://newsroom.altera.com/press-releases/nr-ibm-capi.htm.
Altera. 2015b. Stratix 10 - Overview. Retrieved from https://www.altera.com/products/fpga/stratix-series/stratix-10/overview.html.
ATL. 2014. The Atlas Transformation Language (ATL). Retrieved from http://www.eclipse.org/atl/.
I. Auge , F. Petrot , F. Donnet , P. Gomez, Platform-based design from parallel C specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1811-1826, November 2006[doi>10.1109/TCAD.2005.852431]
K. Benkrid , D. Crookes , A. Benkrid, Towards a general framework for FPGA based image processing using hardware skeletons, Parallel Computing, v.28 n.7-8, p.1141-1154, August 2002[doi>10.1016/S0167-8191(02)00106-0]
E. Cartwright, A. Fahkari, S. Ma, C. Smith, M. Huang, D. Andrews, and J. Agron. 2012. Automating the design of mLUT MPSoPC FPGAs in the cloud. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL'12). IEEE, 231--236.
Youenn Corre , Jean-Philippe Diguet , Dominique Heller , Loïc Lagadec, A framework for high-level synthesis of heterogeneous MP-SoC, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206850]
P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn, and E. Martin. 2008. GAUT: A High-Level Synthesis Tool for DSP applications. In High-Level Synthesis: From Algorithm to Digital Circuit. Springer, 147--169.
Peter H. Feiler , David P. Gluch, Model-Based Engineering with AADL: An Introduction to the SAE Architecture Analysis & Design Language, Addison-Wesley Professional, 2012
Blair Fort , Andrew Canis , Jongsok Choi , Nazanin Calagar , Ruolong Lian , Stefan Hadjis , Yu Ting Chen , Mathew Hall , Bain Syrowik , Tomasz Czajkowski , Stephen Brown , Jason Anderson, Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis, Proceedings of the 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing, p.120-129, August 26-28, 2014[doi>10.1109/EUC.2014.26]
Susan L. Graham , Peter B. Kessler , Marshall K. Mckusick, Gprof: A call graph execution profiler, ACM SIGPLAN Notices, v.17 n.6, p.120-126, June 1982[doi>10.1145/872726.806987]
Soonhoi Ha , Sungchan Kim , Choonseung Lee , Youngmin Yi , Seongnam Kwon , Young-Pyo Joo, PeaCE: A hardware-software codesign environment for multimedia embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-25, August 2007[doi>10.1145/1255456.1255461]
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
G. Kahn. 1974. The semantics of a simple language for parallel programming. Information Processing 74 (1974), 471--475.
Joachim Keinert , Martin Streub&uhorbar;hr , Thomas Schlichter , Joachim Falk , Jens Gladigau , Christian Haubelt , J&uhorbar;rgen Teich , Michael Meredith, SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-23, January 2009[doi>10.1145/1455229.1455230]
M. A. Kinsy and S. Devadas. 2012. Heracles 2.0: A tool for design space exploration of multi/many-core processors. In Proceedings of the Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL'12).
H. W. Kuhn. 1955. The hungarian method for the assignment problem. Naval Research Logistics Quarterly 2, 1--2 (1955), 83--97.
Miriam Leeser , Shawn Miller , Haiqian Yu, Smart Camera Based on Reconfigurable Hardware Enables Diverse Real-Time Applications, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.147-155, April 20-23, 2004
Shuo Li , Nasim Farahini , Ahmed Hemani , Kathrin Rosvall , Ingo Sander, System level synthesis of hardware for DSP applications using pre-characterized function implementations, Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
MDE. 2015. Model-Based Engineering Description. Retrieved from http://modelbasedengineering.com.
L. Moss, H. Guérard, G. Dare, and G. Bois. 2012. Rapid design exploration on an ESL framework featuring hardware-software codesign for ARM processor-based FPGA's. Space 1 (2012), 18.
Hristo Nikolov , Todor Stefanov , Ed Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176306]
Opencores. 2014. Online OpenCores Library. Retrieved from http://opencores.org/.
P. Pawelczak , K. Nolan , L. Doyle , Ser Wah Oh , D. Cabric, Cognitive radio: Ten years of experimentation and development, IEEE Communications Magazine, v.49 n.3, p.90-100, March 2011[doi>10.1109/MCOM.2011.5723805]
Andy D. Pimentel , Cagkan Erbas , Simon Polstra, A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels, IEEE Transactions on Computers, v.55 n.2, p.99-112, February 2006[doi>10.1109/TC.2006.16]
Muhammad Rashid , Fabrizio Ferrandi , Koen Bertels, hArtes design flow for heterogeneous platforms, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.330-338, March 16-18, 2009[doi>10.1109/ISQED.2009.4810316]
Mohammadsadegh Sadri , Christian Weis , Norbert Wehn , Luca Benini, Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ, Proceedings of the 10th FPGAworld Conference, p.1-8, September 10-12, 2013, Stockholm, Sweden[doi>10.1145/2513683.2513688]
S. Shibata, S. Honda, H. Tomiyama, and H. Takada. 2010. Advanced systembuilder: A tool set for multiprocessor design space exploration. In Proceedings of the 2010 International SoC Design Conference (ISOCC'10).
D. Suzuki, N. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu. 2013. Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications. IEICE Electronics Express 10, 23 (2013).
Mark Thompson , Hristo Nikolov , Todor Stefanov , Andy D. Pimentel , Cagkan Erbas , Simon Polstra , Ed F. Deprettere, A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289823]
Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004[doi>10.1109/TC.2004.104]
Sven Verdoolaege , Hristo Nikolov , Todor Stefanov, pn: a tool for improved derivation of process networks, EURASIP Journal on Embedded Systems, v.2007 n.1, p.19-19, January 2007[doi>10.1155/2007/75947]
P. Viola and M. Jones. 2001. Rapid object detection using a boosted cascade of simple features. In Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2001 (CVPR'01). Vol. 1. IEEE, I--511.
Xilinx. 2011a. Platform Format Specification Reference Manual - Xilinx (UG 642). Retrieved from http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/psf_rm.pdf. (2011).
Xilinx. 2011b. Xilinx XUPV5-LX110T FPGA Board Documentation. Retrieved from http://www.xilinx.com/ univ/xupv5-lx110t.htm. (2011).
Xilinx. 2012. Xilinx ML605 FPGA Board Documentation. Retrieved from http://www.xilinx.com/products/ boards/ml605/reference_designs.htm.
Xtext. 2015. Xtext website. Retrieved from https://eclipse.org/Xtext/index.html.
Y. Yankova, G. Kuzmanov, K. Bertels, G. Gaydadjiev, Y. Lu, and S. Vassiliadis. 2007. DWARV: Delftworkbench automated reconfigurable VHDL generator. In International Conference on Field Programmable Logic and Applications, 2007 (FPL'07). IEEE, 697--701.
