
BlickPotiSTM-l476RGv02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004be0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004d70  08004d70  00014d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004df0  08004df0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004df0  08004df0  00014df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004df8  08004df8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004df8  08004df8  00014df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dfc  08004dfc  00014dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08004e70  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08004e70  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd4b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018ff  00000000  00000000  0002bdeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ac8  00000000  00000000  0002d6f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009f0  00000000  00000000  0002e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026e29  00000000  00000000  0002eba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008957  00000000  00000000  000559d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f9b82  00000000  00000000  0005e328  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00157eaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f78  00000000  00000000  00157f28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d58 	.word	0x08004d58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004d58 	.word	0x08004d58

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <debugPrint>:
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_ADC2_Init(void);
/* USER CODE BEGIN PFP */
void debugPrint(UART_HandleTypeDef *huart, char _out[])
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]

	HAL_UART_Transmit(huart, (uint8_t*) _out, strlen(_out), 10);
 800058a:	6838      	ldr	r0, [r7, #0]
 800058c:	f7ff fe20 	bl	80001d0 <strlen>
 8000590:	4603      	mov	r3, r0
 8000592:	b29a      	uxth	r2, r3
 8000594:	230a      	movs	r3, #10
 8000596:	6839      	ldr	r1, [r7, #0]
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f003 fb25 	bl	8003be8 <HAL_UART_Transmit>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005ae:	f000 fb73 	bl	8000c98 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005b2:	f000 f86b 	bl	800068c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005b6:	f000 f985 	bl	80008c4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005ba:	f000 f953 	bl	8000864 <MX_USART2_UART_Init>
	MX_ADC2_Init();
 80005be:	f000 f8ed 	bl	800079c <MX_ADC2_Init>
	/* USER CODE BEGIN 2 */
	uint32_t adcWert = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_ADC_Start(&hadc2);
 80005c6:	482d      	ldr	r0, [pc, #180]	; (800067c <main+0xd4>)
 80005c8:	f000 ff3c 	bl	8001444 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80005cc:	f04f 31ff 	mov.w	r1, #4294967295
 80005d0:	482a      	ldr	r0, [pc, #168]	; (800067c <main+0xd4>)
 80005d2:	f000 fff1 	bl	80015b8 <HAL_ADC_PollForConversion>
		adcWert = HAL_ADC_GetValue(&hadc2);
 80005d6:	4829      	ldr	r0, [pc, #164]	; (800067c <main+0xd4>)
 80005d8:	f001 f8be 	bl	8001758 <HAL_ADC_GetValue>
 80005dc:	60f8      	str	r0, [r7, #12]
		sprintf(str, "%u\n", adcWert);
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4927      	ldr	r1, [pc, #156]	; (8000680 <main+0xd8>)
 80005e4:	4618      	mov	r0, r3
 80005e6:	f003 ffb1 	bl	800454c <siprintf>
		debugPrint(&huart2, str);
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4619      	mov	r1, r3
 80005ee:	4825      	ldr	r0, [pc, #148]	; (8000684 <main+0xdc>)
 80005f0:	f7ff ffc6 	bl	8000580 <debugPrint>
		HAL_Delay(100);
 80005f4:	2064      	movs	r0, #100	; 0x64
 80005f6:	f000 fbcb 	bl	8000d90 <HAL_Delay>
		if (adcWert > 3000)
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000600:	4293      	cmp	r3, r2
 8000602:	d90e      	bls.n	8000622 <main+0x7a>
		{
			HAL_GPIO_WritePin(PinGruen_GPIO_Port, PinGruen_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	2102      	movs	r1, #2
 8000608:	481f      	ldr	r0, [pc, #124]	; (8000688 <main+0xe0>)
 800060a:	f001 ff89 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinGelb_GPIO_Port, PinGelb_Pin, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2104      	movs	r1, #4
 8000612:	481d      	ldr	r0, [pc, #116]	; (8000688 <main+0xe0>)
 8000614:	f001 ff84 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinRot_GPIO_Port, PinRot_Pin, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2108      	movs	r1, #8
 800061c:	481a      	ldr	r0, [pc, #104]	; (8000688 <main+0xe0>)
 800061e:	f001 ff7f 	bl	8002520 <HAL_GPIO_WritePin>
		}
		if (adcWert >= 1000 && adcWert <= 3000)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000628:	d313      	bcc.n	8000652 <main+0xaa>
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000630:	4293      	cmp	r3, r2
 8000632:	d80e      	bhi.n	8000652 <main+0xaa>
		{
			HAL_GPIO_WritePin(PinGruen_GPIO_Port, PinGruen_Pin, GPIO_PIN_RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	2102      	movs	r1, #2
 8000638:	4813      	ldr	r0, [pc, #76]	; (8000688 <main+0xe0>)
 800063a:	f001 ff71 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinGelb_GPIO_Port, PinGelb_Pin, GPIO_PIN_SET);
 800063e:	2201      	movs	r2, #1
 8000640:	2104      	movs	r1, #4
 8000642:	4811      	ldr	r0, [pc, #68]	; (8000688 <main+0xe0>)
 8000644:	f001 ff6c 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinRot_GPIO_Port, PinRot_Pin, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	2108      	movs	r1, #8
 800064c:	480e      	ldr	r0, [pc, #56]	; (8000688 <main+0xe0>)
 800064e:	f001 ff67 	bl	8002520 <HAL_GPIO_WritePin>
		}
		if (adcWert < 1000)
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000658:	d2b5      	bcs.n	80005c6 <main+0x1e>
		{
			HAL_GPIO_WritePin(PinGruen_GPIO_Port, PinGruen_Pin, GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2102      	movs	r1, #2
 800065e:	480a      	ldr	r0, [pc, #40]	; (8000688 <main+0xe0>)
 8000660:	f001 ff5e 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinGelb_GPIO_Port, PinGelb_Pin, GPIO_PIN_RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	2104      	movs	r1, #4
 8000668:	4807      	ldr	r0, [pc, #28]	; (8000688 <main+0xe0>)
 800066a:	f001 ff59 	bl	8002520 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PinRot_GPIO_Port, PinRot_Pin, GPIO_PIN_SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2108      	movs	r1, #8
 8000672:	4805      	ldr	r0, [pc, #20]	; (8000688 <main+0xe0>)
 8000674:	f001 ff54 	bl	8002520 <HAL_GPIO_WritePin>
	{
 8000678:	e7a5      	b.n	80005c6 <main+0x1e>
 800067a:	bf00      	nop
 800067c:	20000098 	.word	0x20000098
 8000680:	08004d70 	.word	0x08004d70
 8000684:	200000fc 	.word	0x200000fc
 8000688:	48000800 	.word	0x48000800

0800068c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b0b8      	sub	sp, #224	; 0xe0
 8000690:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000692:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000696:	2244      	movs	r2, #68	; 0x44
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f003 ff4e 	bl	800453c <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80006a0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 80006b0:	463b      	mov	r3, r7
 80006b2:	2288      	movs	r2, #136	; 0x88
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 ff40 	bl	800453c <memset>
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006bc:	2302      	movs	r3, #2
 80006be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ca:	2310      	movs	r3, #16
 80006cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d6:	2302      	movs	r3, #2
 80006d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 80006dc:	2301      	movs	r3, #1
 80006de:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 10;
 80006e2:	230a      	movs	r3, #10
 80006e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006e8:	2307      	movs	r3, #7
 80006ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ee:	2302      	movs	r3, #2
 80006f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f4:	2302      	movs	r3, #2
 80006f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006fe:	4618      	mov	r0, r3
 8000700:	f001 ff8a 	bl	8002618 <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x82>
	{
		Error_Handler();
 800070a:	f000 f955 	bl	80009b8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800070e:	230f      	movs	r3, #15
 8000710:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	2303      	movs	r3, #3
 8000716:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800072c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000730:	2104      	movs	r1, #4
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fb56 	bl	8002de4 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xb6>
	{
		Error_Handler();
 800073e:	f000 f93b 	bl	80009b8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8000742:	f244 0302 	movw	r3, #16386	; 0x4002
 8000746:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000748:	2300      	movs	r3, #0
 800074a:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800074c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000750:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000752:	2302      	movs	r3, #2
 8000754:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000756:	2301      	movs	r3, #1
 8000758:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800075a:	2308      	movs	r3, #8
 800075c:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800075e:	2307      	movs	r3, #7
 8000760:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000762:	2302      	movs	r3, #2
 8000764:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000766:	2302      	movs	r3, #2
 8000768:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800076a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800076e:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000770:	463b      	mov	r3, r7
 8000772:	4618      	mov	r0, r3
 8000774:	f002 fd3a 	bl	80031ec <HAL_RCCEx_PeriphCLKConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xf6>
	{
		Error_Handler();
 800077e:	f000 f91b 	bl	80009b8 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000782:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000786:	f001 fef1 	bl	800256c <HAL_PWREx_ControlVoltageScaling>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0x108>
	{
		Error_Handler();
 8000790:	f000 f912 	bl	80009b8 <Error_Handler>
	}
}
 8000794:	bf00      	nop
 8000796:	37e0      	adds	r7, #224	; 0xe0
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Common config
	 */
	hadc2.Instance = ADC2;
 80007b2:	4b29      	ldr	r3, [pc, #164]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007b4:	4a29      	ldr	r2, [pc, #164]	; (800085c <MX_ADC2_Init+0xc0>)
 80007b6:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007b8:	4b27      	ldr	r3, [pc, #156]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80007be:	4b26      	ldr	r3, [pc, #152]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007c4:	4b24      	ldr	r3, [pc, #144]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ca:	4b23      	ldr	r3, [pc, #140]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007d0:	4b21      	ldr	r3, [pc, #132]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007d2:	2204      	movs	r2, #4
 80007d4:	615a      	str	r2, [r3, #20]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 80007d6:	4b20      	ldr	r3, [pc, #128]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007d8:	2200      	movs	r2, #0
 80007da:	761a      	strb	r2, [r3, #24]
	hadc2.Init.ContinuousConvMode = DISABLE;
 80007dc:	4b1e      	ldr	r3, [pc, #120]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007de:	2200      	movs	r2, #0
 80007e0:	765a      	strb	r2, [r3, #25]
	hadc2.Init.NbrOfConversion = 1;
 80007e2:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	61da      	str	r2, [r3, #28]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f0:	4b19      	ldr	r3, [pc, #100]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.DMAContinuousRequests = DISABLE;
 80007fc:	4b16      	ldr	r3, [pc, #88]	; (8000858 <MX_ADC2_Init+0xbc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_ADC2_Init+0xbc>)
 8000806:	2200      	movs	r2, #0
 8000808:	635a      	str	r2, [r3, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <MX_ADC2_Init+0xbc>)
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000812:	4811      	ldr	r0, [pc, #68]	; (8000858 <MX_ADC2_Init+0xbc>)
 8000814:	f000 fcc2 	bl	800119c <HAL_ADC_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC2_Init+0x86>
	{
		Error_Handler();
 800081e:	f000 f8cb 	bl	80009b8 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_ADC2_Init+0xc4>)
 8000824:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000826:	2306      	movs	r3, #6
 8000828:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800082e:	237f      	movs	r3, #127	; 0x7f
 8000830:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000832:	2304      	movs	r3, #4
 8000834:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800083a:	463b      	mov	r3, r7
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	; (8000858 <MX_ADC2_Init+0xbc>)
 8000840:	f000 ff98 	bl	8001774 <HAL_ADC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_ADC2_Init+0xb2>
	{
		Error_Handler();
 800084a:	f000 f8b5 	bl	80009b8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000098 	.word	0x20000098
 800085c:	50040100 	.word	0x50040100
 8000860:	14f00020 	.word	0x14f00020

08000864 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <MX_USART2_UART_Init+0x58>)
 800086a:	4a15      	ldr	r2, [pc, #84]	; (80008c0 <MX_USART2_UART_Init+0x5c>)
 800086c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800086e:	4b13      	ldr	r3, [pc, #76]	; (80008bc <MX_USART2_UART_Init+0x58>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_USART2_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <MX_USART2_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_USART2_UART_Init+0x58>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <MX_USART2_UART_Init+0x58>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <MX_USART2_UART_Init+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089a:	4b08      	ldr	r3, [pc, #32]	; (80008bc <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a0:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MX_USART2_UART_Init+0x58>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <MX_USART2_UART_Init+0x58>)
 80008a8:	f003 f950 	bl	8003b4c <HAL_UART_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80008b2:	f000 f881 	bl	80009b8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	200000fc 	.word	0x200000fc
 80008c0:	40004400 	.word	0x40004400

080008c4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08a      	sub	sp, #40	; 0x28
 80008c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
 80008d8:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	4b34      	ldr	r3, [pc, #208]	; (80009ac <MX_GPIO_Init+0xe8>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	4a33      	ldr	r2, [pc, #204]	; (80009ac <MX_GPIO_Init+0xe8>)
 80008e0:	f043 0304 	orr.w	r3, r3, #4
 80008e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e6:	4b31      	ldr	r3, [pc, #196]	; (80009ac <MX_GPIO_Init+0xe8>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	f003 0304 	and.w	r3, r3, #4
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80008f2:	4b2e      	ldr	r3, [pc, #184]	; (80009ac <MX_GPIO_Init+0xe8>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	4a2d      	ldr	r2, [pc, #180]	; (80009ac <MX_GPIO_Init+0xe8>)
 80008f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fe:	4b2b      	ldr	r3, [pc, #172]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800090a:	4b28      	ldr	r3, [pc, #160]	; (80009ac <MX_GPIO_Init+0xe8>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	4a27      	ldr	r2, [pc, #156]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000916:	4b25      	ldr	r3, [pc, #148]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	4b22      	ldr	r3, [pc, #136]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	4a21      	ldr	r2, [pc, #132]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000928:	f043 0302 	orr.w	r3, r3, #2
 800092c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092e:	4b1f      	ldr	r3, [pc, #124]	; (80009ac <MX_GPIO_Init+0xe8>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, PinGruen_Pin | PinGelb_Pin | PinRot_Pin,
 800093a:	2200      	movs	r2, #0
 800093c:	210e      	movs	r1, #14
 800093e:	481c      	ldr	r0, [pc, #112]	; (80009b0 <MX_GPIO_Init+0xec>)
 8000940:	f001 fdee 	bl	8002520 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	2120      	movs	r1, #32
 8000948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800094c:	f001 fde8 	bl	8002520 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000950:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000954:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000956:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <MX_GPIO_Init+0xf0>)
 8000958:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4619      	mov	r1, r3
 8000964:	4812      	ldr	r0, [pc, #72]	; (80009b0 <MX_GPIO_Init+0xec>)
 8000966:	f001 fc33 	bl	80021d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PinGruen_Pin PinGelb_Pin PinRot_Pin */
	GPIO_InitStruct.Pin = PinGruen_Pin | PinGelb_Pin | PinRot_Pin;
 800096a:	230e      	movs	r3, #14
 800096c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4619      	mov	r1, r3
 8000980:	480b      	ldr	r0, [pc, #44]	; (80009b0 <MX_GPIO_Init+0xec>)
 8000982:	f001 fc25 	bl	80021d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000986:	2320      	movs	r3, #32
 8000988:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098a:	2301      	movs	r3, #1
 800098c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4619      	mov	r1, r3
 800099c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a0:	f001 fc16 	bl	80021d0 <HAL_GPIO_Init>

}
 80009a4:	bf00      	nop
 80009a6:	3728      	adds	r7, #40	; 0x28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	10210000 	.word	0x10210000

080009b8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ce:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <HAL_MspInit+0x44>)
 80009d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009d2:	4a0e      	ldr	r2, [pc, #56]	; (8000a0c <HAL_MspInit+0x44>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6613      	str	r3, [r2, #96]	; 0x60
 80009da:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <HAL_MspInit+0x44>)
 80009dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <HAL_MspInit+0x44>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	4a08      	ldr	r2, [pc, #32]	; (8000a0c <HAL_MspInit+0x44>)
 80009ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009f0:	6593      	str	r3, [r2, #88]	; 0x58
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <HAL_MspInit+0x44>)
 80009f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000

08000a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a15      	ldr	r2, [pc, #84]	; (8000a84 <HAL_ADC_MspInit+0x74>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d124      	bne.n	8000a7c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a32:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a36:	4a14      	ldr	r2, [pc, #80]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a3e:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	4a0e      	ldr	r2, [pc, #56]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a56:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <HAL_ADC_MspInit+0x78>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a62:	2301      	movs	r3, #1
 8000a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a66:	230b      	movs	r3, #11
 8000a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a78:	f001 fbaa 	bl	80021d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000a7c:	bf00      	nop
 8000a7e:	3728      	adds	r7, #40	; 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	50040100 	.word	0x50040100
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <HAL_UART_MspInit+0x7c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d128      	bne.n	8000b00 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ab2:	4a16      	ldr	r2, [pc, #88]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab8:	6593      	str	r3, [r2, #88]	; 0x58
 8000aba:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	4a10      	ldr	r2, [pc, #64]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ade:	230c      	movs	r3, #12
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aea:	2303      	movs	r3, #3
 8000aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aee:	2307      	movs	r3, #7
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afc:	f001 fb68 	bl	80021d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	; 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40004400 	.word	0x40004400
 8000b0c:	40021000 	.word	0x40021000

08000b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2e:	e7fe      	b.n	8000b2e <BusFault_Handler+0x4>

08000b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <UsageFault_Handler+0x4>

08000b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b64:	f000 f8f4 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b74:	4a14      	ldr	r2, [pc, #80]	; (8000bc8 <_sbrk+0x5c>)
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <_sbrk+0x60>)
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b80:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d102      	bne.n	8000b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <_sbrk+0x64>)
 8000b8a:	4a12      	ldr	r2, [pc, #72]	; (8000bd4 <_sbrk+0x68>)
 8000b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8e:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d207      	bcs.n	8000bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b9c:	f003 fca4 	bl	80044e8 <__errno>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8000baa:	e009      	b.n	8000bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb2:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	4a05      	ldr	r2, [pc, #20]	; (8000bd0 <_sbrk+0x64>)
 8000bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20018000 	.word	0x20018000
 8000bcc:	00000400 	.word	0x00000400
 8000bd0:	2000008c 	.word	0x2000008c
 8000bd4:	20000188 	.word	0x20000188

08000bd8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <SystemInit+0x64>)
 8000bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000be2:	4a16      	ldr	r2, [pc, #88]	; (8000c3c <SystemInit+0x64>)
 8000be4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000be8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000bec:	4b14      	ldr	r3, [pc, #80]	; (8000c40 <SystemInit+0x68>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a13      	ldr	r2, [pc, #76]	; (8000c40 <SystemInit+0x68>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <SystemInit+0x68>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <SystemInit+0x68>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a0f      	ldr	r2, [pc, #60]	; (8000c40 <SystemInit+0x68>)
 8000c04:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000c08:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000c0c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <SystemInit+0x68>)
 8000c10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c14:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <SystemInit+0x68>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a09      	ldr	r2, [pc, #36]	; (8000c40 <SystemInit+0x68>)
 8000c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000c22:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <SystemInit+0x68>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c28:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <SystemInit+0x64>)
 8000c2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c2e:	609a      	str	r2, [r3, #8]
#endif
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000ed00 	.word	0xe000ed00
 8000c40:	40021000 	.word	0x40021000

08000c44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c48:	f7ff ffc6 	bl	8000bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c4c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c4e:	e003      	b.n	8000c58 <LoopCopyDataInit>

08000c50 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c52:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c54:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c56:	3104      	adds	r1, #4

08000c58 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c58:	480a      	ldr	r0, [pc, #40]	; (8000c84 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c5c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c5e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c60:	d3f6      	bcc.n	8000c50 <CopyDataInit>
	ldr	r2, =_sbss
 8000c62:	4a0a      	ldr	r2, [pc, #40]	; (8000c8c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c64:	e002      	b.n	8000c6c <LoopFillZerobss>

08000c66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c66:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c68:	f842 3b04 	str.w	r3, [r2], #4

08000c6c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c6c:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <LoopForever+0x16>)
	cmp	r2, r3
 8000c6e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c70:	d3f9      	bcc.n	8000c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c72:	f003 fc3f 	bl	80044f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c76:	f7ff fc97 	bl	80005a8 <main>

08000c7a <LoopForever>:

LoopForever:
    b LoopForever
 8000c7a:	e7fe      	b.n	8000c7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c7c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000c80:	08004e00 	.word	0x08004e00
	ldr	r0, =_sdata
 8000c84:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c88:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000c8c:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000c90:	20000184 	.word	0x20000184

08000c94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c94:	e7fe      	b.n	8000c94 <ADC1_2_IRQHandler>
	...

08000c98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <HAL_Init+0x3c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <HAL_Init+0x3c>)
 8000ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cae:	2003      	movs	r0, #3
 8000cb0:	f001 fa5a 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f000 f80f 	bl	8000cd8 <HAL_InitTick>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d002      	beq.n	8000cc6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	71fb      	strb	r3, [r7, #7]
 8000cc4:	e001      	b.n	8000cca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cc6:	f7ff fe7f 	bl	80009c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cca:	79fb      	ldrb	r3, [r7, #7]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40022000 	.word	0x40022000

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <HAL_InitTick+0x6c>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d023      	beq.n	8000d34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cec:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_InitTick+0x70>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <HAL_InitTick+0x6c>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d02:	4618      	mov	r0, r3
 8000d04:	f001 fa57 	bl	80021b6 <HAL_SYSTICK_Config>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d10f      	bne.n	8000d2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b0f      	cmp	r3, #15
 8000d12:	d809      	bhi.n	8000d28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d14:	2200      	movs	r2, #0
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	f04f 30ff 	mov.w	r0, #4294967295
 8000d1c:	f001 fa2f 	bl	800217e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d20:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <HAL_InitTick+0x74>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	e007      	b.n	8000d38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e004      	b.n	8000d38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	73fb      	strb	r3, [r7, #15]
 8000d32:	e001      	b.n	8000d38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_IncTick+0x20>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_IncTick+0x24>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <HAL_IncTick+0x24>)
 8000d62:	6013      	str	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008
 8000d74:	2000017c 	.word	0x2000017c

08000d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <HAL_GetTick+0x14>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	2000017c 	.word	0x2000017c

08000d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d98:	f7ff ffee 	bl	8000d78 <HAL_GetTick>
 8000d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da8:	d005      	beq.n	8000db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <HAL_Delay+0x40>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4413      	add	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000db6:	bf00      	nop
 8000db8:	f7ff ffde 	bl	8000d78 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d8f7      	bhi.n	8000db8 <HAL_Delay+0x28>
  {
  }
}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000008 	.word	0x20000008

08000dd4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	431a      	orrs	r2, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	609a      	str	r2, [r3, #8]
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b083      	sub	sp, #12
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	609a      	str	r2, [r3, #8]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b087      	sub	sp, #28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	3360      	adds	r3, #96	; 0x60
 8000e4e:	461a      	mov	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	4413      	add	r3, r2
 8000e56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b08      	ldr	r3, [pc, #32]	; (8000e80 <LL_ADC_SetOffset+0x44>)
 8000e5e:	4013      	ands	r3, r2
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e74:	bf00      	nop
 8000e76:	371c      	adds	r7, #28
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	03fff000 	.word	0x03fff000

08000e84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3360      	adds	r3, #96	; 0x60
 8000e92:	461a      	mov	r2, r3
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b087      	sub	sp, #28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	3360      	adds	r3, #96	; 0x60
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000eda:	bf00      	nop
 8000edc:	371c      	adds	r7, #28
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000efe:	2300      	movs	r3, #0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	3330      	adds	r3, #48	; 0x30
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	0a1b      	lsrs	r3, r3, #8
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	f003 030c 	and.w	r3, r3, #12
 8000f28:	4413      	add	r3, r2
 8000f2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	f003 031f 	and.w	r3, r3, #31
 8000f36:	211f      	movs	r1, #31
 8000f38:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	401a      	ands	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	0e9b      	lsrs	r3, r3, #26
 8000f44:	f003 011f 	and.w	r1, r3, #31
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	f003 031f 	and.w	r3, r3, #31
 8000f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f52:	431a      	orrs	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f58:	bf00      	nop
 8000f5a:	371c      	adds	r7, #28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b087      	sub	sp, #28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3314      	adds	r3, #20
 8000f74:	461a      	mov	r2, r3
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	0e5b      	lsrs	r3, r3, #25
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	4413      	add	r3, r2
 8000f82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	0d1b      	lsrs	r3, r3, #20
 8000f8c:	f003 031f 	and.w	r3, r3, #31
 8000f90:	2107      	movs	r1, #7
 8000f92:	fa01 f303 	lsl.w	r3, r1, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	401a      	ands	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	0d1b      	lsrs	r3, r3, #20
 8000f9e:	f003 031f 	and.w	r3, r3, #31
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fae:	bf00      	nop
 8000fb0:	371c      	adds	r7, #28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f003 0318 	and.w	r3, r3, #24
 8000fde:	4908      	ldr	r1, [pc, #32]	; (8001000 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fe0:	40d9      	lsrs	r1, r3
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	400b      	ands	r3, r1
 8000fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fea:	431a      	orrs	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ff2:	bf00      	nop
 8000ff4:	3714      	adds	r7, #20
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	0007ffff 	.word	0x0007ffff

08001004 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f003 031f 	and.w	r3, r3, #31
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800104c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	6093      	str	r3, [r2, #8]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001070:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001074:	d101      	bne.n	800107a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001076:	2301      	movs	r3, #1
 8001078:	e000      	b.n	800107c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001098:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800109c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80010c4:	d101      	bne.n	80010ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010ec:	f043 0201 	orr.w	r2, r3, #1
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	2b01      	cmp	r3, #1
 8001112:	d101      	bne.n	8001118 <LL_ADC_IsEnabled+0x18>
 8001114:	2301      	movs	r3, #1
 8001116:	e000      	b.n	800111a <LL_ADC_IsEnabled+0x1a>
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001136:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800113a:	f043 0204 	orr.w	r2, r3, #4
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	2b04      	cmp	r3, #4
 8001160:	d101      	bne.n	8001166 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001166:	2300      	movs	r3, #0
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f003 0308 	and.w	r3, r3, #8
 8001184:	2b08      	cmp	r3, #8
 8001186:	d101      	bne.n	800118c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001188:	2301      	movs	r3, #1
 800118a:	e000      	b.n	800118e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011a4:	2300      	movs	r3, #0
 80011a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e134      	b.n	8001420 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	691b      	ldr	r3, [r3, #16]
 80011ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d109      	bne.n	80011d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff fc23 	bl	8000a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff3f 	bl	8001060 <LL_ADC_IsDeepPowerDownEnabled>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d004      	beq.n	80011f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff25 	bl	800103c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff5a 	bl	80010b0 <LL_ADC_IsInternalRegulatorEnabled>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d113      	bne.n	800122a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff3e 	bl	8001088 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800120c:	4b86      	ldr	r3, [pc, #536]	; (8001428 <HAL_ADC_Init+0x28c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	099b      	lsrs	r3, r3, #6
 8001212:	4a86      	ldr	r2, [pc, #536]	; (800142c <HAL_ADC_Init+0x290>)
 8001214:	fba2 2303 	umull	r2, r3, r2, r3
 8001218:	099b      	lsrs	r3, r3, #6
 800121a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800121c:	e002      	b.n	8001224 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	3b01      	subs	r3, #1
 8001222:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f9      	bne.n	800121e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ff3e 	bl	80010b0 <LL_ADC_IsInternalRegulatorEnabled>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d10d      	bne.n	8001256 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800123e:	f043 0210 	orr.w	r2, r3, #16
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800124a:	f043 0201 	orr.w	r2, r3, #1
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff ff77 	bl	800114e <LL_ADC_REG_IsConversionOngoing>
 8001260:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001266:	f003 0310 	and.w	r3, r3, #16
 800126a:	2b00      	cmp	r3, #0
 800126c:	f040 80cf 	bne.w	800140e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 80cb 	bne.w	800140e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800127c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001280:	f043 0202 	orr.w	r2, r3, #2
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff37 	bl	8001100 <LL_ADC_IsEnabled>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d115      	bne.n	80012c4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001298:	4865      	ldr	r0, [pc, #404]	; (8001430 <HAL_ADC_Init+0x294>)
 800129a:	f7ff ff31 	bl	8001100 <LL_ADC_IsEnabled>
 800129e:	4604      	mov	r4, r0
 80012a0:	4864      	ldr	r0, [pc, #400]	; (8001434 <HAL_ADC_Init+0x298>)
 80012a2:	f7ff ff2d 	bl	8001100 <LL_ADC_IsEnabled>
 80012a6:	4603      	mov	r3, r0
 80012a8:	431c      	orrs	r4, r3
 80012aa:	4863      	ldr	r0, [pc, #396]	; (8001438 <HAL_ADC_Init+0x29c>)
 80012ac:	f7ff ff28 	bl	8001100 <LL_ADC_IsEnabled>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4323      	orrs	r3, r4
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d105      	bne.n	80012c4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4619      	mov	r1, r3
 80012be:	485f      	ldr	r0, [pc, #380]	; (800143c <HAL_ADC_Init+0x2a0>)
 80012c0:	f7ff fd88 	bl	8000dd4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	7e5b      	ldrb	r3, [r3, #25]
 80012c8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012ce:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80012d4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80012da:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012e2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d106      	bne.n	8001300 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f6:	3b01      	subs	r3, #1
 80012f8:	045b      	lsls	r3, r3, #17
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001304:	2b00      	cmp	r3, #0
 8001306:	d009      	beq.n	800131c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001314:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68da      	ldr	r2, [r3, #12]
 8001322:	4b47      	ldr	r3, [pc, #284]	; (8001440 <HAL_ADC_Init+0x2a4>)
 8001324:	4013      	ands	r3, r2
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	69b9      	ldr	r1, [r7, #24]
 800132c:	430b      	orrs	r3, r1
 800132e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff0a 	bl	800114e <LL_ADC_REG_IsConversionOngoing>
 800133a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff17 	bl	8001174 <LL_ADC_INJ_IsConversionOngoing>
 8001346:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d13d      	bne.n	80013ca <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d13a      	bne.n	80013ca <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001358:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001360:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001370:	f023 0302 	bic.w	r3, r3, #2
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	6812      	ldr	r2, [r2, #0]
 8001378:	69b9      	ldr	r1, [r7, #24]
 800137a:	430b      	orrs	r3, r1
 800137c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001384:	2b01      	cmp	r3, #1
 8001386:	d118      	bne.n	80013ba <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001392:	f023 0304 	bic.w	r3, r3, #4
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800139e:	4311      	orrs	r1, r2
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80013a4:	4311      	orrs	r1, r2
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80013aa:	430a      	orrs	r2, r1
 80013ac:	431a      	orrs	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f042 0201 	orr.w	r2, r2, #1
 80013b6:	611a      	str	r2, [r3, #16]
 80013b8:	e007      	b.n	80013ca <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	691a      	ldr	r2, [r3, #16]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f022 0201 	bic.w	r2, r2, #1
 80013c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d10c      	bne.n	80013ec <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d8:	f023 010f 	bic.w	r1, r3, #15
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	1e5a      	subs	r2, r3, #1
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	430a      	orrs	r2, r1
 80013e8:	631a      	str	r2, [r3, #48]	; 0x30
 80013ea:	e007      	b.n	80013fc <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f022 020f 	bic.w	r2, r2, #15
 80013fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001400:	f023 0303 	bic.w	r3, r3, #3
 8001404:	f043 0201 	orr.w	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	655a      	str	r2, [r3, #84]	; 0x54
 800140c:	e007      	b.n	800141e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001412:	f043 0210 	orr.w	r2, r3, #16
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800141e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3724      	adds	r7, #36	; 0x24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	20000000 	.word	0x20000000
 800142c:	053e2d63 	.word	0x053e2d63
 8001430:	50040000 	.word	0x50040000
 8001434:	50040100 	.word	0x50040100
 8001438:	50040200 	.word	0x50040200
 800143c:	50040300 	.word	0x50040300
 8001440:	fff0c007 	.word	0xfff0c007

08001444 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800144c:	4857      	ldr	r0, [pc, #348]	; (80015ac <HAL_ADC_Start+0x168>)
 800144e:	f7ff fdd9 	bl	8001004 <LL_ADC_GetMultimode>
 8001452:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fe78 	bl	800114e <LL_ADC_REG_IsConversionOngoing>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	f040 809c 	bne.w	800159e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_ADC_Start+0x30>
 8001470:	2302      	movs	r3, #2
 8001472:	e097      	b.n	80015a4 <HAL_ADC_Start+0x160>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2201      	movs	r2, #1
 8001478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 fd67 	bl	8001f50 <ADC_Enable>
 8001482:	4603      	mov	r3, r0
 8001484:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001486:	7dfb      	ldrb	r3, [r7, #23]
 8001488:	2b00      	cmp	r3, #0
 800148a:	f040 8083 	bne.w	8001594 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001492:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001496:	f023 0301 	bic.w	r3, r3, #1
 800149a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a42      	ldr	r2, [pc, #264]	; (80015b0 <HAL_ADC_Start+0x16c>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d002      	beq.n	80014b2 <HAL_ADC_Start+0x6e>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	e000      	b.n	80014b4 <HAL_ADC_Start+0x70>
 80014b2:	4b40      	ldr	r3, [pc, #256]	; (80015b4 <HAL_ADC_Start+0x170>)
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d002      	beq.n	80014c2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d105      	bne.n	80014ce <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014da:	d106      	bne.n	80014ea <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e0:	f023 0206 	bic.w	r2, r3, #6
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	659a      	str	r2, [r3, #88]	; 0x58
 80014e8:	e002      	b.n	80014f0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	221c      	movs	r2, #28
 80014f6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a2a      	ldr	r2, [pc, #168]	; (80015b0 <HAL_ADC_Start+0x16c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d002      	beq.n	8001510 <HAL_ADC_Start+0xcc>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	e000      	b.n	8001512 <HAL_ADC_Start+0xce>
 8001510:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <HAL_ADC_Start+0x170>)
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	6812      	ldr	r2, [r2, #0]
 8001516:	4293      	cmp	r3, r2
 8001518:	d008      	beq.n	800152c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	2b05      	cmp	r3, #5
 8001524:	d002      	beq.n	800152c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	2b09      	cmp	r3, #9
 800152a:	d114      	bne.n	8001556 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d007      	beq.n	800154a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800153e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001542:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fde9 	bl	8001126 <LL_ADC_REG_StartConversion>
 8001554:	e025      	b.n	80015a2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800155a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <HAL_ADC_Start+0x16c>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d002      	beq.n	8001572 <HAL_ADC_Start+0x12e>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e000      	b.n	8001574 <HAL_ADC_Start+0x130>
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <HAL_ADC_Start+0x170>)
 8001574:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00f      	beq.n	80015a2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001586:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800158a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	655a      	str	r2, [r3, #84]	; 0x54
 8001592:	e006      	b.n	80015a2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800159c:	e001      	b.n	80015a2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800159e:	2302      	movs	r3, #2
 80015a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80015a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	50040300 	.word	0x50040300
 80015b0:	50040100 	.word	0x50040100
 80015b4:	50040000 	.word	0x50040000

080015b8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015c2:	4862      	ldr	r0, [pc, #392]	; (800174c <HAL_ADC_PollForConversion+0x194>)
 80015c4:	f7ff fd1e 	bl	8001004 <LL_ADC_GetMultimode>
 80015c8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d102      	bne.n	80015d8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80015d2:	2308      	movs	r3, #8
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	e02a      	b.n	800162e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	2b05      	cmp	r3, #5
 80015e2:	d002      	beq.n	80015ea <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	2b09      	cmp	r3, #9
 80015e8:	d111      	bne.n	800160e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d007      	beq.n	8001608 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015fc:	f043 0220 	orr.w	r2, r3, #32
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e09d      	b.n	8001744 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001608:	2304      	movs	r3, #4
 800160a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800160c:	e00f      	b.n	800162e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800160e:	484f      	ldr	r0, [pc, #316]	; (800174c <HAL_ADC_PollForConversion+0x194>)
 8001610:	f7ff fd06 	bl	8001020 <LL_ADC_GetMultiDMATransfer>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d007      	beq.n	800162a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800161e:	f043 0220 	orr.w	r2, r3, #32
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e08c      	b.n	8001744 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800162a:	2304      	movs	r3, #4
 800162c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800162e:	f7ff fba3 	bl	8000d78 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001634:	e01a      	b.n	800166c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800163c:	d016      	beq.n	800166c <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800163e:	f7ff fb9b 	bl	8000d78 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d302      	bcc.n	8001654 <HAL_ADC_PollForConversion+0x9c>
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d10b      	bne.n	800166c <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001658:	f043 0204 	orr.w	r2, r3, #4
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e06b      	b.n	8001744 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	4013      	ands	r3, r2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0dd      	beq.n	8001636 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff fc2b 	bl	8000ee6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d01c      	beq.n	80016d0 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7e5b      	ldrb	r3, [r3, #25]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d118      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	2b08      	cmp	r3, #8
 80016aa:	d111      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d105      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c8:	f043 0201 	orr.w	r2, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a1e      	ldr	r2, [pc, #120]	; (8001750 <HAL_ADC_PollForConversion+0x198>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d002      	beq.n	80016e0 <HAL_ADC_PollForConversion+0x128>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	e000      	b.n	80016e2 <HAL_ADC_PollForConversion+0x12a>
 80016e0:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <HAL_ADC_PollForConversion+0x19c>)
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d008      	beq.n	80016fc <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	2b05      	cmp	r3, #5
 80016f4:	d002      	beq.n	80016fc <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	2b09      	cmp	r3, #9
 80016fa:	d104      	bne.n	8001706 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	e00c      	b.n	8001720 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a11      	ldr	r2, [pc, #68]	; (8001750 <HAL_ADC_PollForConversion+0x198>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d002      	beq.n	8001716 <HAL_ADC_PollForConversion+0x15e>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	e000      	b.n	8001718 <HAL_ADC_PollForConversion+0x160>
 8001716:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <HAL_ADC_PollForConversion+0x19c>)
 8001718:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	2b08      	cmp	r3, #8
 8001724:	d104      	bne.n	8001730 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2208      	movs	r2, #8
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e008      	b.n	8001742 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d103      	bne.n	8001742 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	220c      	movs	r2, #12
 8001740:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3720      	adds	r7, #32
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	50040300 	.word	0x50040300
 8001750:	50040100 	.word	0x50040100
 8001754:	50040000 	.word	0x50040000

08001758 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b0b6      	sub	sp, #216	; 0xd8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001784:	2300      	movs	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800178e:	2b01      	cmp	r3, #1
 8001790:	d101      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x22>
 8001792:	2302      	movs	r3, #2
 8001794:	e3c6      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x7b0>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fcd3 	bl	800114e <LL_ADC_REG_IsConversionOngoing>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f040 83a7 	bne.w	8001efe <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d824      	bhi.n	8001802 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	3b02      	subs	r3, #2
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d81b      	bhi.n	80017fa <HAL_ADC_ConfigChannel+0x86>
 80017c2:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <HAL_ADC_ConfigChannel+0x54>)
 80017c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c8:	080017d9 	.word	0x080017d9
 80017cc:	080017e1 	.word	0x080017e1
 80017d0:	080017e9 	.word	0x080017e9
 80017d4:	080017f1 	.word	0x080017f1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	220c      	movs	r2, #12
 80017dc:	605a      	str	r2, [r3, #4]
          break;
 80017de:	e011      	b.n	8001804 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	2212      	movs	r2, #18
 80017e4:	605a      	str	r2, [r3, #4]
          break;
 80017e6:	e00d      	b.n	8001804 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	2218      	movs	r2, #24
 80017ec:	605a      	str	r2, [r3, #4]
          break;
 80017ee:	e009      	b.n	8001804 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017f6:	605a      	str	r2, [r3, #4]
          break;
 80017f8:	e004      	b.n	8001804 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2206      	movs	r2, #6
 80017fe:	605a      	str	r2, [r3, #4]
          break;
 8001800:	e000      	b.n	8001804 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001802:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6818      	ldr	r0, [r3, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	6859      	ldr	r1, [r3, #4]
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	f7ff fb7b 	bl	8000f0c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fc97 	bl	800114e <LL_ADC_REG_IsConversionOngoing>
 8001820:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fca3 	bl	8001174 <LL_ADC_INJ_IsConversionOngoing>
 800182e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001832:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001836:	2b00      	cmp	r3, #0
 8001838:	f040 81a6 	bne.w	8001b88 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800183c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001840:	2b00      	cmp	r3, #0
 8001842:	f040 81a1 	bne.w	8001b88 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	6819      	ldr	r1, [r3, #0]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	461a      	mov	r2, r3
 8001854:	f7ff fb86 	bl	8000f64 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	695a      	ldr	r2, [r3, #20]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	08db      	lsrs	r3, r3, #3
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	2b04      	cmp	r3, #4
 8001878:	d00a      	beq.n	8001890 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6818      	ldr	r0, [r3, #0]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	6919      	ldr	r1, [r3, #16]
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800188a:	f7ff fad7 	bl	8000e3c <LL_ADC_SetOffset>
 800188e:	e17b      	b.n	8001b88 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2100      	movs	r1, #0
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff faf4 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10a      	bne.n	80018bc <HAL_ADC_ConfigChannel+0x148>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff fae9 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 80018b2:	4603      	mov	r3, r0
 80018b4:	0e9b      	lsrs	r3, r3, #26
 80018b6:	f003 021f 	and.w	r2, r3, #31
 80018ba:	e01e      	b.n	80018fa <HAL_ADC_ConfigChannel+0x186>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2100      	movs	r1, #0
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fade 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80018d2:	fa93 f3a3 	rbit	r3, r3
 80018d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80018de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80018e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80018ea:	2320      	movs	r3, #32
 80018ec:	e004      	b.n	80018f8 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80018ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018f2:	fab3 f383 	clz	r3, r3
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001902:	2b00      	cmp	r3, #0
 8001904:	d105      	bne.n	8001912 <HAL_ADC_ConfigChannel+0x19e>
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	0e9b      	lsrs	r3, r3, #26
 800190c:	f003 031f 	and.w	r3, r3, #31
 8001910:	e018      	b.n	8001944 <HAL_ADC_ConfigChannel+0x1d0>
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800191e:	fa93 f3a3 	rbit	r3, r3
 8001922:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800192a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800192e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001936:	2320      	movs	r3, #32
 8001938:	e004      	b.n	8001944 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800193a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800193e:	fab3 f383 	clz	r3, r3
 8001942:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001944:	429a      	cmp	r2, r3
 8001946:	d106      	bne.n	8001956 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff faad 	bl	8000eb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2101      	movs	r1, #1
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fa91 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001962:	4603      	mov	r3, r0
 8001964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10a      	bne.n	8001982 <HAL_ADC_ConfigChannel+0x20e>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fa86 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001978:	4603      	mov	r3, r0
 800197a:	0e9b      	lsrs	r3, r3, #26
 800197c:	f003 021f 	and.w	r2, r3, #31
 8001980:	e01e      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x24c>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2101      	movs	r1, #1
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fa7b 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001994:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001998:	fa93 f3a3 	rbit	r3, r3
 800199c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80019a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80019a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80019a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80019b0:	2320      	movs	r3, #32
 80019b2:	e004      	b.n	80019be <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80019b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019b8:	fab3 f383 	clz	r3, r3
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d105      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x264>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	0e9b      	lsrs	r3, r3, #26
 80019d2:	f003 031f 	and.w	r3, r3, #31
 80019d6:	e018      	b.n	8001a0a <HAL_ADC_ConfigChannel+0x296>
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019e4:	fa93 f3a3 	rbit	r3, r3
 80019e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80019ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80019f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80019f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80019fc:	2320      	movs	r3, #32
 80019fe:	e004      	b.n	8001a0a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a04:	fab3 f383 	clz	r3, r3
 8001a08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d106      	bne.n	8001a1c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2200      	movs	r2, #0
 8001a14:	2101      	movs	r1, #1
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fa4a 	bl	8000eb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2102      	movs	r1, #2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff fa2e 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d10a      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x2d4>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2102      	movs	r1, #2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fa23 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	0e9b      	lsrs	r3, r3, #26
 8001a42:	f003 021f 	and.w	r2, r3, #31
 8001a46:	e01e      	b.n	8001a86 <HAL_ADC_ConfigChannel+0x312>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fa18 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001a66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001a6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001a76:	2320      	movs	r3, #32
 8001a78:	e004      	b.n	8001a84 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001a7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d105      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x32a>
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	0e9b      	lsrs	r3, r3, #26
 8001a98:	f003 031f 	and.w	r3, r3, #31
 8001a9c:	e016      	b.n	8001acc <HAL_ADC_ConfigChannel+0x358>
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001aaa:	fa93 f3a3 	rbit	r3, r3
 8001aae:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001ab0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ab2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001ab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001abe:	2320      	movs	r3, #32
 8001ac0:	e004      	b.n	8001acc <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d106      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2102      	movs	r1, #2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff f9e9 	bl	8000eb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff f9cd 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001aea:	4603      	mov	r3, r0
 8001aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d10a      	bne.n	8001b0a <HAL_ADC_ConfigChannel+0x396>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2103      	movs	r1, #3
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff f9c2 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	0e9b      	lsrs	r3, r3, #26
 8001b04:	f003 021f 	and.w	r2, r3, #31
 8001b08:	e017      	b.n	8001b3a <HAL_ADC_ConfigChannel+0x3c6>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2103      	movs	r1, #3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff f9b7 	bl	8000e84 <LL_ADC_GetOffsetChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b1c:	fa93 f3a3 	rbit	r3, r3
 8001b20:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001b22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b24:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001b26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001b2c:	2320      	movs	r3, #32
 8001b2e:	e003      	b.n	8001b38 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001b30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b32:	fab3 f383 	clz	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d105      	bne.n	8001b52 <HAL_ADC_ConfigChannel+0x3de>
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	0e9b      	lsrs	r3, r3, #26
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	e011      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x402>
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b62:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001b6a:	2320      	movs	r3, #32
 8001b6c:	e003      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b70:	fab3 f383 	clz	r3, r3
 8001b74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d106      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2103      	movs	r1, #3
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff f994 	bl	8000eb0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fab7 	bl	8001100 <LL_ADC_IsEnabled>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f040 813f 	bne.w	8001e18 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6818      	ldr	r0, [r3, #0]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	6819      	ldr	r1, [r3, #0]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	f7ff fa08 	bl	8000fbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	4a8e      	ldr	r2, [pc, #568]	; (8001dec <HAL_ADC_ConfigChannel+0x678>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	f040 8130 	bne.w	8001e18 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10b      	bne.n	8001be0 <HAL_ADC_ConfigChannel+0x46c>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	0e9b      	lsrs	r3, r3, #26
 8001bce:	3301      	adds	r3, #1
 8001bd0:	f003 031f 	and.w	r3, r3, #31
 8001bd4:	2b09      	cmp	r3, #9
 8001bd6:	bf94      	ite	ls
 8001bd8:	2301      	movls	r3, #1
 8001bda:	2300      	movhi	r3, #0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	e019      	b.n	8001c14 <HAL_ADC_ConfigChannel+0x4a0>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be8:	fa93 f3a3 	rbit	r3, r3
 8001bec:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001bee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bf0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001bf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001bf8:	2320      	movs	r3, #32
 8001bfa:	e003      	b.n	8001c04 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001bfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bfe:	fab3 f383 	clz	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	3301      	adds	r3, #1
 8001c06:	f003 031f 	and.w	r3, r3, #31
 8001c0a:	2b09      	cmp	r3, #9
 8001c0c:	bf94      	ite	ls
 8001c0e:	2301      	movls	r3, #1
 8001c10:	2300      	movhi	r3, #0
 8001c12:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d079      	beq.n	8001d0c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d107      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x4c0>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	0e9b      	lsrs	r3, r3, #26
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	069b      	lsls	r3, r3, #26
 8001c2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c32:	e015      	b.n	8001c60 <HAL_ADC_ConfigChannel+0x4ec>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c3c:	fa93 f3a3 	rbit	r3, r3
 8001c40:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c44:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001c46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001c4c:	2320      	movs	r3, #32
 8001c4e:	e003      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001c50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c52:	fab3 f383 	clz	r3, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	3301      	adds	r3, #1
 8001c5a:	069b      	lsls	r3, r3, #26
 8001c5c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d109      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x50c>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	0e9b      	lsrs	r3, r3, #26
 8001c72:	3301      	adds	r3, #1
 8001c74:	f003 031f 	and.w	r3, r3, #31
 8001c78:	2101      	movs	r1, #1
 8001c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7e:	e017      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x53c>
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c88:	fa93 f3a3 	rbit	r3, r3
 8001c8c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c90:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001c98:	2320      	movs	r3, #32
 8001c9a:	e003      	b.n	8001ca4 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001c9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c9e:	fab3 f383 	clz	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	f003 031f 	and.w	r3, r3, #31
 8001caa:	2101      	movs	r1, #1
 8001cac:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb0:	ea42 0103 	orr.w	r1, r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10a      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x562>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	0e9b      	lsrs	r3, r3, #26
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	f003 021f 	and.w	r2, r3, #31
 8001ccc:	4613      	mov	r3, r2
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	4413      	add	r3, r2
 8001cd2:	051b      	lsls	r3, r3, #20
 8001cd4:	e018      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x594>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001cee:	2320      	movs	r3, #32
 8001cf0:	e003      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d08:	430b      	orrs	r3, r1
 8001d0a:	e080      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d107      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x5b4>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	0e9b      	lsrs	r3, r3, #26
 8001d1e:	3301      	adds	r3, #1
 8001d20:	069b      	lsls	r3, r3, #26
 8001d22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d26:	e015      	b.n	8001d54 <HAL_ADC_ConfigChannel+0x5e0>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d30:	fa93 f3a3 	rbit	r3, r3
 8001d34:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d38:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001d40:	2320      	movs	r3, #32
 8001d42:	e003      	b.n	8001d4c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	069b      	lsls	r3, r3, #26
 8001d50:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d109      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x600>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	0e9b      	lsrs	r3, r3, #26
 8001d66:	3301      	adds	r3, #1
 8001d68:	f003 031f 	and.w	r3, r3, #31
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d72:	e017      	b.n	8001da4 <HAL_ADC_ConfigChannel+0x630>
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	fa93 f3a3 	rbit	r3, r3
 8001d80:	61fb      	str	r3, [r7, #28]
  return result;
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	e003      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d92:	fab3 f383 	clz	r3, r3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f003 031f 	and.w	r3, r3, #31
 8001d9e:	2101      	movs	r1, #1
 8001da0:	fa01 f303 	lsl.w	r3, r1, r3
 8001da4:	ea42 0103 	orr.w	r1, r2, r3
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10d      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x65c>
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	0e9b      	lsrs	r3, r3, #26
 8001dba:	3301      	adds	r3, #1
 8001dbc:	f003 021f 	and.w	r2, r3, #31
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	3b1e      	subs	r3, #30
 8001dc8:	051b      	lsls	r3, r3, #20
 8001dca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dce:	e01d      	b.n	8001e0c <HAL_ADC_ConfigChannel+0x698>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	613b      	str	r3, [r7, #16]
  return result;
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d103      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001de8:	2320      	movs	r3, #32
 8001dea:	e005      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x684>
 8001dec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	3301      	adds	r3, #1
 8001dfa:	f003 021f 	and.w	r2, r3, #31
 8001dfe:	4613      	mov	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	4413      	add	r3, r2
 8001e04:	3b1e      	subs	r3, #30
 8001e06:	051b      	lsls	r3, r3, #20
 8001e08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	6892      	ldr	r2, [r2, #8]
 8001e12:	4619      	mov	r1, r3
 8001e14:	f7ff f8a6 	bl	8000f64 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4b43      	ldr	r3, [pc, #268]	; (8001f2c <HAL_ADC_ConfigChannel+0x7b8>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d079      	beq.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e24:	4842      	ldr	r0, [pc, #264]	; (8001f30 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e26:	f7fe fffb 	bl	8000e20 <LL_ADC_GetCommonPathInternalCh>
 8001e2a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a40      	ldr	r2, [pc, #256]	; (8001f34 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d12b      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d125      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a3b      	ldr	r2, [pc, #236]	; (8001f38 <HAL_ADC_ConfigChannel+0x7c4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d004      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x6e4>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a3a      	ldr	r2, [pc, #232]	; (8001f3c <HAL_ADC_ConfigChannel+0x7c8>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d15c      	bne.n	8001f12 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e60:	4619      	mov	r1, r3
 8001e62:	4833      	ldr	r0, [pc, #204]	; (8001f30 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e64:	f7fe ffc9 	bl	8000dfa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001e68:	4b35      	ldr	r3, [pc, #212]	; (8001f40 <HAL_ADC_ConfigChannel+0x7cc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	099b      	lsrs	r3, r3, #6
 8001e6e:	4a35      	ldr	r2, [pc, #212]	; (8001f44 <HAL_ADC_ConfigChannel+0x7d0>)
 8001e70:	fba2 2303 	umull	r2, r3, r2, r3
 8001e74:	099a      	lsrs	r2, r3, #6
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e80:	e002      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	3b01      	subs	r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1f9      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e8e:	e040      	b.n	8001f12 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a2c      	ldr	r2, [pc, #176]	; (8001f48 <HAL_ADC_ConfigChannel+0x7d4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d118      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x758>
 8001e9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d112      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a23      	ldr	r2, [pc, #140]	; (8001f38 <HAL_ADC_ConfigChannel+0x7c4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d004      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x746>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a21      	ldr	r2, [pc, #132]	; (8001f3c <HAL_ADC_ConfigChannel+0x7c8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d12d      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	481a      	ldr	r0, [pc, #104]	; (8001f30 <HAL_ADC_ConfigChannel+0x7bc>)
 8001ec6:	f7fe ff98 	bl	8000dfa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001eca:	e024      	b.n	8001f16 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <HAL_ADC_ConfigChannel+0x7d8>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d120      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ed6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d11a      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a14      	ldr	r2, [pc, #80]	; (8001f38 <HAL_ADC_ConfigChannel+0x7c4>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d115      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ef0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480e      	ldr	r0, [pc, #56]	; (8001f30 <HAL_ADC_ConfigChannel+0x7bc>)
 8001ef8:	f7fe ff7f 	bl	8000dfa <LL_ADC_SetCommonPathInternalCh>
 8001efc:	e00c      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f02:	f043 0220 	orr.w	r2, r3, #32
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8001f10:	e002      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f12:	bf00      	nop
 8001f14:	e000      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f16:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001f20:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	37d8      	adds	r7, #216	; 0xd8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	80080000 	.word	0x80080000
 8001f30:	50040300 	.word	0x50040300
 8001f34:	c7520000 	.word	0xc7520000
 8001f38:	50040000 	.word	0x50040000
 8001f3c:	50040200 	.word	0x50040200
 8001f40:	20000000 	.word	0x20000000
 8001f44:	053e2d63 	.word	0x053e2d63
 8001f48:	cb840000 	.word	0xcb840000
 8001f4c:	80000001 	.word	0x80000001

08001f50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff f8cf 	bl	8001100 <LL_ADC_IsEnabled>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d146      	bne.n	8001ff6 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689a      	ldr	r2, [r3, #8]
 8001f6e:	4b24      	ldr	r3, [pc, #144]	; (8002000 <ADC_Enable+0xb0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00d      	beq.n	8001f92 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7a:	f043 0210 	orr.w	r2, r3, #16
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	f043 0201 	orr.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e032      	b.n	8001ff8 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f89e 	bl	80010d8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001f9c:	f7fe feec 	bl	8000d78 <HAL_GetTick>
 8001fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001fa2:	e021      	b.n	8001fe8 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff f8a9 	bl	8001100 <LL_ADC_IsEnabled>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d104      	bne.n	8001fbe <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff f88d 	bl	80010d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001fbe:	f7fe fedb 	bl	8000d78 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d90d      	bls.n	8001fe8 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd0:	f043 0210 	orr.w	r2, r3, #16
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fdc:	f043 0201 	orr.w	r2, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e007      	b.n	8001ff8 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d1d6      	bne.n	8001fa4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	8000003f 	.word	0x8000003f

08002004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002020:	4013      	ands	r3, r2
 8002022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800202c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002036:	4a04      	ldr	r2, [pc, #16]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	60d3      	str	r3, [r2, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002050:	4b04      	ldr	r3, [pc, #16]	; (8002064 <__NVIC_GetPriorityGrouping+0x18>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	0a1b      	lsrs	r3, r3, #8
 8002056:	f003 0307 	and.w	r3, r3, #7
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	; (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	; (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	; 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	; 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f7ff ff8e 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	; (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff47 	bl	8002004 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002190:	f7ff ff5c 	bl	800204c <__NVIC_GetPriorityGrouping>
 8002194:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	6978      	ldr	r0, [r7, #20]
 800219c:	f7ff ff8e 	bl	80020bc <NVIC_EncodePriority>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff5d 	bl	8002068 <__NVIC_SetPriority>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff ffb0 	bl	8002124 <SysTick_Config>
 80021c4:	4603      	mov	r3, r0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b087      	sub	sp, #28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021de:	e17f      	b.n	80024e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2101      	movs	r1, #1
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ec:	4013      	ands	r3, r2
 80021ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8171 	beq.w	80024da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d00b      	beq.n	8002218 <HAL_GPIO_Init+0x48>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d007      	beq.n	8002218 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800220c:	2b11      	cmp	r3, #17
 800220e:	d003      	beq.n	8002218 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b12      	cmp	r3, #18
 8002216:	d130      	bne.n	800227a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	2203      	movs	r2, #3
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4313      	orrs	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800224e:	2201      	movs	r2, #1
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4013      	ands	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	091b      	lsrs	r3, r3, #4
 8002264:	f003 0201 	and.w	r2, r3, #1
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	4313      	orrs	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	2b03      	cmp	r3, #3
 8002284:	d118      	bne.n	80022b8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800228c:	2201      	movs	r2, #1
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	08db      	lsrs	r3, r3, #3
 80022a2:	f003 0201 	and.w	r2, r3, #1
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	2203      	movs	r2, #3
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x128>
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b12      	cmp	r3, #18
 80022f6:	d123      	bne.n	8002340 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	08da      	lsrs	r2, r3, #3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3208      	adds	r2, #8
 8002300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002304:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	220f      	movs	r2, #15
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	691a      	ldr	r2, [r3, #16]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4313      	orrs	r3, r2
 8002330:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	08da      	lsrs	r2, r3, #3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3208      	adds	r2, #8
 800233a:	6939      	ldr	r1, [r7, #16]
 800233c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	2203      	movs	r2, #3
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4013      	ands	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0203 	and.w	r2, r3, #3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 80ac 	beq.w	80024da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002382:	4b5e      	ldr	r3, [pc, #376]	; (80024fc <HAL_GPIO_Init+0x32c>)
 8002384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002386:	4a5d      	ldr	r2, [pc, #372]	; (80024fc <HAL_GPIO_Init+0x32c>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6613      	str	r3, [r2, #96]	; 0x60
 800238e:	4b5b      	ldr	r3, [pc, #364]	; (80024fc <HAL_GPIO_Init+0x32c>)
 8002390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800239a:	4a59      	ldr	r2, [pc, #356]	; (8002500 <HAL_GPIO_Init+0x330>)
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	089b      	lsrs	r3, r3, #2
 80023a0:	3302      	adds	r3, #2
 80023a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	220f      	movs	r2, #15
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023c4:	d025      	beq.n	8002412 <HAL_GPIO_Init+0x242>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a4e      	ldr	r2, [pc, #312]	; (8002504 <HAL_GPIO_Init+0x334>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d01f      	beq.n	800240e <HAL_GPIO_Init+0x23e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a4d      	ldr	r2, [pc, #308]	; (8002508 <HAL_GPIO_Init+0x338>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d019      	beq.n	800240a <HAL_GPIO_Init+0x23a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a4c      	ldr	r2, [pc, #304]	; (800250c <HAL_GPIO_Init+0x33c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d013      	beq.n	8002406 <HAL_GPIO_Init+0x236>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a4b      	ldr	r2, [pc, #300]	; (8002510 <HAL_GPIO_Init+0x340>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00d      	beq.n	8002402 <HAL_GPIO_Init+0x232>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4a      	ldr	r2, [pc, #296]	; (8002514 <HAL_GPIO_Init+0x344>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d007      	beq.n	80023fe <HAL_GPIO_Init+0x22e>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a49      	ldr	r2, [pc, #292]	; (8002518 <HAL_GPIO_Init+0x348>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d101      	bne.n	80023fa <HAL_GPIO_Init+0x22a>
 80023f6:	2306      	movs	r3, #6
 80023f8:	e00c      	b.n	8002414 <HAL_GPIO_Init+0x244>
 80023fa:	2307      	movs	r3, #7
 80023fc:	e00a      	b.n	8002414 <HAL_GPIO_Init+0x244>
 80023fe:	2305      	movs	r3, #5
 8002400:	e008      	b.n	8002414 <HAL_GPIO_Init+0x244>
 8002402:	2304      	movs	r3, #4
 8002404:	e006      	b.n	8002414 <HAL_GPIO_Init+0x244>
 8002406:	2303      	movs	r3, #3
 8002408:	e004      	b.n	8002414 <HAL_GPIO_Init+0x244>
 800240a:	2302      	movs	r3, #2
 800240c:	e002      	b.n	8002414 <HAL_GPIO_Init+0x244>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <HAL_GPIO_Init+0x244>
 8002412:	2300      	movs	r3, #0
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	f002 0203 	and.w	r2, r2, #3
 800241a:	0092      	lsls	r2, r2, #2
 800241c:	4093      	lsls	r3, r2
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002424:	4936      	ldr	r1, [pc, #216]	; (8002500 <HAL_GPIO_Init+0x330>)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	089b      	lsrs	r3, r3, #2
 800242a:	3302      	adds	r3, #2
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002432:	4b3a      	ldr	r3, [pc, #232]	; (800251c <HAL_GPIO_Init+0x34c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002456:	4a31      	ldr	r2, [pc, #196]	; (800251c <HAL_GPIO_Init+0x34c>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800245c:	4b2f      	ldr	r3, [pc, #188]	; (800251c <HAL_GPIO_Init+0x34c>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43db      	mvns	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002480:	4a26      	ldr	r2, [pc, #152]	; (800251c <HAL_GPIO_Init+0x34c>)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002486:	4b25      	ldr	r3, [pc, #148]	; (800251c <HAL_GPIO_Init+0x34c>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43db      	mvns	r3, r3
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024aa:	4a1c      	ldr	r2, [pc, #112]	; (800251c <HAL_GPIO_Init+0x34c>)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024b0:	4b1a      	ldr	r3, [pc, #104]	; (800251c <HAL_GPIO_Init+0x34c>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024d4:	4a11      	ldr	r2, [pc, #68]	; (800251c <HAL_GPIO_Init+0x34c>)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f47f ae78 	bne.w	80021e0 <HAL_GPIO_Init+0x10>
  }
}
 80024f0:	bf00      	nop
 80024f2:	371c      	adds	r7, #28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40021000 	.word	0x40021000
 8002500:	40010000 	.word	0x40010000
 8002504:	48000400 	.word	0x48000400
 8002508:	48000800 	.word	0x48000800
 800250c:	48000c00 	.word	0x48000c00
 8002510:	48001000 	.word	0x48001000
 8002514:	48001400 	.word	0x48001400
 8002518:	48001800 	.word	0x48001800
 800251c:	40010400 	.word	0x40010400

08002520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	807b      	strh	r3, [r7, #2]
 800252c:	4613      	mov	r3, r2
 800252e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002530:	787b      	ldrb	r3, [r7, #1]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002536:	887a      	ldrh	r2, [r7, #2]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800253c:	e002      	b.n	8002544 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800253e:	887a      	ldrh	r2, [r7, #2]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002554:	4b04      	ldr	r3, [pc, #16]	; (8002568 <HAL_PWREx_GetVoltageRange+0x18>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40007000 	.word	0x40007000

0800256c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800257a:	d130      	bne.n	80025de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800257c:	4b23      	ldr	r3, [pc, #140]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002588:	d038      	beq.n	80025fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800258a:	4b20      	ldr	r3, [pc, #128]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002592:	4a1e      	ldr	r2, [pc, #120]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002594:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002598:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800259a:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2232      	movs	r2, #50	; 0x32
 80025a0:	fb02 f303 	mul.w	r3, r2, r3
 80025a4:	4a1b      	ldr	r2, [pc, #108]	; (8002614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	0c9b      	lsrs	r3, r3, #18
 80025ac:	3301      	adds	r3, #1
 80025ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025b0:	e002      	b.n	80025b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	3b01      	subs	r3, #1
 80025b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025c4:	d102      	bne.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1f2      	bne.n	80025b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025cc:	4b0f      	ldr	r3, [pc, #60]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ce:	695b      	ldr	r3, [r3, #20]
 80025d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025d8:	d110      	bne.n	80025fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e00f      	b.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025de:	4b0b      	ldr	r3, [pc, #44]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ea:	d007      	beq.n	80025fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025ec:	4b07      	ldr	r3, [pc, #28]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025f4:	4a05      	ldr	r2, [pc, #20]	; (800260c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40007000 	.word	0x40007000
 8002610:	20000000 	.word	0x20000000
 8002614:	431bde83 	.word	0x431bde83

08002618 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e3d4      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800262a:	4ba1      	ldr	r3, [pc, #644]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002634:	4b9e      	ldr	r3, [pc, #632]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0310 	and.w	r3, r3, #16
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 80e4 	beq.w	8002814 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d007      	beq.n	8002662 <HAL_RCC_OscConfig+0x4a>
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	2b0c      	cmp	r3, #12
 8002656:	f040 808b 	bne.w	8002770 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	2b01      	cmp	r3, #1
 800265e:	f040 8087 	bne.w	8002770 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002662:	4b93      	ldr	r3, [pc, #588]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d005      	beq.n	800267a <HAL_RCC_OscConfig+0x62>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e3ac      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1a      	ldr	r2, [r3, #32]
 800267e:	4b8c      	ldr	r3, [pc, #560]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <HAL_RCC_OscConfig+0x7c>
 800268a:	4b89      	ldr	r3, [pc, #548]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002692:	e005      	b.n	80026a0 <HAL_RCC_OscConfig+0x88>
 8002694:	4b86      	ldr	r3, [pc, #536]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002696:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800269a:	091b      	lsrs	r3, r3, #4
 800269c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d223      	bcs.n	80026ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f000 fd3f 	bl	800312c <RCC_SetFlashLatencyFromMSIRange>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e38d      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b8:	4b7d      	ldr	r3, [pc, #500]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a7c      	ldr	r2, [pc, #496]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026be:	f043 0308 	orr.w	r3, r3, #8
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	4b7a      	ldr	r3, [pc, #488]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4977      	ldr	r1, [pc, #476]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d6:	4b76      	ldr	r3, [pc, #472]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	021b      	lsls	r3, r3, #8
 80026e4:	4972      	ldr	r1, [pc, #456]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
 80026ea:	e025      	b.n	8002738 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026ec:	4b70      	ldr	r3, [pc, #448]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a6f      	ldr	r2, [pc, #444]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026f2:	f043 0308 	orr.w	r3, r3, #8
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b6d      	ldr	r3, [pc, #436]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	496a      	ldr	r1, [pc, #424]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002706:	4313      	orrs	r3, r2
 8002708:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800270a:	4b69      	ldr	r3, [pc, #420]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	4965      	ldr	r1, [pc, #404]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800271a:	4313      	orrs	r3, r2
 800271c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d109      	bne.n	8002738 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	4618      	mov	r0, r3
 800272a:	f000 fcff 	bl	800312c <RCC_SetFlashLatencyFromMSIRange>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e34d      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002738:	f000 fc36 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 800273c:	4601      	mov	r1, r0
 800273e:	4b5c      	ldr	r3, [pc, #368]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	f003 030f 	and.w	r3, r3, #15
 8002748:	4a5a      	ldr	r2, [pc, #360]	; (80028b4 <HAL_RCC_OscConfig+0x29c>)
 800274a:	5cd3      	ldrb	r3, [r2, r3]
 800274c:	f003 031f 	and.w	r3, r3, #31
 8002750:	fa21 f303 	lsr.w	r3, r1, r3
 8002754:	4a58      	ldr	r2, [pc, #352]	; (80028b8 <HAL_RCC_OscConfig+0x2a0>)
 8002756:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002758:	4b58      	ldr	r3, [pc, #352]	; (80028bc <HAL_RCC_OscConfig+0x2a4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4618      	mov	r0, r3
 800275e:	f7fe fabb 	bl	8000cd8 <HAL_InitTick>
 8002762:	4603      	mov	r3, r0
 8002764:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d052      	beq.n	8002812 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	e331      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d032      	beq.n	80027de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002778:	4b4d      	ldr	r3, [pc, #308]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a4c      	ldr	r2, [pc, #304]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002784:	f7fe faf8 	bl	8000d78 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800278c:	f7fe faf4 	bl	8000d78 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e31a      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800279e:	4b44      	ldr	r3, [pc, #272]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027aa:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a40      	ldr	r2, [pc, #256]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027b0:	f043 0308 	orr.w	r3, r3, #8
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b3e      	ldr	r3, [pc, #248]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	493b      	ldr	r1, [pc, #236]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027c8:	4b39      	ldr	r3, [pc, #228]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69db      	ldr	r3, [r3, #28]
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	4936      	ldr	r1, [pc, #216]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]
 80027dc:	e01a      	b.n	8002814 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027de:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a33      	ldr	r2, [pc, #204]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027ea:	f7fe fac5 	bl	8000d78 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027f2:	f7fe fac1 	bl	8000d78 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e2e7      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002804:	4b2a      	ldr	r3, [pc, #168]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f0      	bne.n	80027f2 <HAL_RCC_OscConfig+0x1da>
 8002810:	e000      	b.n	8002814 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002812:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b00      	cmp	r3, #0
 800281e:	d074      	beq.n	800290a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2b08      	cmp	r3, #8
 8002824:	d005      	beq.n	8002832 <HAL_RCC_OscConfig+0x21a>
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	2b0c      	cmp	r3, #12
 800282a:	d10e      	bne.n	800284a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2b03      	cmp	r3, #3
 8002830:	d10b      	bne.n	800284a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002832:	4b1f      	ldr	r3, [pc, #124]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d064      	beq.n	8002908 <HAL_RCC_OscConfig+0x2f0>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d160      	bne.n	8002908 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e2c4      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002852:	d106      	bne.n	8002862 <HAL_RCC_OscConfig+0x24a>
 8002854:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a15      	ldr	r2, [pc, #84]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800285a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	e01d      	b.n	800289e <HAL_RCC_OscConfig+0x286>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800286a:	d10c      	bne.n	8002886 <HAL_RCC_OscConfig+0x26e>
 800286c:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0f      	ldr	r2, [pc, #60]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002872:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800287e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	e00b      	b.n	800289e <HAL_RCC_OscConfig+0x286>
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a09      	ldr	r2, [pc, #36]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 800288c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a06      	ldr	r2, [pc, #24]	; (80028b0 <HAL_RCC_OscConfig+0x298>)
 8002898:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d01c      	beq.n	80028e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a6:	f7fe fa67 	bl	8000d78 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ac:	e011      	b.n	80028d2 <HAL_RCC_OscConfig+0x2ba>
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000
 80028b4:	08004d74 	.word	0x08004d74
 80028b8:	20000000 	.word	0x20000000
 80028bc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c0:	f7fe fa5a 	bl	8000d78 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b64      	cmp	r3, #100	; 0x64
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e280      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028d2:	4baf      	ldr	r3, [pc, #700]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0x2a8>
 80028de:	e014      	b.n	800290a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fa4a 	bl	8000d78 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e8:	f7fe fa46 	bl	8000d78 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b64      	cmp	r3, #100	; 0x64
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e26c      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028fa:	4ba5      	ldr	r3, [pc, #660]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x2d0>
 8002906:	e000      	b.n	800290a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d060      	beq.n	80029d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	2b04      	cmp	r3, #4
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x310>
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b0c      	cmp	r3, #12
 8002920:	d119      	bne.n	8002956 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b02      	cmp	r3, #2
 8002926:	d116      	bne.n	8002956 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002928:	4b99      	ldr	r3, [pc, #612]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002930:	2b00      	cmp	r3, #0
 8002932:	d005      	beq.n	8002940 <HAL_RCC_OscConfig+0x328>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e249      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b93      	ldr	r3, [pc, #588]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	061b      	lsls	r3, r3, #24
 800294e:	4990      	ldr	r1, [pc, #576]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002950:	4313      	orrs	r3, r2
 8002952:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002954:	e040      	b.n	80029d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d023      	beq.n	80029a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295e:	4b8c      	ldr	r3, [pc, #560]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a8b      	ldr	r2, [pc, #556]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296a:	f7fe fa05 	bl	8000d78 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002972:	f7fe fa01 	bl	8000d78 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e227      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002984:	4b82      	ldr	r3, [pc, #520]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0f0      	beq.n	8002972 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002990:	4b7f      	ldr	r3, [pc, #508]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	061b      	lsls	r3, r3, #24
 800299e:	497c      	ldr	r1, [pc, #496]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]
 80029a4:	e018      	b.n	80029d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a6:	4b7a      	ldr	r3, [pc, #488]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a79      	ldr	r2, [pc, #484]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b2:	f7fe f9e1 	bl	8000d78 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b8:	e008      	b.n	80029cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ba:	f7fe f9dd 	bl	8000d78 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d901      	bls.n	80029cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e203      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029cc:	4b70      	ldr	r3, [pc, #448]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1f0      	bne.n	80029ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0308 	and.w	r3, r3, #8
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d03c      	beq.n	8002a5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01c      	beq.n	8002a26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ec:	4b68      	ldr	r3, [pc, #416]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029f2:	4a67      	ldr	r2, [pc, #412]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fc:	f7fe f9bc 	bl	8000d78 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a04:	f7fe f9b8 	bl	8000d78 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e1de      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a16:	4b5e      	ldr	r3, [pc, #376]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0ef      	beq.n	8002a04 <HAL_RCC_OscConfig+0x3ec>
 8002a24:	e01b      	b.n	8002a5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a26:	4b5a      	ldr	r3, [pc, #360]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a2c:	4a58      	ldr	r2, [pc, #352]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a36:	f7fe f99f 	bl	8000d78 <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3e:	f7fe f99b 	bl	8000d78 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e1c1      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a50:	4b4f      	ldr	r3, [pc, #316]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1ef      	bne.n	8002a3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0304 	and.w	r3, r3, #4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 80a6 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a70:	4b47      	ldr	r3, [pc, #284]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10d      	bne.n	8002a98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7c:	4b44      	ldr	r3, [pc, #272]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a80:	4a43      	ldr	r2, [pc, #268]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a86:	6593      	str	r3, [r2, #88]	; 0x58
 8002a88:	4b41      	ldr	r3, [pc, #260]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a94:	2301      	movs	r3, #1
 8002a96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a98:	4b3e      	ldr	r3, [pc, #248]	; (8002b94 <HAL_RCC_OscConfig+0x57c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d118      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aa4:	4b3b      	ldr	r3, [pc, #236]	; (8002b94 <HAL_RCC_OscConfig+0x57c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a3a      	ldr	r2, [pc, #232]	; (8002b94 <HAL_RCC_OscConfig+0x57c>)
 8002aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab0:	f7fe f962 	bl	8000d78 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab8:	f7fe f95e 	bl	8000d78 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e184      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aca:	4b32      	ldr	r3, [pc, #200]	; (8002b94 <HAL_RCC_OscConfig+0x57c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d108      	bne.n	8002af0 <HAL_RCC_OscConfig+0x4d8>
 8002ade:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae4:	4a2a      	ldr	r2, [pc, #168]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aee:	e024      	b.n	8002b3a <HAL_RCC_OscConfig+0x522>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	2b05      	cmp	r3, #5
 8002af6:	d110      	bne.n	8002b1a <HAL_RCC_OscConfig+0x502>
 8002af8:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afe:	4a24      	ldr	r2, [pc, #144]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b08:	4b21      	ldr	r3, [pc, #132]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b0e:	4a20      	ldr	r2, [pc, #128]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b18:	e00f      	b.n	8002b3a <HAL_RCC_OscConfig+0x522>
 8002b1a:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b20:	4a1b      	ldr	r2, [pc, #108]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b22:	f023 0301 	bic.w	r3, r3, #1
 8002b26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b2a:	4b19      	ldr	r3, [pc, #100]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b30:	4a17      	ldr	r2, [pc, #92]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b32:	f023 0304 	bic.w	r3, r3, #4
 8002b36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d016      	beq.n	8002b70 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b42:	f7fe f919 	bl	8000d78 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7fe f915 	bl	8000d78 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e139      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b60:	4b0b      	ldr	r3, [pc, #44]	; (8002b90 <HAL_RCC_OscConfig+0x578>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0ed      	beq.n	8002b4a <HAL_RCC_OscConfig+0x532>
 8002b6e:	e01a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b70:	f7fe f902 	bl	8000d78 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b76:	e00f      	b.n	8002b98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b78:	f7fe f8fe 	bl	8000d78 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d906      	bls.n	8002b98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e122      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
 8002b8e:	bf00      	nop
 8002b90:	40021000 	.word	0x40021000
 8002b94:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b98:	4b90      	ldr	r3, [pc, #576]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1e8      	bne.n	8002b78 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ba6:	7ffb      	ldrb	r3, [r7, #31]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d105      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bac:	4b8b      	ldr	r3, [pc, #556]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb0:	4a8a      	ldr	r2, [pc, #552]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002bb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bb6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 8108 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	f040 80d0 	bne.w	8002d6c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bcc:	4b83      	ldr	r3, [pc, #524]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	f003 0203 	and.w	r2, r3, #3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d130      	bne.n	8002c42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	3b01      	subs	r3, #1
 8002bec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d127      	bne.n	8002c42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d11f      	bne.n	8002c42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c0c:	2a07      	cmp	r2, #7
 8002c0e:	bf14      	ite	ne
 8002c10:	2201      	movne	r2, #1
 8002c12:	2200      	moveq	r2, #0
 8002c14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d113      	bne.n	8002c42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c24:	085b      	lsrs	r3, r3, #1
 8002c26:	3b01      	subs	r3, #1
 8002c28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	085b      	lsrs	r3, r3, #1
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d06e      	beq.n	8002d20 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	2b0c      	cmp	r3, #12
 8002c46:	d069      	beq.n	8002d1c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c48:	4b64      	ldr	r3, [pc, #400]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d105      	bne.n	8002c60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c54:	4b61      	ldr	r3, [pc, #388]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e0b7      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c64:	4b5d      	ldr	r3, [pc, #372]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a5c      	ldr	r2, [pc, #368]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c70:	f7fe f882 	bl	8000d78 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c78:	f7fe f87e 	bl	8000d78 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e0a4      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c8a:	4b54      	ldr	r3, [pc, #336]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f0      	bne.n	8002c78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c96:	4b51      	ldr	r3, [pc, #324]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	4b51      	ldr	r3, [pc, #324]	; (8002de0 <HAL_RCC_OscConfig+0x7c8>)
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ca6:	3a01      	subs	r2, #1
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	4311      	orrs	r1, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002cb0:	0212      	lsls	r2, r2, #8
 8002cb2:	4311      	orrs	r1, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002cb8:	0852      	lsrs	r2, r2, #1
 8002cba:	3a01      	subs	r2, #1
 8002cbc:	0552      	lsls	r2, r2, #21
 8002cbe:	4311      	orrs	r1, r2
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002cc4:	0852      	lsrs	r2, r2, #1
 8002cc6:	3a01      	subs	r2, #1
 8002cc8:	0652      	lsls	r2, r2, #25
 8002cca:	4311      	orrs	r1, r2
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cd0:	0912      	lsrs	r2, r2, #4
 8002cd2:	0452      	lsls	r2, r2, #17
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	4941      	ldr	r1, [pc, #260]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002cdc:	4b3f      	ldr	r3, [pc, #252]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a3e      	ldr	r2, [pc, #248]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002ce2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ce6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ce8:	4b3c      	ldr	r3, [pc, #240]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	4a3b      	ldr	r2, [pc, #236]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cf2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cf4:	f7fe f840 	bl	8000d78 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cfc:	f7fe f83c 	bl	8000d78 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e062      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0e:	4b33      	ldr	r3, [pc, #204]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d1a:	e05a      	b.n	8002dd2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e059      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d20:	4b2e      	ldr	r3, [pc, #184]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d152      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d2c:	4b2b      	ldr	r3, [pc, #172]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a2a      	ldr	r2, [pc, #168]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d38:	4b28      	ldr	r3, [pc, #160]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4a27      	ldr	r2, [pc, #156]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d44:	f7fe f818 	bl	8000d78 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4c:	f7fe f814 	bl	8000d78 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e03a      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5e:	4b1f      	ldr	r3, [pc, #124]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0f0      	beq.n	8002d4c <HAL_RCC_OscConfig+0x734>
 8002d6a:	e032      	b.n	8002dd2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b0c      	cmp	r3, #12
 8002d70:	d02d      	beq.n	8002dce <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d72:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d7c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002d7e:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d105      	bne.n	8002d96 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d8a:	4b14      	ldr	r3, [pc, #80]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	4a13      	ldr	r2, [pc, #76]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d90:	f023 0303 	bic.w	r3, r3, #3
 8002d94:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d96:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	4a10      	ldr	r2, [pc, #64]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002d9c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002da0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002da4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da6:	f7fd ffe7 	bl	8000d78 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dae:	f7fd ffe3 	bl	8000d78 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e009      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc0:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <HAL_RCC_OscConfig+0x7c4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1f0      	bne.n	8002dae <HAL_RCC_OscConfig+0x796>
 8002dcc:	e001      	b.n	8002dd2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3720      	adds	r7, #32
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	f99d808c 	.word	0xf99d808c

08002de4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0c8      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002df8:	4b66      	ldr	r3, [pc, #408]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d910      	bls.n	8002e28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b63      	ldr	r3, [pc, #396]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 0207 	bic.w	r2, r3, #7
 8002e0e:	4961      	ldr	r1, [pc, #388]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b5f      	ldr	r3, [pc, #380]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0b0      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d04c      	beq.n	8002ece <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3c:	4b56      	ldr	r3, [pc, #344]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d121      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e09e      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d107      	bne.n	8002e64 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e54:	4b50      	ldr	r3, [pc, #320]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d115      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e092      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e6c:	4b4a      	ldr	r3, [pc, #296]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d109      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e086      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7c:	4b46      	ldr	r3, [pc, #280]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e07e      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e8c:	4b42      	ldr	r3, [pc, #264]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f023 0203 	bic.w	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	493f      	ldr	r1, [pc, #252]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e9e:	f7fd ff6b 	bl	8000d78 <HAL_GetTick>
 8002ea2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea4:	e00a      	b.n	8002ebc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea6:	f7fd ff67 	bl	8000d78 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e066      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebc:	4b36      	ldr	r3, [pc, #216]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 020c 	and.w	r2, r3, #12
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d1eb      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eda:	4b2f      	ldr	r3, [pc, #188]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	492c      	ldr	r1, [pc, #176]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002eec:	4b29      	ldr	r3, [pc, #164]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d210      	bcs.n	8002f1c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efa:	4b26      	ldr	r3, [pc, #152]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f023 0207 	bic.w	r2, r3, #7
 8002f02:	4924      	ldr	r1, [pc, #144]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <HAL_RCC_ClockConfig+0x1b0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e036      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4918      	ldr	r1, [pc, #96]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4910      	ldr	r1, [pc, #64]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f5a:	f000 f825 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8002f5e:	4601      	mov	r1, r0
 8002f60:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <HAL_RCC_ClockConfig+0x1b4>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	4a0c      	ldr	r2, [pc, #48]	; (8002f9c <HAL_RCC_ClockConfig+0x1b8>)
 8002f6c:	5cd3      	ldrb	r3, [r2, r3]
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	fa21 f303 	lsr.w	r3, r1, r3
 8002f76:	4a0a      	ldr	r2, [pc, #40]	; (8002fa0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd feaa 	bl	8000cd8 <HAL_InitTick>
 8002f84:	4603      	mov	r3, r0
 8002f86:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f88:	7afb      	ldrb	r3, [r7, #11]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40022000 	.word	0x40022000
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	08004d74 	.word	0x08004d74
 8002fa0:	20000000 	.word	0x20000000
 8002fa4:	20000004 	.word	0x20000004

08002fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	; 0x24
 8002fac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fb6:	4b3d      	ldr	r3, [pc, #244]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fc0:	4b3a      	ldr	r3, [pc, #232]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_GetSysClockFreq+0x34>
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	2b0c      	cmp	r3, #12
 8002fd4:	d121      	bne.n	800301a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d11e      	bne.n	800301a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fdc:	4b33      	ldr	r3, [pc, #204]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d107      	bne.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fe8:	4b30      	ldr	r3, [pc, #192]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	f003 030f 	and.w	r3, r3, #15
 8002ff4:	61fb      	str	r3, [r7, #28]
 8002ff6:	e005      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ff8:	4b2c      	ldr	r3, [pc, #176]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	091b      	lsrs	r3, r3, #4
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003004:	4a2a      	ldr	r2, [pc, #168]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10d      	bne.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003018:	e00a      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	2b04      	cmp	r3, #4
 800301e:	d102      	bne.n	8003026 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003020:	4b24      	ldr	r3, [pc, #144]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003022:	61bb      	str	r3, [r7, #24]
 8003024:	e004      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b08      	cmp	r3, #8
 800302a:	d101      	bne.n	8003030 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800302c:	4b22      	ldr	r3, [pc, #136]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x110>)
 800302e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b0c      	cmp	r3, #12
 8003034:	d133      	bne.n	800309e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003036:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d002      	beq.n	800304c <HAL_RCC_GetSysClockFreq+0xa4>
 8003046:	2b03      	cmp	r3, #3
 8003048:	d003      	beq.n	8003052 <HAL_RCC_GetSysClockFreq+0xaa>
 800304a:	e005      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800304c:	4b19      	ldr	r3, [pc, #100]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800304e:	617b      	str	r3, [r7, #20]
      break;
 8003050:	e005      	b.n	800305e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003052:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003054:	617b      	str	r3, [r7, #20]
      break;
 8003056:	e002      	b.n	800305e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	617b      	str	r3, [r7, #20]
      break;
 800305c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800305e:	4b13      	ldr	r3, [pc, #76]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	091b      	lsrs	r3, r3, #4
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	3301      	adds	r3, #1
 800306a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800306c:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	0a1b      	lsrs	r3, r3, #8
 8003072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	fb02 f203 	mul.w	r2, r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003084:	4b09      	ldr	r3, [pc, #36]	; (80030ac <HAL_RCC_GetSysClockFreq+0x104>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	0e5b      	lsrs	r3, r3, #25
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	3301      	adds	r3, #1
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	fbb2 f3f3 	udiv	r3, r2, r3
 800309c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800309e:	69bb      	ldr	r3, [r7, #24]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3724      	adds	r7, #36	; 0x24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	40021000 	.word	0x40021000
 80030b0:	08004d8c 	.word	0x08004d8c
 80030b4:	00f42400 	.word	0x00f42400
 80030b8:	007a1200 	.word	0x007a1200

080030bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c0:	4b03      	ldr	r3, [pc, #12]	; (80030d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030c2:	681b      	ldr	r3, [r3, #0]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	20000000 	.word	0x20000000

080030d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030d8:	f7ff fff0 	bl	80030bc <HAL_RCC_GetHCLKFreq>
 80030dc:	4601      	mov	r1, r0
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	0a1b      	lsrs	r3, r3, #8
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	4a04      	ldr	r2, [pc, #16]	; (80030fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ea:	5cd3      	ldrb	r3, [r2, r3]
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08004d84 	.word	0x08004d84

08003100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003104:	f7ff ffda 	bl	80030bc <HAL_RCC_GetHCLKFreq>
 8003108:	4601      	mov	r1, r0
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	0adb      	lsrs	r3, r3, #11
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	4a04      	ldr	r2, [pc, #16]	; (8003128 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003116:	5cd3      	ldrb	r3, [r2, r3]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	08004d84 	.word	0x08004d84

0800312c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003134:	2300      	movs	r3, #0
 8003136:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003138:	4b2a      	ldr	r3, [pc, #168]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003144:	f7ff fa04 	bl	8002550 <HAL_PWREx_GetVoltageRange>
 8003148:	6178      	str	r0, [r7, #20]
 800314a:	e014      	b.n	8003176 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800314c:	4b25      	ldr	r3, [pc, #148]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	4a24      	ldr	r2, [pc, #144]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003152:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003156:	6593      	str	r3, [r2, #88]	; 0x58
 8003158:	4b22      	ldr	r3, [pc, #136]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003164:	f7ff f9f4 	bl	8002550 <HAL_PWREx_GetVoltageRange>
 8003168:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800316a:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316e:	4a1d      	ldr	r2, [pc, #116]	; (80031e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800317c:	d10b      	bne.n	8003196 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b80      	cmp	r3, #128	; 0x80
 8003182:	d919      	bls.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2ba0      	cmp	r3, #160	; 0xa0
 8003188:	d902      	bls.n	8003190 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800318a:	2302      	movs	r3, #2
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	e013      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003190:	2301      	movs	r3, #1
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	e010      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b80      	cmp	r3, #128	; 0x80
 800319a:	d902      	bls.n	80031a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800319c:	2303      	movs	r3, #3
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e00a      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b80      	cmp	r3, #128	; 0x80
 80031a6:	d102      	bne.n	80031ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031a8:	2302      	movs	r3, #2
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	e004      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b70      	cmp	r3, #112	; 0x70
 80031b2:	d101      	bne.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031b4:	2301      	movs	r3, #1
 80031b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f023 0207 	bic.w	r2, r3, #7
 80031c0:	4909      	ldr	r1, [pc, #36]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031c8:	4b07      	ldr	r3, [pc, #28]	; (80031e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d001      	beq.n	80031da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40022000 	.word	0x40022000

080031ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031f4:	2300      	movs	r3, #0
 80031f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031f8:	2300      	movs	r3, #0
 80031fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003204:	2b00      	cmp	r3, #0
 8003206:	d03f      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800320c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003210:	d01c      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003212:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003216:	d802      	bhi.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00e      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800321c:	e01f      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800321e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003222:	d003      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003224:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003228:	d01c      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800322a:	e018      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800322c:	4b85      	ldr	r3, [pc, #532]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4a84      	ldr	r2, [pc, #528]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003236:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003238:	e015      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3304      	adds	r3, #4
 800323e:	2100      	movs	r1, #0
 8003240:	4618      	mov	r0, r3
 8003242:	f000 fab9 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 8003246:	4603      	mov	r3, r0
 8003248:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800324a:	e00c      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3320      	adds	r3, #32
 8003250:	2100      	movs	r1, #0
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fba0 	bl	8003998 <RCCEx_PLLSAI2_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800325c:	e003      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	74fb      	strb	r3, [r7, #19]
      break;
 8003262:	e000      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003264:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003266:	7cfb      	ldrb	r3, [r7, #19]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10b      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800326c:	4b75      	ldr	r3, [pc, #468]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800327a:	4972      	ldr	r1, [pc, #456]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003282:	e001      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003284:	7cfb      	ldrb	r3, [r7, #19]
 8003286:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d03f      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003298:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800329c:	d01c      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800329e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032a2:	d802      	bhi.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00e      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80032a8:	e01f      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80032aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032ae:	d003      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80032b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032b4:	d01c      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80032b6:	e018      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032b8:	4b62      	ldr	r3, [pc, #392]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	4a61      	ldr	r2, [pc, #388]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032c4:	e015      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3304      	adds	r3, #4
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f000 fa73 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 80032d2:	4603      	mov	r3, r0
 80032d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032d6:	e00c      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3320      	adds	r3, #32
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fb5a 	bl	8003998 <RCCEx_PLLSAI2_Config>
 80032e4:	4603      	mov	r3, r0
 80032e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032e8:	e003      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	74fb      	strb	r3, [r7, #19]
      break;
 80032ee:	e000      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80032f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032f2:	7cfb      	ldrb	r3, [r7, #19]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10b      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032f8:	4b52      	ldr	r3, [pc, #328]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003306:	494f      	ldr	r1, [pc, #316]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800330e:	e001      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003310:	7cfb      	ldrb	r3, [r7, #19]
 8003312:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 80a0 	beq.w	8003462 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003322:	2300      	movs	r3, #0
 8003324:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003326:	4b47      	ldr	r3, [pc, #284]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003336:	2300      	movs	r3, #0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00d      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800333c:	4b41      	ldr	r3, [pc, #260]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	4a40      	ldr	r2, [pc, #256]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003342:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003346:	6593      	str	r3, [r2, #88]	; 0x58
 8003348:	4b3e      	ldr	r3, [pc, #248]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800334a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003354:	2301      	movs	r3, #1
 8003356:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003358:	4b3b      	ldr	r3, [pc, #236]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a3a      	ldr	r2, [pc, #232]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800335e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003362:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003364:	f7fd fd08 	bl	8000d78 <HAL_GetTick>
 8003368:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800336a:	e009      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336c:	f7fd fd04 	bl	8000d78 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d902      	bls.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	74fb      	strb	r3, [r7, #19]
        break;
 800337e:	e005      	b.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003380:	4b31      	ldr	r3, [pc, #196]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0ef      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800338c:	7cfb      	ldrb	r3, [r7, #19]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d15c      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003392:	4b2c      	ldr	r3, [pc, #176]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800339c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01f      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d019      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033b0:	4b24      	ldr	r3, [pc, #144]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033bc:	4b21      	ldr	r3, [pc, #132]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c2:	4a20      	ldr	r2, [pc, #128]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033cc:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d2:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033dc:	4a19      	ldr	r2, [pc, #100]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d016      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ee:	f7fd fcc3 	bl	8000d78 <HAL_GetTick>
 80033f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033f4:	e00b      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033f6:	f7fd fcbf 	bl	8000d78 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	f241 3288 	movw	r2, #5000	; 0x1388
 8003404:	4293      	cmp	r3, r2
 8003406:	d902      	bls.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	74fb      	strb	r3, [r7, #19]
            break;
 800340c:	e006      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800340e:	4b0d      	ldr	r3, [pc, #52]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0ec      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10c      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003428:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003432:	4904      	ldr	r1, [pc, #16]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800343a:	e009      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800343c:	7cfb      	ldrb	r3, [r7, #19]
 800343e:	74bb      	strb	r3, [r7, #18]
 8003440:	e006      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000
 8003448:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003450:	7c7b      	ldrb	r3, [r7, #17]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d105      	bne.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003456:	4b9e      	ldr	r3, [pc, #632]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345a:	4a9d      	ldr	r2, [pc, #628]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800345c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003460:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800346e:	4b98      	ldr	r3, [pc, #608]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003474:	f023 0203 	bic.w	r2, r3, #3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347c:	4994      	ldr	r1, [pc, #592]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00a      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003490:	4b8f      	ldr	r3, [pc, #572]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003496:	f023 020c 	bic.w	r2, r3, #12
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349e:	498c      	ldr	r1, [pc, #560]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00a      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034b2:	4b87      	ldr	r3, [pc, #540]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c0:	4983      	ldr	r1, [pc, #524]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034d4:	4b7e      	ldr	r3, [pc, #504]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e2:	497b      	ldr	r1, [pc, #492]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0310 	and.w	r3, r3, #16
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034f6:	4b76      	ldr	r3, [pc, #472]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003504:	4972      	ldr	r1, [pc, #456]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003506:	4313      	orrs	r3, r2
 8003508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003518:	4b6d      	ldr	r3, [pc, #436]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800351e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003526:	496a      	ldr	r1, [pc, #424]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800353a:	4b65      	ldr	r3, [pc, #404]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800353c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003540:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003548:	4961      	ldr	r1, [pc, #388]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800355c:	4b5c      	ldr	r3, [pc, #368]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003562:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800356a:	4959      	ldr	r1, [pc, #356]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800356c:	4313      	orrs	r3, r2
 800356e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800357e:	4b54      	ldr	r3, [pc, #336]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003584:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358c:	4950      	ldr	r1, [pc, #320]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00a      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035a0:	4b4b      	ldr	r3, [pc, #300]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ae:	4948      	ldr	r1, [pc, #288]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035c2:	4b43      	ldr	r3, [pc, #268]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d0:	493f      	ldr	r1, [pc, #252]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d028      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035e4:	4b3a      	ldr	r3, [pc, #232]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035f2:	4937      	ldr	r1, [pc, #220]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003602:	d106      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003604:	4b32      	ldr	r3, [pc, #200]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	4a31      	ldr	r2, [pc, #196]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800360a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800360e:	60d3      	str	r3, [r2, #12]
 8003610:	e011      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003616:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800361a:	d10c      	bne.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3304      	adds	r3, #4
 8003620:	2101      	movs	r1, #1
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f8c8 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800362c:	7cfb      	ldrb	r3, [r7, #19]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003632:	7cfb      	ldrb	r3, [r7, #19]
 8003634:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d028      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003642:	4b23      	ldr	r3, [pc, #140]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003648:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003650:	491f      	ldr	r1, [pc, #124]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003652:	4313      	orrs	r3, r2
 8003654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800365c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003660:	d106      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003662:	4b1b      	ldr	r3, [pc, #108]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	4a1a      	ldr	r2, [pc, #104]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003668:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800366c:	60d3      	str	r3, [r2, #12]
 800366e:	e011      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003674:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003678:	d10c      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3304      	adds	r3, #4
 800367e:	2101      	movs	r1, #1
 8003680:	4618      	mov	r0, r3
 8003682:	f000 f899 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 8003686:	4603      	mov	r3, r0
 8003688:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800368a:	7cfb      	ldrb	r3, [r7, #19]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003690:	7cfb      	ldrb	r3, [r7, #19]
 8003692:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d02b      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036a0:	4b0b      	ldr	r3, [pc, #44]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ae:	4908      	ldr	r1, [pc, #32]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036be:	d109      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036c0:	4b03      	ldr	r3, [pc, #12]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	4a02      	ldr	r2, [pc, #8]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036ca:	60d3      	str	r3, [r2, #12]
 80036cc:	e014      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80036ce:	bf00      	nop
 80036d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3304      	adds	r3, #4
 80036e2:	2101      	movs	r1, #1
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 f867 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ee:	7cfb      	ldrb	r3, [r7, #19]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80036f4:	7cfb      	ldrb	r3, [r7, #19]
 80036f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02f      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003704:	4b2b      	ldr	r3, [pc, #172]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003712:	4928      	ldr	r1, [pc, #160]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003714:	4313      	orrs	r3, r2
 8003716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800371e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003722:	d10d      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	3304      	adds	r3, #4
 8003728:	2102      	movs	r1, #2
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f844 	bl	80037b8 <RCCEx_PLLSAI1_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d014      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800373a:	7cfb      	ldrb	r3, [r7, #19]
 800373c:	74bb      	strb	r3, [r7, #18]
 800373e:	e011      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003744:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003748:	d10c      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3320      	adds	r3, #32
 800374e:	2102      	movs	r1, #2
 8003750:	4618      	mov	r0, r3
 8003752:	f000 f921 	bl	8003998 <RCCEx_PLLSAI2_Config>
 8003756:	4603      	mov	r3, r0
 8003758:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800375a:	7cfb      	ldrb	r3, [r7, #19]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003760:	7cfb      	ldrb	r3, [r7, #19]
 8003762:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003770:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003776:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800377e:	490d      	ldr	r1, [pc, #52]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00b      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003792:	4b08      	ldr	r3, [pc, #32]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003798:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037a2:	4904      	ldr	r1, [pc, #16]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037aa:	7cbb      	ldrb	r3, [r7, #18]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000

080037b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037c2:	2300      	movs	r3, #0
 80037c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037c6:	4b73      	ldr	r3, [pc, #460]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d018      	beq.n	8003804 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037d2:	4b70      	ldr	r3, [pc, #448]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f003 0203 	and.w	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d10d      	bne.n	80037fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
       ||
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d009      	beq.n	80037fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037ea:	4b6a      	ldr	r3, [pc, #424]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	1c5a      	adds	r2, r3, #1
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
       ||
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d044      	beq.n	8003888 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
 8003802:	e041      	b.n	8003888 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b02      	cmp	r3, #2
 800380a:	d00c      	beq.n	8003826 <RCCEx_PLLSAI1_Config+0x6e>
 800380c:	2b03      	cmp	r3, #3
 800380e:	d013      	beq.n	8003838 <RCCEx_PLLSAI1_Config+0x80>
 8003810:	2b01      	cmp	r3, #1
 8003812:	d120      	bne.n	8003856 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003814:	4b5f      	ldr	r3, [pc, #380]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d11d      	bne.n	800385c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003824:	e01a      	b.n	800385c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003826:	4b5b      	ldr	r3, [pc, #364]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800382e:	2b00      	cmp	r3, #0
 8003830:	d116      	bne.n	8003860 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003836:	e013      	b.n	8003860 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003838:	4b56      	ldr	r3, [pc, #344]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10f      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003844:	4b53      	ldr	r3, [pc, #332]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d109      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003854:	e006      	b.n	8003864 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
      break;
 800385a:	e004      	b.n	8003866 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800385c:	bf00      	nop
 800385e:	e002      	b.n	8003866 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003860:	bf00      	nop
 8003862:	e000      	b.n	8003866 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003864:	bf00      	nop
    }

    if(status == HAL_OK)
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10d      	bne.n	8003888 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800386c:	4b49      	ldr	r3, [pc, #292]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6819      	ldr	r1, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	3b01      	subs	r3, #1
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	430b      	orrs	r3, r1
 8003882:	4944      	ldr	r1, [pc, #272]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003884:	4313      	orrs	r3, r2
 8003886:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d17d      	bne.n	800398a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800388e:	4b41      	ldr	r3, [pc, #260]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a40      	ldr	r2, [pc, #256]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003894:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003898:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800389a:	f7fd fa6d 	bl	8000d78 <HAL_GetTick>
 800389e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038a0:	e009      	b.n	80038b6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038a2:	f7fd fa69 	bl	8000d78 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d902      	bls.n	80038b6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	73fb      	strb	r3, [r7, #15]
        break;
 80038b4:	e005      	b.n	80038c2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038b6:	4b37      	ldr	r3, [pc, #220]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1ef      	bne.n	80038a2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d160      	bne.n	800398a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d111      	bne.n	80038f2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038ce:	4b31      	ldr	r3, [pc, #196]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80038d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6892      	ldr	r2, [r2, #8]
 80038de:	0211      	lsls	r1, r2, #8
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	68d2      	ldr	r2, [r2, #12]
 80038e4:	0912      	lsrs	r2, r2, #4
 80038e6:	0452      	lsls	r2, r2, #17
 80038e8:	430a      	orrs	r2, r1
 80038ea:	492a      	ldr	r1, [pc, #168]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	610b      	str	r3, [r1, #16]
 80038f0:	e027      	b.n	8003942 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d112      	bne.n	800391e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038f8:	4b26      	ldr	r3, [pc, #152]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003900:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6892      	ldr	r2, [r2, #8]
 8003908:	0211      	lsls	r1, r2, #8
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6912      	ldr	r2, [r2, #16]
 800390e:	0852      	lsrs	r2, r2, #1
 8003910:	3a01      	subs	r2, #1
 8003912:	0552      	lsls	r2, r2, #21
 8003914:	430a      	orrs	r2, r1
 8003916:	491f      	ldr	r1, [pc, #124]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003918:	4313      	orrs	r3, r2
 800391a:	610b      	str	r3, [r1, #16]
 800391c:	e011      	b.n	8003942 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800391e:	4b1d      	ldr	r3, [pc, #116]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003926:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6892      	ldr	r2, [r2, #8]
 800392e:	0211      	lsls	r1, r2, #8
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6952      	ldr	r2, [r2, #20]
 8003934:	0852      	lsrs	r2, r2, #1
 8003936:	3a01      	subs	r2, #1
 8003938:	0652      	lsls	r2, r2, #25
 800393a:	430a      	orrs	r2, r1
 800393c:	4915      	ldr	r1, [pc, #84]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 800393e:	4313      	orrs	r3, r2
 8003940:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003942:	4b14      	ldr	r3, [pc, #80]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a13      	ldr	r2, [pc, #76]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003948:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800394c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394e:	f7fd fa13 	bl	8000d78 <HAL_GetTick>
 8003952:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003954:	e009      	b.n	800396a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003956:	f7fd fa0f 	bl	8000d78 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d902      	bls.n	800396a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	73fb      	strb	r3, [r7, #15]
          break;
 8003968:	e005      	b.n	8003976 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800396a:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0ef      	beq.n	8003956 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d106      	bne.n	800398a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	4903      	ldr	r1, [pc, #12]	; (8003994 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003986:	4313      	orrs	r3, r2
 8003988:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800398a:	7bfb      	ldrb	r3, [r7, #15]
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40021000 	.word	0x40021000

08003998 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039a6:	4b68      	ldr	r3, [pc, #416]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d018      	beq.n	80039e4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039b2:	4b65      	ldr	r3, [pc, #404]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f003 0203 	and.w	r2, r3, #3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d10d      	bne.n	80039de <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
       ||
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d009      	beq.n	80039de <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039ca:	4b5f      	ldr	r3, [pc, #380]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	091b      	lsrs	r3, r3, #4
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
       ||
 80039da:	429a      	cmp	r2, r3
 80039dc:	d044      	beq.n	8003a68 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	73fb      	strb	r3, [r7, #15]
 80039e2:	e041      	b.n	8003a68 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d00c      	beq.n	8003a06 <RCCEx_PLLSAI2_Config+0x6e>
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d013      	beq.n	8003a18 <RCCEx_PLLSAI2_Config+0x80>
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d120      	bne.n	8003a36 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039f4:	4b54      	ldr	r3, [pc, #336]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d11d      	bne.n	8003a3c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a04:	e01a      	b.n	8003a3c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a06:	4b50      	ldr	r3, [pc, #320]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d116      	bne.n	8003a40 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a16:	e013      	b.n	8003a40 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a18:	4b4b      	ldr	r3, [pc, #300]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10f      	bne.n	8003a44 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a24:	4b48      	ldr	r3, [pc, #288]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d109      	bne.n	8003a44 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a34:	e006      	b.n	8003a44 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
      break;
 8003a3a:	e004      	b.n	8003a46 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a3c:	bf00      	nop
 8003a3e:	e002      	b.n	8003a46 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a40:	bf00      	nop
 8003a42:	e000      	b.n	8003a46 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a44:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10d      	bne.n	8003a68 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a4c:	4b3e      	ldr	r3, [pc, #248]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6819      	ldr	r1, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	430b      	orrs	r3, r1
 8003a62:	4939      	ldr	r1, [pc, #228]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d167      	bne.n	8003b3e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a6e:	4b36      	ldr	r3, [pc, #216]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a35      	ldr	r2, [pc, #212]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a7a:	f7fd f97d 	bl	8000d78 <HAL_GetTick>
 8003a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a80:	e009      	b.n	8003a96 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a82:	f7fd f979 	bl	8000d78 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d902      	bls.n	8003a96 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	73fb      	strb	r3, [r7, #15]
        break;
 8003a94:	e005      	b.n	8003aa2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a96:	4b2c      	ldr	r3, [pc, #176]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1ef      	bne.n	8003a82 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d14a      	bne.n	8003b3e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d111      	bne.n	8003ad2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aae:	4b26      	ldr	r3, [pc, #152]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6892      	ldr	r2, [r2, #8]
 8003abe:	0211      	lsls	r1, r2, #8
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	68d2      	ldr	r2, [r2, #12]
 8003ac4:	0912      	lsrs	r2, r2, #4
 8003ac6:	0452      	lsls	r2, r2, #17
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	491f      	ldr	r1, [pc, #124]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	614b      	str	r3, [r1, #20]
 8003ad0:	e011      	b.n	8003af6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ad2:	4b1d      	ldr	r3, [pc, #116]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ada:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6892      	ldr	r2, [r2, #8]
 8003ae2:	0211      	lsls	r1, r2, #8
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6912      	ldr	r2, [r2, #16]
 8003ae8:	0852      	lsrs	r2, r2, #1
 8003aea:	3a01      	subs	r2, #1
 8003aec:	0652      	lsls	r2, r2, #25
 8003aee:	430a      	orrs	r2, r1
 8003af0:	4915      	ldr	r1, [pc, #84]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003af6:	4b14      	ldr	r3, [pc, #80]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a13      	ldr	r2, [pc, #76]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b00:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b02:	f7fd f939 	bl	8000d78 <HAL_GetTick>
 8003b06:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b08:	e009      	b.n	8003b1e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b0a:	f7fd f935 	bl	8000d78 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d902      	bls.n	8003b1e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	73fb      	strb	r3, [r7, #15]
          break;
 8003b1c:	e005      	b.n	8003b2a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0ef      	beq.n	8003b0a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003b2a:	7bfb      	ldrb	r3, [r7, #15]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d106      	bne.n	8003b3e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b30:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b32:	695a      	ldr	r2, [r3, #20]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	4903      	ldr	r1, [pc, #12]	; (8003b48 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000

08003b4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e040      	b.n	8003be0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d106      	bne.n	8003b74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7fc ff8c 	bl	8000a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	; 0x24
 8003b78:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0201 	bic.w	r2, r2, #1
 8003b88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 f8c0 	bl	8003d10 <UART_SetConfig>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e022      	b.n	8003be0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 fb3e 	bl	8004224 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 fbc5 	bl	8004368 <UART_CheckIdleState>
 8003bde:	4603      	mov	r3, r0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3708      	adds	r7, #8
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	f040 8081 	bne.w	8003d04 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_UART_Transmit+0x26>
 8003c08:	88fb      	ldrh	r3, [r7, #6]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e079      	b.n	8003d06 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_UART_Transmit+0x38>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e072      	b.n	8003d06 <HAL_UART_Transmit+0x11e>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2221      	movs	r2, #33	; 0x21
 8003c32:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003c34:	f7fd f8a0 	bl	8000d78 <HAL_GetTick>
 8003c38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	88fa      	ldrh	r2, [r7, #6]
 8003c3e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	88fa      	ldrh	r2, [r7, #6]
 8003c46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c52:	d108      	bne.n	8003c66 <HAL_UART_Transmit+0x7e>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d104      	bne.n	8003c66 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	61bb      	str	r3, [r7, #24]
 8003c64:	e003      	b.n	8003c6e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003c76:	e02d      	b.n	8003cd4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2180      	movs	r1, #128	; 0x80
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fbb5 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e039      	b.n	8003d06 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	881a      	ldrh	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ca4:	b292      	uxth	r2, r2
 8003ca6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	3302      	adds	r3, #2
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	e008      	b.n	8003cc2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	781a      	ldrb	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	b292      	uxth	r2, r2
 8003cba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1cb      	bne.n	8003c78 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2140      	movs	r1, #64	; 0x40
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 fb81 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e005      	b.n	8003d06 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003d00:	2300      	movs	r3, #0
 8003d02:	e000      	b.n	8003d06 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003d04:	2302      	movs	r3, #2
  }
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3720      	adds	r7, #32
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d10:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003d14:	b088      	sub	sp, #32
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4bac      	ldr	r3, [pc, #688]	; (8003ff0 <UART_SetConfig+0x2e0>)
 8003d3e:	4013      	ands	r3, r2
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	69f9      	ldr	r1, [r7, #28]
 8003d46:	430b      	orrs	r3, r1
 8003d48:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4aa2      	ldr	r2, [pc, #648]	; (8003ff4 <UART_SetConfig+0x2e4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d004      	beq.n	8003d7a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a99      	ldr	r2, [pc, #612]	; (8003ff8 <UART_SetConfig+0x2e8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d121      	bne.n	8003ddc <UART_SetConfig+0xcc>
 8003d98:	4b98      	ldr	r3, [pc, #608]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	2b03      	cmp	r3, #3
 8003da4:	d816      	bhi.n	8003dd4 <UART_SetConfig+0xc4>
 8003da6:	a201      	add	r2, pc, #4	; (adr r2, 8003dac <UART_SetConfig+0x9c>)
 8003da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dac:	08003dbd 	.word	0x08003dbd
 8003db0:	08003dc9 	.word	0x08003dc9
 8003db4:	08003dc3 	.word	0x08003dc3
 8003db8:	08003dcf 	.word	0x08003dcf
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	76fb      	strb	r3, [r7, #27]
 8003dc0:	e0e8      	b.n	8003f94 <UART_SetConfig+0x284>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	76fb      	strb	r3, [r7, #27]
 8003dc6:	e0e5      	b.n	8003f94 <UART_SetConfig+0x284>
 8003dc8:	2304      	movs	r3, #4
 8003dca:	76fb      	strb	r3, [r7, #27]
 8003dcc:	e0e2      	b.n	8003f94 <UART_SetConfig+0x284>
 8003dce:	2308      	movs	r3, #8
 8003dd0:	76fb      	strb	r3, [r7, #27]
 8003dd2:	e0df      	b.n	8003f94 <UART_SetConfig+0x284>
 8003dd4:	2310      	movs	r3, #16
 8003dd6:	76fb      	strb	r3, [r7, #27]
 8003dd8:	bf00      	nop
 8003dda:	e0db      	b.n	8003f94 <UART_SetConfig+0x284>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a87      	ldr	r2, [pc, #540]	; (8004000 <UART_SetConfig+0x2f0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d134      	bne.n	8003e50 <UART_SetConfig+0x140>
 8003de6:	4b85      	ldr	r3, [pc, #532]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b0c      	cmp	r3, #12
 8003df2:	d829      	bhi.n	8003e48 <UART_SetConfig+0x138>
 8003df4:	a201      	add	r2, pc, #4	; (adr r2, 8003dfc <UART_SetConfig+0xec>)
 8003df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfa:	bf00      	nop
 8003dfc:	08003e31 	.word	0x08003e31
 8003e00:	08003e49 	.word	0x08003e49
 8003e04:	08003e49 	.word	0x08003e49
 8003e08:	08003e49 	.word	0x08003e49
 8003e0c:	08003e3d 	.word	0x08003e3d
 8003e10:	08003e49 	.word	0x08003e49
 8003e14:	08003e49 	.word	0x08003e49
 8003e18:	08003e49 	.word	0x08003e49
 8003e1c:	08003e37 	.word	0x08003e37
 8003e20:	08003e49 	.word	0x08003e49
 8003e24:	08003e49 	.word	0x08003e49
 8003e28:	08003e49 	.word	0x08003e49
 8003e2c:	08003e43 	.word	0x08003e43
 8003e30:	2300      	movs	r3, #0
 8003e32:	76fb      	strb	r3, [r7, #27]
 8003e34:	e0ae      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e36:	2302      	movs	r3, #2
 8003e38:	76fb      	strb	r3, [r7, #27]
 8003e3a:	e0ab      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	76fb      	strb	r3, [r7, #27]
 8003e40:	e0a8      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e42:	2308      	movs	r3, #8
 8003e44:	76fb      	strb	r3, [r7, #27]
 8003e46:	e0a5      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e48:	2310      	movs	r3, #16
 8003e4a:	76fb      	strb	r3, [r7, #27]
 8003e4c:	bf00      	nop
 8003e4e:	e0a1      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a6b      	ldr	r2, [pc, #428]	; (8004004 <UART_SetConfig+0x2f4>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d120      	bne.n	8003e9c <UART_SetConfig+0x18c>
 8003e5a:	4b68      	ldr	r3, [pc, #416]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e60:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d00f      	beq.n	8003e88 <UART_SetConfig+0x178>
 8003e68:	2b10      	cmp	r3, #16
 8003e6a:	d802      	bhi.n	8003e72 <UART_SetConfig+0x162>
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <UART_SetConfig+0x16c>
 8003e70:	e010      	b.n	8003e94 <UART_SetConfig+0x184>
 8003e72:	2b20      	cmp	r3, #32
 8003e74:	d005      	beq.n	8003e82 <UART_SetConfig+0x172>
 8003e76:	2b30      	cmp	r3, #48	; 0x30
 8003e78:	d009      	beq.n	8003e8e <UART_SetConfig+0x17e>
 8003e7a:	e00b      	b.n	8003e94 <UART_SetConfig+0x184>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	76fb      	strb	r3, [r7, #27]
 8003e80:	e088      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e82:	2302      	movs	r3, #2
 8003e84:	76fb      	strb	r3, [r7, #27]
 8003e86:	e085      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	76fb      	strb	r3, [r7, #27]
 8003e8c:	e082      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	76fb      	strb	r3, [r7, #27]
 8003e92:	e07f      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e94:	2310      	movs	r3, #16
 8003e96:	76fb      	strb	r3, [r7, #27]
 8003e98:	bf00      	nop
 8003e9a:	e07b      	b.n	8003f94 <UART_SetConfig+0x284>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a59      	ldr	r2, [pc, #356]	; (8004008 <UART_SetConfig+0x2f8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d120      	bne.n	8003ee8 <UART_SetConfig+0x1d8>
 8003ea6:	4b55      	ldr	r3, [pc, #340]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eb0:	2b40      	cmp	r3, #64	; 0x40
 8003eb2:	d00f      	beq.n	8003ed4 <UART_SetConfig+0x1c4>
 8003eb4:	2b40      	cmp	r3, #64	; 0x40
 8003eb6:	d802      	bhi.n	8003ebe <UART_SetConfig+0x1ae>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <UART_SetConfig+0x1b8>
 8003ebc:	e010      	b.n	8003ee0 <UART_SetConfig+0x1d0>
 8003ebe:	2b80      	cmp	r3, #128	; 0x80
 8003ec0:	d005      	beq.n	8003ece <UART_SetConfig+0x1be>
 8003ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8003ec4:	d009      	beq.n	8003eda <UART_SetConfig+0x1ca>
 8003ec6:	e00b      	b.n	8003ee0 <UART_SetConfig+0x1d0>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	76fb      	strb	r3, [r7, #27]
 8003ecc:	e062      	b.n	8003f94 <UART_SetConfig+0x284>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	76fb      	strb	r3, [r7, #27]
 8003ed2:	e05f      	b.n	8003f94 <UART_SetConfig+0x284>
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	76fb      	strb	r3, [r7, #27]
 8003ed8:	e05c      	b.n	8003f94 <UART_SetConfig+0x284>
 8003eda:	2308      	movs	r3, #8
 8003edc:	76fb      	strb	r3, [r7, #27]
 8003ede:	e059      	b.n	8003f94 <UART_SetConfig+0x284>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	76fb      	strb	r3, [r7, #27]
 8003ee4:	bf00      	nop
 8003ee6:	e055      	b.n	8003f94 <UART_SetConfig+0x284>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a47      	ldr	r2, [pc, #284]	; (800400c <UART_SetConfig+0x2fc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d124      	bne.n	8003f3c <UART_SetConfig+0x22c>
 8003ef2:	4b42      	ldr	r3, [pc, #264]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f00:	d012      	beq.n	8003f28 <UART_SetConfig+0x218>
 8003f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f06:	d802      	bhi.n	8003f0e <UART_SetConfig+0x1fe>
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <UART_SetConfig+0x20c>
 8003f0c:	e012      	b.n	8003f34 <UART_SetConfig+0x224>
 8003f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f12:	d006      	beq.n	8003f22 <UART_SetConfig+0x212>
 8003f14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f18:	d009      	beq.n	8003f2e <UART_SetConfig+0x21e>
 8003f1a:	e00b      	b.n	8003f34 <UART_SetConfig+0x224>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	76fb      	strb	r3, [r7, #27]
 8003f20:	e038      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f22:	2302      	movs	r3, #2
 8003f24:	76fb      	strb	r3, [r7, #27]
 8003f26:	e035      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f28:	2304      	movs	r3, #4
 8003f2a:	76fb      	strb	r3, [r7, #27]
 8003f2c:	e032      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f2e:	2308      	movs	r3, #8
 8003f30:	76fb      	strb	r3, [r7, #27]
 8003f32:	e02f      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f34:	2310      	movs	r3, #16
 8003f36:	76fb      	strb	r3, [r7, #27]
 8003f38:	bf00      	nop
 8003f3a:	e02b      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a2c      	ldr	r2, [pc, #176]	; (8003ff4 <UART_SetConfig+0x2e4>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d124      	bne.n	8003f90 <UART_SetConfig+0x280>
 8003f46:	4b2d      	ldr	r3, [pc, #180]	; (8003ffc <UART_SetConfig+0x2ec>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f54:	d012      	beq.n	8003f7c <UART_SetConfig+0x26c>
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f5a:	d802      	bhi.n	8003f62 <UART_SetConfig+0x252>
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d007      	beq.n	8003f70 <UART_SetConfig+0x260>
 8003f60:	e012      	b.n	8003f88 <UART_SetConfig+0x278>
 8003f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f66:	d006      	beq.n	8003f76 <UART_SetConfig+0x266>
 8003f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f6c:	d009      	beq.n	8003f82 <UART_SetConfig+0x272>
 8003f6e:	e00b      	b.n	8003f88 <UART_SetConfig+0x278>
 8003f70:	2300      	movs	r3, #0
 8003f72:	76fb      	strb	r3, [r7, #27]
 8003f74:	e00e      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f76:	2302      	movs	r3, #2
 8003f78:	76fb      	strb	r3, [r7, #27]
 8003f7a:	e00b      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	76fb      	strb	r3, [r7, #27]
 8003f80:	e008      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f82:	2308      	movs	r3, #8
 8003f84:	76fb      	strb	r3, [r7, #27]
 8003f86:	e005      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f88:	2310      	movs	r3, #16
 8003f8a:	76fb      	strb	r3, [r7, #27]
 8003f8c:	bf00      	nop
 8003f8e:	e001      	b.n	8003f94 <UART_SetConfig+0x284>
 8003f90:	2310      	movs	r3, #16
 8003f92:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a16      	ldr	r2, [pc, #88]	; (8003ff4 <UART_SetConfig+0x2e4>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	f040 8087 	bne.w	80040ae <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fa0:	7efb      	ldrb	r3, [r7, #27]
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d836      	bhi.n	8004014 <UART_SetConfig+0x304>
 8003fa6:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <UART_SetConfig+0x29c>)
 8003fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fac:	08003fd1 	.word	0x08003fd1
 8003fb0:	08004015 	.word	0x08004015
 8003fb4:	08003fd9 	.word	0x08003fd9
 8003fb8:	08004015 	.word	0x08004015
 8003fbc:	08003fdf 	.word	0x08003fdf
 8003fc0:	08004015 	.word	0x08004015
 8003fc4:	08004015 	.word	0x08004015
 8003fc8:	08004015 	.word	0x08004015
 8003fcc:	08003fe7 	.word	0x08003fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd0:	f7ff f880 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 8003fd4:	6178      	str	r0, [r7, #20]
        break;
 8003fd6:	e022      	b.n	800401e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fd8:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <UART_SetConfig+0x300>)
 8003fda:	617b      	str	r3, [r7, #20]
        break;
 8003fdc:	e01f      	b.n	800401e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fde:	f7fe ffe3 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8003fe2:	6178      	str	r0, [r7, #20]
        break;
 8003fe4:	e01b      	b.n	800401e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fea:	617b      	str	r3, [r7, #20]
        break;
 8003fec:	e017      	b.n	800401e <UART_SetConfig+0x30e>
 8003fee:	bf00      	nop
 8003ff0:	efff69f3 	.word	0xefff69f3
 8003ff4:	40008000 	.word	0x40008000
 8003ff8:	40013800 	.word	0x40013800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40004400 	.word	0x40004400
 8004004:	40004800 	.word	0x40004800
 8004008:	40004c00 	.word	0x40004c00
 800400c:	40005000 	.word	0x40005000
 8004010:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	76bb      	strb	r3, [r7, #26]
        break;
 800401c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80f1 	beq.w	8004208 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	4613      	mov	r3, r2
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	4413      	add	r3, r2
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	429a      	cmp	r2, r3
 8004034:	d305      	bcc.n	8004042 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	429a      	cmp	r2, r3
 8004040:	d902      	bls.n	8004048 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	76bb      	strb	r3, [r7, #26]
 8004046:	e0df      	b.n	8004208 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	4619      	mov	r1, r3
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	f04f 0400 	mov.w	r4, #0
 8004058:	0214      	lsls	r4, r2, #8
 800405a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800405e:	020b      	lsls	r3, r1, #8
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	6852      	ldr	r2, [r2, #4]
 8004064:	0852      	lsrs	r2, r2, #1
 8004066:	4611      	mov	r1, r2
 8004068:	f04f 0200 	mov.w	r2, #0
 800406c:	eb13 0b01 	adds.w	fp, r3, r1
 8004070:	eb44 0c02 	adc.w	ip, r4, r2
 8004074:	4658      	mov	r0, fp
 8004076:	4661      	mov	r1, ip
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f04f 0400 	mov.w	r4, #0
 8004080:	461a      	mov	r2, r3
 8004082:	4623      	mov	r3, r4
 8004084:	f7fc f8fc 	bl	8000280 <__aeabi_uldivmod>
 8004088:	4603      	mov	r3, r0
 800408a:	460c      	mov	r4, r1
 800408c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004094:	d308      	bcc.n	80040a8 <UART_SetConfig+0x398>
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800409c:	d204      	bcs.n	80040a8 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	60da      	str	r2, [r3, #12]
 80040a6:	e0af      	b.n	8004208 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	76bb      	strb	r3, [r7, #26]
 80040ac:	e0ac      	b.n	8004208 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040b6:	d15b      	bne.n	8004170 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80040b8:	7efb      	ldrb	r3, [r7, #27]
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d827      	bhi.n	800410e <UART_SetConfig+0x3fe>
 80040be:	a201      	add	r2, pc, #4	; (adr r2, 80040c4 <UART_SetConfig+0x3b4>)
 80040c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c4:	080040e9 	.word	0x080040e9
 80040c8:	080040f1 	.word	0x080040f1
 80040cc:	080040f9 	.word	0x080040f9
 80040d0:	0800410f 	.word	0x0800410f
 80040d4:	080040ff 	.word	0x080040ff
 80040d8:	0800410f 	.word	0x0800410f
 80040dc:	0800410f 	.word	0x0800410f
 80040e0:	0800410f 	.word	0x0800410f
 80040e4:	08004107 	.word	0x08004107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e8:	f7fe fff4 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 80040ec:	6178      	str	r0, [r7, #20]
        break;
 80040ee:	e013      	b.n	8004118 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040f0:	f7ff f806 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 80040f4:	6178      	str	r0, [r7, #20]
        break;
 80040f6:	e00f      	b.n	8004118 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f8:	4b49      	ldr	r3, [pc, #292]	; (8004220 <UART_SetConfig+0x510>)
 80040fa:	617b      	str	r3, [r7, #20]
        break;
 80040fc:	e00c      	b.n	8004118 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fe:	f7fe ff53 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8004102:	6178      	str	r0, [r7, #20]
        break;
 8004104:	e008      	b.n	8004118 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004106:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800410a:	617b      	str	r3, [r7, #20]
        break;
 800410c:	e004      	b.n	8004118 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	76bb      	strb	r3, [r7, #26]
        break;
 8004116:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d074      	beq.n	8004208 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	005a      	lsls	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	085b      	lsrs	r3, r3, #1
 8004128:	441a      	add	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004132:	b29b      	uxth	r3, r3
 8004134:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	2b0f      	cmp	r3, #15
 800413a:	d916      	bls.n	800416a <UART_SetConfig+0x45a>
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004142:	d212      	bcs.n	800416a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	b29b      	uxth	r3, r3
 8004148:	f023 030f 	bic.w	r3, r3, #15
 800414c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	085b      	lsrs	r3, r3, #1
 8004152:	b29b      	uxth	r3, r3
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	b29a      	uxth	r2, r3
 800415a:	89fb      	ldrh	r3, [r7, #14]
 800415c:	4313      	orrs	r3, r2
 800415e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	89fa      	ldrh	r2, [r7, #14]
 8004166:	60da      	str	r2, [r3, #12]
 8004168:	e04e      	b.n	8004208 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	76bb      	strb	r3, [r7, #26]
 800416e:	e04b      	b.n	8004208 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004170:	7efb      	ldrb	r3, [r7, #27]
 8004172:	2b08      	cmp	r3, #8
 8004174:	d827      	bhi.n	80041c6 <UART_SetConfig+0x4b6>
 8004176:	a201      	add	r2, pc, #4	; (adr r2, 800417c <UART_SetConfig+0x46c>)
 8004178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a9 	.word	0x080041a9
 8004184:	080041b1 	.word	0x080041b1
 8004188:	080041c7 	.word	0x080041c7
 800418c:	080041b7 	.word	0x080041b7
 8004190:	080041c7 	.word	0x080041c7
 8004194:	080041c7 	.word	0x080041c7
 8004198:	080041c7 	.word	0x080041c7
 800419c:	080041bf 	.word	0x080041bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a0:	f7fe ff98 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 80041a4:	6178      	str	r0, [r7, #20]
        break;
 80041a6:	e013      	b.n	80041d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a8:	f7fe ffaa 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 80041ac:	6178      	str	r0, [r7, #20]
        break;
 80041ae:	e00f      	b.n	80041d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b0:	4b1b      	ldr	r3, [pc, #108]	; (8004220 <UART_SetConfig+0x510>)
 80041b2:	617b      	str	r3, [r7, #20]
        break;
 80041b4:	e00c      	b.n	80041d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b6:	f7fe fef7 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 80041ba:	6178      	str	r0, [r7, #20]
        break;
 80041bc:	e008      	b.n	80041d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041c2:	617b      	str	r3, [r7, #20]
        break;
 80041c4:	e004      	b.n	80041d0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	76bb      	strb	r3, [r7, #26]
        break;
 80041ce:	bf00      	nop
    }

    if (pclk != 0U)
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d018      	beq.n	8004208 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	085a      	lsrs	r2, r3, #1
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	441a      	add	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	2b0f      	cmp	r3, #15
 80041f0:	d908      	bls.n	8004204 <UART_SetConfig+0x4f4>
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d204      	bcs.n	8004204 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	60da      	str	r2, [r3, #12]
 8004202:	e001      	b.n	8004208 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004214:	7ebb      	ldrb	r3, [r7, #26]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3720      	adds	r7, #32
 800421a:	46bd      	mov	sp, r7
 800421c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004220:	00f42400 	.word	0x00f42400

08004224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00a      	beq.n	800424e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	430a      	orrs	r2, r1
 800424c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00a      	beq.n	8004270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00a      	beq.n	8004292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00a      	beq.n	80042d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00a      	beq.n	80042f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01a      	beq.n	800433a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	430a      	orrs	r2, r1
 8004318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004322:	d10a      	bne.n	800433a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	605a      	str	r2, [r3, #4]
  }
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af02      	add	r7, sp, #8
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004376:	f7fc fcff 	bl	8000d78 <HAL_GetTick>
 800437a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b08      	cmp	r3, #8
 8004388:	d10e      	bne.n	80043a8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800438a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f82a 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e020      	b.n	80043ea <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	d10e      	bne.n	80043d4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f814 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e00a      	b.n	80043ea <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2220      	movs	r2, #32
 80043d8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2220      	movs	r2, #32
 80043de:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b084      	sub	sp, #16
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004402:	e05d      	b.n	80044c0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440a:	d059      	beq.n	80044c0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440c:	f7fc fcb4 	bl	8000d78 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	429a      	cmp	r2, r3
 800441a:	d302      	bcc.n	8004422 <UART_WaitOnFlagUntilTimeout+0x30>
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d11b      	bne.n	800445a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004430:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0201 	bic.w	r2, r2, #1
 8004440:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e042      	b.n	80044e0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d02b      	beq.n	80044c0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004476:	d123      	bne.n	80044c0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004480:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004490:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0201 	bic.w	r2, r2, #1
 80044a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2220      	movs	r2, #32
 80044b2:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e00f      	b.n	80044e0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	69da      	ldr	r2, [r3, #28]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	4013      	ands	r3, r2
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	bf0c      	ite	eq
 80044d0:	2301      	moveq	r3, #1
 80044d2:	2300      	movne	r3, #0
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	461a      	mov	r2, r3
 80044d8:	79fb      	ldrb	r3, [r7, #7]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d092      	beq.n	8004404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <__errno>:
 80044e8:	4b01      	ldr	r3, [pc, #4]	; (80044f0 <__errno+0x8>)
 80044ea:	6818      	ldr	r0, [r3, #0]
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	2000000c 	.word	0x2000000c

080044f4 <__libc_init_array>:
 80044f4:	b570      	push	{r4, r5, r6, lr}
 80044f6:	4e0d      	ldr	r6, [pc, #52]	; (800452c <__libc_init_array+0x38>)
 80044f8:	4c0d      	ldr	r4, [pc, #52]	; (8004530 <__libc_init_array+0x3c>)
 80044fa:	1ba4      	subs	r4, r4, r6
 80044fc:	10a4      	asrs	r4, r4, #2
 80044fe:	2500      	movs	r5, #0
 8004500:	42a5      	cmp	r5, r4
 8004502:	d109      	bne.n	8004518 <__libc_init_array+0x24>
 8004504:	4e0b      	ldr	r6, [pc, #44]	; (8004534 <__libc_init_array+0x40>)
 8004506:	4c0c      	ldr	r4, [pc, #48]	; (8004538 <__libc_init_array+0x44>)
 8004508:	f000 fc26 	bl	8004d58 <_init>
 800450c:	1ba4      	subs	r4, r4, r6
 800450e:	10a4      	asrs	r4, r4, #2
 8004510:	2500      	movs	r5, #0
 8004512:	42a5      	cmp	r5, r4
 8004514:	d105      	bne.n	8004522 <__libc_init_array+0x2e>
 8004516:	bd70      	pop	{r4, r5, r6, pc}
 8004518:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800451c:	4798      	blx	r3
 800451e:	3501      	adds	r5, #1
 8004520:	e7ee      	b.n	8004500 <__libc_init_array+0xc>
 8004522:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004526:	4798      	blx	r3
 8004528:	3501      	adds	r5, #1
 800452a:	e7f2      	b.n	8004512 <__libc_init_array+0x1e>
 800452c:	08004df8 	.word	0x08004df8
 8004530:	08004df8 	.word	0x08004df8
 8004534:	08004df8 	.word	0x08004df8
 8004538:	08004dfc 	.word	0x08004dfc

0800453c <memset>:
 800453c:	4402      	add	r2, r0
 800453e:	4603      	mov	r3, r0
 8004540:	4293      	cmp	r3, r2
 8004542:	d100      	bne.n	8004546 <memset+0xa>
 8004544:	4770      	bx	lr
 8004546:	f803 1b01 	strb.w	r1, [r3], #1
 800454a:	e7f9      	b.n	8004540 <memset+0x4>

0800454c <siprintf>:
 800454c:	b40e      	push	{r1, r2, r3}
 800454e:	b500      	push	{lr}
 8004550:	b09c      	sub	sp, #112	; 0x70
 8004552:	ab1d      	add	r3, sp, #116	; 0x74
 8004554:	9002      	str	r0, [sp, #8]
 8004556:	9006      	str	r0, [sp, #24]
 8004558:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800455c:	4809      	ldr	r0, [pc, #36]	; (8004584 <siprintf+0x38>)
 800455e:	9107      	str	r1, [sp, #28]
 8004560:	9104      	str	r1, [sp, #16]
 8004562:	4909      	ldr	r1, [pc, #36]	; (8004588 <siprintf+0x3c>)
 8004564:	f853 2b04 	ldr.w	r2, [r3], #4
 8004568:	9105      	str	r1, [sp, #20]
 800456a:	6800      	ldr	r0, [r0, #0]
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	a902      	add	r1, sp, #8
 8004570:	f000 f866 	bl	8004640 <_svfiprintf_r>
 8004574:	9b02      	ldr	r3, [sp, #8]
 8004576:	2200      	movs	r2, #0
 8004578:	701a      	strb	r2, [r3, #0]
 800457a:	b01c      	add	sp, #112	; 0x70
 800457c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004580:	b003      	add	sp, #12
 8004582:	4770      	bx	lr
 8004584:	2000000c 	.word	0x2000000c
 8004588:	ffff0208 	.word	0xffff0208

0800458c <__ssputs_r>:
 800458c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004590:	688e      	ldr	r6, [r1, #8]
 8004592:	429e      	cmp	r6, r3
 8004594:	4682      	mov	sl, r0
 8004596:	460c      	mov	r4, r1
 8004598:	4690      	mov	r8, r2
 800459a:	4699      	mov	r9, r3
 800459c:	d837      	bhi.n	800460e <__ssputs_r+0x82>
 800459e:	898a      	ldrh	r2, [r1, #12]
 80045a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045a4:	d031      	beq.n	800460a <__ssputs_r+0x7e>
 80045a6:	6825      	ldr	r5, [r4, #0]
 80045a8:	6909      	ldr	r1, [r1, #16]
 80045aa:	1a6f      	subs	r7, r5, r1
 80045ac:	6965      	ldr	r5, [r4, #20]
 80045ae:	2302      	movs	r3, #2
 80045b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045b4:	fb95 f5f3 	sdiv	r5, r5, r3
 80045b8:	f109 0301 	add.w	r3, r9, #1
 80045bc:	443b      	add	r3, r7
 80045be:	429d      	cmp	r5, r3
 80045c0:	bf38      	it	cc
 80045c2:	461d      	movcc	r5, r3
 80045c4:	0553      	lsls	r3, r2, #21
 80045c6:	d530      	bpl.n	800462a <__ssputs_r+0x9e>
 80045c8:	4629      	mov	r1, r5
 80045ca:	f000 fb2b 	bl	8004c24 <_malloc_r>
 80045ce:	4606      	mov	r6, r0
 80045d0:	b950      	cbnz	r0, 80045e8 <__ssputs_r+0x5c>
 80045d2:	230c      	movs	r3, #12
 80045d4:	f8ca 3000 	str.w	r3, [sl]
 80045d8:	89a3      	ldrh	r3, [r4, #12]
 80045da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045de:	81a3      	strh	r3, [r4, #12]
 80045e0:	f04f 30ff 	mov.w	r0, #4294967295
 80045e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045e8:	463a      	mov	r2, r7
 80045ea:	6921      	ldr	r1, [r4, #16]
 80045ec:	f000 faa8 	bl	8004b40 <memcpy>
 80045f0:	89a3      	ldrh	r3, [r4, #12]
 80045f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80045f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045fa:	81a3      	strh	r3, [r4, #12]
 80045fc:	6126      	str	r6, [r4, #16]
 80045fe:	6165      	str	r5, [r4, #20]
 8004600:	443e      	add	r6, r7
 8004602:	1bed      	subs	r5, r5, r7
 8004604:	6026      	str	r6, [r4, #0]
 8004606:	60a5      	str	r5, [r4, #8]
 8004608:	464e      	mov	r6, r9
 800460a:	454e      	cmp	r6, r9
 800460c:	d900      	bls.n	8004610 <__ssputs_r+0x84>
 800460e:	464e      	mov	r6, r9
 8004610:	4632      	mov	r2, r6
 8004612:	4641      	mov	r1, r8
 8004614:	6820      	ldr	r0, [r4, #0]
 8004616:	f000 fa9e 	bl	8004b56 <memmove>
 800461a:	68a3      	ldr	r3, [r4, #8]
 800461c:	1b9b      	subs	r3, r3, r6
 800461e:	60a3      	str	r3, [r4, #8]
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	441e      	add	r6, r3
 8004624:	6026      	str	r6, [r4, #0]
 8004626:	2000      	movs	r0, #0
 8004628:	e7dc      	b.n	80045e4 <__ssputs_r+0x58>
 800462a:	462a      	mov	r2, r5
 800462c:	f000 fb54 	bl	8004cd8 <_realloc_r>
 8004630:	4606      	mov	r6, r0
 8004632:	2800      	cmp	r0, #0
 8004634:	d1e2      	bne.n	80045fc <__ssputs_r+0x70>
 8004636:	6921      	ldr	r1, [r4, #16]
 8004638:	4650      	mov	r0, sl
 800463a:	f000 faa5 	bl	8004b88 <_free_r>
 800463e:	e7c8      	b.n	80045d2 <__ssputs_r+0x46>

08004640 <_svfiprintf_r>:
 8004640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004644:	461d      	mov	r5, r3
 8004646:	898b      	ldrh	r3, [r1, #12]
 8004648:	061f      	lsls	r7, r3, #24
 800464a:	b09d      	sub	sp, #116	; 0x74
 800464c:	4680      	mov	r8, r0
 800464e:	460c      	mov	r4, r1
 8004650:	4616      	mov	r6, r2
 8004652:	d50f      	bpl.n	8004674 <_svfiprintf_r+0x34>
 8004654:	690b      	ldr	r3, [r1, #16]
 8004656:	b96b      	cbnz	r3, 8004674 <_svfiprintf_r+0x34>
 8004658:	2140      	movs	r1, #64	; 0x40
 800465a:	f000 fae3 	bl	8004c24 <_malloc_r>
 800465e:	6020      	str	r0, [r4, #0]
 8004660:	6120      	str	r0, [r4, #16]
 8004662:	b928      	cbnz	r0, 8004670 <_svfiprintf_r+0x30>
 8004664:	230c      	movs	r3, #12
 8004666:	f8c8 3000 	str.w	r3, [r8]
 800466a:	f04f 30ff 	mov.w	r0, #4294967295
 800466e:	e0c8      	b.n	8004802 <_svfiprintf_r+0x1c2>
 8004670:	2340      	movs	r3, #64	; 0x40
 8004672:	6163      	str	r3, [r4, #20]
 8004674:	2300      	movs	r3, #0
 8004676:	9309      	str	r3, [sp, #36]	; 0x24
 8004678:	2320      	movs	r3, #32
 800467a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800467e:	2330      	movs	r3, #48	; 0x30
 8004680:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004684:	9503      	str	r5, [sp, #12]
 8004686:	f04f 0b01 	mov.w	fp, #1
 800468a:	4637      	mov	r7, r6
 800468c:	463d      	mov	r5, r7
 800468e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004692:	b10b      	cbz	r3, 8004698 <_svfiprintf_r+0x58>
 8004694:	2b25      	cmp	r3, #37	; 0x25
 8004696:	d13e      	bne.n	8004716 <_svfiprintf_r+0xd6>
 8004698:	ebb7 0a06 	subs.w	sl, r7, r6
 800469c:	d00b      	beq.n	80046b6 <_svfiprintf_r+0x76>
 800469e:	4653      	mov	r3, sl
 80046a0:	4632      	mov	r2, r6
 80046a2:	4621      	mov	r1, r4
 80046a4:	4640      	mov	r0, r8
 80046a6:	f7ff ff71 	bl	800458c <__ssputs_r>
 80046aa:	3001      	adds	r0, #1
 80046ac:	f000 80a4 	beq.w	80047f8 <_svfiprintf_r+0x1b8>
 80046b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046b2:	4453      	add	r3, sl
 80046b4:	9309      	str	r3, [sp, #36]	; 0x24
 80046b6:	783b      	ldrb	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f000 809d 	beq.w	80047f8 <_svfiprintf_r+0x1b8>
 80046be:	2300      	movs	r3, #0
 80046c0:	f04f 32ff 	mov.w	r2, #4294967295
 80046c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046c8:	9304      	str	r3, [sp, #16]
 80046ca:	9307      	str	r3, [sp, #28]
 80046cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80046d0:	931a      	str	r3, [sp, #104]	; 0x68
 80046d2:	462f      	mov	r7, r5
 80046d4:	2205      	movs	r2, #5
 80046d6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80046da:	4850      	ldr	r0, [pc, #320]	; (800481c <_svfiprintf_r+0x1dc>)
 80046dc:	f7fb fd80 	bl	80001e0 <memchr>
 80046e0:	9b04      	ldr	r3, [sp, #16]
 80046e2:	b9d0      	cbnz	r0, 800471a <_svfiprintf_r+0xda>
 80046e4:	06d9      	lsls	r1, r3, #27
 80046e6:	bf44      	itt	mi
 80046e8:	2220      	movmi	r2, #32
 80046ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046ee:	071a      	lsls	r2, r3, #28
 80046f0:	bf44      	itt	mi
 80046f2:	222b      	movmi	r2, #43	; 0x2b
 80046f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046f8:	782a      	ldrb	r2, [r5, #0]
 80046fa:	2a2a      	cmp	r2, #42	; 0x2a
 80046fc:	d015      	beq.n	800472a <_svfiprintf_r+0xea>
 80046fe:	9a07      	ldr	r2, [sp, #28]
 8004700:	462f      	mov	r7, r5
 8004702:	2000      	movs	r0, #0
 8004704:	250a      	movs	r5, #10
 8004706:	4639      	mov	r1, r7
 8004708:	f811 3b01 	ldrb.w	r3, [r1], #1
 800470c:	3b30      	subs	r3, #48	; 0x30
 800470e:	2b09      	cmp	r3, #9
 8004710:	d94d      	bls.n	80047ae <_svfiprintf_r+0x16e>
 8004712:	b1b8      	cbz	r0, 8004744 <_svfiprintf_r+0x104>
 8004714:	e00f      	b.n	8004736 <_svfiprintf_r+0xf6>
 8004716:	462f      	mov	r7, r5
 8004718:	e7b8      	b.n	800468c <_svfiprintf_r+0x4c>
 800471a:	4a40      	ldr	r2, [pc, #256]	; (800481c <_svfiprintf_r+0x1dc>)
 800471c:	1a80      	subs	r0, r0, r2
 800471e:	fa0b f000 	lsl.w	r0, fp, r0
 8004722:	4318      	orrs	r0, r3
 8004724:	9004      	str	r0, [sp, #16]
 8004726:	463d      	mov	r5, r7
 8004728:	e7d3      	b.n	80046d2 <_svfiprintf_r+0x92>
 800472a:	9a03      	ldr	r2, [sp, #12]
 800472c:	1d11      	adds	r1, r2, #4
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	9103      	str	r1, [sp, #12]
 8004732:	2a00      	cmp	r2, #0
 8004734:	db01      	blt.n	800473a <_svfiprintf_r+0xfa>
 8004736:	9207      	str	r2, [sp, #28]
 8004738:	e004      	b.n	8004744 <_svfiprintf_r+0x104>
 800473a:	4252      	negs	r2, r2
 800473c:	f043 0302 	orr.w	r3, r3, #2
 8004740:	9207      	str	r2, [sp, #28]
 8004742:	9304      	str	r3, [sp, #16]
 8004744:	783b      	ldrb	r3, [r7, #0]
 8004746:	2b2e      	cmp	r3, #46	; 0x2e
 8004748:	d10c      	bne.n	8004764 <_svfiprintf_r+0x124>
 800474a:	787b      	ldrb	r3, [r7, #1]
 800474c:	2b2a      	cmp	r3, #42	; 0x2a
 800474e:	d133      	bne.n	80047b8 <_svfiprintf_r+0x178>
 8004750:	9b03      	ldr	r3, [sp, #12]
 8004752:	1d1a      	adds	r2, r3, #4
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	9203      	str	r2, [sp, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	bfb8      	it	lt
 800475c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004760:	3702      	adds	r7, #2
 8004762:	9305      	str	r3, [sp, #20]
 8004764:	4d2e      	ldr	r5, [pc, #184]	; (8004820 <_svfiprintf_r+0x1e0>)
 8004766:	7839      	ldrb	r1, [r7, #0]
 8004768:	2203      	movs	r2, #3
 800476a:	4628      	mov	r0, r5
 800476c:	f7fb fd38 	bl	80001e0 <memchr>
 8004770:	b138      	cbz	r0, 8004782 <_svfiprintf_r+0x142>
 8004772:	2340      	movs	r3, #64	; 0x40
 8004774:	1b40      	subs	r0, r0, r5
 8004776:	fa03 f000 	lsl.w	r0, r3, r0
 800477a:	9b04      	ldr	r3, [sp, #16]
 800477c:	4303      	orrs	r3, r0
 800477e:	3701      	adds	r7, #1
 8004780:	9304      	str	r3, [sp, #16]
 8004782:	7839      	ldrb	r1, [r7, #0]
 8004784:	4827      	ldr	r0, [pc, #156]	; (8004824 <_svfiprintf_r+0x1e4>)
 8004786:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800478a:	2206      	movs	r2, #6
 800478c:	1c7e      	adds	r6, r7, #1
 800478e:	f7fb fd27 	bl	80001e0 <memchr>
 8004792:	2800      	cmp	r0, #0
 8004794:	d038      	beq.n	8004808 <_svfiprintf_r+0x1c8>
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <_svfiprintf_r+0x1e8>)
 8004798:	bb13      	cbnz	r3, 80047e0 <_svfiprintf_r+0x1a0>
 800479a:	9b03      	ldr	r3, [sp, #12]
 800479c:	3307      	adds	r3, #7
 800479e:	f023 0307 	bic.w	r3, r3, #7
 80047a2:	3308      	adds	r3, #8
 80047a4:	9303      	str	r3, [sp, #12]
 80047a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047a8:	444b      	add	r3, r9
 80047aa:	9309      	str	r3, [sp, #36]	; 0x24
 80047ac:	e76d      	b.n	800468a <_svfiprintf_r+0x4a>
 80047ae:	fb05 3202 	mla	r2, r5, r2, r3
 80047b2:	2001      	movs	r0, #1
 80047b4:	460f      	mov	r7, r1
 80047b6:	e7a6      	b.n	8004706 <_svfiprintf_r+0xc6>
 80047b8:	2300      	movs	r3, #0
 80047ba:	3701      	adds	r7, #1
 80047bc:	9305      	str	r3, [sp, #20]
 80047be:	4619      	mov	r1, r3
 80047c0:	250a      	movs	r5, #10
 80047c2:	4638      	mov	r0, r7
 80047c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047c8:	3a30      	subs	r2, #48	; 0x30
 80047ca:	2a09      	cmp	r2, #9
 80047cc:	d903      	bls.n	80047d6 <_svfiprintf_r+0x196>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0c8      	beq.n	8004764 <_svfiprintf_r+0x124>
 80047d2:	9105      	str	r1, [sp, #20]
 80047d4:	e7c6      	b.n	8004764 <_svfiprintf_r+0x124>
 80047d6:	fb05 2101 	mla	r1, r5, r1, r2
 80047da:	2301      	movs	r3, #1
 80047dc:	4607      	mov	r7, r0
 80047de:	e7f0      	b.n	80047c2 <_svfiprintf_r+0x182>
 80047e0:	ab03      	add	r3, sp, #12
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	4622      	mov	r2, r4
 80047e6:	4b11      	ldr	r3, [pc, #68]	; (800482c <_svfiprintf_r+0x1ec>)
 80047e8:	a904      	add	r1, sp, #16
 80047ea:	4640      	mov	r0, r8
 80047ec:	f3af 8000 	nop.w
 80047f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80047f4:	4681      	mov	r9, r0
 80047f6:	d1d6      	bne.n	80047a6 <_svfiprintf_r+0x166>
 80047f8:	89a3      	ldrh	r3, [r4, #12]
 80047fa:	065b      	lsls	r3, r3, #25
 80047fc:	f53f af35 	bmi.w	800466a <_svfiprintf_r+0x2a>
 8004800:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004802:	b01d      	add	sp, #116	; 0x74
 8004804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004808:	ab03      	add	r3, sp, #12
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	4622      	mov	r2, r4
 800480e:	4b07      	ldr	r3, [pc, #28]	; (800482c <_svfiprintf_r+0x1ec>)
 8004810:	a904      	add	r1, sp, #16
 8004812:	4640      	mov	r0, r8
 8004814:	f000 f882 	bl	800491c <_printf_i>
 8004818:	e7ea      	b.n	80047f0 <_svfiprintf_r+0x1b0>
 800481a:	bf00      	nop
 800481c:	08004dbc 	.word	0x08004dbc
 8004820:	08004dc2 	.word	0x08004dc2
 8004824:	08004dc6 	.word	0x08004dc6
 8004828:	00000000 	.word	0x00000000
 800482c:	0800458d 	.word	0x0800458d

08004830 <_printf_common>:
 8004830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	4691      	mov	r9, r2
 8004836:	461f      	mov	r7, r3
 8004838:	688a      	ldr	r2, [r1, #8]
 800483a:	690b      	ldr	r3, [r1, #16]
 800483c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004840:	4293      	cmp	r3, r2
 8004842:	bfb8      	it	lt
 8004844:	4613      	movlt	r3, r2
 8004846:	f8c9 3000 	str.w	r3, [r9]
 800484a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800484e:	4606      	mov	r6, r0
 8004850:	460c      	mov	r4, r1
 8004852:	b112      	cbz	r2, 800485a <_printf_common+0x2a>
 8004854:	3301      	adds	r3, #1
 8004856:	f8c9 3000 	str.w	r3, [r9]
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	0699      	lsls	r1, r3, #26
 800485e:	bf42      	ittt	mi
 8004860:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004864:	3302      	addmi	r3, #2
 8004866:	f8c9 3000 	strmi.w	r3, [r9]
 800486a:	6825      	ldr	r5, [r4, #0]
 800486c:	f015 0506 	ands.w	r5, r5, #6
 8004870:	d107      	bne.n	8004882 <_printf_common+0x52>
 8004872:	f104 0a19 	add.w	sl, r4, #25
 8004876:	68e3      	ldr	r3, [r4, #12]
 8004878:	f8d9 2000 	ldr.w	r2, [r9]
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	42ab      	cmp	r3, r5
 8004880:	dc28      	bgt.n	80048d4 <_printf_common+0xa4>
 8004882:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004886:	6822      	ldr	r2, [r4, #0]
 8004888:	3300      	adds	r3, #0
 800488a:	bf18      	it	ne
 800488c:	2301      	movne	r3, #1
 800488e:	0692      	lsls	r2, r2, #26
 8004890:	d42d      	bmi.n	80048ee <_printf_common+0xbe>
 8004892:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004896:	4639      	mov	r1, r7
 8004898:	4630      	mov	r0, r6
 800489a:	47c0      	blx	r8
 800489c:	3001      	adds	r0, #1
 800489e:	d020      	beq.n	80048e2 <_printf_common+0xb2>
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	68e5      	ldr	r5, [r4, #12]
 80048a4:	f8d9 2000 	ldr.w	r2, [r9]
 80048a8:	f003 0306 	and.w	r3, r3, #6
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	bf08      	it	eq
 80048b0:	1aad      	subeq	r5, r5, r2
 80048b2:	68a3      	ldr	r3, [r4, #8]
 80048b4:	6922      	ldr	r2, [r4, #16]
 80048b6:	bf0c      	ite	eq
 80048b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048bc:	2500      	movne	r5, #0
 80048be:	4293      	cmp	r3, r2
 80048c0:	bfc4      	itt	gt
 80048c2:	1a9b      	subgt	r3, r3, r2
 80048c4:	18ed      	addgt	r5, r5, r3
 80048c6:	f04f 0900 	mov.w	r9, #0
 80048ca:	341a      	adds	r4, #26
 80048cc:	454d      	cmp	r5, r9
 80048ce:	d11a      	bne.n	8004906 <_printf_common+0xd6>
 80048d0:	2000      	movs	r0, #0
 80048d2:	e008      	b.n	80048e6 <_printf_common+0xb6>
 80048d4:	2301      	movs	r3, #1
 80048d6:	4652      	mov	r2, sl
 80048d8:	4639      	mov	r1, r7
 80048da:	4630      	mov	r0, r6
 80048dc:	47c0      	blx	r8
 80048de:	3001      	adds	r0, #1
 80048e0:	d103      	bne.n	80048ea <_printf_common+0xba>
 80048e2:	f04f 30ff 	mov.w	r0, #4294967295
 80048e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ea:	3501      	adds	r5, #1
 80048ec:	e7c3      	b.n	8004876 <_printf_common+0x46>
 80048ee:	18e1      	adds	r1, r4, r3
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	2030      	movs	r0, #48	; 0x30
 80048f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048f8:	4422      	add	r2, r4
 80048fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004902:	3302      	adds	r3, #2
 8004904:	e7c5      	b.n	8004892 <_printf_common+0x62>
 8004906:	2301      	movs	r3, #1
 8004908:	4622      	mov	r2, r4
 800490a:	4639      	mov	r1, r7
 800490c:	4630      	mov	r0, r6
 800490e:	47c0      	blx	r8
 8004910:	3001      	adds	r0, #1
 8004912:	d0e6      	beq.n	80048e2 <_printf_common+0xb2>
 8004914:	f109 0901 	add.w	r9, r9, #1
 8004918:	e7d8      	b.n	80048cc <_printf_common+0x9c>
	...

0800491c <_printf_i>:
 800491c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004920:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004924:	460c      	mov	r4, r1
 8004926:	7e09      	ldrb	r1, [r1, #24]
 8004928:	b085      	sub	sp, #20
 800492a:	296e      	cmp	r1, #110	; 0x6e
 800492c:	4617      	mov	r7, r2
 800492e:	4606      	mov	r6, r0
 8004930:	4698      	mov	r8, r3
 8004932:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004934:	f000 80b3 	beq.w	8004a9e <_printf_i+0x182>
 8004938:	d822      	bhi.n	8004980 <_printf_i+0x64>
 800493a:	2963      	cmp	r1, #99	; 0x63
 800493c:	d036      	beq.n	80049ac <_printf_i+0x90>
 800493e:	d80a      	bhi.n	8004956 <_printf_i+0x3a>
 8004940:	2900      	cmp	r1, #0
 8004942:	f000 80b9 	beq.w	8004ab8 <_printf_i+0x19c>
 8004946:	2958      	cmp	r1, #88	; 0x58
 8004948:	f000 8083 	beq.w	8004a52 <_printf_i+0x136>
 800494c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004950:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004954:	e032      	b.n	80049bc <_printf_i+0xa0>
 8004956:	2964      	cmp	r1, #100	; 0x64
 8004958:	d001      	beq.n	800495e <_printf_i+0x42>
 800495a:	2969      	cmp	r1, #105	; 0x69
 800495c:	d1f6      	bne.n	800494c <_printf_i+0x30>
 800495e:	6820      	ldr	r0, [r4, #0]
 8004960:	6813      	ldr	r3, [r2, #0]
 8004962:	0605      	lsls	r5, r0, #24
 8004964:	f103 0104 	add.w	r1, r3, #4
 8004968:	d52a      	bpl.n	80049c0 <_printf_i+0xa4>
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6011      	str	r1, [r2, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	da03      	bge.n	800497a <_printf_i+0x5e>
 8004972:	222d      	movs	r2, #45	; 0x2d
 8004974:	425b      	negs	r3, r3
 8004976:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800497a:	486f      	ldr	r0, [pc, #444]	; (8004b38 <_printf_i+0x21c>)
 800497c:	220a      	movs	r2, #10
 800497e:	e039      	b.n	80049f4 <_printf_i+0xd8>
 8004980:	2973      	cmp	r1, #115	; 0x73
 8004982:	f000 809d 	beq.w	8004ac0 <_printf_i+0x1a4>
 8004986:	d808      	bhi.n	800499a <_printf_i+0x7e>
 8004988:	296f      	cmp	r1, #111	; 0x6f
 800498a:	d020      	beq.n	80049ce <_printf_i+0xb2>
 800498c:	2970      	cmp	r1, #112	; 0x70
 800498e:	d1dd      	bne.n	800494c <_printf_i+0x30>
 8004990:	6823      	ldr	r3, [r4, #0]
 8004992:	f043 0320 	orr.w	r3, r3, #32
 8004996:	6023      	str	r3, [r4, #0]
 8004998:	e003      	b.n	80049a2 <_printf_i+0x86>
 800499a:	2975      	cmp	r1, #117	; 0x75
 800499c:	d017      	beq.n	80049ce <_printf_i+0xb2>
 800499e:	2978      	cmp	r1, #120	; 0x78
 80049a0:	d1d4      	bne.n	800494c <_printf_i+0x30>
 80049a2:	2378      	movs	r3, #120	; 0x78
 80049a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049a8:	4864      	ldr	r0, [pc, #400]	; (8004b3c <_printf_i+0x220>)
 80049aa:	e055      	b.n	8004a58 <_printf_i+0x13c>
 80049ac:	6813      	ldr	r3, [r2, #0]
 80049ae:	1d19      	adds	r1, r3, #4
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6011      	str	r1, [r2, #0]
 80049b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049bc:	2301      	movs	r3, #1
 80049be:	e08c      	b.n	8004ada <_printf_i+0x1be>
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6011      	str	r1, [r2, #0]
 80049c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80049c8:	bf18      	it	ne
 80049ca:	b21b      	sxthne	r3, r3
 80049cc:	e7cf      	b.n	800496e <_printf_i+0x52>
 80049ce:	6813      	ldr	r3, [r2, #0]
 80049d0:	6825      	ldr	r5, [r4, #0]
 80049d2:	1d18      	adds	r0, r3, #4
 80049d4:	6010      	str	r0, [r2, #0]
 80049d6:	0628      	lsls	r0, r5, #24
 80049d8:	d501      	bpl.n	80049de <_printf_i+0xc2>
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	e002      	b.n	80049e4 <_printf_i+0xc8>
 80049de:	0668      	lsls	r0, r5, #25
 80049e0:	d5fb      	bpl.n	80049da <_printf_i+0xbe>
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	4854      	ldr	r0, [pc, #336]	; (8004b38 <_printf_i+0x21c>)
 80049e6:	296f      	cmp	r1, #111	; 0x6f
 80049e8:	bf14      	ite	ne
 80049ea:	220a      	movne	r2, #10
 80049ec:	2208      	moveq	r2, #8
 80049ee:	2100      	movs	r1, #0
 80049f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049f4:	6865      	ldr	r5, [r4, #4]
 80049f6:	60a5      	str	r5, [r4, #8]
 80049f8:	2d00      	cmp	r5, #0
 80049fa:	f2c0 8095 	blt.w	8004b28 <_printf_i+0x20c>
 80049fe:	6821      	ldr	r1, [r4, #0]
 8004a00:	f021 0104 	bic.w	r1, r1, #4
 8004a04:	6021      	str	r1, [r4, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d13d      	bne.n	8004a86 <_printf_i+0x16a>
 8004a0a:	2d00      	cmp	r5, #0
 8004a0c:	f040 808e 	bne.w	8004b2c <_printf_i+0x210>
 8004a10:	4665      	mov	r5, ip
 8004a12:	2a08      	cmp	r2, #8
 8004a14:	d10b      	bne.n	8004a2e <_printf_i+0x112>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	07db      	lsls	r3, r3, #31
 8004a1a:	d508      	bpl.n	8004a2e <_printf_i+0x112>
 8004a1c:	6923      	ldr	r3, [r4, #16]
 8004a1e:	6862      	ldr	r2, [r4, #4]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	bfde      	ittt	le
 8004a24:	2330      	movle	r3, #48	; 0x30
 8004a26:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a2a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a2e:	ebac 0305 	sub.w	r3, ip, r5
 8004a32:	6123      	str	r3, [r4, #16]
 8004a34:	f8cd 8000 	str.w	r8, [sp]
 8004a38:	463b      	mov	r3, r7
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	4630      	mov	r0, r6
 8004a40:	f7ff fef6 	bl	8004830 <_printf_common>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d14d      	bne.n	8004ae4 <_printf_i+0x1c8>
 8004a48:	f04f 30ff 	mov.w	r0, #4294967295
 8004a4c:	b005      	add	sp, #20
 8004a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a52:	4839      	ldr	r0, [pc, #228]	; (8004b38 <_printf_i+0x21c>)
 8004a54:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a58:	6813      	ldr	r3, [r2, #0]
 8004a5a:	6821      	ldr	r1, [r4, #0]
 8004a5c:	1d1d      	adds	r5, r3, #4
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6015      	str	r5, [r2, #0]
 8004a62:	060a      	lsls	r2, r1, #24
 8004a64:	d50b      	bpl.n	8004a7e <_printf_i+0x162>
 8004a66:	07ca      	lsls	r2, r1, #31
 8004a68:	bf44      	itt	mi
 8004a6a:	f041 0120 	orrmi.w	r1, r1, #32
 8004a6e:	6021      	strmi	r1, [r4, #0]
 8004a70:	b91b      	cbnz	r3, 8004a7a <_printf_i+0x15e>
 8004a72:	6822      	ldr	r2, [r4, #0]
 8004a74:	f022 0220 	bic.w	r2, r2, #32
 8004a78:	6022      	str	r2, [r4, #0]
 8004a7a:	2210      	movs	r2, #16
 8004a7c:	e7b7      	b.n	80049ee <_printf_i+0xd2>
 8004a7e:	064d      	lsls	r5, r1, #25
 8004a80:	bf48      	it	mi
 8004a82:	b29b      	uxthmi	r3, r3
 8004a84:	e7ef      	b.n	8004a66 <_printf_i+0x14a>
 8004a86:	4665      	mov	r5, ip
 8004a88:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a8c:	fb02 3311 	mls	r3, r2, r1, r3
 8004a90:	5cc3      	ldrb	r3, [r0, r3]
 8004a92:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004a96:	460b      	mov	r3, r1
 8004a98:	2900      	cmp	r1, #0
 8004a9a:	d1f5      	bne.n	8004a88 <_printf_i+0x16c>
 8004a9c:	e7b9      	b.n	8004a12 <_printf_i+0xf6>
 8004a9e:	6813      	ldr	r3, [r2, #0]
 8004aa0:	6825      	ldr	r5, [r4, #0]
 8004aa2:	6961      	ldr	r1, [r4, #20]
 8004aa4:	1d18      	adds	r0, r3, #4
 8004aa6:	6010      	str	r0, [r2, #0]
 8004aa8:	0628      	lsls	r0, r5, #24
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	d501      	bpl.n	8004ab2 <_printf_i+0x196>
 8004aae:	6019      	str	r1, [r3, #0]
 8004ab0:	e002      	b.n	8004ab8 <_printf_i+0x19c>
 8004ab2:	066a      	lsls	r2, r5, #25
 8004ab4:	d5fb      	bpl.n	8004aae <_printf_i+0x192>
 8004ab6:	8019      	strh	r1, [r3, #0]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	6123      	str	r3, [r4, #16]
 8004abc:	4665      	mov	r5, ip
 8004abe:	e7b9      	b.n	8004a34 <_printf_i+0x118>
 8004ac0:	6813      	ldr	r3, [r2, #0]
 8004ac2:	1d19      	adds	r1, r3, #4
 8004ac4:	6011      	str	r1, [r2, #0]
 8004ac6:	681d      	ldr	r5, [r3, #0]
 8004ac8:	6862      	ldr	r2, [r4, #4]
 8004aca:	2100      	movs	r1, #0
 8004acc:	4628      	mov	r0, r5
 8004ace:	f7fb fb87 	bl	80001e0 <memchr>
 8004ad2:	b108      	cbz	r0, 8004ad8 <_printf_i+0x1bc>
 8004ad4:	1b40      	subs	r0, r0, r5
 8004ad6:	6060      	str	r0, [r4, #4]
 8004ad8:	6863      	ldr	r3, [r4, #4]
 8004ada:	6123      	str	r3, [r4, #16]
 8004adc:	2300      	movs	r3, #0
 8004ade:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ae2:	e7a7      	b.n	8004a34 <_printf_i+0x118>
 8004ae4:	6923      	ldr	r3, [r4, #16]
 8004ae6:	462a      	mov	r2, r5
 8004ae8:	4639      	mov	r1, r7
 8004aea:	4630      	mov	r0, r6
 8004aec:	47c0      	blx	r8
 8004aee:	3001      	adds	r0, #1
 8004af0:	d0aa      	beq.n	8004a48 <_printf_i+0x12c>
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	079b      	lsls	r3, r3, #30
 8004af6:	d413      	bmi.n	8004b20 <_printf_i+0x204>
 8004af8:	68e0      	ldr	r0, [r4, #12]
 8004afa:	9b03      	ldr	r3, [sp, #12]
 8004afc:	4298      	cmp	r0, r3
 8004afe:	bfb8      	it	lt
 8004b00:	4618      	movlt	r0, r3
 8004b02:	e7a3      	b.n	8004a4c <_printf_i+0x130>
 8004b04:	2301      	movs	r3, #1
 8004b06:	464a      	mov	r2, r9
 8004b08:	4639      	mov	r1, r7
 8004b0a:	4630      	mov	r0, r6
 8004b0c:	47c0      	blx	r8
 8004b0e:	3001      	adds	r0, #1
 8004b10:	d09a      	beq.n	8004a48 <_printf_i+0x12c>
 8004b12:	3501      	adds	r5, #1
 8004b14:	68e3      	ldr	r3, [r4, #12]
 8004b16:	9a03      	ldr	r2, [sp, #12]
 8004b18:	1a9b      	subs	r3, r3, r2
 8004b1a:	42ab      	cmp	r3, r5
 8004b1c:	dcf2      	bgt.n	8004b04 <_printf_i+0x1e8>
 8004b1e:	e7eb      	b.n	8004af8 <_printf_i+0x1dc>
 8004b20:	2500      	movs	r5, #0
 8004b22:	f104 0919 	add.w	r9, r4, #25
 8004b26:	e7f5      	b.n	8004b14 <_printf_i+0x1f8>
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1ac      	bne.n	8004a86 <_printf_i+0x16a>
 8004b2c:	7803      	ldrb	r3, [r0, #0]
 8004b2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b36:	e76c      	b.n	8004a12 <_printf_i+0xf6>
 8004b38:	08004dcd 	.word	0x08004dcd
 8004b3c:	08004dde 	.word	0x08004dde

08004b40 <memcpy>:
 8004b40:	b510      	push	{r4, lr}
 8004b42:	1e43      	subs	r3, r0, #1
 8004b44:	440a      	add	r2, r1
 8004b46:	4291      	cmp	r1, r2
 8004b48:	d100      	bne.n	8004b4c <memcpy+0xc>
 8004b4a:	bd10      	pop	{r4, pc}
 8004b4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b54:	e7f7      	b.n	8004b46 <memcpy+0x6>

08004b56 <memmove>:
 8004b56:	4288      	cmp	r0, r1
 8004b58:	b510      	push	{r4, lr}
 8004b5a:	eb01 0302 	add.w	r3, r1, r2
 8004b5e:	d807      	bhi.n	8004b70 <memmove+0x1a>
 8004b60:	1e42      	subs	r2, r0, #1
 8004b62:	4299      	cmp	r1, r3
 8004b64:	d00a      	beq.n	8004b7c <memmove+0x26>
 8004b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b6a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004b6e:	e7f8      	b.n	8004b62 <memmove+0xc>
 8004b70:	4283      	cmp	r3, r0
 8004b72:	d9f5      	bls.n	8004b60 <memmove+0xa>
 8004b74:	1881      	adds	r1, r0, r2
 8004b76:	1ad2      	subs	r2, r2, r3
 8004b78:	42d3      	cmn	r3, r2
 8004b7a:	d100      	bne.n	8004b7e <memmove+0x28>
 8004b7c:	bd10      	pop	{r4, pc}
 8004b7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b82:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004b86:	e7f7      	b.n	8004b78 <memmove+0x22>

08004b88 <_free_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4605      	mov	r5, r0
 8004b8c:	2900      	cmp	r1, #0
 8004b8e:	d045      	beq.n	8004c1c <_free_r+0x94>
 8004b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b94:	1f0c      	subs	r4, r1, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb8      	it	lt
 8004b9a:	18e4      	addlt	r4, r4, r3
 8004b9c:	f000 f8d2 	bl	8004d44 <__malloc_lock>
 8004ba0:	4a1f      	ldr	r2, [pc, #124]	; (8004c20 <_free_r+0x98>)
 8004ba2:	6813      	ldr	r3, [r2, #0]
 8004ba4:	4610      	mov	r0, r2
 8004ba6:	b933      	cbnz	r3, 8004bb6 <_free_r+0x2e>
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	6014      	str	r4, [r2, #0]
 8004bac:	4628      	mov	r0, r5
 8004bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bb2:	f000 b8c8 	b.w	8004d46 <__malloc_unlock>
 8004bb6:	42a3      	cmp	r3, r4
 8004bb8:	d90c      	bls.n	8004bd4 <_free_r+0x4c>
 8004bba:	6821      	ldr	r1, [r4, #0]
 8004bbc:	1862      	adds	r2, r4, r1
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bf04      	itt	eq
 8004bc2:	681a      	ldreq	r2, [r3, #0]
 8004bc4:	685b      	ldreq	r3, [r3, #4]
 8004bc6:	6063      	str	r3, [r4, #4]
 8004bc8:	bf04      	itt	eq
 8004bca:	1852      	addeq	r2, r2, r1
 8004bcc:	6022      	streq	r2, [r4, #0]
 8004bce:	6004      	str	r4, [r0, #0]
 8004bd0:	e7ec      	b.n	8004bac <_free_r+0x24>
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	b10a      	cbz	r2, 8004bdc <_free_r+0x54>
 8004bd8:	42a2      	cmp	r2, r4
 8004bda:	d9fa      	bls.n	8004bd2 <_free_r+0x4a>
 8004bdc:	6819      	ldr	r1, [r3, #0]
 8004bde:	1858      	adds	r0, r3, r1
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	d10b      	bne.n	8004bfc <_free_r+0x74>
 8004be4:	6820      	ldr	r0, [r4, #0]
 8004be6:	4401      	add	r1, r0
 8004be8:	1858      	adds	r0, r3, r1
 8004bea:	4282      	cmp	r2, r0
 8004bec:	6019      	str	r1, [r3, #0]
 8004bee:	d1dd      	bne.n	8004bac <_free_r+0x24>
 8004bf0:	6810      	ldr	r0, [r2, #0]
 8004bf2:	6852      	ldr	r2, [r2, #4]
 8004bf4:	605a      	str	r2, [r3, #4]
 8004bf6:	4401      	add	r1, r0
 8004bf8:	6019      	str	r1, [r3, #0]
 8004bfa:	e7d7      	b.n	8004bac <_free_r+0x24>
 8004bfc:	d902      	bls.n	8004c04 <_free_r+0x7c>
 8004bfe:	230c      	movs	r3, #12
 8004c00:	602b      	str	r3, [r5, #0]
 8004c02:	e7d3      	b.n	8004bac <_free_r+0x24>
 8004c04:	6820      	ldr	r0, [r4, #0]
 8004c06:	1821      	adds	r1, r4, r0
 8004c08:	428a      	cmp	r2, r1
 8004c0a:	bf04      	itt	eq
 8004c0c:	6811      	ldreq	r1, [r2, #0]
 8004c0e:	6852      	ldreq	r2, [r2, #4]
 8004c10:	6062      	str	r2, [r4, #4]
 8004c12:	bf04      	itt	eq
 8004c14:	1809      	addeq	r1, r1, r0
 8004c16:	6021      	streq	r1, [r4, #0]
 8004c18:	605c      	str	r4, [r3, #4]
 8004c1a:	e7c7      	b.n	8004bac <_free_r+0x24>
 8004c1c:	bd38      	pop	{r3, r4, r5, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000090 	.word	0x20000090

08004c24 <_malloc_r>:
 8004c24:	b570      	push	{r4, r5, r6, lr}
 8004c26:	1ccd      	adds	r5, r1, #3
 8004c28:	f025 0503 	bic.w	r5, r5, #3
 8004c2c:	3508      	adds	r5, #8
 8004c2e:	2d0c      	cmp	r5, #12
 8004c30:	bf38      	it	cc
 8004c32:	250c      	movcc	r5, #12
 8004c34:	2d00      	cmp	r5, #0
 8004c36:	4606      	mov	r6, r0
 8004c38:	db01      	blt.n	8004c3e <_malloc_r+0x1a>
 8004c3a:	42a9      	cmp	r1, r5
 8004c3c:	d903      	bls.n	8004c46 <_malloc_r+0x22>
 8004c3e:	230c      	movs	r3, #12
 8004c40:	6033      	str	r3, [r6, #0]
 8004c42:	2000      	movs	r0, #0
 8004c44:	bd70      	pop	{r4, r5, r6, pc}
 8004c46:	f000 f87d 	bl	8004d44 <__malloc_lock>
 8004c4a:	4a21      	ldr	r2, [pc, #132]	; (8004cd0 <_malloc_r+0xac>)
 8004c4c:	6814      	ldr	r4, [r2, #0]
 8004c4e:	4621      	mov	r1, r4
 8004c50:	b991      	cbnz	r1, 8004c78 <_malloc_r+0x54>
 8004c52:	4c20      	ldr	r4, [pc, #128]	; (8004cd4 <_malloc_r+0xb0>)
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	b91b      	cbnz	r3, 8004c60 <_malloc_r+0x3c>
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f000 f863 	bl	8004d24 <_sbrk_r>
 8004c5e:	6020      	str	r0, [r4, #0]
 8004c60:	4629      	mov	r1, r5
 8004c62:	4630      	mov	r0, r6
 8004c64:	f000 f85e 	bl	8004d24 <_sbrk_r>
 8004c68:	1c43      	adds	r3, r0, #1
 8004c6a:	d124      	bne.n	8004cb6 <_malloc_r+0x92>
 8004c6c:	230c      	movs	r3, #12
 8004c6e:	6033      	str	r3, [r6, #0]
 8004c70:	4630      	mov	r0, r6
 8004c72:	f000 f868 	bl	8004d46 <__malloc_unlock>
 8004c76:	e7e4      	b.n	8004c42 <_malloc_r+0x1e>
 8004c78:	680b      	ldr	r3, [r1, #0]
 8004c7a:	1b5b      	subs	r3, r3, r5
 8004c7c:	d418      	bmi.n	8004cb0 <_malloc_r+0x8c>
 8004c7e:	2b0b      	cmp	r3, #11
 8004c80:	d90f      	bls.n	8004ca2 <_malloc_r+0x7e>
 8004c82:	600b      	str	r3, [r1, #0]
 8004c84:	50cd      	str	r5, [r1, r3]
 8004c86:	18cc      	adds	r4, r1, r3
 8004c88:	4630      	mov	r0, r6
 8004c8a:	f000 f85c 	bl	8004d46 <__malloc_unlock>
 8004c8e:	f104 000b 	add.w	r0, r4, #11
 8004c92:	1d23      	adds	r3, r4, #4
 8004c94:	f020 0007 	bic.w	r0, r0, #7
 8004c98:	1ac3      	subs	r3, r0, r3
 8004c9a:	d0d3      	beq.n	8004c44 <_malloc_r+0x20>
 8004c9c:	425a      	negs	r2, r3
 8004c9e:	50e2      	str	r2, [r4, r3]
 8004ca0:	e7d0      	b.n	8004c44 <_malloc_r+0x20>
 8004ca2:	428c      	cmp	r4, r1
 8004ca4:	684b      	ldr	r3, [r1, #4]
 8004ca6:	bf16      	itet	ne
 8004ca8:	6063      	strne	r3, [r4, #4]
 8004caa:	6013      	streq	r3, [r2, #0]
 8004cac:	460c      	movne	r4, r1
 8004cae:	e7eb      	b.n	8004c88 <_malloc_r+0x64>
 8004cb0:	460c      	mov	r4, r1
 8004cb2:	6849      	ldr	r1, [r1, #4]
 8004cb4:	e7cc      	b.n	8004c50 <_malloc_r+0x2c>
 8004cb6:	1cc4      	adds	r4, r0, #3
 8004cb8:	f024 0403 	bic.w	r4, r4, #3
 8004cbc:	42a0      	cmp	r0, r4
 8004cbe:	d005      	beq.n	8004ccc <_malloc_r+0xa8>
 8004cc0:	1a21      	subs	r1, r4, r0
 8004cc2:	4630      	mov	r0, r6
 8004cc4:	f000 f82e 	bl	8004d24 <_sbrk_r>
 8004cc8:	3001      	adds	r0, #1
 8004cca:	d0cf      	beq.n	8004c6c <_malloc_r+0x48>
 8004ccc:	6025      	str	r5, [r4, #0]
 8004cce:	e7db      	b.n	8004c88 <_malloc_r+0x64>
 8004cd0:	20000090 	.word	0x20000090
 8004cd4:	20000094 	.word	0x20000094

08004cd8 <_realloc_r>:
 8004cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cda:	4607      	mov	r7, r0
 8004cdc:	4614      	mov	r4, r2
 8004cde:	460e      	mov	r6, r1
 8004ce0:	b921      	cbnz	r1, 8004cec <_realloc_r+0x14>
 8004ce2:	4611      	mov	r1, r2
 8004ce4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004ce8:	f7ff bf9c 	b.w	8004c24 <_malloc_r>
 8004cec:	b922      	cbnz	r2, 8004cf8 <_realloc_r+0x20>
 8004cee:	f7ff ff4b 	bl	8004b88 <_free_r>
 8004cf2:	4625      	mov	r5, r4
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cf8:	f000 f826 	bl	8004d48 <_malloc_usable_size_r>
 8004cfc:	42a0      	cmp	r0, r4
 8004cfe:	d20f      	bcs.n	8004d20 <_realloc_r+0x48>
 8004d00:	4621      	mov	r1, r4
 8004d02:	4638      	mov	r0, r7
 8004d04:	f7ff ff8e 	bl	8004c24 <_malloc_r>
 8004d08:	4605      	mov	r5, r0
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d0f2      	beq.n	8004cf4 <_realloc_r+0x1c>
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4622      	mov	r2, r4
 8004d12:	f7ff ff15 	bl	8004b40 <memcpy>
 8004d16:	4631      	mov	r1, r6
 8004d18:	4638      	mov	r0, r7
 8004d1a:	f7ff ff35 	bl	8004b88 <_free_r>
 8004d1e:	e7e9      	b.n	8004cf4 <_realloc_r+0x1c>
 8004d20:	4635      	mov	r5, r6
 8004d22:	e7e7      	b.n	8004cf4 <_realloc_r+0x1c>

08004d24 <_sbrk_r>:
 8004d24:	b538      	push	{r3, r4, r5, lr}
 8004d26:	4c06      	ldr	r4, [pc, #24]	; (8004d40 <_sbrk_r+0x1c>)
 8004d28:	2300      	movs	r3, #0
 8004d2a:	4605      	mov	r5, r0
 8004d2c:	4608      	mov	r0, r1
 8004d2e:	6023      	str	r3, [r4, #0]
 8004d30:	f7fb ff1c 	bl	8000b6c <_sbrk>
 8004d34:	1c43      	adds	r3, r0, #1
 8004d36:	d102      	bne.n	8004d3e <_sbrk_r+0x1a>
 8004d38:	6823      	ldr	r3, [r4, #0]
 8004d3a:	b103      	cbz	r3, 8004d3e <_sbrk_r+0x1a>
 8004d3c:	602b      	str	r3, [r5, #0]
 8004d3e:	bd38      	pop	{r3, r4, r5, pc}
 8004d40:	20000180 	.word	0x20000180

08004d44 <__malloc_lock>:
 8004d44:	4770      	bx	lr

08004d46 <__malloc_unlock>:
 8004d46:	4770      	bx	lr

08004d48 <_malloc_usable_size_r>:
 8004d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d4c:	1f18      	subs	r0, r3, #4
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	bfbc      	itt	lt
 8004d52:	580b      	ldrlt	r3, [r1, r0]
 8004d54:	18c0      	addlt	r0, r0, r3
 8004d56:	4770      	bx	lr

08004d58 <_init>:
 8004d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5a:	bf00      	nop
 8004d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5e:	bc08      	pop	{r3}
 8004d60:	469e      	mov	lr, r3
 8004d62:	4770      	bx	lr

08004d64 <_fini>:
 8004d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d66:	bf00      	nop
 8004d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6a:	bc08      	pop	{r3}
 8004d6c:	469e      	mov	lr, r3
 8004d6e:	4770      	bx	lr
