IMPLEMENTATION
    TestSet_PATH_triple_case_while_else_i

REFINES
    TestSet_PATH_triple_case_while_else

IMPORTS
    triple_case_while_else

OPERATIONS
    verdict <-- TEST_0_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(2, 0, 5);
            IF aux1 = 2 & aux2 = 0 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_1_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(2, 0, 0);
            IF aux1 = 2 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_2_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(2, 1, 5);
            IF aux1 = 2 & aux2 = 1 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_3_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(2, 1, 0);
            IF aux1 = 2 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_4_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(0, 0, 5);
            IF aux1 = 0 & aux2 = 0 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_5_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(0, 0, 0);
            IF aux1 = 0 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_6_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(0, 1, 5);
            IF aux1 = 0 & aux2 = 1 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_7_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(0, 1, 0);
            IF aux1 = 0 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_8_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(1, 0, 5);
            IF aux1 = 1 & aux2 = 0 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_9_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(1, 0, 0);
            IF aux1 = 1 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_10_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(1, 1, 5);
            IF aux1 = 1 & aux2 = 1 & aux3 = 5 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_11_optriple_case_while_else =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_case_while_else(1, 1, 0);
            IF aux1 = 1 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END
END