

================================================================
== Vivado HLS Report for 'conv_test'
================================================================
* Date:           Thu Jun  6 02:15:20 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gp_project
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-1lv-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.435|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3179219|  3179219|  3179219|  3179219|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_image_padded   |   104005|   104005|       323|          -|          -|   322|    no    |
        | + memset_image_padded  |      321|      321|         1|          -|          -|   322|    no    |
        |- Loop 2                |  2765440|  2765440|      8642|          -|          -|   320|    no    |
        | + Loop 2.1             |     8640|     8640|        27|          -|          -|   320|    no    |
        |  ++ conv_ref_label2    |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ conv_ref_label1  |        6|        6|         2|          -|          -|     3|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_5)
	2  / (tmp_5 & !tmp_6)
	4  / (tmp_5 & tmp_6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond4)
7 --> 
	8  / (!exitcond3)
	6  / (exitcond3)
8 --> 
	11  / (exitcond2)
	9  / (!exitcond2)
9 --> 
	10  / (!exitcond1)
	8  / (exitcond1)
10 --> 
	9  / true
11 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([102400 x i32]* %image_r) nounwind, !map !120"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %weights) nounwind, !map !126"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([102400 x i32]* %output_conv) nounwind, !map !132"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @conv_test_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%image_padded_0 = alloca [103684 x i32], align 4" [gp_project/conv_test.cpp:25]   --->   Operation 16 'alloca' 'image_padded_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "br label %meminst"   --->   Operation 17 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%invdar = phi i9 [ 0, %0 ], [ %indvarinc, %meminst7 ]" [gp_project/conv_test.cpp:25]   --->   Operation 18 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %meminst7 ]"   --->   Operation 19 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.02ns)   --->   "%next_mul = add i17 %phi_mul, 322"   --->   Operation 20 'add' 'next_mul' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.92ns)   --->   "%indvarinc = add i9 %invdar, 1" [gp_project/conv_test.cpp:25]   --->   Operation 21 'add' 'indvarinc' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "br label %meminst8"   --->   Operation 23 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%invdar9 = phi i9 [ 0, %meminst ], [ %indvarinc1, %meminst8 ]" [gp_project/conv_test.cpp:25]   --->   Operation 24 'phi' 'invdar9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.92ns)   --->   "%indvarinc1 = add i9 %invdar9, 1" [gp_project/conv_test.cpp:25]   --->   Operation 25 'add' 'indvarinc1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %invdar9 to i17" [gp_project/conv_test.cpp:25]   --->   Operation 26 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.02ns)   --->   "%tmp_s = add i17 %phi_mul, %tmp_cast" [gp_project/conv_test.cpp:25]   --->   Operation 27 'add' 'tmp_s' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i17 %tmp_s to i64" [gp_project/conv_test.cpp:25]   --->   Operation 28 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%image_padded_0_addr = getelementptr [103684 x i32]* %image_padded_0, i64 0, i64 %tmp_16_cast" [gp_project/conv_test.cpp:25]   --->   Operation 29 'getelementptr' 'image_padded_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "store i32 0, i32* %image_padded_0_addr, align 4" [gp_project/conv_test.cpp:25]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i9 %invdar9, -191" [gp_project/conv_test.cpp:25]   --->   Operation 32 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_image_padded_s)"   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %meminst7, label %meminst8" [gp_project/conv_test.cpp:25]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%tmp_6 = icmp eq i9 %invdar, -191" [gp_project/conv_test.cpp:25]   --->   Operation 35 'icmp' 'tmp_6' <Predicate = (tmp_5)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_image_padded_s)"   --->   Operation 36 'specloopname' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %meminst" [gp_project/conv_test.cpp:25]   --->   Operation 37 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @padding_r_test([102400 x i32]* %image_r, [103684 x i32]* %image_padded_0) nounwind" [gp_project/conv_test.cpp:27]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.75>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @padding_r_test([102400 x i32]* %image_r, [103684 x i32]* %image_padded_0) nounwind" [gp_project/conv_test.cpp:27]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [gp_project/conv_test.cpp:30]   --->   Operation 40 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.75ns)   --->   "br label %.loopexit" [gp_project/conv_test.cpp:31]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %1 ], [ %i_3, %.loopexit.loopexit ]" [gp_project/conv_test.cpp:31]   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.85ns)   --->   "%exitcond4 = icmp eq i9 %i, -192" [gp_project/conv_test.cpp:31]   --->   Operation 43 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.92ns)   --->   "%i_3 = add i9 %i, 1" [gp_project/conv_test.cpp:31]   --->   Operation 45 'add' 'i_3' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader6.preheader.0" [gp_project/conv_test.cpp:31]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i, i8 0)" [gp_project/conv_test.cpp:31]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp_7 to i18" [gp_project/conv_test.cpp:31]   --->   Operation 48 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %i, i6 0)" [gp_project/conv_test.cpp:31]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i15 %tmp_8 to i18" [gp_project/conv_test.cpp:48]   --->   Operation 50 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.02ns)   --->   "%tmp_9 = add i18 %p_shl1_cast, %p_shl_cast" [gp_project/conv_test.cpp:48]   --->   Operation 51 'add' 'tmp_9' <Predicate = (!exitcond4)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.75ns)   --->   "br label %.preheader6.0" [gp_project/conv_test.cpp:33]   --->   Operation 52 'br' <Predicate = (!exitcond4)> <Delay = 0.75>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_2) nounwind" [gp_project/conv_test.cpp:52]   --->   Operation 53 'specregionend' 'empty_9' <Predicate = (exitcond4)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [gp_project/conv_test.cpp:53]   --->   Operation 54 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.92>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_3, %3 ], [ 0, %.preheader6.preheader.0 ]" [gp_project/conv_test.cpp:33]   --->   Operation 55 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.85ns)   --->   "%exitcond3 = icmp eq i9 %j, -192" [gp_project/conv_test.cpp:33]   --->   Operation 56 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320) nounwind"   --->   Operation 57 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.92ns)   --->   "%j_3 = add i9 %j, 1" [gp_project/conv_test.cpp:33]   --->   Operation 58 'add' 'j_3' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.0.preheader" [gp_project/conv_test.cpp:33]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.75ns)   --->   "br label %.preheader.0" [gp_project/conv_test.cpp:37]   --->   Operation 60 'br' <Predicate = (!exitcond3)> <Delay = 0.75>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.41>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %4 ], [ 0, %.preheader.0.preheader ]" [gp_project/conv_test.cpp:44]   --->   Operation 62 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%r = phi i2 [ %r_1, %4 ], [ 0, %.preheader.0.preheader ]" [gp_project/conv_test.cpp:37]   --->   Operation 63 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%r_cast4 = zext i2 %r to i9" [gp_project/conv_test.cpp:37]   --->   Operation 64 'zext' 'r_cast4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %r, -1" [gp_project/conv_test.cpp:37]   --->   Operation 65 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.62ns)   --->   "%r_1 = add i2 %r, 1" [gp_project/conv_test.cpp:37]   --->   Operation 67 'add' 'r_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %6" [gp_project/conv_test.cpp:37]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [gp_project/conv_test.cpp:38]   --->   Operation 69 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5) nounwind" [gp_project/conv_test.cpp:38]   --->   Operation 70 'specregionbegin' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.92ns)   --->   "%tmp_4 = add i9 %r_cast4, %i" [gp_project/conv_test.cpp:44]   --->   Operation 71 'add' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i9 %tmp_4 to i18" [gp_project/conv_test.cpp:44]   --->   Operation 72 'zext' 'tmp_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.49ns)   --->   "%tmp_12 = mul i18 %tmp_7_cast, 322" [gp_project/conv_test.cpp:44]   --->   Operation 73 'mul' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i2 %r to i5" [gp_project/conv_test.cpp:37]   --->   Operation 74 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)" [gp_project/conv_test.cpp:37]   --->   Operation 75 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_14 to i5" [gp_project/conv_test.cpp:44]   --->   Operation 76 'zext' 'p_shl2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.86ns)   --->   "%tmp_15 = sub i5 %p_shl2_cast, %tmp_8_cast" [gp_project/conv_test.cpp:44]   --->   Operation 77 'sub' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.75ns)   --->   "br label %5" [gp_project/conv_test.cpp:39]   --->   Operation 78 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %j to i18" [gp_project/conv_test.cpp:48]   --->   Operation 79 'zext' 'tmp_9_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.03ns)   --->   "%tmp_11 = add i18 %tmp_9, %tmp_9_cast" [gp_project/conv_test.cpp:48]   --->   Operation 80 'add' 'tmp_11' <Predicate = (exitcond2)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i18 %tmp_11 to i64" [gp_project/conv_test.cpp:48]   --->   Operation 81 'zext' 'tmp_20_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%output_conv_addr = getelementptr [102400 x i32]* %output_conv, i64 0, i64 %tmp_20_cast" [gp_project/conv_test.cpp:48]   --->   Operation 82 'getelementptr' 'output_conv_addr' <Predicate = (exitcond2)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.35ns)   --->   "%output_conv_load = load i32* %output_conv_addr, align 4" [gp_project/conv_test.cpp:48]   --->   Operation 83 'load' 'output_conv_load' <Predicate = (exitcond2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 [ %sum, %6 ], [ %sum_3, %7 ]" [gp_project/conv_test.cpp:44]   --->   Operation 84 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%s = phi i2 [ 0, %6 ], [ %s_1, %7 ]" [gp_project/conv_test.cpp:39]   --->   Operation 85 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%s_cast2 = zext i2 %s to i9" [gp_project/conv_test.cpp:39]   --->   Operation 86 'zext' 's_cast2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %s, -1" [gp_project/conv_test.cpp:39]   --->   Operation 87 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 88 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.62ns)   --->   "%s_1 = add i2 %s, 1" [gp_project/conv_test.cpp:39]   --->   Operation 89 'add' 's_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %7" [gp_project/conv_test.cpp:39]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.92ns)   --->   "%tmp_10 = add i9 %s_cast2, %j" [gp_project/conv_test.cpp:44]   --->   Operation 91 'add' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i9 %tmp_10 to i18" [gp_project/conv_test.cpp:44]   --->   Operation 92 'zext' 'tmp_11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.03ns)   --->   "%tmp_16 = add i18 %tmp_12, %tmp_11_cast" [gp_project/conv_test.cpp:44]   --->   Operation 93 'add' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i18 %tmp_16 to i64" [gp_project/conv_test.cpp:44]   --->   Operation 94 'sext' 'tmp_24_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%image_padded_0_addr_2 = getelementptr [103684 x i32]* %image_padded_0, i64 0, i64 %tmp_24_cast" [gp_project/conv_test.cpp:44]   --->   Operation 95 'getelementptr' 'image_padded_0_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %s to i5" [gp_project/conv_test.cpp:44]   --->   Operation 96 'zext' 'tmp_12_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.87ns)   --->   "%tmp_17 = add i5 %tmp_15, %tmp_12_cast" [gp_project/conv_test.cpp:44]   --->   Operation 97 'add' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i5 %tmp_17 to i64" [gp_project/conv_test.cpp:44]   --->   Operation 98 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [9 x i32]* %weights, i64 0, i64 %tmp_25_cast" [gp_project/conv_test.cpp:44]   --->   Operation 99 'getelementptr' 'weights_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (1.35ns)   --->   "%image_padded_0_load = load i32* %image_padded_0_addr_2, align 4" [gp_project/conv_test.cpp:44]   --->   Operation 100 'load' 'image_padded_0_load' <Predicate = (!exitcond1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_9 : Operation 101 [2/2] (0.79ns)   --->   "%weights_load = load i32* %weights_addr, align 4" [gp_project/conv_test.cpp:44]   --->   Operation 101 'load' 'weights_load' <Predicate = (!exitcond1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_3) nounwind" [gp_project/conv_test.cpp:47]   --->   Operation 102 'specregionend' 'empty_13' <Predicate = (exitcond1)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader.0" [gp_project/conv_test.cpp:37]   --->   Operation 103 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind" [gp_project/conv_test.cpp:40]   --->   Operation 104 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (1.35ns)   --->   "%image_padded_0_load = load i32* %image_padded_0_addr_2, align 4" [gp_project/conv_test.cpp:44]   --->   Operation 105 'load' 'image_padded_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 106 [1/2] (0.79ns)   --->   "%weights_load = load i32* %weights_addr, align 4" [gp_project/conv_test.cpp:44]   --->   Operation 106 'load' 'weights_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 107 [1/1] (3.88ns)   --->   "%tmp_13 = mul nsw i32 %weights_load, %image_padded_0_load" [gp_project/conv_test.cpp:44]   --->   Operation 107 'mul' 'tmp_13' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (1.20ns)   --->   "%sum_3 = add nsw i32 %sum_1, %tmp_13" [gp_project/conv_test.cpp:44]   --->   Operation 108 'add' 'sum_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [gp_project/conv_test.cpp:39]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 3.90>
ST_11 : Operation 110 [1/2] (1.35ns)   --->   "%output_conv_load = load i32* %output_conv_addr, align 4" [gp_project/conv_test.cpp:48]   --->   Operation 110 'load' 'output_conv_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 111 [1/1] (1.20ns)   --->   "%tmp_1 = add nsw i32 %sum, %output_conv_load" [gp_project/conv_test.cpp:48]   --->   Operation 111 'add' 'tmp_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.35ns)   --->   "store i32 %tmp_1, i32* %output_conv_addr, align 4" [gp_project/conv_test.cpp:48]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [gp_project/conv_test.cpp:33]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', gp_project/conv_test.cpp:25) with incoming values : ('indvarinc', gp_project/conv_test.cpp:25) [11]  (0.755 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [12]  (0 ns)
	'add' operation ('next_mul') [13]  (1.03 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'phi' operation ('invdar9', gp_project/conv_test.cpp:25) with incoming values : ('indvarinc1', gp_project/conv_test.cpp:25) [18]  (0 ns)
	'add' operation ('tmp_s', gp_project/conv_test.cpp:25) [21]  (1.03 ns)
	'getelementptr' operation ('image_padded_0_addr', gp_project/conv_test.cpp:25) [23]  (0 ns)
	'store' operation (gp_project/conv_test.cpp:25) of constant 0 on array 'image_padded[0]', gp_project/conv_test.cpp:25 [25]  (1.35 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', gp_project/conv_test.cpp:31) with incoming values : ('i_3', gp_project/conv_test.cpp:31) [38]  (0.755 ns)

 <State 6>: 1.03ns
The critical path consists of the following:
	'phi' operation ('i', gp_project/conv_test.cpp:31) with incoming values : ('i_3', gp_project/conv_test.cpp:31) [38]  (0 ns)
	'add' operation ('tmp_9', gp_project/conv_test.cpp:48) [48]  (1.03 ns)

 <State 7>: 0.921ns
The critical path consists of the following:
	'phi' operation ('j', gp_project/conv_test.cpp:33) with incoming values : ('j_3', gp_project/conv_test.cpp:33) [51]  (0 ns)
	'add' operation ('j_3', gp_project/conv_test.cpp:33) [54]  (0.921 ns)

 <State 8>: 3.41ns
The critical path consists of the following:
	'phi' operation ('r', gp_project/conv_test.cpp:37) with incoming values : ('r_1', gp_project/conv_test.cpp:37) [60]  (0 ns)
	'add' operation ('tmp_4', gp_project/conv_test.cpp:44) [69]  (0.921 ns)
	'mul' operation ('tmp_12', gp_project/conv_test.cpp:44) [71]  (2.49 ns)

 <State 9>: 3.31ns
The critical path consists of the following:
	'phi' operation ('s', gp_project/conv_test.cpp:39) with incoming values : ('s_1', gp_project/conv_test.cpp:39) [79]  (0 ns)
	'add' operation ('tmp_10', gp_project/conv_test.cpp:44) [87]  (0.921 ns)
	'add' operation ('tmp_16', gp_project/conv_test.cpp:44) [89]  (1.04 ns)
	'getelementptr' operation ('image_padded_0_addr_2', gp_project/conv_test.cpp:44) [91]  (0 ns)
	'load' operation ('image_padded_0_load', gp_project/conv_test.cpp:44) on array 'image_padded[0]', gp_project/conv_test.cpp:25 [96]  (1.35 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'load' operation ('image_padded_0_load', gp_project/conv_test.cpp:44) on array 'image_padded[0]', gp_project/conv_test.cpp:25 [96]  (1.35 ns)
	'mul' operation ('tmp_13', gp_project/conv_test.cpp:44) [98]  (3.88 ns)
	'add' operation ('sum_3', gp_project/conv_test.cpp:44) [99]  (1.2 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'load' operation ('output_conv_load', gp_project/conv_test.cpp:48) on array 'output_conv' [109]  (1.35 ns)
	'add' operation ('tmp_1', gp_project/conv_test.cpp:48) [110]  (1.2 ns)
	'store' operation (gp_project/conv_test.cpp:48) of variable 'tmp_1', gp_project/conv_test.cpp:48 on array 'output_conv' [111]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
