// Seed: 587602932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = {1, 1, 1, id_3};
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10,
    input uwire id_11,
    output supply1 id_12,
    input wand id_13,
    input wor id_14,
    output supply0 id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri0 id_18,
    input tri1 id_19,
    output wand id_20,
    output uwire id_21,
    input wand id_22,
    input uwire id_23,
    output tri id_24,
    output tri1 id_25,
    input wand id_26,
    output supply1 id_27,
    output tri0 id_28,
    output tri1 id_29,
    input wor id_30,
    input wor id_31,
    output wire id_32,
    input tri0 id_33
);
  wire id_35;
  wire id_36;
  module_0(
      id_35, id_36, id_36, id_36
  );
  wire id_37;
  tri  id_38 = 1;
  wire id_39, id_40, id_41, id_42, id_43, id_44, id_45, id_46, id_47, id_48, id_49;
endmodule
