#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  1 16:33:37 2024
# Process ID: 25452
# Current directory: D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/VGA-Module/VGA-Module.runs/ClockModule_clk_wiz_0_0_synth_1
# Command line: vivado.exe -log ClockModule_clk_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ClockModule_clk_wiz_0_0.tcl
# Log file: D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/VGA-Module/VGA-Module.runs/ClockModule_clk_wiz_0_0_synth_1/ClockModule_clk_wiz_0_0.vds
# Journal file: D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/VGA-Module/VGA-Module.runs/ClockModule_clk_wiz_0_0_synth_1\vivado.jou
# Running On: DESKTOP-VCTKVDC, OS: Windows, CPU Frequency: 4104 MHz, CPU Physical cores: 6, Host memory: 17089 MB
#-----------------------------------------------------------
source ClockModule_clk_wiz_0_0.tcl -notrace
