INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol wireless_tran_cond, assumed default net type wire [L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/controller.v:169]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/real_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module real_time
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/imports/new/sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sim_2/imports/new/RF_transceiver_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_transceiver_tb
